
CNTRL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014f84  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000558  08015110  08015110  00016110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015668  08015668  00017168  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08015668  08015668  00016668  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015670  08015670  00017168  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015670  08015670  00016670  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08015674  08015674  00016674  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000168  20000000  08015678  00017000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00017168  2**0
                  CONTENTS
 10 .bss          00010a34  20000168  20000168  00017168  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20010b9c  20010b9c  00017168  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00017168  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001d2c7  00000000  00000000  00017198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000439d  00000000  00000000  0003445f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001990  00000000  00000000  00038800  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000013d4  00000000  00000000  0003a190  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00006513  00000000  00000000  0003b564  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00021aee  00000000  00000000  00041a77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cacf1  00000000  00000000  00063565  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000086  00000000  00000000  0012e256  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000074f0  00000000  00000000  0012e2dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004c  00000000  00000000  001357cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000168 	.word	0x20000168
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080150f4 	.word	0x080150f4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000016c 	.word	0x2000016c
 80001c4:	080150f4 	.word	0x080150f4

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpun>:
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d102      	bne.n	8000a84 <__aeabi_dcmpun+0x10>
 8000a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a82:	d10a      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x20>
 8000a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a92:	d102      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	f04f 0001 	mov.w	r0, #1
 8000a9e:	4770      	bx	lr

08000aa0 <__aeabi_d2f>:
 8000aa0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000aa8:	bf24      	itt	cs
 8000aaa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000aae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ab2:	d90d      	bls.n	8000ad0 <__aeabi_d2f+0x30>
 8000ab4:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ab8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000abc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ac0:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000ac4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ac8:	bf08      	it	eq
 8000aca:	f020 0001 	biceq.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ad4:	d121      	bne.n	8000b1a <__aeabi_d2f+0x7a>
 8000ad6:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ada:	bfbc      	itt	lt
 8000adc:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ae0:	4770      	bxlt	lr
 8000ae2:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ae6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000aea:	f1c2 0218 	rsb	r2, r2, #24
 8000aee:	f1c2 0c20 	rsb	ip, r2, #32
 8000af2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000af6:	fa20 f002 	lsr.w	r0, r0, r2
 8000afa:	bf18      	it	ne
 8000afc:	f040 0001 	orrne.w	r0, r0, #1
 8000b00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b0c:	ea40 000c 	orr.w	r0, r0, ip
 8000b10:	fa23 f302 	lsr.w	r3, r3, r2
 8000b14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b18:	e7cc      	b.n	8000ab4 <__aeabi_d2f+0x14>
 8000b1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b1e:	d107      	bne.n	8000b30 <__aeabi_d2f+0x90>
 8000b20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b24:	bf1e      	ittt	ne
 8000b26:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b2a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b2e:	4770      	bxne	lr
 8000b30:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b34:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b38:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b3c:	4770      	bx	lr
 8000b3e:	bf00      	nop

08000b40 <__aeabi_frsub>:
 8000b40:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b44:	e002      	b.n	8000b4c <__addsf3>
 8000b46:	bf00      	nop

08000b48 <__aeabi_fsub>:
 8000b48:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b4c <__addsf3>:
 8000b4c:	0042      	lsls	r2, r0, #1
 8000b4e:	bf1f      	itttt	ne
 8000b50:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b54:	ea92 0f03 	teqne	r2, r3
 8000b58:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b5c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b60:	d06a      	beq.n	8000c38 <__addsf3+0xec>
 8000b62:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b66:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b6a:	bfc1      	itttt	gt
 8000b6c:	18d2      	addgt	r2, r2, r3
 8000b6e:	4041      	eorgt	r1, r0
 8000b70:	4048      	eorgt	r0, r1
 8000b72:	4041      	eorgt	r1, r0
 8000b74:	bfb8      	it	lt
 8000b76:	425b      	neglt	r3, r3
 8000b78:	2b19      	cmp	r3, #25
 8000b7a:	bf88      	it	hi
 8000b7c:	4770      	bxhi	lr
 8000b7e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b82:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b86:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b8a:	bf18      	it	ne
 8000b8c:	4240      	negne	r0, r0
 8000b8e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b92:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b96:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b9a:	bf18      	it	ne
 8000b9c:	4249      	negne	r1, r1
 8000b9e:	ea92 0f03 	teq	r2, r3
 8000ba2:	d03f      	beq.n	8000c24 <__addsf3+0xd8>
 8000ba4:	f1a2 0201 	sub.w	r2, r2, #1
 8000ba8:	fa41 fc03 	asr.w	ip, r1, r3
 8000bac:	eb10 000c 	adds.w	r0, r0, ip
 8000bb0:	f1c3 0320 	rsb	r3, r3, #32
 8000bb4:	fa01 f103 	lsl.w	r1, r1, r3
 8000bb8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bbc:	d502      	bpl.n	8000bc4 <__addsf3+0x78>
 8000bbe:	4249      	negs	r1, r1
 8000bc0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bc4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bc8:	d313      	bcc.n	8000bf2 <__addsf3+0xa6>
 8000bca:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bce:	d306      	bcc.n	8000bde <__addsf3+0x92>
 8000bd0:	0840      	lsrs	r0, r0, #1
 8000bd2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bd6:	f102 0201 	add.w	r2, r2, #1
 8000bda:	2afe      	cmp	r2, #254	@ 0xfe
 8000bdc:	d251      	bcs.n	8000c82 <__addsf3+0x136>
 8000bde:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000be2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000be6:	bf08      	it	eq
 8000be8:	f020 0001 	biceq.w	r0, r0, #1
 8000bec:	ea40 0003 	orr.w	r0, r0, r3
 8000bf0:	4770      	bx	lr
 8000bf2:	0049      	lsls	r1, r1, #1
 8000bf4:	eb40 0000 	adc.w	r0, r0, r0
 8000bf8:	3a01      	subs	r2, #1
 8000bfa:	bf28      	it	cs
 8000bfc:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c00:	d2ed      	bcs.n	8000bde <__addsf3+0x92>
 8000c02:	fab0 fc80 	clz	ip, r0
 8000c06:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c0a:	ebb2 020c 	subs.w	r2, r2, ip
 8000c0e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c12:	bfaa      	itet	ge
 8000c14:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c18:	4252      	neglt	r2, r2
 8000c1a:	4318      	orrge	r0, r3
 8000c1c:	bfbc      	itt	lt
 8000c1e:	40d0      	lsrlt	r0, r2
 8000c20:	4318      	orrlt	r0, r3
 8000c22:	4770      	bx	lr
 8000c24:	f092 0f00 	teq	r2, #0
 8000c28:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c2c:	bf06      	itte	eq
 8000c2e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c32:	3201      	addeq	r2, #1
 8000c34:	3b01      	subne	r3, #1
 8000c36:	e7b5      	b.n	8000ba4 <__addsf3+0x58>
 8000c38:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c3c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c40:	bf18      	it	ne
 8000c42:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c46:	d021      	beq.n	8000c8c <__addsf3+0x140>
 8000c48:	ea92 0f03 	teq	r2, r3
 8000c4c:	d004      	beq.n	8000c58 <__addsf3+0x10c>
 8000c4e:	f092 0f00 	teq	r2, #0
 8000c52:	bf08      	it	eq
 8000c54:	4608      	moveq	r0, r1
 8000c56:	4770      	bx	lr
 8000c58:	ea90 0f01 	teq	r0, r1
 8000c5c:	bf1c      	itt	ne
 8000c5e:	2000      	movne	r0, #0
 8000c60:	4770      	bxne	lr
 8000c62:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c66:	d104      	bne.n	8000c72 <__addsf3+0x126>
 8000c68:	0040      	lsls	r0, r0, #1
 8000c6a:	bf28      	it	cs
 8000c6c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c70:	4770      	bx	lr
 8000c72:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c76:	bf3c      	itt	cc
 8000c78:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c7c:	4770      	bxcc	lr
 8000c7e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c82:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c86:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c8a:	4770      	bx	lr
 8000c8c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c90:	bf16      	itet	ne
 8000c92:	4608      	movne	r0, r1
 8000c94:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c98:	4601      	movne	r1, r0
 8000c9a:	0242      	lsls	r2, r0, #9
 8000c9c:	bf06      	itte	eq
 8000c9e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000ca2:	ea90 0f01 	teqeq	r0, r1
 8000ca6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000caa:	4770      	bx	lr

08000cac <__aeabi_ui2f>:
 8000cac:	f04f 0300 	mov.w	r3, #0
 8000cb0:	e004      	b.n	8000cbc <__aeabi_i2f+0x8>
 8000cb2:	bf00      	nop

08000cb4 <__aeabi_i2f>:
 8000cb4:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000cb8:	bf48      	it	mi
 8000cba:	4240      	negmi	r0, r0
 8000cbc:	ea5f 0c00 	movs.w	ip, r0
 8000cc0:	bf08      	it	eq
 8000cc2:	4770      	bxeq	lr
 8000cc4:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cc8:	4601      	mov	r1, r0
 8000cca:	f04f 0000 	mov.w	r0, #0
 8000cce:	e01c      	b.n	8000d0a <__aeabi_l2f+0x2a>

08000cd0 <__aeabi_ul2f>:
 8000cd0:	ea50 0201 	orrs.w	r2, r0, r1
 8000cd4:	bf08      	it	eq
 8000cd6:	4770      	bxeq	lr
 8000cd8:	f04f 0300 	mov.w	r3, #0
 8000cdc:	e00a      	b.n	8000cf4 <__aeabi_l2f+0x14>
 8000cde:	bf00      	nop

08000ce0 <__aeabi_l2f>:
 8000ce0:	ea50 0201 	orrs.w	r2, r0, r1
 8000ce4:	bf08      	it	eq
 8000ce6:	4770      	bxeq	lr
 8000ce8:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000cec:	d502      	bpl.n	8000cf4 <__aeabi_l2f+0x14>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	ea5f 0c01 	movs.w	ip, r1
 8000cf8:	bf02      	ittt	eq
 8000cfa:	4684      	moveq	ip, r0
 8000cfc:	4601      	moveq	r1, r0
 8000cfe:	2000      	moveq	r0, #0
 8000d00:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d04:	bf08      	it	eq
 8000d06:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d0a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d0e:	fabc f28c 	clz	r2, ip
 8000d12:	3a08      	subs	r2, #8
 8000d14:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d18:	db10      	blt.n	8000d3c <__aeabi_l2f+0x5c>
 8000d1a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d1e:	4463      	add	r3, ip
 8000d20:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d24:	f1c2 0220 	rsb	r2, r2, #32
 8000d28:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d2c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d30:	eb43 0002 	adc.w	r0, r3, r2
 8000d34:	bf08      	it	eq
 8000d36:	f020 0001 	biceq.w	r0, r0, #1
 8000d3a:	4770      	bx	lr
 8000d3c:	f102 0220 	add.w	r2, r2, #32
 8000d40:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d44:	f1c2 0220 	rsb	r2, r2, #32
 8000d48:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d4c:	fa21 f202 	lsr.w	r2, r1, r2
 8000d50:	eb43 0002 	adc.w	r0, r3, r2
 8000d54:	bf08      	it	eq
 8000d56:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d5a:	4770      	bx	lr

08000d5c <__aeabi_uldivmod>:
 8000d5c:	b953      	cbnz	r3, 8000d74 <__aeabi_uldivmod+0x18>
 8000d5e:	b94a      	cbnz	r2, 8000d74 <__aeabi_uldivmod+0x18>
 8000d60:	2900      	cmp	r1, #0
 8000d62:	bf08      	it	eq
 8000d64:	2800      	cmpeq	r0, #0
 8000d66:	bf1c      	itt	ne
 8000d68:	f04f 31ff 	movne.w	r1, #4294967295
 8000d6c:	f04f 30ff 	movne.w	r0, #4294967295
 8000d70:	f000 b988 	b.w	8001084 <__aeabi_idiv0>
 8000d74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d7c:	f000 f806 	bl	8000d8c <__udivmoddi4>
 8000d80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d88:	b004      	add	sp, #16
 8000d8a:	4770      	bx	lr

08000d8c <__udivmoddi4>:
 8000d8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d90:	9d08      	ldr	r5, [sp, #32]
 8000d92:	468e      	mov	lr, r1
 8000d94:	4604      	mov	r4, r0
 8000d96:	4688      	mov	r8, r1
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d14a      	bne.n	8000e32 <__udivmoddi4+0xa6>
 8000d9c:	428a      	cmp	r2, r1
 8000d9e:	4617      	mov	r7, r2
 8000da0:	d962      	bls.n	8000e68 <__udivmoddi4+0xdc>
 8000da2:	fab2 f682 	clz	r6, r2
 8000da6:	b14e      	cbz	r6, 8000dbc <__udivmoddi4+0x30>
 8000da8:	f1c6 0320 	rsb	r3, r6, #32
 8000dac:	fa01 f806 	lsl.w	r8, r1, r6
 8000db0:	fa20 f303 	lsr.w	r3, r0, r3
 8000db4:	40b7      	lsls	r7, r6
 8000db6:	ea43 0808 	orr.w	r8, r3, r8
 8000dba:	40b4      	lsls	r4, r6
 8000dbc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dc0:	fa1f fc87 	uxth.w	ip, r7
 8000dc4:	fbb8 f1fe 	udiv	r1, r8, lr
 8000dc8:	0c23      	lsrs	r3, r4, #16
 8000dca:	fb0e 8811 	mls	r8, lr, r1, r8
 8000dce:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dd2:	fb01 f20c 	mul.w	r2, r1, ip
 8000dd6:	429a      	cmp	r2, r3
 8000dd8:	d909      	bls.n	8000dee <__udivmoddi4+0x62>
 8000dda:	18fb      	adds	r3, r7, r3
 8000ddc:	f101 30ff 	add.w	r0, r1, #4294967295
 8000de0:	f080 80ea 	bcs.w	8000fb8 <__udivmoddi4+0x22c>
 8000de4:	429a      	cmp	r2, r3
 8000de6:	f240 80e7 	bls.w	8000fb8 <__udivmoddi4+0x22c>
 8000dea:	3902      	subs	r1, #2
 8000dec:	443b      	add	r3, r7
 8000dee:	1a9a      	subs	r2, r3, r2
 8000df0:	b2a3      	uxth	r3, r4
 8000df2:	fbb2 f0fe 	udiv	r0, r2, lr
 8000df6:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dfa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dfe:	fb00 fc0c 	mul.w	ip, r0, ip
 8000e02:	459c      	cmp	ip, r3
 8000e04:	d909      	bls.n	8000e1a <__udivmoddi4+0x8e>
 8000e06:	18fb      	adds	r3, r7, r3
 8000e08:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e0c:	f080 80d6 	bcs.w	8000fbc <__udivmoddi4+0x230>
 8000e10:	459c      	cmp	ip, r3
 8000e12:	f240 80d3 	bls.w	8000fbc <__udivmoddi4+0x230>
 8000e16:	443b      	add	r3, r7
 8000e18:	3802      	subs	r0, #2
 8000e1a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e1e:	eba3 030c 	sub.w	r3, r3, ip
 8000e22:	2100      	movs	r1, #0
 8000e24:	b11d      	cbz	r5, 8000e2e <__udivmoddi4+0xa2>
 8000e26:	40f3      	lsrs	r3, r6
 8000e28:	2200      	movs	r2, #0
 8000e2a:	e9c5 3200 	strd	r3, r2, [r5]
 8000e2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e32:	428b      	cmp	r3, r1
 8000e34:	d905      	bls.n	8000e42 <__udivmoddi4+0xb6>
 8000e36:	b10d      	cbz	r5, 8000e3c <__udivmoddi4+0xb0>
 8000e38:	e9c5 0100 	strd	r0, r1, [r5]
 8000e3c:	2100      	movs	r1, #0
 8000e3e:	4608      	mov	r0, r1
 8000e40:	e7f5      	b.n	8000e2e <__udivmoddi4+0xa2>
 8000e42:	fab3 f183 	clz	r1, r3
 8000e46:	2900      	cmp	r1, #0
 8000e48:	d146      	bne.n	8000ed8 <__udivmoddi4+0x14c>
 8000e4a:	4573      	cmp	r3, lr
 8000e4c:	d302      	bcc.n	8000e54 <__udivmoddi4+0xc8>
 8000e4e:	4282      	cmp	r2, r0
 8000e50:	f200 8105 	bhi.w	800105e <__udivmoddi4+0x2d2>
 8000e54:	1a84      	subs	r4, r0, r2
 8000e56:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e5a:	2001      	movs	r0, #1
 8000e5c:	4690      	mov	r8, r2
 8000e5e:	2d00      	cmp	r5, #0
 8000e60:	d0e5      	beq.n	8000e2e <__udivmoddi4+0xa2>
 8000e62:	e9c5 4800 	strd	r4, r8, [r5]
 8000e66:	e7e2      	b.n	8000e2e <__udivmoddi4+0xa2>
 8000e68:	2a00      	cmp	r2, #0
 8000e6a:	f000 8090 	beq.w	8000f8e <__udivmoddi4+0x202>
 8000e6e:	fab2 f682 	clz	r6, r2
 8000e72:	2e00      	cmp	r6, #0
 8000e74:	f040 80a4 	bne.w	8000fc0 <__udivmoddi4+0x234>
 8000e78:	1a8a      	subs	r2, r1, r2
 8000e7a:	0c03      	lsrs	r3, r0, #16
 8000e7c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e80:	b280      	uxth	r0, r0
 8000e82:	b2bc      	uxth	r4, r7
 8000e84:	2101      	movs	r1, #1
 8000e86:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e8a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e8e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e92:	fb04 f20c 	mul.w	r2, r4, ip
 8000e96:	429a      	cmp	r2, r3
 8000e98:	d907      	bls.n	8000eaa <__udivmoddi4+0x11e>
 8000e9a:	18fb      	adds	r3, r7, r3
 8000e9c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000ea0:	d202      	bcs.n	8000ea8 <__udivmoddi4+0x11c>
 8000ea2:	429a      	cmp	r2, r3
 8000ea4:	f200 80e0 	bhi.w	8001068 <__udivmoddi4+0x2dc>
 8000ea8:	46c4      	mov	ip, r8
 8000eaa:	1a9b      	subs	r3, r3, r2
 8000eac:	fbb3 f2fe 	udiv	r2, r3, lr
 8000eb0:	fb0e 3312 	mls	r3, lr, r2, r3
 8000eb4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000eb8:	fb02 f404 	mul.w	r4, r2, r4
 8000ebc:	429c      	cmp	r4, r3
 8000ebe:	d907      	bls.n	8000ed0 <__udivmoddi4+0x144>
 8000ec0:	18fb      	adds	r3, r7, r3
 8000ec2:	f102 30ff 	add.w	r0, r2, #4294967295
 8000ec6:	d202      	bcs.n	8000ece <__udivmoddi4+0x142>
 8000ec8:	429c      	cmp	r4, r3
 8000eca:	f200 80ca 	bhi.w	8001062 <__udivmoddi4+0x2d6>
 8000ece:	4602      	mov	r2, r0
 8000ed0:	1b1b      	subs	r3, r3, r4
 8000ed2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ed6:	e7a5      	b.n	8000e24 <__udivmoddi4+0x98>
 8000ed8:	f1c1 0620 	rsb	r6, r1, #32
 8000edc:	408b      	lsls	r3, r1
 8000ede:	fa22 f706 	lsr.w	r7, r2, r6
 8000ee2:	431f      	orrs	r7, r3
 8000ee4:	fa0e f401 	lsl.w	r4, lr, r1
 8000ee8:	fa20 f306 	lsr.w	r3, r0, r6
 8000eec:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ef0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ef4:	4323      	orrs	r3, r4
 8000ef6:	fa00 f801 	lsl.w	r8, r0, r1
 8000efa:	fa1f fc87 	uxth.w	ip, r7
 8000efe:	fbbe f0f9 	udiv	r0, lr, r9
 8000f02:	0c1c      	lsrs	r4, r3, #16
 8000f04:	fb09 ee10 	mls	lr, r9, r0, lr
 8000f08:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000f0c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000f10:	45a6      	cmp	lr, r4
 8000f12:	fa02 f201 	lsl.w	r2, r2, r1
 8000f16:	d909      	bls.n	8000f2c <__udivmoddi4+0x1a0>
 8000f18:	193c      	adds	r4, r7, r4
 8000f1a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f1e:	f080 809c 	bcs.w	800105a <__udivmoddi4+0x2ce>
 8000f22:	45a6      	cmp	lr, r4
 8000f24:	f240 8099 	bls.w	800105a <__udivmoddi4+0x2ce>
 8000f28:	3802      	subs	r0, #2
 8000f2a:	443c      	add	r4, r7
 8000f2c:	eba4 040e 	sub.w	r4, r4, lr
 8000f30:	fa1f fe83 	uxth.w	lr, r3
 8000f34:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f38:	fb09 4413 	mls	r4, r9, r3, r4
 8000f3c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f40:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f44:	45a4      	cmp	ip, r4
 8000f46:	d908      	bls.n	8000f5a <__udivmoddi4+0x1ce>
 8000f48:	193c      	adds	r4, r7, r4
 8000f4a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f4e:	f080 8082 	bcs.w	8001056 <__udivmoddi4+0x2ca>
 8000f52:	45a4      	cmp	ip, r4
 8000f54:	d97f      	bls.n	8001056 <__udivmoddi4+0x2ca>
 8000f56:	3b02      	subs	r3, #2
 8000f58:	443c      	add	r4, r7
 8000f5a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f5e:	eba4 040c 	sub.w	r4, r4, ip
 8000f62:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f66:	4564      	cmp	r4, ip
 8000f68:	4673      	mov	r3, lr
 8000f6a:	46e1      	mov	r9, ip
 8000f6c:	d362      	bcc.n	8001034 <__udivmoddi4+0x2a8>
 8000f6e:	d05f      	beq.n	8001030 <__udivmoddi4+0x2a4>
 8000f70:	b15d      	cbz	r5, 8000f8a <__udivmoddi4+0x1fe>
 8000f72:	ebb8 0203 	subs.w	r2, r8, r3
 8000f76:	eb64 0409 	sbc.w	r4, r4, r9
 8000f7a:	fa04 f606 	lsl.w	r6, r4, r6
 8000f7e:	fa22 f301 	lsr.w	r3, r2, r1
 8000f82:	431e      	orrs	r6, r3
 8000f84:	40cc      	lsrs	r4, r1
 8000f86:	e9c5 6400 	strd	r6, r4, [r5]
 8000f8a:	2100      	movs	r1, #0
 8000f8c:	e74f      	b.n	8000e2e <__udivmoddi4+0xa2>
 8000f8e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f92:	0c01      	lsrs	r1, r0, #16
 8000f94:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f98:	b280      	uxth	r0, r0
 8000f9a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f9e:	463b      	mov	r3, r7
 8000fa0:	4638      	mov	r0, r7
 8000fa2:	463c      	mov	r4, r7
 8000fa4:	46b8      	mov	r8, r7
 8000fa6:	46be      	mov	lr, r7
 8000fa8:	2620      	movs	r6, #32
 8000faa:	fbb1 f1f7 	udiv	r1, r1, r7
 8000fae:	eba2 0208 	sub.w	r2, r2, r8
 8000fb2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000fb6:	e766      	b.n	8000e86 <__udivmoddi4+0xfa>
 8000fb8:	4601      	mov	r1, r0
 8000fba:	e718      	b.n	8000dee <__udivmoddi4+0x62>
 8000fbc:	4610      	mov	r0, r2
 8000fbe:	e72c      	b.n	8000e1a <__udivmoddi4+0x8e>
 8000fc0:	f1c6 0220 	rsb	r2, r6, #32
 8000fc4:	fa2e f302 	lsr.w	r3, lr, r2
 8000fc8:	40b7      	lsls	r7, r6
 8000fca:	40b1      	lsls	r1, r6
 8000fcc:	fa20 f202 	lsr.w	r2, r0, r2
 8000fd0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fd4:	430a      	orrs	r2, r1
 8000fd6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fda:	b2bc      	uxth	r4, r7
 8000fdc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fe0:	0c11      	lsrs	r1, r2, #16
 8000fe2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fe6:	fb08 f904 	mul.w	r9, r8, r4
 8000fea:	40b0      	lsls	r0, r6
 8000fec:	4589      	cmp	r9, r1
 8000fee:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ff2:	b280      	uxth	r0, r0
 8000ff4:	d93e      	bls.n	8001074 <__udivmoddi4+0x2e8>
 8000ff6:	1879      	adds	r1, r7, r1
 8000ff8:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ffc:	d201      	bcs.n	8001002 <__udivmoddi4+0x276>
 8000ffe:	4589      	cmp	r9, r1
 8001000:	d81f      	bhi.n	8001042 <__udivmoddi4+0x2b6>
 8001002:	eba1 0109 	sub.w	r1, r1, r9
 8001006:	fbb1 f9fe 	udiv	r9, r1, lr
 800100a:	fb09 f804 	mul.w	r8, r9, r4
 800100e:	fb0e 1119 	mls	r1, lr, r9, r1
 8001012:	b292      	uxth	r2, r2
 8001014:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001018:	4542      	cmp	r2, r8
 800101a:	d229      	bcs.n	8001070 <__udivmoddi4+0x2e4>
 800101c:	18ba      	adds	r2, r7, r2
 800101e:	f109 31ff 	add.w	r1, r9, #4294967295
 8001022:	d2c4      	bcs.n	8000fae <__udivmoddi4+0x222>
 8001024:	4542      	cmp	r2, r8
 8001026:	d2c2      	bcs.n	8000fae <__udivmoddi4+0x222>
 8001028:	f1a9 0102 	sub.w	r1, r9, #2
 800102c:	443a      	add	r2, r7
 800102e:	e7be      	b.n	8000fae <__udivmoddi4+0x222>
 8001030:	45f0      	cmp	r8, lr
 8001032:	d29d      	bcs.n	8000f70 <__udivmoddi4+0x1e4>
 8001034:	ebbe 0302 	subs.w	r3, lr, r2
 8001038:	eb6c 0c07 	sbc.w	ip, ip, r7
 800103c:	3801      	subs	r0, #1
 800103e:	46e1      	mov	r9, ip
 8001040:	e796      	b.n	8000f70 <__udivmoddi4+0x1e4>
 8001042:	eba7 0909 	sub.w	r9, r7, r9
 8001046:	4449      	add	r1, r9
 8001048:	f1a8 0c02 	sub.w	ip, r8, #2
 800104c:	fbb1 f9fe 	udiv	r9, r1, lr
 8001050:	fb09 f804 	mul.w	r8, r9, r4
 8001054:	e7db      	b.n	800100e <__udivmoddi4+0x282>
 8001056:	4673      	mov	r3, lr
 8001058:	e77f      	b.n	8000f5a <__udivmoddi4+0x1ce>
 800105a:	4650      	mov	r0, sl
 800105c:	e766      	b.n	8000f2c <__udivmoddi4+0x1a0>
 800105e:	4608      	mov	r0, r1
 8001060:	e6fd      	b.n	8000e5e <__udivmoddi4+0xd2>
 8001062:	443b      	add	r3, r7
 8001064:	3a02      	subs	r2, #2
 8001066:	e733      	b.n	8000ed0 <__udivmoddi4+0x144>
 8001068:	f1ac 0c02 	sub.w	ip, ip, #2
 800106c:	443b      	add	r3, r7
 800106e:	e71c      	b.n	8000eaa <__udivmoddi4+0x11e>
 8001070:	4649      	mov	r1, r9
 8001072:	e79c      	b.n	8000fae <__udivmoddi4+0x222>
 8001074:	eba1 0109 	sub.w	r1, r1, r9
 8001078:	46c4      	mov	ip, r8
 800107a:	fbb1 f9fe 	udiv	r9, r1, lr
 800107e:	fb09 f804 	mul.w	r8, r9, r4
 8001082:	e7c4      	b.n	800100e <__udivmoddi4+0x282>

08001084 <__aeabi_idiv0>:
 8001084:	4770      	bx	lr
 8001086:	bf00      	nop

08001088 <HAL_UARTEx_RxEventCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8001088:	b5f0      	push	{r4, r5, r6, r7, lr}
 800108a:	b085      	sub	sp, #20
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
 8001090:	460b      	mov	r3, r1
 8001092:	807b      	strh	r3, [r7, #2]
	if (huart->Instance != USART1) return;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	4a64      	ldr	r2, [pc, #400]	@ (800122c <HAL_UARTEx_RxEventCallback+0x1a4>)
 800109a:	4293      	cmp	r3, r2
 800109c:	f040 80bf 	bne.w	800121e <HAL_UARTEx_RxEventCallback+0x196>

	rx_tail = rx_head;
 80010a0:	4b63      	ldr	r3, [pc, #396]	@ (8001230 <HAL_UARTEx_RxEventCallback+0x1a8>)
 80010a2:	881a      	ldrh	r2, [r3, #0]
 80010a4:	4b63      	ldr	r3, [pc, #396]	@ (8001234 <HAL_UARTEx_RxEventCallback+0x1ac>)
 80010a6:	801a      	strh	r2, [r3, #0]

	if (Size == RX_BUFFER_SIZE) {
 80010a8:	887b      	ldrh	r3, [r7, #2]
 80010aa:	f5b3 4f58 	cmp.w	r3, #55296	@ 0xd800
 80010ae:	d103      	bne.n	80010b8 <HAL_UARTEx_RxEventCallback+0x30>
		rx_head = 0;
 80010b0:	4b5f      	ldr	r3, [pc, #380]	@ (8001230 <HAL_UARTEx_RxEventCallback+0x1a8>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	801a      	strh	r2, [r3, #0]
 80010b6:	e002      	b.n	80010be <HAL_UARTEx_RxEventCallback+0x36>
	} else {
		rx_head = Size;
 80010b8:	4a5d      	ldr	r2, [pc, #372]	@ (8001230 <HAL_UARTEx_RxEventCallback+0x1a8>)
 80010ba:	887b      	ldrh	r3, [r7, #2]
 80010bc:	8013      	strh	r3, [r2, #0]
	}

	if (rx_tail > rx_head) {
 80010be:	4b5d      	ldr	r3, [pc, #372]	@ (8001234 <HAL_UARTEx_RxEventCallback+0x1ac>)
 80010c0:	881a      	ldrh	r2, [r3, #0]
 80010c2:	4b5b      	ldr	r3, [pc, #364]	@ (8001230 <HAL_UARTEx_RxEventCallback+0x1a8>)
 80010c4:	881b      	ldrh	r3, [r3, #0]
 80010c6:	429a      	cmp	r2, r3
 80010c8:	d93c      	bls.n	8001144 <HAL_UARTEx_RxEventCallback+0xbc>
		uint8_t wrap_size = Size;
 80010ca:	887b      	ldrh	r3, [r7, #2]
 80010cc:	73fb      	strb	r3, [r7, #15]
		if (Size == RX_BUFFER_SIZE) wrap_size = 0;
 80010ce:	887b      	ldrh	r3, [r7, #2]
 80010d0:	f5b3 4f58 	cmp.w	r3, #55296	@ 0xd800
 80010d4:	d101      	bne.n	80010da <HAL_UARTEx_RxEventCallback+0x52>
 80010d6:	2300      	movs	r3, #0
 80010d8:	73fb      	strb	r3, [r7, #15]

		rx_bytes = RX_BUFFER_SIZE - rx_tail + wrap_size;
 80010da:	7bfb      	ldrb	r3, [r7, #15]
 80010dc:	b29a      	uxth	r2, r3
 80010de:	4b55      	ldr	r3, [pc, #340]	@ (8001234 <HAL_UARTEx_RxEventCallback+0x1ac>)
 80010e0:	881b      	ldrh	r3, [r3, #0]
 80010e2:	1ad3      	subs	r3, r2, r3
 80010e4:	b29b      	uxth	r3, r3
 80010e6:	f5a3 5320 	sub.w	r3, r3, #10240	@ 0x2800
 80010ea:	b29a      	uxth	r2, r3
 80010ec:	4b52      	ldr	r3, [pc, #328]	@ (8001238 <HAL_UARTEx_RxEventCallback+0x1b0>)
 80010ee:	801a      	strh	r2, [r3, #0]

		if (rx_bytes == PACKET_SIZE) {
 80010f0:	4b51      	ldr	r3, [pc, #324]	@ (8001238 <HAL_UARTEx_RxEventCallback+0x1b0>)
 80010f2:	881b      	ldrh	r3, [r3, #0]
 80010f4:	2b36      	cmp	r3, #54	@ 0x36
 80010f6:	d119      	bne.n	800112c <HAL_UARTEx_RxEventCallback+0xa4>
			memcpy(rx_data_buffer, &rx_dma_buffer[rx_tail], PACKET_SIZE - wrap_size);
 80010f8:	4b4e      	ldr	r3, [pc, #312]	@ (8001234 <HAL_UARTEx_RxEventCallback+0x1ac>)
 80010fa:	881b      	ldrh	r3, [r3, #0]
 80010fc:	461a      	mov	r2, r3
 80010fe:	4b4f      	ldr	r3, [pc, #316]	@ (800123c <HAL_UARTEx_RxEventCallback+0x1b4>)
 8001100:	18d1      	adds	r1, r2, r3
 8001102:	7bfb      	ldrb	r3, [r7, #15]
 8001104:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8001108:	461a      	mov	r2, r3
 800110a:	484d      	ldr	r0, [pc, #308]	@ (8001240 <HAL_UARTEx_RxEventCallback+0x1b8>)
 800110c:	f012 fa70 	bl	80135f0 <memcpy>
			if (wrap_size != 0) {
 8001110:	7bfb      	ldrb	r3, [r7, #15]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d04e      	beq.n	80011b4 <HAL_UARTEx_RxEventCallback+0x12c>
				memcpy(&rx_data_buffer[PACKET_SIZE - wrap_size], rx_dma_buffer, wrap_size);
 8001116:	7bfb      	ldrb	r3, [r7, #15]
 8001118:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800111c:	4a48      	ldr	r2, [pc, #288]	@ (8001240 <HAL_UARTEx_RxEventCallback+0x1b8>)
 800111e:	4413      	add	r3, r2
 8001120:	7bfa      	ldrb	r2, [r7, #15]
 8001122:	4946      	ldr	r1, [pc, #280]	@ (800123c <HAL_UARTEx_RxEventCallback+0x1b4>)
 8001124:	4618      	mov	r0, r3
 8001126:	f012 fa63 	bl	80135f0 <memcpy>
 800112a:	e043      	b.n	80011b4 <HAL_UARTEx_RxEventCallback+0x12c>
			}
		} else {
			invalid_packets++; // TODO: errors accumulating here
 800112c:	4b45      	ldr	r3, [pc, #276]	@ (8001244 <HAL_UARTEx_RxEventCallback+0x1bc>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	3301      	adds	r3, #1
 8001132:	4a44      	ldr	r2, [pc, #272]	@ (8001244 <HAL_UARTEx_RxEventCallback+0x1bc>)
 8001134:	6013      	str	r3, [r2, #0]
			HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 8001136:	2201      	movs	r2, #1
 8001138:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800113c:	4842      	ldr	r0, [pc, #264]	@ (8001248 <HAL_UARTEx_RxEventCallback+0x1c0>)
 800113e:	f001 ff85 	bl	800304c <HAL_GPIO_WritePin>
			return;
 8001142:	e06f      	b.n	8001224 <HAL_UARTEx_RxEventCallback+0x19c>
		}
	} else {
		rx_bytes = rx_head - rx_tail;
 8001144:	4b3a      	ldr	r3, [pc, #232]	@ (8001230 <HAL_UARTEx_RxEventCallback+0x1a8>)
 8001146:	881a      	ldrh	r2, [r3, #0]
 8001148:	4b3a      	ldr	r3, [pc, #232]	@ (8001234 <HAL_UARTEx_RxEventCallback+0x1ac>)
 800114a:	881b      	ldrh	r3, [r3, #0]
 800114c:	1ad3      	subs	r3, r2, r3
 800114e:	b29a      	uxth	r2, r3
 8001150:	4b39      	ldr	r3, [pc, #228]	@ (8001238 <HAL_UARTEx_RxEventCallback+0x1b0>)
 8001152:	801a      	strh	r2, [r3, #0]

		if (rx_bytes == PACKET_SIZE) {
 8001154:	4b38      	ldr	r3, [pc, #224]	@ (8001238 <HAL_UARTEx_RxEventCallback+0x1b0>)
 8001156:	881b      	ldrh	r3, [r3, #0]
 8001158:	2b36      	cmp	r3, #54	@ 0x36
 800115a:	d11b      	bne.n	8001194 <HAL_UARTEx_RxEventCallback+0x10c>
			memcpy(rx_data_buffer, &rx_dma_buffer[rx_tail], PACKET_SIZE);
 800115c:	4b35      	ldr	r3, [pc, #212]	@ (8001234 <HAL_UARTEx_RxEventCallback+0x1ac>)
 800115e:	881b      	ldrh	r3, [r3, #0]
 8001160:	461a      	mov	r2, r3
 8001162:	4b36      	ldr	r3, [pc, #216]	@ (800123c <HAL_UARTEx_RxEventCallback+0x1b4>)
 8001164:	4413      	add	r3, r2
 8001166:	4a36      	ldr	r2, [pc, #216]	@ (8001240 <HAL_UARTEx_RxEventCallback+0x1b8>)
 8001168:	461c      	mov	r4, r3
 800116a:	4616      	mov	r6, r2
 800116c:	f104 0c30 	add.w	ip, r4, #48	@ 0x30
 8001170:	4635      	mov	r5, r6
 8001172:	4623      	mov	r3, r4
 8001174:	6818      	ldr	r0, [r3, #0]
 8001176:	6859      	ldr	r1, [r3, #4]
 8001178:	689a      	ldr	r2, [r3, #8]
 800117a:	68db      	ldr	r3, [r3, #12]
 800117c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800117e:	3410      	adds	r4, #16
 8001180:	3610      	adds	r6, #16
 8001182:	4564      	cmp	r4, ip
 8001184:	d1f4      	bne.n	8001170 <HAL_UARTEx_RxEventCallback+0xe8>
 8001186:	4633      	mov	r3, r6
 8001188:	4622      	mov	r2, r4
 800118a:	6810      	ldr	r0, [r2, #0]
 800118c:	6018      	str	r0, [r3, #0]
 800118e:	8892      	ldrh	r2, [r2, #4]
 8001190:	809a      	strh	r2, [r3, #4]
 8001192:	e00f      	b.n	80011b4 <HAL_UARTEx_RxEventCallback+0x12c>
		} else if(rx_bytes == 0) {
 8001194:	4b28      	ldr	r3, [pc, #160]	@ (8001238 <HAL_UARTEx_RxEventCallback+0x1b0>)
 8001196:	881b      	ldrh	r3, [r3, #0]
 8001198:	2b00      	cmp	r3, #0
 800119a:	d042      	beq.n	8001222 <HAL_UARTEx_RxEventCallback+0x19a>
			return;
		} else {
			invalid_packets++; // TODO: errors accumulating here
 800119c:	4b29      	ldr	r3, [pc, #164]	@ (8001244 <HAL_UARTEx_RxEventCallback+0x1bc>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	3301      	adds	r3, #1
 80011a2:	4a28      	ldr	r2, [pc, #160]	@ (8001244 <HAL_UARTEx_RxEventCallback+0x1bc>)
 80011a4:	6013      	str	r3, [r2, #0]
			HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 80011a6:	2201      	movs	r2, #1
 80011a8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80011ac:	4826      	ldr	r0, [pc, #152]	@ (8001248 <HAL_UARTEx_RxEventCallback+0x1c0>)
 80011ae:	f001 ff4d 	bl	800304c <HAL_GPIO_WritePin>
			return;
 80011b2:	e037      	b.n	8001224 <HAL_UARTEx_RxEventCallback+0x19c>
		}
	}

	bytes_to_packet(rx_data_buffer, write_packet);
 80011b4:	4b25      	ldr	r3, [pc, #148]	@ (800124c <HAL_UARTEx_RxEventCallback+0x1c4>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	4619      	mov	r1, r3
 80011ba:	4821      	ldr	r0, [pc, #132]	@ (8001240 <HAL_UARTEx_RxEventCallback+0x1b8>)
 80011bc:	f000 ff60 	bl	8002080 <bytes_to_packet>
	uint8_t is_valid = validate_packet(write_packet);
 80011c0:	4b22      	ldr	r3, [pc, #136]	@ (800124c <HAL_UARTEx_RxEventCallback+0x1c4>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	4618      	mov	r0, r3
 80011c6:	f000 fe3d 	bl	8001e44 <validate_packet>
 80011ca:	4603      	mov	r3, r0
 80011cc:	73bb      	strb	r3, [r7, #14]

	if (is_valid) {
 80011ce:	7bbb      	ldrb	r3, [r7, #14]
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d018      	beq.n	8001206 <HAL_UARTEx_RxEventCallback+0x17e>
		// Swap read/write buffers
		sensor_packet* temp = write_packet;
 80011d4:	4b1d      	ldr	r3, [pc, #116]	@ (800124c <HAL_UARTEx_RxEventCallback+0x1c4>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	60bb      	str	r3, [r7, #8]
		write_packet = read_packet;
 80011da:	4b1d      	ldr	r3, [pc, #116]	@ (8001250 <HAL_UARTEx_RxEventCallback+0x1c8>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	4a1b      	ldr	r2, [pc, #108]	@ (800124c <HAL_UARTEx_RxEventCallback+0x1c4>)
 80011e0:	6013      	str	r3, [r2, #0]
		read_packet = temp;
 80011e2:	4a1b      	ldr	r2, [pc, #108]	@ (8001250 <HAL_UARTEx_RxEventCallback+0x1c8>)
 80011e4:	68bb      	ldr	r3, [r7, #8]
 80011e6:	6013      	str	r3, [r2, #0]

		data_ready = 1;
 80011e8:	4b1a      	ldr	r3, [pc, #104]	@ (8001254 <HAL_UARTEx_RxEventCallback+0x1cc>)
 80011ea:	2201      	movs	r2, #1
 80011ec:	701a      	strb	r2, [r3, #0]
		valid_packets++;
 80011ee:	4b1a      	ldr	r3, [pc, #104]	@ (8001258 <HAL_UARTEx_RxEventCallback+0x1d0>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	3301      	adds	r3, #1
 80011f4:	4a18      	ldr	r2, [pc, #96]	@ (8001258 <HAL_UARTEx_RxEventCallback+0x1d0>)
 80011f6:	6013      	str	r3, [r2, #0]
		HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, RESET);
 80011f8:	2200      	movs	r2, #0
 80011fa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80011fe:	4812      	ldr	r0, [pc, #72]	@ (8001248 <HAL_UARTEx_RxEventCallback+0x1c0>)
 8001200:	f001 ff24 	bl	800304c <HAL_GPIO_WritePin>
 8001204:	e00e      	b.n	8001224 <HAL_UARTEx_RxEventCallback+0x19c>
	} else {
		invalid_packets++;
 8001206:	4b0f      	ldr	r3, [pc, #60]	@ (8001244 <HAL_UARTEx_RxEventCallback+0x1bc>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	3301      	adds	r3, #1
 800120c:	4a0d      	ldr	r2, [pc, #52]	@ (8001244 <HAL_UARTEx_RxEventCallback+0x1bc>)
 800120e:	6013      	str	r3, [r2, #0]
		HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 8001210:	2201      	movs	r2, #1
 8001212:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001216:	480c      	ldr	r0, [pc, #48]	@ (8001248 <HAL_UARTEx_RxEventCallback+0x1c0>)
 8001218:	f001 ff18 	bl	800304c <HAL_GPIO_WritePin>
 800121c:	e002      	b.n	8001224 <HAL_UARTEx_RxEventCallback+0x19c>
	if (huart->Instance != USART1) return;
 800121e:	bf00      	nop
 8001220:	e000      	b.n	8001224 <HAL_UARTEx_RxEventCallback+0x19c>
			return;
 8001222:	bf00      	nop
	}
}
 8001224:	3714      	adds	r7, #20
 8001226:	46bd      	mov	sp, r7
 8001228:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800122a:	bf00      	nop
 800122c:	40011000 	.word	0x40011000
 8001230:	2000e42e 	.word	0x2000e42e
 8001234:	2000e42c 	.word	0x2000e42c
 8001238:	2000e430 	.word	0x2000e430
 800123c:	20000c2c 	.word	0x20000c2c
 8001240:	20000bf4 	.word	0x20000bf4
 8001244:	2000e438 	.word	0x2000e438
 8001248:	40020800 	.word	0x40020800
 800124c:	20000000 	.word	0x20000000
 8001250:	20000004 	.word	0x20000004
 8001254:	20000bf2 	.word	0x20000bf2
 8001258:	2000e434 	.word	0x2000e434

0800125c <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 800125c:	b580      	push	{r7, lr}
 800125e:	b082      	sub	sp, #8
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) {
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	4a0b      	ldr	r2, [pc, #44]	@ (8001298 <HAL_UART_ErrorCallback+0x3c>)
 800126a:	4293      	cmp	r3, r2
 800126c:	d110      	bne.n	8001290 <HAL_UART_ErrorCallback+0x34>
		HAL_UART_Abort(&huart1);
 800126e:	480b      	ldr	r0, [pc, #44]	@ (800129c <HAL_UART_ErrorCallback+0x40>)
 8001270:	f006 f9c5 	bl	80075fe <HAL_UART_Abort>

		HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_dma_buffer, RX_BUFFER_SIZE);
 8001274:	f44f 4258 	mov.w	r2, #55296	@ 0xd800
 8001278:	4909      	ldr	r1, [pc, #36]	@ (80012a0 <HAL_UART_ErrorCallback+0x44>)
 800127a:	4808      	ldr	r0, [pc, #32]	@ (800129c <HAL_UART_ErrorCallback+0x40>)
 800127c:	f006 f962 	bl	8007544 <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 8001280:	4b08      	ldr	r3, [pc, #32]	@ (80012a4 <HAL_UART_ErrorCallback+0x48>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	681a      	ldr	r2, [r3, #0]
 8001286:	4b07      	ldr	r3, [pc, #28]	@ (80012a4 <HAL_UART_ErrorCallback+0x48>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f022 0208 	bic.w	r2, r2, #8
 800128e:	601a      	str	r2, [r3, #0]
	}
}
 8001290:	bf00      	nop
 8001292:	3708      	adds	r7, #8
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}
 8001298:	40011000 	.word	0x40011000
 800129c:	20000adc 	.word	0x20000adc
 80012a0:	20000c2c 	.word	0x20000c2c
 80012a4:	20000b24 	.word	0x20000b24

080012a8 <calculate_orientation>:

//    	MadgwickAHRSupdateIMU(data.gx, data.gy, data.gz, data.ax, data.ay, data.az);
    }
}

void calculate_orientation(float* quaternion) {
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b09c      	sub	sp, #112	@ 0x70
 80012ac:	af02      	add	r7, sp, #8
 80012ae:	6078      	str	r0, [r7, #4]
	MFX_input_t data_in;
	MFX_output_t data_out;

	current_time = HAL_GetTick();
 80012b0:	f000 ff84 	bl	80021bc <HAL_GetTick>
 80012b4:	ee07 0a90 	vmov	s15, r0
 80012b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80012bc:	4b47      	ldr	r3, [pc, #284]	@ (80013dc <calculate_orientation+0x134>)
 80012be:	edc3 7a00 	vstr	s15, [r3]

	/* Get acceleration X/Y/Z in g */
	data_in.acc[0] = data.ax / CONSTANT_g;
 80012c2:	4b47      	ldr	r3, [pc, #284]	@ (80013e0 <calculate_orientation+0x138>)
 80012c4:	ed93 7a02 	vldr	s14, [r3, #8]
 80012c8:	eddf 6a46 	vldr	s13, [pc, #280]	@ 80013e4 <calculate_orientation+0x13c>
 80012cc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012d0:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
	data_in.acc[1] = data.ay / CONSTANT_g;
 80012d4:	4b42      	ldr	r3, [pc, #264]	@ (80013e0 <calculate_orientation+0x138>)
 80012d6:	ed93 7a03 	vldr	s14, [r3, #12]
 80012da:	eddf 6a42 	vldr	s13, [pc, #264]	@ 80013e4 <calculate_orientation+0x13c>
 80012de:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012e2:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
	data_in.acc[2] = data.az / CONSTANT_g;
 80012e6:	4b3e      	ldr	r3, [pc, #248]	@ (80013e0 <calculate_orientation+0x138>)
 80012e8:	ed93 7a04 	vldr	s14, [r3, #16]
 80012ec:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80013e4 <calculate_orientation+0x13c>
 80012f0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012f4:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58

	/* Get angular rate X/Y/Z in dps */
	data_in.gyro[0] = data.gx * RAD_TO_DEG;
 80012f8:	4b39      	ldr	r3, [pc, #228]	@ (80013e0 <calculate_orientation+0x138>)
 80012fa:	edd3 7a05 	vldr	s15, [r3, #20]
 80012fe:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 80013e8 <calculate_orientation+0x140>
 8001302:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001306:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
	data_in.gyro[1] = data.gy * RAD_TO_DEG;
 800130a:	4b35      	ldr	r3, [pc, #212]	@ (80013e0 <calculate_orientation+0x138>)
 800130c:	edd3 7a06 	vldr	s15, [r3, #24]
 8001310:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 80013e8 <calculate_orientation+0x140>
 8001314:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001318:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
	data_in.gyro[2] = data.gz * RAD_TO_DEG;
 800131c:	4b30      	ldr	r3, [pc, #192]	@ (80013e0 <calculate_orientation+0x138>)
 800131e:	edd3 7a07 	vldr	s15, [r3, #28]
 8001322:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 80013e8 <calculate_orientation+0x140>
 8001326:	ee67 7a87 	vmul.f32	s15, s15, s14
 800132a:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64

	/* Get magnetic field X/Y/Z in uT/50 */
	data_in.mag[0] = data.mx * 50.0f;
 800132e:	4b2c      	ldr	r3, [pc, #176]	@ (80013e0 <calculate_orientation+0x138>)
 8001330:	edd3 7a08 	vldr	s15, [r3, #32]
 8001334:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 80013ec <calculate_orientation+0x144>
 8001338:	ee67 7a87 	vmul.f32	s15, s15, s14
 800133c:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
	data_in.mag[1] = data.my * 50.0f;
 8001340:	4b27      	ldr	r3, [pc, #156]	@ (80013e0 <calculate_orientation+0x138>)
 8001342:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001346:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 80013ec <calculate_orientation+0x144>
 800134a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800134e:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
	data_in.mag[2] = data.mz * 50.0f;
 8001352:	4b23      	ldr	r3, [pc, #140]	@ (80013e0 <calculate_orientation+0x138>)
 8001354:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8001358:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 80013ec <calculate_orientation+0x144>
 800135c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001360:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c

	/* Calculate elapsed time from last accesing this function in seconds */
	dt = (current_time - last_time) / 1000.0f;
 8001364:	4b1d      	ldr	r3, [pc, #116]	@ (80013dc <calculate_orientation+0x134>)
 8001366:	ed93 7a00 	vldr	s14, [r3]
 800136a:	4b21      	ldr	r3, [pc, #132]	@ (80013f0 <calculate_orientation+0x148>)
 800136c:	edd3 7a00 	vldr	s15, [r3]
 8001370:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001374:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 80013f4 <calculate_orientation+0x14c>
 8001378:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800137c:	4b1e      	ldr	r3, [pc, #120]	@ (80013f8 <calculate_orientation+0x150>)
 800137e:	edc3 7a00 	vstr	s15, [r3]
	last_time = current_time;
 8001382:	4b16      	ldr	r3, [pc, #88]	@ (80013dc <calculate_orientation+0x134>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	4a1a      	ldr	r2, [pc, #104]	@ (80013f0 <calculate_orientation+0x148>)
 8001388:	6013      	str	r3, [r2, #0]

	orientation_calc_freq = 1.0f / dt;
 800138a:	4b1b      	ldr	r3, [pc, #108]	@ (80013f8 <calculate_orientation+0x150>)
 800138c:	ed93 7a00 	vldr	s14, [r3]
 8001390:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001394:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001398:	4b18      	ldr	r3, [pc, #96]	@ (80013fc <calculate_orientation+0x154>)
 800139a:	edc3 7a00 	vstr	s15, [r3]

	/* Run Sensor Fusion algorithm */
	MotionFX_propagate(mfxstate, &data_out, &data_in, &dt);
 800139e:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 80013a2:	f107 0108 	add.w	r1, r7, #8
 80013a6:	4b14      	ldr	r3, [pc, #80]	@ (80013f8 <calculate_orientation+0x150>)
 80013a8:	4815      	ldr	r0, [pc, #84]	@ (8001400 <calculate_orientation+0x158>)
 80013aa:	f011 fff3 	bl	8013394 <MotionFX_propagate>
	MotionFX_update(mfxstate, &data_out, &data_in, &dt, NULL);
 80013ae:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 80013b2:	f107 0108 	add.w	r1, r7, #8
 80013b6:	2300      	movs	r3, #0
 80013b8:	9300      	str	r3, [sp, #0]
 80013ba:	4b0f      	ldr	r3, [pc, #60]	@ (80013f8 <calculate_orientation+0x150>)
 80013bc:	4810      	ldr	r0, [pc, #64]	@ (8001400 <calculate_orientation+0x158>)
 80013be:	f011 ffd9 	bl	8013374 <MotionFX_update>

	memcpy(quaternion, data_out.quaternion, 4 * sizeof(float));
 80013c2:	f107 0308 	add.w	r3, r7, #8
 80013c6:	330c      	adds	r3, #12
 80013c8:	2210      	movs	r2, #16
 80013ca:	4619      	mov	r1, r3
 80013cc:	6878      	ldr	r0, [r7, #4]
 80013ce:	f012 f90f 	bl	80135f0 <memcpy>
}
 80013d2:	bf00      	nop
 80013d4:	3768      	adds	r7, #104	@ 0x68
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	2000ee5c 	.word	0x2000ee5c
 80013e0:	2000e450 	.word	0x2000e450
 80013e4:	411ce83e 	.word	0x411ce83e
 80013e8:	42652ee1 	.word	0x42652ee1
 80013ec:	42480000 	.word	0x42480000
 80013f0:	2000ee58 	.word	0x2000ee58
 80013f4:	447a0000 	.word	0x447a0000
 80013f8:	2000ee60 	.word	0x2000ee60
 80013fc:	2000ee64 	.word	0x2000ee64
 8001400:	2000e494 	.word	0x2000e494

08001404 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001404:	b590      	push	{r4, r7, lr}
 8001406:	b083      	sub	sp, #12
 8001408:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800140a:	f000 fe71 	bl	80020f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800140e:	f000 f88b 	bl	8001528 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001412:	f000 fa41 	bl	8001898 <MX_GPIO_Init>
  MX_DMA_Init();
 8001416:	f000 fa1f 	bl	8001858 <MX_DMA_Init>
  MX_FATFS_Init();
 800141a:	f008 fda5 	bl	8009f68 <MX_FATFS_Init>
  MX_TIM2_Init();
 800141e:	f000 f965 	bl	80016ec <MX_TIM2_Init>
  MX_I2C1_Init();
 8001422:	f000 f8ff 	bl	8001624 <MX_I2C1_Init>
  MX_SPI2_Init();
 8001426:	f000 f92b 	bl	8001680 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 800142a:	f000 f9eb 	bl	8001804 <MX_USART1_UART_Init>
  MX_CRC_Init();
 800142e:	f000 f8e5 	bl	80015fc <MX_CRC_Init>
  MX_USB_DEVICE_Init();
 8001432:	f00a fe31 	bl	800c098 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_dma_buffer, RX_BUFFER_SIZE);
 8001436:	f44f 4258 	mov.w	r2, #55296	@ 0xd800
 800143a:	4930      	ldr	r1, [pc, #192]	@ (80014fc <main+0xf8>)
 800143c:	4830      	ldr	r0, [pc, #192]	@ (8001500 <main+0xfc>)
 800143e:	f006 f881 	bl	8007544 <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 8001442:	4b30      	ldr	r3, [pc, #192]	@ (8001504 <main+0x100>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	681a      	ldr	r2, [r3, #0]
 8001448:	4b2e      	ldr	r3, [pc, #184]	@ (8001504 <main+0x100>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	f022 0208 	bic.w	r2, r2, #8
 8001450:	601a      	str	r2, [r3, #0]
  __HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_TC);
 8001452:	4b2c      	ldr	r3, [pc, #176]	@ (8001504 <main+0x100>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	681a      	ldr	r2, [r3, #0]
 8001458:	4b2a      	ldr	r3, [pc, #168]	@ (8001504 <main+0x100>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f022 0210 	bic.w	r2, r2, #16
 8001460:	601a      	str	r2, [r3, #0]

//  HAL_TIM_Base_Start_IT(&htim2);

  if (2450 < MotionFX_GetStateSize()) {
 8001462:	f011 fe01 	bl	8013068 <MotionFX_GetStateSize>
 8001466:	4603      	mov	r3, r0
 8001468:	f640 1292 	movw	r2, #2450	@ 0x992
 800146c:	4293      	cmp	r3, r2
 800146e:	d901      	bls.n	8001474 <main+0x70>
	  Error_Handler();
 8001470:	f000 fa8a 	bl	8001988 <Error_Handler>
  }

  MotionFX_initialize((MFXState_t *)mfxstate);
 8001474:	4824      	ldr	r0, [pc, #144]	@ (8001508 <main+0x104>)
 8001476:	f011 fdfb 	bl	8013070 <MotionFX_initialize>

  MotionFX_getKnobs(mfxstate, &knobs);
 800147a:	4924      	ldr	r1, [pc, #144]	@ (800150c <main+0x108>)
 800147c:	4822      	ldr	r0, [pc, #136]	@ (8001508 <main+0x104>)
 800147e:	f011 fefb 	bl	8013278 <MotionFX_getKnobs>

  MotionFX_setKnobs(mfxstate, &knobs);
 8001482:	4922      	ldr	r1, [pc, #136]	@ (800150c <main+0x108>)
 8001484:	4820      	ldr	r0, [pc, #128]	@ (8001508 <main+0x104>)
 8001486:	f011 feab 	bl	80131e0 <MotionFX_setKnobs>

  MotionFX_enable_6X(mfxstate, MFX_ENGINE_DISABLE);
 800148a:	2100      	movs	r1, #0
 800148c:	481e      	ldr	r0, [pc, #120]	@ (8001508 <main+0x104>)
 800148e:	f011 ff31 	bl	80132f4 <MotionFX_enable_6X>
  MotionFX_enable_9X(mfxstate, MFX_ENGINE_DISABLE);
 8001492:	2100      	movs	r1, #0
 8001494:	481c      	ldr	r0, [pc, #112]	@ (8001508 <main+0x104>)
 8001496:	f011 ff4d 	bl	8013334 <MotionFX_enable_9X>

  MotionFX_enable_9X(mfxstate, MFX_ENGINE_ENABLE);
 800149a:	2101      	movs	r1, #1
 800149c:	481a      	ldr	r0, [pc, #104]	@ (8001508 <main+0x104>)
 800149e:	f011 ff49 	bl	8013334 <MotionFX_enable_9X>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (data_ready) {
 80014a2:	4b1b      	ldr	r3, [pc, #108]	@ (8001510 <main+0x10c>)
 80014a4:	781b      	ldrb	r3, [r3, #0]
 80014a6:	b2db      	uxtb	r3, r3
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d00c      	beq.n	80014c6 <main+0xc2>
		  data_ready = 0;
 80014ac:	4b18      	ldr	r3, [pc, #96]	@ (8001510 <main+0x10c>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	701a      	strb	r2, [r3, #0]

		  // process packet
		  process_raw_sensor_data(&read_packet->data, &data);
 80014b2:	4b18      	ldr	r3, [pc, #96]	@ (8001514 <main+0x110>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	3302      	adds	r3, #2
 80014b8:	4917      	ldr	r1, [pc, #92]	@ (8001518 <main+0x114>)
 80014ba:	4618      	mov	r0, r3
 80014bc:	f000 fce4 	bl	8001e88 <process_raw_sensor_data>

		  // log new data

		  // control algorithms
		  calculate_orientation(quat_orientation);
 80014c0:	4816      	ldr	r0, [pc, #88]	@ (800151c <main+0x118>)
 80014c2:	f7ff fef1 	bl	80012a8 <calculate_orientation>
	  }

	  uint32_t now = HAL_GetTick();
 80014c6:	f000 fe79 	bl	80021bc <HAL_GetTick>
 80014ca:	6078      	str	r0, [r7, #4]
	  if ((now - last_send_time) >= send_interval) {
 80014cc:	4b14      	ldr	r3, [pc, #80]	@ (8001520 <main+0x11c>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	687a      	ldr	r2, [r7, #4]
 80014d2:	1ad3      	subs	r3, r2, r3
 80014d4:	2264      	movs	r2, #100	@ 0x64
 80014d6:	4293      	cmp	r3, r2
 80014d8:	d3e3      	bcc.n	80014a2 <main+0x9e>
		  memcpy(&quat_buffer,  quat_orientation, 4 * sizeof(float));
 80014da:	4a12      	ldr	r2, [pc, #72]	@ (8001524 <main+0x120>)
 80014dc:	4b0f      	ldr	r3, [pc, #60]	@ (800151c <main+0x118>)
 80014de:	4614      	mov	r4, r2
 80014e0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80014e2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		  if (CDC_Transmit_FS(quat_buffer, 4 * sizeof(float)) == USBD_OK) {
 80014e6:	2110      	movs	r1, #16
 80014e8:	480e      	ldr	r0, [pc, #56]	@ (8001524 <main+0x120>)
 80014ea:	f00a fe93 	bl	800c214 <CDC_Transmit_FS>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d1d6      	bne.n	80014a2 <main+0x9e>
			  last_send_time = now;
 80014f4:	4a0a      	ldr	r2, [pc, #40]	@ (8001520 <main+0x11c>)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	6013      	str	r3, [r2, #0]
  {
 80014fa:	e7d2      	b.n	80014a2 <main+0x9e>
 80014fc:	20000c2c 	.word	0x20000c2c
 8001500:	20000adc 	.word	0x20000adc
 8001504:	20000b24 	.word	0x20000b24
 8001508:	2000e494 	.word	0x2000e494
 800150c:	2000ee28 	.word	0x2000ee28
 8001510:	20000bf2 	.word	0x20000bf2
 8001514:	20000004 	.word	0x20000004
 8001518:	2000e450 	.word	0x2000e450
 800151c:	2000e484 	.word	0x2000e484
 8001520:	2000e44c 	.word	0x2000e44c
 8001524:	2000e43c 	.word	0x2000e43c

08001528 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b094      	sub	sp, #80	@ 0x50
 800152c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800152e:	f107 0320 	add.w	r3, r7, #32
 8001532:	2230      	movs	r2, #48	@ 0x30
 8001534:	2100      	movs	r1, #0
 8001536:	4618      	mov	r0, r3
 8001538:	f012 f828 	bl	801358c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800153c:	f107 030c 	add.w	r3, r7, #12
 8001540:	2200      	movs	r2, #0
 8001542:	601a      	str	r2, [r3, #0]
 8001544:	605a      	str	r2, [r3, #4]
 8001546:	609a      	str	r2, [r3, #8]
 8001548:	60da      	str	r2, [r3, #12]
 800154a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800154c:	2300      	movs	r3, #0
 800154e:	60bb      	str	r3, [r7, #8]
 8001550:	4b28      	ldr	r3, [pc, #160]	@ (80015f4 <SystemClock_Config+0xcc>)
 8001552:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001554:	4a27      	ldr	r2, [pc, #156]	@ (80015f4 <SystemClock_Config+0xcc>)
 8001556:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800155a:	6413      	str	r3, [r2, #64]	@ 0x40
 800155c:	4b25      	ldr	r3, [pc, #148]	@ (80015f4 <SystemClock_Config+0xcc>)
 800155e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001560:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001564:	60bb      	str	r3, [r7, #8]
 8001566:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001568:	2300      	movs	r3, #0
 800156a:	607b      	str	r3, [r7, #4]
 800156c:	4b22      	ldr	r3, [pc, #136]	@ (80015f8 <SystemClock_Config+0xd0>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	4a21      	ldr	r2, [pc, #132]	@ (80015f8 <SystemClock_Config+0xd0>)
 8001572:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001576:	6013      	str	r3, [r2, #0]
 8001578:	4b1f      	ldr	r3, [pc, #124]	@ (80015f8 <SystemClock_Config+0xd0>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001580:	607b      	str	r3, [r7, #4]
 8001582:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001584:	2301      	movs	r3, #1
 8001586:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001588:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800158c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800158e:	2302      	movs	r3, #2
 8001590:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001592:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001596:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 8001598:	2306      	movs	r3, #6
 800159a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800159c:	23a8      	movs	r3, #168	@ 0xa8
 800159e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80015a0:	2302      	movs	r3, #2
 80015a2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80015a4:	2307      	movs	r3, #7
 80015a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015a8:	f107 0320 	add.w	r3, r7, #32
 80015ac:	4618      	mov	r0, r3
 80015ae:	f004 fcf3 	bl	8005f98 <HAL_RCC_OscConfig>
 80015b2:	4603      	mov	r3, r0
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d001      	beq.n	80015bc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80015b8:	f000 f9e6 	bl	8001988 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015bc:	230f      	movs	r3, #15
 80015be:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015c0:	2302      	movs	r3, #2
 80015c2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015c4:	2300      	movs	r3, #0
 80015c6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80015c8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80015cc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80015ce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015d2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80015d4:	f107 030c 	add.w	r3, r7, #12
 80015d8:	2105      	movs	r1, #5
 80015da:	4618      	mov	r0, r3
 80015dc:	f004 ff54 	bl	8006488 <HAL_RCC_ClockConfig>
 80015e0:	4603      	mov	r3, r0
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d001      	beq.n	80015ea <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80015e6:	f000 f9cf 	bl	8001988 <Error_Handler>
  }
}
 80015ea:	bf00      	nop
 80015ec:	3750      	adds	r7, #80	@ 0x50
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	bf00      	nop
 80015f4:	40023800 	.word	0x40023800
 80015f8:	40007000 	.word	0x40007000

080015fc <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8001600:	4b06      	ldr	r3, [pc, #24]	@ (800161c <MX_CRC_Init+0x20>)
 8001602:	4a07      	ldr	r2, [pc, #28]	@ (8001620 <MX_CRC_Init+0x24>)
 8001604:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8001606:	4805      	ldr	r0, [pc, #20]	@ (800161c <MX_CRC_Init+0x20>)
 8001608:	f000 ff19 	bl	800243e <HAL_CRC_Init>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	d001      	beq.n	8001616 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8001612:	f000 f9b9 	bl	8001988 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8001616:	bf00      	nop
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	200009e0 	.word	0x200009e0
 8001620:	40023000 	.word	0x40023000

08001624 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001628:	4b12      	ldr	r3, [pc, #72]	@ (8001674 <MX_I2C1_Init+0x50>)
 800162a:	4a13      	ldr	r2, [pc, #76]	@ (8001678 <MX_I2C1_Init+0x54>)
 800162c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800162e:	4b11      	ldr	r3, [pc, #68]	@ (8001674 <MX_I2C1_Init+0x50>)
 8001630:	4a12      	ldr	r2, [pc, #72]	@ (800167c <MX_I2C1_Init+0x58>)
 8001632:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001634:	4b0f      	ldr	r3, [pc, #60]	@ (8001674 <MX_I2C1_Init+0x50>)
 8001636:	2200      	movs	r2, #0
 8001638:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 64;
 800163a:	4b0e      	ldr	r3, [pc, #56]	@ (8001674 <MX_I2C1_Init+0x50>)
 800163c:	2240      	movs	r2, #64	@ 0x40
 800163e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001640:	4b0c      	ldr	r3, [pc, #48]	@ (8001674 <MX_I2C1_Init+0x50>)
 8001642:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001646:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001648:	4b0a      	ldr	r3, [pc, #40]	@ (8001674 <MX_I2C1_Init+0x50>)
 800164a:	2200      	movs	r2, #0
 800164c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800164e:	4b09      	ldr	r3, [pc, #36]	@ (8001674 <MX_I2C1_Init+0x50>)
 8001650:	2200      	movs	r2, #0
 8001652:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001654:	4b07      	ldr	r3, [pc, #28]	@ (8001674 <MX_I2C1_Init+0x50>)
 8001656:	2200      	movs	r2, #0
 8001658:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800165a:	4b06      	ldr	r3, [pc, #24]	@ (8001674 <MX_I2C1_Init+0x50>)
 800165c:	2200      	movs	r2, #0
 800165e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001660:	4804      	ldr	r0, [pc, #16]	@ (8001674 <MX_I2C1_Init+0x50>)
 8001662:	f001 fd0d 	bl	8003080 <HAL_I2C_Init>
 8001666:	4603      	mov	r3, r0
 8001668:	2b00      	cmp	r3, #0
 800166a:	d001      	beq.n	8001670 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800166c:	f000 f98c 	bl	8001988 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001670:	bf00      	nop
 8001672:	bd80      	pop	{r7, pc}
 8001674:	200009e8 	.word	0x200009e8
 8001678:	40005400 	.word	0x40005400
 800167c:	000186a0 	.word	0x000186a0

08001680 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001684:	4b17      	ldr	r3, [pc, #92]	@ (80016e4 <MX_SPI2_Init+0x64>)
 8001686:	4a18      	ldr	r2, [pc, #96]	@ (80016e8 <MX_SPI2_Init+0x68>)
 8001688:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800168a:	4b16      	ldr	r3, [pc, #88]	@ (80016e4 <MX_SPI2_Init+0x64>)
 800168c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001690:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001692:	4b14      	ldr	r3, [pc, #80]	@ (80016e4 <MX_SPI2_Init+0x64>)
 8001694:	2200      	movs	r2, #0
 8001696:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001698:	4b12      	ldr	r3, [pc, #72]	@ (80016e4 <MX_SPI2_Init+0x64>)
 800169a:	2200      	movs	r2, #0
 800169c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800169e:	4b11      	ldr	r3, [pc, #68]	@ (80016e4 <MX_SPI2_Init+0x64>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80016a4:	4b0f      	ldr	r3, [pc, #60]	@ (80016e4 <MX_SPI2_Init+0x64>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80016aa:	4b0e      	ldr	r3, [pc, #56]	@ (80016e4 <MX_SPI2_Init+0x64>)
 80016ac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80016b0:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80016b2:	4b0c      	ldr	r3, [pc, #48]	@ (80016e4 <MX_SPI2_Init+0x64>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80016b8:	4b0a      	ldr	r3, [pc, #40]	@ (80016e4 <MX_SPI2_Init+0x64>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80016be:	4b09      	ldr	r3, [pc, #36]	@ (80016e4 <MX_SPI2_Init+0x64>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80016c4:	4b07      	ldr	r3, [pc, #28]	@ (80016e4 <MX_SPI2_Init+0x64>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 80016ca:	4b06      	ldr	r3, [pc, #24]	@ (80016e4 <MX_SPI2_Init+0x64>)
 80016cc:	220a      	movs	r2, #10
 80016ce:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80016d0:	4804      	ldr	r0, [pc, #16]	@ (80016e4 <MX_SPI2_Init+0x64>)
 80016d2:	f005 f8b9 	bl	8006848 <HAL_SPI_Init>
 80016d6:	4603      	mov	r3, r0
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d001      	beq.n	80016e0 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80016dc:	f000 f954 	bl	8001988 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80016e0:	bf00      	nop
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	20000a3c 	.word	0x20000a3c
 80016e8:	40003800 	.word	0x40003800

080016ec <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b08e      	sub	sp, #56	@ 0x38
 80016f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016f2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80016f6:	2200      	movs	r2, #0
 80016f8:	601a      	str	r2, [r3, #0]
 80016fa:	605a      	str	r2, [r3, #4]
 80016fc:	609a      	str	r2, [r3, #8]
 80016fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001700:	f107 0320 	add.w	r3, r7, #32
 8001704:	2200      	movs	r2, #0
 8001706:	601a      	str	r2, [r3, #0]
 8001708:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800170a:	1d3b      	adds	r3, r7, #4
 800170c:	2200      	movs	r2, #0
 800170e:	601a      	str	r2, [r3, #0]
 8001710:	605a      	str	r2, [r3, #4]
 8001712:	609a      	str	r2, [r3, #8]
 8001714:	60da      	str	r2, [r3, #12]
 8001716:	611a      	str	r2, [r3, #16]
 8001718:	615a      	str	r2, [r3, #20]
 800171a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800171c:	4b38      	ldr	r3, [pc, #224]	@ (8001800 <MX_TIM2_Init+0x114>)
 800171e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001722:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1000-1;
 8001724:	4b36      	ldr	r3, [pc, #216]	@ (8001800 <MX_TIM2_Init+0x114>)
 8001726:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800172a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800172c:	4b34      	ldr	r3, [pc, #208]	@ (8001800 <MX_TIM2_Init+0x114>)
 800172e:	2200      	movs	r2, #0
 8001730:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 84-1;
 8001732:	4b33      	ldr	r3, [pc, #204]	@ (8001800 <MX_TIM2_Init+0x114>)
 8001734:	2253      	movs	r2, #83	@ 0x53
 8001736:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001738:	4b31      	ldr	r3, [pc, #196]	@ (8001800 <MX_TIM2_Init+0x114>)
 800173a:	2200      	movs	r2, #0
 800173c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800173e:	4b30      	ldr	r3, [pc, #192]	@ (8001800 <MX_TIM2_Init+0x114>)
 8001740:	2200      	movs	r2, #0
 8001742:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001744:	482e      	ldr	r0, [pc, #184]	@ (8001800 <MX_TIM2_Init+0x114>)
 8001746:	f005 f908 	bl	800695a <HAL_TIM_Base_Init>
 800174a:	4603      	mov	r3, r0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d001      	beq.n	8001754 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001750:	f000 f91a 	bl	8001988 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001754:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001758:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800175a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800175e:	4619      	mov	r1, r3
 8001760:	4827      	ldr	r0, [pc, #156]	@ (8001800 <MX_TIM2_Init+0x114>)
 8001762:	f005 fa65 	bl	8006c30 <HAL_TIM_ConfigClockSource>
 8001766:	4603      	mov	r3, r0
 8001768:	2b00      	cmp	r3, #0
 800176a:	d001      	beq.n	8001770 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800176c:	f000 f90c 	bl	8001988 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001770:	4823      	ldr	r0, [pc, #140]	@ (8001800 <MX_TIM2_Init+0x114>)
 8001772:	f005 f941 	bl	80069f8 <HAL_TIM_PWM_Init>
 8001776:	4603      	mov	r3, r0
 8001778:	2b00      	cmp	r3, #0
 800177a:	d001      	beq.n	8001780 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800177c:	f000 f904 	bl	8001988 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001780:	2300      	movs	r3, #0
 8001782:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001784:	2300      	movs	r3, #0
 8001786:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001788:	f107 0320 	add.w	r3, r7, #32
 800178c:	4619      	mov	r1, r3
 800178e:	481c      	ldr	r0, [pc, #112]	@ (8001800 <MX_TIM2_Init+0x114>)
 8001790:	f005 fe0c 	bl	80073ac <HAL_TIMEx_MasterConfigSynchronization>
 8001794:	4603      	mov	r3, r0
 8001796:	2b00      	cmp	r3, #0
 8001798:	d001      	beq.n	800179e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800179a:	f000 f8f5 	bl	8001988 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800179e:	2360      	movs	r3, #96	@ 0x60
 80017a0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80017a2:	2300      	movs	r3, #0
 80017a4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80017a6:	2300      	movs	r3, #0
 80017a8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80017aa:	2300      	movs	r3, #0
 80017ac:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80017ae:	1d3b      	adds	r3, r7, #4
 80017b0:	2204      	movs	r2, #4
 80017b2:	4619      	mov	r1, r3
 80017b4:	4812      	ldr	r0, [pc, #72]	@ (8001800 <MX_TIM2_Init+0x114>)
 80017b6:	f005 f979 	bl	8006aac <HAL_TIM_PWM_ConfigChannel>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d001      	beq.n	80017c4 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80017c0:	f000 f8e2 	bl	8001988 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80017c4:	1d3b      	adds	r3, r7, #4
 80017c6:	2208      	movs	r2, #8
 80017c8:	4619      	mov	r1, r3
 80017ca:	480d      	ldr	r0, [pc, #52]	@ (8001800 <MX_TIM2_Init+0x114>)
 80017cc:	f005 f96e 	bl	8006aac <HAL_TIM_PWM_ConfigChannel>
 80017d0:	4603      	mov	r3, r0
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d001      	beq.n	80017da <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 80017d6:	f000 f8d7 	bl	8001988 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80017da:	1d3b      	adds	r3, r7, #4
 80017dc:	220c      	movs	r2, #12
 80017de:	4619      	mov	r1, r3
 80017e0:	4807      	ldr	r0, [pc, #28]	@ (8001800 <MX_TIM2_Init+0x114>)
 80017e2:	f005 f963 	bl	8006aac <HAL_TIM_PWM_ConfigChannel>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d001      	beq.n	80017f0 <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 80017ec:	f000 f8cc 	bl	8001988 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80017f0:	4803      	ldr	r0, [pc, #12]	@ (8001800 <MX_TIM2_Init+0x114>)
 80017f2:	f000 f9d1 	bl	8001b98 <HAL_TIM_MspPostInit>

}
 80017f6:	bf00      	nop
 80017f8:	3738      	adds	r7, #56	@ 0x38
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	20000a94 	.word	0x20000a94

08001804 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001808:	4b11      	ldr	r3, [pc, #68]	@ (8001850 <MX_USART1_UART_Init+0x4c>)
 800180a:	4a12      	ldr	r2, [pc, #72]	@ (8001854 <MX_USART1_UART_Init+0x50>)
 800180c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800180e:	4b10      	ldr	r3, [pc, #64]	@ (8001850 <MX_USART1_UART_Init+0x4c>)
 8001810:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001814:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001816:	4b0e      	ldr	r3, [pc, #56]	@ (8001850 <MX_USART1_UART_Init+0x4c>)
 8001818:	2200      	movs	r2, #0
 800181a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800181c:	4b0c      	ldr	r3, [pc, #48]	@ (8001850 <MX_USART1_UART_Init+0x4c>)
 800181e:	2200      	movs	r2, #0
 8001820:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001822:	4b0b      	ldr	r3, [pc, #44]	@ (8001850 <MX_USART1_UART_Init+0x4c>)
 8001824:	2200      	movs	r2, #0
 8001826:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001828:	4b09      	ldr	r3, [pc, #36]	@ (8001850 <MX_USART1_UART_Init+0x4c>)
 800182a:	220c      	movs	r2, #12
 800182c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800182e:	4b08      	ldr	r3, [pc, #32]	@ (8001850 <MX_USART1_UART_Init+0x4c>)
 8001830:	2200      	movs	r2, #0
 8001832:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001834:	4b06      	ldr	r3, [pc, #24]	@ (8001850 <MX_USART1_UART_Init+0x4c>)
 8001836:	2200      	movs	r2, #0
 8001838:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800183a:	4805      	ldr	r0, [pc, #20]	@ (8001850 <MX_USART1_UART_Init+0x4c>)
 800183c:	f005 fe32 	bl	80074a4 <HAL_UART_Init>
 8001840:	4603      	mov	r3, r0
 8001842:	2b00      	cmp	r3, #0
 8001844:	d001      	beq.n	800184a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001846:	f000 f89f 	bl	8001988 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800184a:	bf00      	nop
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	20000adc 	.word	0x20000adc
 8001854:	40011000 	.word	0x40011000

08001858 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b082      	sub	sp, #8
 800185c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800185e:	2300      	movs	r3, #0
 8001860:	607b      	str	r3, [r7, #4]
 8001862:	4b0c      	ldr	r3, [pc, #48]	@ (8001894 <MX_DMA_Init+0x3c>)
 8001864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001866:	4a0b      	ldr	r2, [pc, #44]	@ (8001894 <MX_DMA_Init+0x3c>)
 8001868:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800186c:	6313      	str	r3, [r2, #48]	@ 0x30
 800186e:	4b09      	ldr	r3, [pc, #36]	@ (8001894 <MX_DMA_Init+0x3c>)
 8001870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001872:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001876:	607b      	str	r3, [r7, #4]
 8001878:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800187a:	2200      	movs	r2, #0
 800187c:	2100      	movs	r1, #0
 800187e:	203a      	movs	r0, #58	@ 0x3a
 8001880:	f000 fda7 	bl	80023d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001884:	203a      	movs	r0, #58	@ 0x3a
 8001886:	f000 fdc0 	bl	800240a <HAL_NVIC_EnableIRQ>

}
 800188a:	bf00      	nop
 800188c:	3708      	adds	r7, #8
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}
 8001892:	bf00      	nop
 8001894:	40023800 	.word	0x40023800

08001898 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b08a      	sub	sp, #40	@ 0x28
 800189c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800189e:	f107 0314 	add.w	r3, r7, #20
 80018a2:	2200      	movs	r2, #0
 80018a4:	601a      	str	r2, [r3, #0]
 80018a6:	605a      	str	r2, [r3, #4]
 80018a8:	609a      	str	r2, [r3, #8]
 80018aa:	60da      	str	r2, [r3, #12]
 80018ac:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018ae:	2300      	movs	r3, #0
 80018b0:	613b      	str	r3, [r7, #16]
 80018b2:	4b32      	ldr	r3, [pc, #200]	@ (800197c <MX_GPIO_Init+0xe4>)
 80018b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018b6:	4a31      	ldr	r2, [pc, #196]	@ (800197c <MX_GPIO_Init+0xe4>)
 80018b8:	f043 0304 	orr.w	r3, r3, #4
 80018bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80018be:	4b2f      	ldr	r3, [pc, #188]	@ (800197c <MX_GPIO_Init+0xe4>)
 80018c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018c2:	f003 0304 	and.w	r3, r3, #4
 80018c6:	613b      	str	r3, [r7, #16]
 80018c8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80018ca:	2300      	movs	r3, #0
 80018cc:	60fb      	str	r3, [r7, #12]
 80018ce:	4b2b      	ldr	r3, [pc, #172]	@ (800197c <MX_GPIO_Init+0xe4>)
 80018d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018d2:	4a2a      	ldr	r2, [pc, #168]	@ (800197c <MX_GPIO_Init+0xe4>)
 80018d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80018d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80018da:	4b28      	ldr	r3, [pc, #160]	@ (800197c <MX_GPIO_Init+0xe4>)
 80018dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018e2:	60fb      	str	r3, [r7, #12]
 80018e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018e6:	2300      	movs	r3, #0
 80018e8:	60bb      	str	r3, [r7, #8]
 80018ea:	4b24      	ldr	r3, [pc, #144]	@ (800197c <MX_GPIO_Init+0xe4>)
 80018ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ee:	4a23      	ldr	r2, [pc, #140]	@ (800197c <MX_GPIO_Init+0xe4>)
 80018f0:	f043 0301 	orr.w	r3, r3, #1
 80018f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80018f6:	4b21      	ldr	r3, [pc, #132]	@ (800197c <MX_GPIO_Init+0xe4>)
 80018f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018fa:	f003 0301 	and.w	r3, r3, #1
 80018fe:	60bb      	str	r3, [r7, #8]
 8001900:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001902:	2300      	movs	r3, #0
 8001904:	607b      	str	r3, [r7, #4]
 8001906:	4b1d      	ldr	r3, [pc, #116]	@ (800197c <MX_GPIO_Init+0xe4>)
 8001908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800190a:	4a1c      	ldr	r2, [pc, #112]	@ (800197c <MX_GPIO_Init+0xe4>)
 800190c:	f043 0302 	orr.w	r3, r3, #2
 8001910:	6313      	str	r3, [r2, #48]	@ 0x30
 8001912:	4b1a      	ldr	r3, [pc, #104]	@ (800197c <MX_GPIO_Init+0xe4>)
 8001914:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001916:	f003 0302 	and.w	r3, r3, #2
 800191a:	607b      	str	r3, [r7, #4]
 800191c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GENERAL_LED_Pin|ERROR_LED_Pin, GPIO_PIN_RESET);
 800191e:	2200      	movs	r2, #0
 8001920:	f44f 5110 	mov.w	r1, #9216	@ 0x2400
 8001924:	4816      	ldr	r0, [pc, #88]	@ (8001980 <MX_GPIO_Init+0xe8>)
 8001926:	f001 fb91 	bl	800304c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CSB_GPIO_Port, SPI2_CSB_Pin, GPIO_PIN_RESET);
 800192a:	2200      	movs	r2, #0
 800192c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001930:	4814      	ldr	r0, [pc, #80]	@ (8001984 <MX_GPIO_Init+0xec>)
 8001932:	f001 fb8b 	bl	800304c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : GENERAL_LED_Pin ERROR_LED_Pin */
  GPIO_InitStruct.Pin = GENERAL_LED_Pin|ERROR_LED_Pin;
 8001936:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 800193a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800193c:	2301      	movs	r3, #1
 800193e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001940:	2300      	movs	r3, #0
 8001942:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001944:	2300      	movs	r3, #0
 8001946:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001948:	f107 0314 	add.w	r3, r7, #20
 800194c:	4619      	mov	r1, r3
 800194e:	480c      	ldr	r0, [pc, #48]	@ (8001980 <MX_GPIO_Init+0xe8>)
 8001950:	f001 f9e0 	bl	8002d14 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_CSB_Pin */
  GPIO_InitStruct.Pin = SPI2_CSB_Pin;
 8001954:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001958:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800195a:	2301      	movs	r3, #1
 800195c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800195e:	2300      	movs	r3, #0
 8001960:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001962:	2300      	movs	r3, #0
 8001964:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI2_CSB_GPIO_Port, &GPIO_InitStruct);
 8001966:	f107 0314 	add.w	r3, r7, #20
 800196a:	4619      	mov	r1, r3
 800196c:	4805      	ldr	r0, [pc, #20]	@ (8001984 <MX_GPIO_Init+0xec>)
 800196e:	f001 f9d1 	bl	8002d14 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8001972:	bf00      	nop
 8001974:	3728      	adds	r7, #40	@ 0x28
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	40023800 	.word	0x40023800
 8001980:	40020800 	.word	0x40020800
 8001984:	40020400 	.word	0x40020400

08001988 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001988:	b480      	push	{r7}
 800198a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800198c:	b672      	cpsid	i
}
 800198e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001990:	bf00      	nop
 8001992:	e7fd      	b.n	8001990 <Error_Handler+0x8>

08001994 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001994:	b480      	push	{r7}
 8001996:	b083      	sub	sp, #12
 8001998:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800199a:	2300      	movs	r3, #0
 800199c:	607b      	str	r3, [r7, #4]
 800199e:	4b10      	ldr	r3, [pc, #64]	@ (80019e0 <HAL_MspInit+0x4c>)
 80019a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019a2:	4a0f      	ldr	r2, [pc, #60]	@ (80019e0 <HAL_MspInit+0x4c>)
 80019a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80019aa:	4b0d      	ldr	r3, [pc, #52]	@ (80019e0 <HAL_MspInit+0x4c>)
 80019ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80019b2:	607b      	str	r3, [r7, #4]
 80019b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019b6:	2300      	movs	r3, #0
 80019b8:	603b      	str	r3, [r7, #0]
 80019ba:	4b09      	ldr	r3, [pc, #36]	@ (80019e0 <HAL_MspInit+0x4c>)
 80019bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019be:	4a08      	ldr	r2, [pc, #32]	@ (80019e0 <HAL_MspInit+0x4c>)
 80019c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80019c6:	4b06      	ldr	r3, [pc, #24]	@ (80019e0 <HAL_MspInit+0x4c>)
 80019c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019ce:	603b      	str	r3, [r7, #0]
 80019d0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019d2:	bf00      	nop
 80019d4:	370c      	adds	r7, #12
 80019d6:	46bd      	mov	sp, r7
 80019d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019dc:	4770      	bx	lr
 80019de:	bf00      	nop
 80019e0:	40023800 	.word	0x40023800

080019e4 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80019e4:	b480      	push	{r7}
 80019e6:	b085      	sub	sp, #20
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4a0b      	ldr	r2, [pc, #44]	@ (8001a20 <HAL_CRC_MspInit+0x3c>)
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d10d      	bne.n	8001a12 <HAL_CRC_MspInit+0x2e>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80019f6:	2300      	movs	r3, #0
 80019f8:	60fb      	str	r3, [r7, #12]
 80019fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001a24 <HAL_CRC_MspInit+0x40>)
 80019fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019fe:	4a09      	ldr	r2, [pc, #36]	@ (8001a24 <HAL_CRC_MspInit+0x40>)
 8001a00:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001a04:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a06:	4b07      	ldr	r3, [pc, #28]	@ (8001a24 <HAL_CRC_MspInit+0x40>)
 8001a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a0a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a0e:	60fb      	str	r3, [r7, #12]
 8001a10:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8001a12:	bf00      	nop
 8001a14:	3714      	adds	r7, #20
 8001a16:	46bd      	mov	sp, r7
 8001a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1c:	4770      	bx	lr
 8001a1e:	bf00      	nop
 8001a20:	40023000 	.word	0x40023000
 8001a24:	40023800 	.word	0x40023800

08001a28 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b08a      	sub	sp, #40	@ 0x28
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a30:	f107 0314 	add.w	r3, r7, #20
 8001a34:	2200      	movs	r2, #0
 8001a36:	601a      	str	r2, [r3, #0]
 8001a38:	605a      	str	r2, [r3, #4]
 8001a3a:	609a      	str	r2, [r3, #8]
 8001a3c:	60da      	str	r2, [r3, #12]
 8001a3e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	4a1d      	ldr	r2, [pc, #116]	@ (8001abc <HAL_I2C_MspInit+0x94>)
 8001a46:	4293      	cmp	r3, r2
 8001a48:	d134      	bne.n	8001ab4 <HAL_I2C_MspInit+0x8c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	613b      	str	r3, [r7, #16]
 8001a4e:	4b1c      	ldr	r3, [pc, #112]	@ (8001ac0 <HAL_I2C_MspInit+0x98>)
 8001a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a52:	4a1b      	ldr	r2, [pc, #108]	@ (8001ac0 <HAL_I2C_MspInit+0x98>)
 8001a54:	f043 0302 	orr.w	r3, r3, #2
 8001a58:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a5a:	4b19      	ldr	r3, [pc, #100]	@ (8001ac0 <HAL_I2C_MspInit+0x98>)
 8001a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a5e:	f003 0302 	and.w	r3, r3, #2
 8001a62:	613b      	str	r3, [r7, #16]
 8001a64:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001a66:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001a6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a6c:	2312      	movs	r3, #18
 8001a6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a70:	2300      	movs	r3, #0
 8001a72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a74:	2303      	movs	r3, #3
 8001a76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001a78:	2304      	movs	r3, #4
 8001a7a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a7c:	f107 0314 	add.w	r3, r7, #20
 8001a80:	4619      	mov	r1, r3
 8001a82:	4810      	ldr	r0, [pc, #64]	@ (8001ac4 <HAL_I2C_MspInit+0x9c>)
 8001a84:	f001 f946 	bl	8002d14 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a88:	2300      	movs	r3, #0
 8001a8a:	60fb      	str	r3, [r7, #12]
 8001a8c:	4b0c      	ldr	r3, [pc, #48]	@ (8001ac0 <HAL_I2C_MspInit+0x98>)
 8001a8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a90:	4a0b      	ldr	r2, [pc, #44]	@ (8001ac0 <HAL_I2C_MspInit+0x98>)
 8001a92:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001a96:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a98:	4b09      	ldr	r3, [pc, #36]	@ (8001ac0 <HAL_I2C_MspInit+0x98>)
 8001a9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a9c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001aa0:	60fb      	str	r3, [r7, #12]
 8001aa2:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	2100      	movs	r1, #0
 8001aa8:	201f      	movs	r0, #31
 8001aaa:	f000 fc92 	bl	80023d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001aae:	201f      	movs	r0, #31
 8001ab0:	f000 fcab 	bl	800240a <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001ab4:	bf00      	nop
 8001ab6:	3728      	adds	r7, #40	@ 0x28
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	40005400 	.word	0x40005400
 8001ac0:	40023800 	.word	0x40023800
 8001ac4:	40020400 	.word	0x40020400

08001ac8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b08a      	sub	sp, #40	@ 0x28
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ad0:	f107 0314 	add.w	r3, r7, #20
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	601a      	str	r2, [r3, #0]
 8001ad8:	605a      	str	r2, [r3, #4]
 8001ada:	609a      	str	r2, [r3, #8]
 8001adc:	60da      	str	r2, [r3, #12]
 8001ade:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4a19      	ldr	r2, [pc, #100]	@ (8001b4c <HAL_SPI_MspInit+0x84>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d12c      	bne.n	8001b44 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001aea:	2300      	movs	r3, #0
 8001aec:	613b      	str	r3, [r7, #16]
 8001aee:	4b18      	ldr	r3, [pc, #96]	@ (8001b50 <HAL_SPI_MspInit+0x88>)
 8001af0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001af2:	4a17      	ldr	r2, [pc, #92]	@ (8001b50 <HAL_SPI_MspInit+0x88>)
 8001af4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001af8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001afa:	4b15      	ldr	r3, [pc, #84]	@ (8001b50 <HAL_SPI_MspInit+0x88>)
 8001afc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001afe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b02:	613b      	str	r3, [r7, #16]
 8001b04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b06:	2300      	movs	r3, #0
 8001b08:	60fb      	str	r3, [r7, #12]
 8001b0a:	4b11      	ldr	r3, [pc, #68]	@ (8001b50 <HAL_SPI_MspInit+0x88>)
 8001b0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b0e:	4a10      	ldr	r2, [pc, #64]	@ (8001b50 <HAL_SPI_MspInit+0x88>)
 8001b10:	f043 0302 	orr.w	r3, r3, #2
 8001b14:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b16:	4b0e      	ldr	r3, [pc, #56]	@ (8001b50 <HAL_SPI_MspInit+0x88>)
 8001b18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b1a:	f003 0302 	and.w	r3, r3, #2
 8001b1e:	60fb      	str	r3, [r7, #12]
 8001b20:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001b22:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001b26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b28:	2302      	movs	r3, #2
 8001b2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b30:	2303      	movs	r3, #3
 8001b32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001b34:	2305      	movs	r3, #5
 8001b36:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b38:	f107 0314 	add.w	r3, r7, #20
 8001b3c:	4619      	mov	r1, r3
 8001b3e:	4805      	ldr	r0, [pc, #20]	@ (8001b54 <HAL_SPI_MspInit+0x8c>)
 8001b40:	f001 f8e8 	bl	8002d14 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8001b44:	bf00      	nop
 8001b46:	3728      	adds	r7, #40	@ 0x28
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}
 8001b4c:	40003800 	.word	0x40003800
 8001b50:	40023800 	.word	0x40023800
 8001b54:	40020400 	.word	0x40020400

08001b58 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b085      	sub	sp, #20
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b68:	d10d      	bne.n	8001b86 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	60fb      	str	r3, [r7, #12]
 8001b6e:	4b09      	ldr	r3, [pc, #36]	@ (8001b94 <HAL_TIM_Base_MspInit+0x3c>)
 8001b70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b72:	4a08      	ldr	r2, [pc, #32]	@ (8001b94 <HAL_TIM_Base_MspInit+0x3c>)
 8001b74:	f043 0301 	orr.w	r3, r3, #1
 8001b78:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b7a:	4b06      	ldr	r3, [pc, #24]	@ (8001b94 <HAL_TIM_Base_MspInit+0x3c>)
 8001b7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b7e:	f003 0301 	and.w	r3, r3, #1
 8001b82:	60fb      	str	r3, [r7, #12]
 8001b84:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001b86:	bf00      	nop
 8001b88:	3714      	adds	r7, #20
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b90:	4770      	bx	lr
 8001b92:	bf00      	nop
 8001b94:	40023800 	.word	0x40023800

08001b98 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b088      	sub	sp, #32
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ba0:	f107 030c 	add.w	r3, r7, #12
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	601a      	str	r2, [r3, #0]
 8001ba8:	605a      	str	r2, [r3, #4]
 8001baa:	609a      	str	r2, [r3, #8]
 8001bac:	60da      	str	r2, [r3, #12]
 8001bae:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001bb8:	d11d      	bne.n	8001bf6 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bba:	2300      	movs	r3, #0
 8001bbc:	60bb      	str	r3, [r7, #8]
 8001bbe:	4b10      	ldr	r3, [pc, #64]	@ (8001c00 <HAL_TIM_MspPostInit+0x68>)
 8001bc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bc2:	4a0f      	ldr	r2, [pc, #60]	@ (8001c00 <HAL_TIM_MspPostInit+0x68>)
 8001bc4:	f043 0301 	orr.w	r3, r3, #1
 8001bc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bca:	4b0d      	ldr	r3, [pc, #52]	@ (8001c00 <HAL_TIM_MspPostInit+0x68>)
 8001bcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bce:	f003 0301 	and.w	r3, r3, #1
 8001bd2:	60bb      	str	r3, [r7, #8]
 8001bd4:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = STATUS_R_Pin|STATUS_G_Pin|STATUS_B_Pin;
 8001bd6:	230e      	movs	r3, #14
 8001bd8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bda:	2302      	movs	r3, #2
 8001bdc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bde:	2300      	movs	r3, #0
 8001be0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001be2:	2300      	movs	r3, #0
 8001be4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001be6:	2301      	movs	r3, #1
 8001be8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bea:	f107 030c 	add.w	r3, r7, #12
 8001bee:	4619      	mov	r1, r3
 8001bf0:	4804      	ldr	r0, [pc, #16]	@ (8001c04 <HAL_TIM_MspPostInit+0x6c>)
 8001bf2:	f001 f88f 	bl	8002d14 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001bf6:	bf00      	nop
 8001bf8:	3720      	adds	r7, #32
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}
 8001bfe:	bf00      	nop
 8001c00:	40023800 	.word	0x40023800
 8001c04:	40020000 	.word	0x40020000

08001c08 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b08a      	sub	sp, #40	@ 0x28
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c10:	f107 0314 	add.w	r3, r7, #20
 8001c14:	2200      	movs	r2, #0
 8001c16:	601a      	str	r2, [r3, #0]
 8001c18:	605a      	str	r2, [r3, #4]
 8001c1a:	609a      	str	r2, [r3, #8]
 8001c1c:	60da      	str	r2, [r3, #12]
 8001c1e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4a35      	ldr	r2, [pc, #212]	@ (8001cfc <HAL_UART_MspInit+0xf4>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d163      	bne.n	8001cf2 <HAL_UART_MspInit+0xea>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	613b      	str	r3, [r7, #16]
 8001c2e:	4b34      	ldr	r3, [pc, #208]	@ (8001d00 <HAL_UART_MspInit+0xf8>)
 8001c30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c32:	4a33      	ldr	r2, [pc, #204]	@ (8001d00 <HAL_UART_MspInit+0xf8>)
 8001c34:	f043 0310 	orr.w	r3, r3, #16
 8001c38:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c3a:	4b31      	ldr	r3, [pc, #196]	@ (8001d00 <HAL_UART_MspInit+0xf8>)
 8001c3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c3e:	f003 0310 	and.w	r3, r3, #16
 8001c42:	613b      	str	r3, [r7, #16]
 8001c44:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c46:	2300      	movs	r3, #0
 8001c48:	60fb      	str	r3, [r7, #12]
 8001c4a:	4b2d      	ldr	r3, [pc, #180]	@ (8001d00 <HAL_UART_MspInit+0xf8>)
 8001c4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c4e:	4a2c      	ldr	r2, [pc, #176]	@ (8001d00 <HAL_UART_MspInit+0xf8>)
 8001c50:	f043 0302 	orr.w	r3, r3, #2
 8001c54:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c56:	4b2a      	ldr	r3, [pc, #168]	@ (8001d00 <HAL_UART_MspInit+0xf8>)
 8001c58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c5a:	f003 0302 	and.w	r3, r3, #2
 8001c5e:	60fb      	str	r3, [r7, #12]
 8001c60:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001c62:	23c0      	movs	r3, #192	@ 0xc0
 8001c64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c66:	2302      	movs	r3, #2
 8001c68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c6e:	2303      	movs	r3, #3
 8001c70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001c72:	2307      	movs	r3, #7
 8001c74:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c76:	f107 0314 	add.w	r3, r7, #20
 8001c7a:	4619      	mov	r1, r3
 8001c7c:	4821      	ldr	r0, [pc, #132]	@ (8001d04 <HAL_UART_MspInit+0xfc>)
 8001c7e:	f001 f849 	bl	8002d14 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8001c82:	4b21      	ldr	r3, [pc, #132]	@ (8001d08 <HAL_UART_MspInit+0x100>)
 8001c84:	4a21      	ldr	r2, [pc, #132]	@ (8001d0c <HAL_UART_MspInit+0x104>)
 8001c86:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8001c88:	4b1f      	ldr	r3, [pc, #124]	@ (8001d08 <HAL_UART_MspInit+0x100>)
 8001c8a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001c8e:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001c90:	4b1d      	ldr	r3, [pc, #116]	@ (8001d08 <HAL_UART_MspInit+0x100>)
 8001c92:	2200      	movs	r2, #0
 8001c94:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c96:	4b1c      	ldr	r3, [pc, #112]	@ (8001d08 <HAL_UART_MspInit+0x100>)
 8001c98:	2200      	movs	r2, #0
 8001c9a:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001c9c:	4b1a      	ldr	r3, [pc, #104]	@ (8001d08 <HAL_UART_MspInit+0x100>)
 8001c9e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001ca2:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001ca4:	4b18      	ldr	r3, [pc, #96]	@ (8001d08 <HAL_UART_MspInit+0x100>)
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001caa:	4b17      	ldr	r3, [pc, #92]	@ (8001d08 <HAL_UART_MspInit+0x100>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8001cb0:	4b15      	ldr	r3, [pc, #84]	@ (8001d08 <HAL_UART_MspInit+0x100>)
 8001cb2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001cb6:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8001cb8:	4b13      	ldr	r3, [pc, #76]	@ (8001d08 <HAL_UART_MspInit+0x100>)
 8001cba:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001cbe:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001cc0:	4b11      	ldr	r3, [pc, #68]	@ (8001d08 <HAL_UART_MspInit+0x100>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001cc6:	4810      	ldr	r0, [pc, #64]	@ (8001d08 <HAL_UART_MspInit+0x100>)
 8001cc8:	f000 fc08 	bl	80024dc <HAL_DMA_Init>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d001      	beq.n	8001cd6 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8001cd2:	f7ff fe59 	bl	8001988 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	4a0b      	ldr	r2, [pc, #44]	@ (8001d08 <HAL_UART_MspInit+0x100>)
 8001cda:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001cdc:	4a0a      	ldr	r2, [pc, #40]	@ (8001d08 <HAL_UART_MspInit+0x100>)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	2100      	movs	r1, #0
 8001ce6:	2025      	movs	r0, #37	@ 0x25
 8001ce8:	f000 fb73 	bl	80023d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001cec:	2025      	movs	r0, #37	@ 0x25
 8001cee:	f000 fb8c 	bl	800240a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001cf2:	bf00      	nop
 8001cf4:	3728      	adds	r7, #40	@ 0x28
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	40011000 	.word	0x40011000
 8001d00:	40023800 	.word	0x40023800
 8001d04:	40020400 	.word	0x40020400
 8001d08:	20000b24 	.word	0x20000b24
 8001d0c:	40026440 	.word	0x40026440

08001d10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d14:	bf00      	nop
 8001d16:	e7fd      	b.n	8001d14 <NMI_Handler+0x4>

08001d18 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d1c:	bf00      	nop
 8001d1e:	e7fd      	b.n	8001d1c <HardFault_Handler+0x4>

08001d20 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d24:	bf00      	nop
 8001d26:	e7fd      	b.n	8001d24 <MemManage_Handler+0x4>

08001d28 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d2c:	bf00      	nop
 8001d2e:	e7fd      	b.n	8001d2c <BusFault_Handler+0x4>

08001d30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d30:	b480      	push	{r7}
 8001d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d34:	bf00      	nop
 8001d36:	e7fd      	b.n	8001d34 <UsageFault_Handler+0x4>

08001d38 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d3c:	bf00      	nop
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d44:	4770      	bx	lr

08001d46 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d46:	b480      	push	{r7}
 8001d48:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d4a:	bf00      	nop
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d52:	4770      	bx	lr

08001d54 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d54:	b480      	push	{r7}
 8001d56:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d58:	bf00      	nop
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d60:	4770      	bx	lr

08001d62 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d62:	b580      	push	{r7, lr}
 8001d64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d66:	f000 fa15 	bl	8002194 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d6a:	bf00      	nop
 8001d6c:	bd80      	pop	{r7, pc}
	...

08001d70 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001d74:	4802      	ldr	r0, [pc, #8]	@ (8001d80 <I2C1_EV_IRQHandler+0x10>)
 8001d76:	f001 fadc 	bl	8003332 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001d7a:	bf00      	nop
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	200009e8 	.word	0x200009e8

08001d84 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001d88:	4802      	ldr	r0, [pc, #8]	@ (8001d94 <USART1_IRQHandler+0x10>)
 8001d8a:	f005 fd23 	bl	80077d4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001d8e:	bf00      	nop
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	20000adc 	.word	0x20000adc

08001d98 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001d9c:	4802      	ldr	r0, [pc, #8]	@ (8001da8 <DMA2_Stream2_IRQHandler+0x10>)
 8001d9e:	f000 fd35 	bl	800280c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001da2:	bf00      	nop
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	20000b24 	.word	0x20000b24

08001dac <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001db0:	4802      	ldr	r0, [pc, #8]	@ (8001dbc <OTG_FS_IRQHandler+0x10>)
 8001db2:	f002 ffe2 	bl	8004d7a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001db6:	bf00      	nop
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	20010360 	.word	0x20010360

08001dc0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001dc4:	4b06      	ldr	r3, [pc, #24]	@ (8001de0 <SystemInit+0x20>)
 8001dc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001dca:	4a05      	ldr	r2, [pc, #20]	@ (8001de0 <SystemInit+0x20>)
 8001dcc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001dd0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001dd4:	bf00      	nop
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ddc:	4770      	bx	lr
 8001dde:	bf00      	nop
 8001de0:	e000ed00 	.word	0xe000ed00

08001de4 <calculate_crc32>:
#define GYRO_Y_BIAS -0.000867776514f
#define GYRO_Z_BIAS -0.00279666786f

extern CRC_HandleTypeDef hcrc;

uint32_t calculate_crc32(uint8_t *data, size_t len) {
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b0a0      	sub	sp, #128	@ 0x80
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
 8001dec:	6039      	str	r1, [r7, #0]
    size_t padded_len = (len + 3) & ~0x03;
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	3303      	adds	r3, #3
 8001df2:	f023 0303 	bic.w	r3, r3, #3
 8001df6:	67fb      	str	r3, [r7, #124]	@ 0x7c
    size_t buffer_len = 2 * PACKET_SIZE;
 8001df8:	236c      	movs	r3, #108	@ 0x6c
 8001dfa:	67bb      	str	r3, [r7, #120]	@ 0x78
    uint8_t buffer[2 * PACKET_SIZE];

    if (padded_len > buffer_len) return 0;
 8001dfc:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8001dfe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001e00:	429a      	cmp	r2, r3
 8001e02:	d901      	bls.n	8001e08 <calculate_crc32+0x24>
 8001e04:	2300      	movs	r3, #0
 8001e06:	e016      	b.n	8001e36 <calculate_crc32+0x52>

    memset(buffer, 0, buffer_len);
 8001e08:	f107 030c 	add.w	r3, r7, #12
 8001e0c:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8001e0e:	2100      	movs	r1, #0
 8001e10:	4618      	mov	r0, r3
 8001e12:	f011 fbbb 	bl	801358c <memset>
    memcpy(buffer, data, len);
 8001e16:	f107 030c 	add.w	r3, r7, #12
 8001e1a:	683a      	ldr	r2, [r7, #0]
 8001e1c:	6879      	ldr	r1, [r7, #4]
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f011 fbe6 	bl	80135f0 <memcpy>

    return HAL_CRC_Calculate(&hcrc, (uint32_t*)buffer, padded_len >> 2);
 8001e24:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001e26:	089a      	lsrs	r2, r3, #2
 8001e28:	f107 030c 	add.w	r3, r7, #12
 8001e2c:	4619      	mov	r1, r3
 8001e2e:	4804      	ldr	r0, [pc, #16]	@ (8001e40 <calculate_crc32+0x5c>)
 8001e30:	f000 fb21 	bl	8002476 <HAL_CRC_Calculate>
 8001e34:	4603      	mov	r3, r0
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	3780      	adds	r7, #128	@ 0x80
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	200009e0 	.word	0x200009e0

08001e44 <validate_packet>:
	packet->header = PACKET_HEADER;
	packet->data = *data;
	packet->crc = calculate_crc32((uint8_t*)&packet->data, sizeof(raw_sensor_data));
}

uint8_t validate_packet(sensor_packet *packet) {
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b084      	sub	sp, #16
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
    if (packet->header != PACKET_HEADER) return 0;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	881b      	ldrh	r3, [r3, #0]
 8001e50:	b29b      	uxth	r3, r3
 8001e52:	f64a 32cd 	movw	r2, #43981	@ 0xabcd
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d001      	beq.n	8001e5e <validate_packet+0x1a>
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	e00f      	b.n	8001e7e <validate_packet+0x3a>
    uint32_t expected = calculate_crc32((uint8_t*)&packet->data, sizeof(raw_sensor_data));
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	3302      	adds	r3, #2
 8001e62:	2130      	movs	r1, #48	@ 0x30
 8001e64:	4618      	mov	r0, r3
 8001e66:	f7ff ffbd 	bl	8001de4 <calculate_crc32>
 8001e6a:	60f8      	str	r0, [r7, #12]
    return (packet->crc == expected);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	f8d3 3032 	ldr.w	r3, [r3, #50]	@ 0x32
 8001e72:	68fa      	ldr	r2, [r7, #12]
 8001e74:	429a      	cmp	r2, r3
 8001e76:	bf0c      	ite	eq
 8001e78:	2301      	moveq	r3, #1
 8001e7a:	2300      	movne	r3, #0
 8001e7c:	b2db      	uxtb	r3, r3
}
 8001e7e:	4618      	mov	r0, r3
 8001e80:	3710      	adds	r7, #16
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}
	...

08001e88 <process_raw_sensor_data>:

void process_raw_sensor_data(raw_sensor_data* raw_data, sensor_data* data) {
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b082      	sub	sp, #8
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
 8001e90:	6039      	str	r1, [r7, #0]
	data->time = raw_data->time;
 8001e92:	6879      	ldr	r1, [r7, #4]
 8001e94:	680a      	ldr	r2, [r1, #0]
 8001e96:	684b      	ldr	r3, [r1, #4]
 8001e98:	6839      	ldr	r1, [r7, #0]
 8001e9a:	600a      	str	r2, [r1, #0]
 8001e9c:	604b      	str	r3, [r1, #4]

	data->pressure = PRESSURE_SCALER * raw_data->bmp390.pressure;
 8001e9e:	6879      	ldr	r1, [r7, #4]
 8001ea0:	f8d1 201a 	ldr.w	r2, [r1, #26]
 8001ea4:	f8d1 301e 	ldr.w	r3, [r1, #30]
 8001ea8:	4610      	mov	r0, r2
 8001eaa:	4619      	mov	r1, r3
 8001eac:	f7fe ff10 	bl	8000cd0 <__aeabi_ul2f>
 8001eb0:	ee07 0a10 	vmov	s14, r0
 8001eb4:	eddf 7a69 	vldr	s15, [pc, #420]	@ 800205c <process_raw_sensor_data+0x1d4>
 8001eb8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	ee17 2a90 	vmov	r2, s15
 8001ec2:	62da      	str	r2, [r3, #44]	@ 0x2c
	data->temperature = TEMPERATURE_SCALER * raw_data->bmp390.temperature;
 8001ec4:	6879      	ldr	r1, [r7, #4]
 8001ec6:	f8d1 2022 	ldr.w	r2, [r1, #34]	@ 0x22
 8001eca:	f8d1 3026 	ldr.w	r3, [r1, #38]	@ 0x26
 8001ece:	4610      	mov	r0, r2
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	f7fe ff05 	bl	8000ce0 <__aeabi_l2f>
 8001ed6:	ee07 0a10 	vmov	s14, r0
 8001eda:	eddf 7a60 	vldr	s15, [pc, #384]	@ 800205c <process_raw_sensor_data+0x1d4>
 8001ede:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	ee17 2a90 	vmov	r2, s15
 8001ee8:	631a      	str	r2, [r3, #48]	@ 0x30

	// swap x-y
	data->ax = ACC_SCALER * (int16_t)raw_data->bno055.ay;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	895b      	ldrh	r3, [r3, #10]
 8001eee:	b29b      	uxth	r3, r3
 8001ef0:	b21b      	sxth	r3, r3
 8001ef2:	ee07 3a90 	vmov	s15, r3
 8001ef6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001efa:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 800205c <process_raw_sensor_data+0x1d4>
 8001efe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	ee17 2a90 	vmov	r2, s15
 8001f08:	609a      	str	r2, [r3, #8]
	data->gx = GYR_SCALER * (int16_t)raw_data->bno055.gy;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	8a1b      	ldrh	r3, [r3, #16]
 8001f0e:	b29b      	uxth	r3, r3
 8001f10:	b21b      	sxth	r3, r3
 8001f12:	ee07 3a90 	vmov	s15, r3
 8001f16:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f1a:	ed9f 7a51 	vldr	s14, [pc, #324]	@ 8002060 <process_raw_sensor_data+0x1d8>
 8001f1e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	ee17 2a90 	vmov	r2, s15
 8001f28:	615a      	str	r2, [r3, #20]
	data->mx = MAG_SCALER * (int16_t)raw_data->bno055.my;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	8adb      	ldrh	r3, [r3, #22]
 8001f2e:	b29b      	uxth	r3, r3
 8001f30:	b21b      	sxth	r3, r3
 8001f32:	ee07 3a90 	vmov	s15, r3
 8001f36:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f3a:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 8002064 <process_raw_sensor_data+0x1dc>
 8001f3e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	ee17 2a90 	vmov	r2, s15
 8001f48:	621a      	str	r2, [r3, #32]

	// swap x-y
	data->ay = ACC_SCALER * (int16_t)raw_data->bno055.ax;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	891b      	ldrh	r3, [r3, #8]
 8001f4e:	b29b      	uxth	r3, r3
 8001f50:	b21b      	sxth	r3, r3
 8001f52:	ee07 3a90 	vmov	s15, r3
 8001f56:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f5a:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 800205c <process_raw_sensor_data+0x1d4>
 8001f5e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	ee17 2a90 	vmov	r2, s15
 8001f68:	60da      	str	r2, [r3, #12]
	data->gy = GYR_SCALER * (int16_t)raw_data->bno055.gx;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	89db      	ldrh	r3, [r3, #14]
 8001f6e:	b29b      	uxth	r3, r3
 8001f70:	b21b      	sxth	r3, r3
 8001f72:	ee07 3a90 	vmov	s15, r3
 8001f76:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f7a:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8002060 <process_raw_sensor_data+0x1d8>
 8001f7e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	ee17 2a90 	vmov	r2, s15
 8001f88:	619a      	str	r2, [r3, #24]
	data->my = MAG_SCALER * (int16_t)raw_data->bno055.mx;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	8a9b      	ldrh	r3, [r3, #20]
 8001f8e:	b29b      	uxth	r3, r3
 8001f90:	b21b      	sxth	r3, r3
 8001f92:	ee07 3a90 	vmov	s15, r3
 8001f96:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f9a:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8002064 <process_raw_sensor_data+0x1dc>
 8001f9e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	ee17 2a90 	vmov	r2, s15
 8001fa8:	625a      	str	r2, [r3, #36]	@ 0x24

	// invert z
	data->az = -ACC_SCALER * (int16_t)raw_data->bno055.az;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	899b      	ldrh	r3, [r3, #12]
 8001fae:	b29b      	uxth	r3, r3
 8001fb0:	b21b      	sxth	r3, r3
 8001fb2:	ee07 3a90 	vmov	s15, r3
 8001fb6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001fba:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8002068 <process_raw_sensor_data+0x1e0>
 8001fbe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	ee17 2a90 	vmov	r2, s15
 8001fc8:	611a      	str	r2, [r3, #16]
	data->gz = -GYR_SCALER * (int16_t)raw_data->bno055.gz;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	8a5b      	ldrh	r3, [r3, #18]
 8001fce:	b29b      	uxth	r3, r3
 8001fd0:	b21b      	sxth	r3, r3
 8001fd2:	ee07 3a90 	vmov	s15, r3
 8001fd6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001fda:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 800206c <process_raw_sensor_data+0x1e4>
 8001fde:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	ee17 2a90 	vmov	r2, s15
 8001fe8:	61da      	str	r2, [r3, #28]
	data->mz = -MAG_SCALER * (int16_t)raw_data->bno055.mz;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	8b1b      	ldrh	r3, [r3, #24]
 8001fee:	b29b      	uxth	r3, r3
 8001ff0:	b21b      	sxth	r3, r3
 8001ff2:	ee07 3a90 	vmov	s15, r3
 8001ff6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ffa:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8002070 <process_raw_sensor_data+0x1e8>
 8001ffe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	ee17 2a90 	vmov	r2, s15
 8002008:	629a      	str	r2, [r3, #40]	@ 0x28

	data->gx -= GYRO_X_BIAS;
 800200a:	683b      	ldr	r3, [r7, #0]
 800200c:	695b      	ldr	r3, [r3, #20]
 800200e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8002074 <process_raw_sensor_data+0x1ec>
 8002012:	ee07 3a10 	vmov	s14, r3
 8002016:	ee77 7a27 	vadd.f32	s15, s14, s15
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	ee17 2a90 	vmov	r2, s15
 8002020:	615a      	str	r2, [r3, #20]
	data->gy -= GYRO_Y_BIAS;
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	699b      	ldr	r3, [r3, #24]
 8002026:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8002078 <process_raw_sensor_data+0x1f0>
 800202a:	ee07 3a10 	vmov	s14, r3
 800202e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002032:	683b      	ldr	r3, [r7, #0]
 8002034:	ee17 2a90 	vmov	r2, s15
 8002038:	619a      	str	r2, [r3, #24]
	data->gz -= GYRO_Z_BIAS;
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	69db      	ldr	r3, [r3, #28]
 800203e:	eddf 7a0f 	vldr	s15, [pc, #60]	@ 800207c <process_raw_sensor_data+0x1f4>
 8002042:	ee07 3a10 	vmov	s14, r3
 8002046:	ee77 7a27 	vadd.f32	s15, s14, s15
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	ee17 2a90 	vmov	r2, s15
 8002050:	61da      	str	r2, [r3, #28]
}
 8002052:	bf00      	nop
 8002054:	3708      	adds	r7, #8
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}
 800205a:	bf00      	nop
 800205c:	3c23d70a 	.word	0x3c23d70a
 8002060:	3a91a2b4 	.word	0x3a91a2b4
 8002064:	3d800000 	.word	0x3d800000
 8002068:	bc23d70a 	.word	0xbc23d70a
 800206c:	ba91a2b4 	.word	0xba91a2b4
 8002070:	bd800000 	.word	0xbd800000
 8002074:	3b28357e 	.word	0x3b28357e
 8002078:	3a637b7f 	.word	0x3a637b7f
 800207c:	3b37484d 	.word	0x3b37484d

08002080 <bytes_to_packet>:

void bytes_to_packet(uint8_t* bytes, sensor_packet* packet) {
 8002080:	b580      	push	{r7, lr}
 8002082:	b082      	sub	sp, #8
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
 8002088:	6039      	str	r1, [r7, #0]
	memcpy(packet, bytes, sizeof(sensor_packet));
 800208a:	2236      	movs	r2, #54	@ 0x36
 800208c:	6879      	ldr	r1, [r7, #4]
 800208e:	6838      	ldr	r0, [r7, #0]
 8002090:	f011 faae 	bl	80135f0 <memcpy>
}
 8002094:	bf00      	nop
 8002096:	3708      	adds	r7, #8
 8002098:	46bd      	mov	sp, r7
 800209a:	bd80      	pop	{r7, pc}

0800209c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800209c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80020d4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80020a0:	f7ff fe8e 	bl	8001dc0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80020a4:	480c      	ldr	r0, [pc, #48]	@ (80020d8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80020a6:	490d      	ldr	r1, [pc, #52]	@ (80020dc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80020a8:	4a0d      	ldr	r2, [pc, #52]	@ (80020e0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80020aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020ac:	e002      	b.n	80020b4 <LoopCopyDataInit>

080020ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020b2:	3304      	adds	r3, #4

080020b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020b8:	d3f9      	bcc.n	80020ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020ba:	4a0a      	ldr	r2, [pc, #40]	@ (80020e4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80020bc:	4c0a      	ldr	r4, [pc, #40]	@ (80020e8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80020be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020c0:	e001      	b.n	80020c6 <LoopFillZerobss>

080020c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020c4:	3204      	adds	r2, #4

080020c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020c8:	d3fb      	bcc.n	80020c2 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 80020ca:	f011 fa6d 	bl	80135a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80020ce:	f7ff f999 	bl	8001404 <main>
  bx  lr    
 80020d2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80020d4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80020d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80020dc:	20000168 	.word	0x20000168
  ldr r2, =_sidata
 80020e0:	08015678 	.word	0x08015678
  ldr r2, =_sbss
 80020e4:	20000168 	.word	0x20000168
  ldr r4, =_ebss
 80020e8:	20010b9c 	.word	0x20010b9c

080020ec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80020ec:	e7fe      	b.n	80020ec <ADC_IRQHandler>
	...

080020f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80020f4:	4b0e      	ldr	r3, [pc, #56]	@ (8002130 <HAL_Init+0x40>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a0d      	ldr	r2, [pc, #52]	@ (8002130 <HAL_Init+0x40>)
 80020fa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80020fe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002100:	4b0b      	ldr	r3, [pc, #44]	@ (8002130 <HAL_Init+0x40>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4a0a      	ldr	r2, [pc, #40]	@ (8002130 <HAL_Init+0x40>)
 8002106:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800210a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800210c:	4b08      	ldr	r3, [pc, #32]	@ (8002130 <HAL_Init+0x40>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4a07      	ldr	r2, [pc, #28]	@ (8002130 <HAL_Init+0x40>)
 8002112:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002116:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002118:	2003      	movs	r0, #3
 800211a:	f000 f94f 	bl	80023bc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800211e:	200f      	movs	r0, #15
 8002120:	f000 f808 	bl	8002134 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002124:	f7ff fc36 	bl	8001994 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002128:	2300      	movs	r3, #0
}
 800212a:	4618      	mov	r0, r3
 800212c:	bd80      	pop	{r7, pc}
 800212e:	bf00      	nop
 8002130:	40023c00 	.word	0x40023c00

08002134 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b082      	sub	sp, #8
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800213c:	4b12      	ldr	r3, [pc, #72]	@ (8002188 <HAL_InitTick+0x54>)
 800213e:	681a      	ldr	r2, [r3, #0]
 8002140:	4b12      	ldr	r3, [pc, #72]	@ (800218c <HAL_InitTick+0x58>)
 8002142:	781b      	ldrb	r3, [r3, #0]
 8002144:	4619      	mov	r1, r3
 8002146:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800214a:	fbb3 f3f1 	udiv	r3, r3, r1
 800214e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002152:	4618      	mov	r0, r3
 8002154:	f000 f967 	bl	8002426 <HAL_SYSTICK_Config>
 8002158:	4603      	mov	r3, r0
 800215a:	2b00      	cmp	r3, #0
 800215c:	d001      	beq.n	8002162 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800215e:	2301      	movs	r3, #1
 8002160:	e00e      	b.n	8002180 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2b0f      	cmp	r3, #15
 8002166:	d80a      	bhi.n	800217e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002168:	2200      	movs	r2, #0
 800216a:	6879      	ldr	r1, [r7, #4]
 800216c:	f04f 30ff 	mov.w	r0, #4294967295
 8002170:	f000 f92f 	bl	80023d2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002174:	4a06      	ldr	r2, [pc, #24]	@ (8002190 <HAL_InitTick+0x5c>)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800217a:	2300      	movs	r3, #0
 800217c:	e000      	b.n	8002180 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800217e:	2301      	movs	r3, #1
}
 8002180:	4618      	mov	r0, r3
 8002182:	3708      	adds	r7, #8
 8002184:	46bd      	mov	sp, r7
 8002186:	bd80      	pop	{r7, pc}
 8002188:	20000008 	.word	0x20000008
 800218c:	20000010 	.word	0x20000010
 8002190:	2000000c 	.word	0x2000000c

08002194 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002194:	b480      	push	{r7}
 8002196:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002198:	4b06      	ldr	r3, [pc, #24]	@ (80021b4 <HAL_IncTick+0x20>)
 800219a:	781b      	ldrb	r3, [r3, #0]
 800219c:	461a      	mov	r2, r3
 800219e:	4b06      	ldr	r3, [pc, #24]	@ (80021b8 <HAL_IncTick+0x24>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	4413      	add	r3, r2
 80021a4:	4a04      	ldr	r2, [pc, #16]	@ (80021b8 <HAL_IncTick+0x24>)
 80021a6:	6013      	str	r3, [r2, #0]
}
 80021a8:	bf00      	nop
 80021aa:	46bd      	mov	sp, r7
 80021ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b0:	4770      	bx	lr
 80021b2:	bf00      	nop
 80021b4:	20000010 	.word	0x20000010
 80021b8:	2000ee68 	.word	0x2000ee68

080021bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021bc:	b480      	push	{r7}
 80021be:	af00      	add	r7, sp, #0
  return uwTick;
 80021c0:	4b03      	ldr	r3, [pc, #12]	@ (80021d0 <HAL_GetTick+0x14>)
 80021c2:	681b      	ldr	r3, [r3, #0]
}
 80021c4:	4618      	mov	r0, r3
 80021c6:	46bd      	mov	sp, r7
 80021c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021cc:	4770      	bx	lr
 80021ce:	bf00      	nop
 80021d0:	2000ee68 	.word	0x2000ee68

080021d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b084      	sub	sp, #16
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80021dc:	f7ff ffee 	bl	80021bc <HAL_GetTick>
 80021e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021ec:	d005      	beq.n	80021fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80021ee:	4b0a      	ldr	r3, [pc, #40]	@ (8002218 <HAL_Delay+0x44>)
 80021f0:	781b      	ldrb	r3, [r3, #0]
 80021f2:	461a      	mov	r2, r3
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	4413      	add	r3, r2
 80021f8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80021fa:	bf00      	nop
 80021fc:	f7ff ffde 	bl	80021bc <HAL_GetTick>
 8002200:	4602      	mov	r2, r0
 8002202:	68bb      	ldr	r3, [r7, #8]
 8002204:	1ad3      	subs	r3, r2, r3
 8002206:	68fa      	ldr	r2, [r7, #12]
 8002208:	429a      	cmp	r2, r3
 800220a:	d8f7      	bhi.n	80021fc <HAL_Delay+0x28>
  {
  }
}
 800220c:	bf00      	nop
 800220e:	bf00      	nop
 8002210:	3710      	adds	r7, #16
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}
 8002216:	bf00      	nop
 8002218:	20000010 	.word	0x20000010

0800221c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800221c:	b480      	push	{r7}
 800221e:	b085      	sub	sp, #20
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	f003 0307 	and.w	r3, r3, #7
 800222a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800222c:	4b0c      	ldr	r3, [pc, #48]	@ (8002260 <__NVIC_SetPriorityGrouping+0x44>)
 800222e:	68db      	ldr	r3, [r3, #12]
 8002230:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002232:	68ba      	ldr	r2, [r7, #8]
 8002234:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002238:	4013      	ands	r3, r2
 800223a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002240:	68bb      	ldr	r3, [r7, #8]
 8002242:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002244:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002248:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800224c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800224e:	4a04      	ldr	r2, [pc, #16]	@ (8002260 <__NVIC_SetPriorityGrouping+0x44>)
 8002250:	68bb      	ldr	r3, [r7, #8]
 8002252:	60d3      	str	r3, [r2, #12]
}
 8002254:	bf00      	nop
 8002256:	3714      	adds	r7, #20
 8002258:	46bd      	mov	sp, r7
 800225a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225e:	4770      	bx	lr
 8002260:	e000ed00 	.word	0xe000ed00

08002264 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002264:	b480      	push	{r7}
 8002266:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002268:	4b04      	ldr	r3, [pc, #16]	@ (800227c <__NVIC_GetPriorityGrouping+0x18>)
 800226a:	68db      	ldr	r3, [r3, #12]
 800226c:	0a1b      	lsrs	r3, r3, #8
 800226e:	f003 0307 	and.w	r3, r3, #7
}
 8002272:	4618      	mov	r0, r3
 8002274:	46bd      	mov	sp, r7
 8002276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227a:	4770      	bx	lr
 800227c:	e000ed00 	.word	0xe000ed00

08002280 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002280:	b480      	push	{r7}
 8002282:	b083      	sub	sp, #12
 8002284:	af00      	add	r7, sp, #0
 8002286:	4603      	mov	r3, r0
 8002288:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800228a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800228e:	2b00      	cmp	r3, #0
 8002290:	db0b      	blt.n	80022aa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002292:	79fb      	ldrb	r3, [r7, #7]
 8002294:	f003 021f 	and.w	r2, r3, #31
 8002298:	4907      	ldr	r1, [pc, #28]	@ (80022b8 <__NVIC_EnableIRQ+0x38>)
 800229a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800229e:	095b      	lsrs	r3, r3, #5
 80022a0:	2001      	movs	r0, #1
 80022a2:	fa00 f202 	lsl.w	r2, r0, r2
 80022a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80022aa:	bf00      	nop
 80022ac:	370c      	adds	r7, #12
 80022ae:	46bd      	mov	sp, r7
 80022b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b4:	4770      	bx	lr
 80022b6:	bf00      	nop
 80022b8:	e000e100 	.word	0xe000e100

080022bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022bc:	b480      	push	{r7}
 80022be:	b083      	sub	sp, #12
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	4603      	mov	r3, r0
 80022c4:	6039      	str	r1, [r7, #0]
 80022c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	db0a      	blt.n	80022e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	b2da      	uxtb	r2, r3
 80022d4:	490c      	ldr	r1, [pc, #48]	@ (8002308 <__NVIC_SetPriority+0x4c>)
 80022d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022da:	0112      	lsls	r2, r2, #4
 80022dc:	b2d2      	uxtb	r2, r2
 80022de:	440b      	add	r3, r1
 80022e0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022e4:	e00a      	b.n	80022fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	b2da      	uxtb	r2, r3
 80022ea:	4908      	ldr	r1, [pc, #32]	@ (800230c <__NVIC_SetPriority+0x50>)
 80022ec:	79fb      	ldrb	r3, [r7, #7]
 80022ee:	f003 030f 	and.w	r3, r3, #15
 80022f2:	3b04      	subs	r3, #4
 80022f4:	0112      	lsls	r2, r2, #4
 80022f6:	b2d2      	uxtb	r2, r2
 80022f8:	440b      	add	r3, r1
 80022fa:	761a      	strb	r2, [r3, #24]
}
 80022fc:	bf00      	nop
 80022fe:	370c      	adds	r7, #12
 8002300:	46bd      	mov	sp, r7
 8002302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002306:	4770      	bx	lr
 8002308:	e000e100 	.word	0xe000e100
 800230c:	e000ed00 	.word	0xe000ed00

08002310 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002310:	b480      	push	{r7}
 8002312:	b089      	sub	sp, #36	@ 0x24
 8002314:	af00      	add	r7, sp, #0
 8002316:	60f8      	str	r0, [r7, #12]
 8002318:	60b9      	str	r1, [r7, #8]
 800231a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	f003 0307 	and.w	r3, r3, #7
 8002322:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002324:	69fb      	ldr	r3, [r7, #28]
 8002326:	f1c3 0307 	rsb	r3, r3, #7
 800232a:	2b04      	cmp	r3, #4
 800232c:	bf28      	it	cs
 800232e:	2304      	movcs	r3, #4
 8002330:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002332:	69fb      	ldr	r3, [r7, #28]
 8002334:	3304      	adds	r3, #4
 8002336:	2b06      	cmp	r3, #6
 8002338:	d902      	bls.n	8002340 <NVIC_EncodePriority+0x30>
 800233a:	69fb      	ldr	r3, [r7, #28]
 800233c:	3b03      	subs	r3, #3
 800233e:	e000      	b.n	8002342 <NVIC_EncodePriority+0x32>
 8002340:	2300      	movs	r3, #0
 8002342:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002344:	f04f 32ff 	mov.w	r2, #4294967295
 8002348:	69bb      	ldr	r3, [r7, #24]
 800234a:	fa02 f303 	lsl.w	r3, r2, r3
 800234e:	43da      	mvns	r2, r3
 8002350:	68bb      	ldr	r3, [r7, #8]
 8002352:	401a      	ands	r2, r3
 8002354:	697b      	ldr	r3, [r7, #20]
 8002356:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002358:	f04f 31ff 	mov.w	r1, #4294967295
 800235c:	697b      	ldr	r3, [r7, #20]
 800235e:	fa01 f303 	lsl.w	r3, r1, r3
 8002362:	43d9      	mvns	r1, r3
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002368:	4313      	orrs	r3, r2
         );
}
 800236a:	4618      	mov	r0, r3
 800236c:	3724      	adds	r7, #36	@ 0x24
 800236e:	46bd      	mov	sp, r7
 8002370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002374:	4770      	bx	lr
	...

08002378 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b082      	sub	sp, #8
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	3b01      	subs	r3, #1
 8002384:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002388:	d301      	bcc.n	800238e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800238a:	2301      	movs	r3, #1
 800238c:	e00f      	b.n	80023ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800238e:	4a0a      	ldr	r2, [pc, #40]	@ (80023b8 <SysTick_Config+0x40>)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	3b01      	subs	r3, #1
 8002394:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002396:	210f      	movs	r1, #15
 8002398:	f04f 30ff 	mov.w	r0, #4294967295
 800239c:	f7ff ff8e 	bl	80022bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023a0:	4b05      	ldr	r3, [pc, #20]	@ (80023b8 <SysTick_Config+0x40>)
 80023a2:	2200      	movs	r2, #0
 80023a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023a6:	4b04      	ldr	r3, [pc, #16]	@ (80023b8 <SysTick_Config+0x40>)
 80023a8:	2207      	movs	r2, #7
 80023aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023ac:	2300      	movs	r3, #0
}
 80023ae:	4618      	mov	r0, r3
 80023b0:	3708      	adds	r7, #8
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bd80      	pop	{r7, pc}
 80023b6:	bf00      	nop
 80023b8:	e000e010 	.word	0xe000e010

080023bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b082      	sub	sp, #8
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023c4:	6878      	ldr	r0, [r7, #4]
 80023c6:	f7ff ff29 	bl	800221c <__NVIC_SetPriorityGrouping>
}
 80023ca:	bf00      	nop
 80023cc:	3708      	adds	r7, #8
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}

080023d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80023d2:	b580      	push	{r7, lr}
 80023d4:	b086      	sub	sp, #24
 80023d6:	af00      	add	r7, sp, #0
 80023d8:	4603      	mov	r3, r0
 80023da:	60b9      	str	r1, [r7, #8]
 80023dc:	607a      	str	r2, [r7, #4]
 80023de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80023e0:	2300      	movs	r3, #0
 80023e2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80023e4:	f7ff ff3e 	bl	8002264 <__NVIC_GetPriorityGrouping>
 80023e8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023ea:	687a      	ldr	r2, [r7, #4]
 80023ec:	68b9      	ldr	r1, [r7, #8]
 80023ee:	6978      	ldr	r0, [r7, #20]
 80023f0:	f7ff ff8e 	bl	8002310 <NVIC_EncodePriority>
 80023f4:	4602      	mov	r2, r0
 80023f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023fa:	4611      	mov	r1, r2
 80023fc:	4618      	mov	r0, r3
 80023fe:	f7ff ff5d 	bl	80022bc <__NVIC_SetPriority>
}
 8002402:	bf00      	nop
 8002404:	3718      	adds	r7, #24
 8002406:	46bd      	mov	sp, r7
 8002408:	bd80      	pop	{r7, pc}

0800240a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800240a:	b580      	push	{r7, lr}
 800240c:	b082      	sub	sp, #8
 800240e:	af00      	add	r7, sp, #0
 8002410:	4603      	mov	r3, r0
 8002412:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002414:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002418:	4618      	mov	r0, r3
 800241a:	f7ff ff31 	bl	8002280 <__NVIC_EnableIRQ>
}
 800241e:	bf00      	nop
 8002420:	3708      	adds	r7, #8
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}

08002426 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002426:	b580      	push	{r7, lr}
 8002428:	b082      	sub	sp, #8
 800242a:	af00      	add	r7, sp, #0
 800242c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800242e:	6878      	ldr	r0, [r7, #4]
 8002430:	f7ff ffa2 	bl	8002378 <SysTick_Config>
 8002434:	4603      	mov	r3, r0
}
 8002436:	4618      	mov	r0, r3
 8002438:	3708      	adds	r7, #8
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}

0800243e <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800243e:	b580      	push	{r7, lr}
 8002440:	b082      	sub	sp, #8
 8002442:	af00      	add	r7, sp, #0
 8002444:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	2b00      	cmp	r3, #0
 800244a:	d101      	bne.n	8002450 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800244c:	2301      	movs	r3, #1
 800244e:	e00e      	b.n	800246e <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	795b      	ldrb	r3, [r3, #5]
 8002454:	b2db      	uxtb	r3, r3
 8002456:	2b00      	cmp	r3, #0
 8002458:	d105      	bne.n	8002466 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	2200      	movs	r2, #0
 800245e:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8002460:	6878      	ldr	r0, [r7, #4]
 8002462:	f7ff fabf 	bl	80019e4 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	2201      	movs	r2, #1
 800246a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800246c:	2300      	movs	r3, #0
}
 800246e:	4618      	mov	r0, r3
 8002470:	3708      	adds	r7, #8
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}

08002476 <HAL_CRC_Calculate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8002476:	b480      	push	{r7}
 8002478:	b087      	sub	sp, #28
 800247a:	af00      	add	r7, sp, #0
 800247c:	60f8      	str	r0, [r7, #12]
 800247e:	60b9      	str	r1, [r7, #8]
 8002480:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8002482:	2300      	movs	r3, #0
 8002484:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	2202      	movs	r2, #2
 800248a:	715a      	strb	r2, [r3, #5]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	689a      	ldr	r2, [r3, #8]
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f042 0201 	orr.w	r2, r2, #1
 800249a:	609a      	str	r2, [r3, #8]

  /* Enter 32-bit input data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 800249c:	2300      	movs	r3, #0
 800249e:	617b      	str	r3, [r7, #20]
 80024a0:	e00a      	b.n	80024b8 <HAL_CRC_Calculate+0x42>
  {
    hcrc->Instance->DR = pBuffer[index];
 80024a2:	697b      	ldr	r3, [r7, #20]
 80024a4:	009b      	lsls	r3, r3, #2
 80024a6:	68ba      	ldr	r2, [r7, #8]
 80024a8:	441a      	add	r2, r3
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	6812      	ldr	r2, [r2, #0]
 80024b0:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 80024b2:	697b      	ldr	r3, [r7, #20]
 80024b4:	3301      	adds	r3, #1
 80024b6:	617b      	str	r3, [r7, #20]
 80024b8:	697a      	ldr	r2, [r7, #20]
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	429a      	cmp	r2, r3
 80024be:	d3f0      	bcc.n	80024a2 <HAL_CRC_Calculate+0x2c>
  }
  temp = hcrc->Instance->DR;
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	2201      	movs	r2, #1
 80024cc:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 80024ce:	693b      	ldr	r3, [r7, #16]
}
 80024d0:	4618      	mov	r0, r3
 80024d2:	371c      	adds	r7, #28
 80024d4:	46bd      	mov	sp, r7
 80024d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024da:	4770      	bx	lr

080024dc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b086      	sub	sp, #24
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80024e4:	2300      	movs	r3, #0
 80024e6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80024e8:	f7ff fe68 	bl	80021bc <HAL_GetTick>
 80024ec:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d101      	bne.n	80024f8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80024f4:	2301      	movs	r3, #1
 80024f6:	e099      	b.n	800262c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2202      	movs	r2, #2
 80024fc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	2200      	movs	r2, #0
 8002504:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	681a      	ldr	r2, [r3, #0]
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f022 0201 	bic.w	r2, r2, #1
 8002516:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002518:	e00f      	b.n	800253a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800251a:	f7ff fe4f 	bl	80021bc <HAL_GetTick>
 800251e:	4602      	mov	r2, r0
 8002520:	693b      	ldr	r3, [r7, #16]
 8002522:	1ad3      	subs	r3, r2, r3
 8002524:	2b05      	cmp	r3, #5
 8002526:	d908      	bls.n	800253a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2220      	movs	r2, #32
 800252c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2203      	movs	r2, #3
 8002532:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002536:	2303      	movs	r3, #3
 8002538:	e078      	b.n	800262c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f003 0301 	and.w	r3, r3, #1
 8002544:	2b00      	cmp	r3, #0
 8002546:	d1e8      	bne.n	800251a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002550:	697a      	ldr	r2, [r7, #20]
 8002552:	4b38      	ldr	r3, [pc, #224]	@ (8002634 <HAL_DMA_Init+0x158>)
 8002554:	4013      	ands	r3, r2
 8002556:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	685a      	ldr	r2, [r3, #4]
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	689b      	ldr	r3, [r3, #8]
 8002560:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002566:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	691b      	ldr	r3, [r3, #16]
 800256c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002572:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	699b      	ldr	r3, [r3, #24]
 8002578:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800257e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6a1b      	ldr	r3, [r3, #32]
 8002584:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002586:	697a      	ldr	r2, [r7, #20]
 8002588:	4313      	orrs	r3, r2
 800258a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002590:	2b04      	cmp	r3, #4
 8002592:	d107      	bne.n	80025a4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800259c:	4313      	orrs	r3, r2
 800259e:	697a      	ldr	r2, [r7, #20]
 80025a0:	4313      	orrs	r3, r2
 80025a2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	697a      	ldr	r2, [r7, #20]
 80025aa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	695b      	ldr	r3, [r3, #20]
 80025b2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80025b4:	697b      	ldr	r3, [r7, #20]
 80025b6:	f023 0307 	bic.w	r3, r3, #7
 80025ba:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025c0:	697a      	ldr	r2, [r7, #20]
 80025c2:	4313      	orrs	r3, r2
 80025c4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025ca:	2b04      	cmp	r3, #4
 80025cc:	d117      	bne.n	80025fe <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025d2:	697a      	ldr	r2, [r7, #20]
 80025d4:	4313      	orrs	r3, r2
 80025d6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d00e      	beq.n	80025fe <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80025e0:	6878      	ldr	r0, [r7, #4]
 80025e2:	f000 fb1b 	bl	8002c1c <DMA_CheckFifoParam>
 80025e6:	4603      	mov	r3, r0
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d008      	beq.n	80025fe <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2240      	movs	r2, #64	@ 0x40
 80025f0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	2201      	movs	r2, #1
 80025f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80025fa:	2301      	movs	r3, #1
 80025fc:	e016      	b.n	800262c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	697a      	ldr	r2, [r7, #20]
 8002604:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002606:	6878      	ldr	r0, [r7, #4]
 8002608:	f000 fad2 	bl	8002bb0 <DMA_CalcBaseAndBitshift>
 800260c:	4603      	mov	r3, r0
 800260e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002614:	223f      	movs	r2, #63	@ 0x3f
 8002616:	409a      	lsls	r2, r3
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2200      	movs	r2, #0
 8002620:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2201      	movs	r2, #1
 8002626:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800262a:	2300      	movs	r3, #0
}
 800262c:	4618      	mov	r0, r3
 800262e:	3718      	adds	r7, #24
 8002630:	46bd      	mov	sp, r7
 8002632:	bd80      	pop	{r7, pc}
 8002634:	f010803f 	.word	0xf010803f

08002638 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b086      	sub	sp, #24
 800263c:	af00      	add	r7, sp, #0
 800263e:	60f8      	str	r0, [r7, #12]
 8002640:	60b9      	str	r1, [r7, #8]
 8002642:	607a      	str	r2, [r7, #4]
 8002644:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002646:	2300      	movs	r3, #0
 8002648:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800264e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002656:	2b01      	cmp	r3, #1
 8002658:	d101      	bne.n	800265e <HAL_DMA_Start_IT+0x26>
 800265a:	2302      	movs	r3, #2
 800265c:	e040      	b.n	80026e0 <HAL_DMA_Start_IT+0xa8>
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	2201      	movs	r2, #1
 8002662:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800266c:	b2db      	uxtb	r3, r3
 800266e:	2b01      	cmp	r3, #1
 8002670:	d12f      	bne.n	80026d2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	2202      	movs	r2, #2
 8002676:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	2200      	movs	r2, #0
 800267e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	687a      	ldr	r2, [r7, #4]
 8002684:	68b9      	ldr	r1, [r7, #8]
 8002686:	68f8      	ldr	r0, [r7, #12]
 8002688:	f000 fa64 	bl	8002b54 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002690:	223f      	movs	r2, #63	@ 0x3f
 8002692:	409a      	lsls	r2, r3
 8002694:	693b      	ldr	r3, [r7, #16]
 8002696:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	681a      	ldr	r2, [r3, #0]
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f042 0216 	orr.w	r2, r2, #22
 80026a6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d007      	beq.n	80026c0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	681a      	ldr	r2, [r3, #0]
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f042 0208 	orr.w	r2, r2, #8
 80026be:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	681a      	ldr	r2, [r3, #0]
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f042 0201 	orr.w	r2, r2, #1
 80026ce:	601a      	str	r2, [r3, #0]
 80026d0:	e005      	b.n	80026de <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	2200      	movs	r2, #0
 80026d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80026da:	2302      	movs	r3, #2
 80026dc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80026de:	7dfb      	ldrb	r3, [r7, #23]
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	3718      	adds	r7, #24
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}

080026e8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b084      	sub	sp, #16
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026f4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80026f6:	f7ff fd61 	bl	80021bc <HAL_GetTick>
 80026fa:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002702:	b2db      	uxtb	r3, r3
 8002704:	2b02      	cmp	r3, #2
 8002706:	d008      	beq.n	800271a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2280      	movs	r2, #128	@ 0x80
 800270c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2200      	movs	r2, #0
 8002712:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002716:	2301      	movs	r3, #1
 8002718:	e052      	b.n	80027c0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	681a      	ldr	r2, [r3, #0]
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f022 0216 	bic.w	r2, r2, #22
 8002728:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	695a      	ldr	r2, [r3, #20]
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002738:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800273e:	2b00      	cmp	r3, #0
 8002740:	d103      	bne.n	800274a <HAL_DMA_Abort+0x62>
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002746:	2b00      	cmp	r3, #0
 8002748:	d007      	beq.n	800275a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	681a      	ldr	r2, [r3, #0]
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f022 0208 	bic.w	r2, r2, #8
 8002758:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	681a      	ldr	r2, [r3, #0]
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f022 0201 	bic.w	r2, r2, #1
 8002768:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800276a:	e013      	b.n	8002794 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800276c:	f7ff fd26 	bl	80021bc <HAL_GetTick>
 8002770:	4602      	mov	r2, r0
 8002772:	68bb      	ldr	r3, [r7, #8]
 8002774:	1ad3      	subs	r3, r2, r3
 8002776:	2b05      	cmp	r3, #5
 8002778:	d90c      	bls.n	8002794 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2220      	movs	r2, #32
 800277e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2203      	movs	r2, #3
 8002784:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2200      	movs	r2, #0
 800278c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002790:	2303      	movs	r3, #3
 8002792:	e015      	b.n	80027c0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f003 0301 	and.w	r3, r3, #1
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d1e4      	bne.n	800276c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027a6:	223f      	movs	r2, #63	@ 0x3f
 80027a8:	409a      	lsls	r2, r3
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	2201      	movs	r2, #1
 80027b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2200      	movs	r2, #0
 80027ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80027be:	2300      	movs	r3, #0
}
 80027c0:	4618      	mov	r0, r3
 80027c2:	3710      	adds	r7, #16
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bd80      	pop	{r7, pc}

080027c8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80027c8:	b480      	push	{r7}
 80027ca:	b083      	sub	sp, #12
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80027d6:	b2db      	uxtb	r3, r3
 80027d8:	2b02      	cmp	r3, #2
 80027da:	d004      	beq.n	80027e6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2280      	movs	r2, #128	@ 0x80
 80027e0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80027e2:	2301      	movs	r3, #1
 80027e4:	e00c      	b.n	8002800 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2205      	movs	r2, #5
 80027ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	681a      	ldr	r2, [r3, #0]
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f022 0201 	bic.w	r2, r2, #1
 80027fc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80027fe:	2300      	movs	r3, #0
}
 8002800:	4618      	mov	r0, r3
 8002802:	370c      	adds	r7, #12
 8002804:	46bd      	mov	sp, r7
 8002806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280a:	4770      	bx	lr

0800280c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b086      	sub	sp, #24
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002814:	2300      	movs	r3, #0
 8002816:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002818:	4b8e      	ldr	r3, [pc, #568]	@ (8002a54 <HAL_DMA_IRQHandler+0x248>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a8e      	ldr	r2, [pc, #568]	@ (8002a58 <HAL_DMA_IRQHandler+0x24c>)
 800281e:	fba2 2303 	umull	r2, r3, r2, r3
 8002822:	0a9b      	lsrs	r3, r3, #10
 8002824:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800282a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800282c:	693b      	ldr	r3, [r7, #16]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002836:	2208      	movs	r2, #8
 8002838:	409a      	lsls	r2, r3
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	4013      	ands	r3, r2
 800283e:	2b00      	cmp	r3, #0
 8002840:	d01a      	beq.n	8002878 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f003 0304 	and.w	r3, r3, #4
 800284c:	2b00      	cmp	r3, #0
 800284e:	d013      	beq.n	8002878 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	681a      	ldr	r2, [r3, #0]
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f022 0204 	bic.w	r2, r2, #4
 800285e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002864:	2208      	movs	r2, #8
 8002866:	409a      	lsls	r2, r3
 8002868:	693b      	ldr	r3, [r7, #16]
 800286a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002870:	f043 0201 	orr.w	r2, r3, #1
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800287c:	2201      	movs	r2, #1
 800287e:	409a      	lsls	r2, r3
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	4013      	ands	r3, r2
 8002884:	2b00      	cmp	r3, #0
 8002886:	d012      	beq.n	80028ae <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	695b      	ldr	r3, [r3, #20]
 800288e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002892:	2b00      	cmp	r3, #0
 8002894:	d00b      	beq.n	80028ae <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800289a:	2201      	movs	r2, #1
 800289c:	409a      	lsls	r2, r3
 800289e:	693b      	ldr	r3, [r7, #16]
 80028a0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028a6:	f043 0202 	orr.w	r2, r3, #2
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028b2:	2204      	movs	r2, #4
 80028b4:	409a      	lsls	r2, r3
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	4013      	ands	r3, r2
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d012      	beq.n	80028e4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f003 0302 	and.w	r3, r3, #2
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d00b      	beq.n	80028e4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028d0:	2204      	movs	r2, #4
 80028d2:	409a      	lsls	r2, r3
 80028d4:	693b      	ldr	r3, [r7, #16]
 80028d6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028dc:	f043 0204 	orr.w	r2, r3, #4
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028e8:	2210      	movs	r2, #16
 80028ea:	409a      	lsls	r2, r3
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	4013      	ands	r3, r2
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d043      	beq.n	800297c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f003 0308 	and.w	r3, r3, #8
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d03c      	beq.n	800297c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002906:	2210      	movs	r2, #16
 8002908:	409a      	lsls	r2, r3
 800290a:	693b      	ldr	r3, [r7, #16]
 800290c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002918:	2b00      	cmp	r3, #0
 800291a:	d018      	beq.n	800294e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002926:	2b00      	cmp	r3, #0
 8002928:	d108      	bne.n	800293c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800292e:	2b00      	cmp	r3, #0
 8002930:	d024      	beq.n	800297c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002936:	6878      	ldr	r0, [r7, #4]
 8002938:	4798      	blx	r3
 800293a:	e01f      	b.n	800297c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002940:	2b00      	cmp	r3, #0
 8002942:	d01b      	beq.n	800297c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002948:	6878      	ldr	r0, [r7, #4]
 800294a:	4798      	blx	r3
 800294c:	e016      	b.n	800297c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002958:	2b00      	cmp	r3, #0
 800295a:	d107      	bne.n	800296c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	681a      	ldr	r2, [r3, #0]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f022 0208 	bic.w	r2, r2, #8
 800296a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002970:	2b00      	cmp	r3, #0
 8002972:	d003      	beq.n	800297c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002978:	6878      	ldr	r0, [r7, #4]
 800297a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002980:	2220      	movs	r2, #32
 8002982:	409a      	lsls	r2, r3
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	4013      	ands	r3, r2
 8002988:	2b00      	cmp	r3, #0
 800298a:	f000 808f 	beq.w	8002aac <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f003 0310 	and.w	r3, r3, #16
 8002998:	2b00      	cmp	r3, #0
 800299a:	f000 8087 	beq.w	8002aac <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029a2:	2220      	movs	r2, #32
 80029a4:	409a      	lsls	r2, r3
 80029a6:	693b      	ldr	r3, [r7, #16]
 80029a8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80029b0:	b2db      	uxtb	r3, r3
 80029b2:	2b05      	cmp	r3, #5
 80029b4:	d136      	bne.n	8002a24 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	681a      	ldr	r2, [r3, #0]
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f022 0216 	bic.w	r2, r2, #22
 80029c4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	695a      	ldr	r2, [r3, #20]
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80029d4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d103      	bne.n	80029e6 <HAL_DMA_IRQHandler+0x1da>
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d007      	beq.n	80029f6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	681a      	ldr	r2, [r3, #0]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f022 0208 	bic.w	r2, r2, #8
 80029f4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029fa:	223f      	movs	r2, #63	@ 0x3f
 80029fc:	409a      	lsls	r2, r3
 80029fe:	693b      	ldr	r3, [r7, #16]
 8002a00:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2201      	movs	r2, #1
 8002a06:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d07e      	beq.n	8002b18 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a1e:	6878      	ldr	r0, [r7, #4]
 8002a20:	4798      	blx	r3
        }
        return;
 8002a22:	e079      	b.n	8002b18 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d01d      	beq.n	8002a6e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d10d      	bne.n	8002a5c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d031      	beq.n	8002aac <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a4c:	6878      	ldr	r0, [r7, #4]
 8002a4e:	4798      	blx	r3
 8002a50:	e02c      	b.n	8002aac <HAL_DMA_IRQHandler+0x2a0>
 8002a52:	bf00      	nop
 8002a54:	20000008 	.word	0x20000008
 8002a58:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d023      	beq.n	8002aac <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a68:	6878      	ldr	r0, [r7, #4]
 8002a6a:	4798      	blx	r3
 8002a6c:	e01e      	b.n	8002aac <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d10f      	bne.n	8002a9c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	681a      	ldr	r2, [r3, #0]
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f022 0210 	bic.w	r2, r2, #16
 8002a8a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2201      	movs	r2, #1
 8002a90:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2200      	movs	r2, #0
 8002a98:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d003      	beq.n	8002aac <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002aa8:	6878      	ldr	r0, [r7, #4]
 8002aaa:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d032      	beq.n	8002b1a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ab8:	f003 0301 	and.w	r3, r3, #1
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d022      	beq.n	8002b06 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2205      	movs	r2, #5
 8002ac4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	681a      	ldr	r2, [r3, #0]
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f022 0201 	bic.w	r2, r2, #1
 8002ad6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002ad8:	68bb      	ldr	r3, [r7, #8]
 8002ada:	3301      	adds	r3, #1
 8002adc:	60bb      	str	r3, [r7, #8]
 8002ade:	697a      	ldr	r2, [r7, #20]
 8002ae0:	429a      	cmp	r2, r3
 8002ae2:	d307      	bcc.n	8002af4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f003 0301 	and.w	r3, r3, #1
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d1f2      	bne.n	8002ad8 <HAL_DMA_IRQHandler+0x2cc>
 8002af2:	e000      	b.n	8002af6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002af4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	2201      	movs	r2, #1
 8002afa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2200      	movs	r2, #0
 8002b02:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d005      	beq.n	8002b1a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b12:	6878      	ldr	r0, [r7, #4]
 8002b14:	4798      	blx	r3
 8002b16:	e000      	b.n	8002b1a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002b18:	bf00      	nop
    }
  }
}
 8002b1a:	3718      	adds	r7, #24
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	bd80      	pop	{r7, pc}

08002b20 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b083      	sub	sp, #12
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002b2e:	b2db      	uxtb	r3, r3
}
 8002b30:	4618      	mov	r0, r3
 8002b32:	370c      	adds	r7, #12
 8002b34:	46bd      	mov	sp, r7
 8002b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3a:	4770      	bx	lr

08002b3c <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	b083      	sub	sp, #12
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8002b48:	4618      	mov	r0, r3
 8002b4a:	370c      	adds	r7, #12
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b52:	4770      	bx	lr

08002b54 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b54:	b480      	push	{r7}
 8002b56:	b085      	sub	sp, #20
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	60f8      	str	r0, [r7, #12]
 8002b5c:	60b9      	str	r1, [r7, #8]
 8002b5e:	607a      	str	r2, [r7, #4]
 8002b60:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	681a      	ldr	r2, [r3, #0]
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002b70:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	683a      	ldr	r2, [r7, #0]
 8002b78:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	689b      	ldr	r3, [r3, #8]
 8002b7e:	2b40      	cmp	r3, #64	@ 0x40
 8002b80:	d108      	bne.n	8002b94 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	687a      	ldr	r2, [r7, #4]
 8002b88:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	68ba      	ldr	r2, [r7, #8]
 8002b90:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002b92:	e007      	b.n	8002ba4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	68ba      	ldr	r2, [r7, #8]
 8002b9a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	687a      	ldr	r2, [r7, #4]
 8002ba2:	60da      	str	r2, [r3, #12]
}
 8002ba4:	bf00      	nop
 8002ba6:	3714      	adds	r7, #20
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bae:	4770      	bx	lr

08002bb0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b085      	sub	sp, #20
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	b2db      	uxtb	r3, r3
 8002bbe:	3b10      	subs	r3, #16
 8002bc0:	4a14      	ldr	r2, [pc, #80]	@ (8002c14 <DMA_CalcBaseAndBitshift+0x64>)
 8002bc2:	fba2 2303 	umull	r2, r3, r2, r3
 8002bc6:	091b      	lsrs	r3, r3, #4
 8002bc8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002bca:	4a13      	ldr	r2, [pc, #76]	@ (8002c18 <DMA_CalcBaseAndBitshift+0x68>)
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	4413      	add	r3, r2
 8002bd0:	781b      	ldrb	r3, [r3, #0]
 8002bd2:	461a      	mov	r2, r3
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	2b03      	cmp	r3, #3
 8002bdc:	d909      	bls.n	8002bf2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002be6:	f023 0303 	bic.w	r3, r3, #3
 8002bea:	1d1a      	adds	r2, r3, #4
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	659a      	str	r2, [r3, #88]	@ 0x58
 8002bf0:	e007      	b.n	8002c02 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002bfa:	f023 0303 	bic.w	r3, r3, #3
 8002bfe:	687a      	ldr	r2, [r7, #4]
 8002c00:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002c06:	4618      	mov	r0, r3
 8002c08:	3714      	adds	r7, #20
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c10:	4770      	bx	lr
 8002c12:	bf00      	nop
 8002c14:	aaaaaaab 	.word	0xaaaaaaab
 8002c18:	080151d0 	.word	0x080151d0

08002c1c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b085      	sub	sp, #20
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c24:	2300      	movs	r3, #0
 8002c26:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c2c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	699b      	ldr	r3, [r3, #24]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d11f      	bne.n	8002c76 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002c36:	68bb      	ldr	r3, [r7, #8]
 8002c38:	2b03      	cmp	r3, #3
 8002c3a:	d856      	bhi.n	8002cea <DMA_CheckFifoParam+0xce>
 8002c3c:	a201      	add	r2, pc, #4	@ (adr r2, 8002c44 <DMA_CheckFifoParam+0x28>)
 8002c3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c42:	bf00      	nop
 8002c44:	08002c55 	.word	0x08002c55
 8002c48:	08002c67 	.word	0x08002c67
 8002c4c:	08002c55 	.word	0x08002c55
 8002c50:	08002ceb 	.word	0x08002ceb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c58:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d046      	beq.n	8002cee <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002c60:	2301      	movs	r3, #1
 8002c62:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c64:	e043      	b.n	8002cee <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c6a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002c6e:	d140      	bne.n	8002cf2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002c70:	2301      	movs	r3, #1
 8002c72:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c74:	e03d      	b.n	8002cf2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	699b      	ldr	r3, [r3, #24]
 8002c7a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002c7e:	d121      	bne.n	8002cc4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002c80:	68bb      	ldr	r3, [r7, #8]
 8002c82:	2b03      	cmp	r3, #3
 8002c84:	d837      	bhi.n	8002cf6 <DMA_CheckFifoParam+0xda>
 8002c86:	a201      	add	r2, pc, #4	@ (adr r2, 8002c8c <DMA_CheckFifoParam+0x70>)
 8002c88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c8c:	08002c9d 	.word	0x08002c9d
 8002c90:	08002ca3 	.word	0x08002ca3
 8002c94:	08002c9d 	.word	0x08002c9d
 8002c98:	08002cb5 	.word	0x08002cb5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	73fb      	strb	r3, [r7, #15]
      break;
 8002ca0:	e030      	b.n	8002d04 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ca6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d025      	beq.n	8002cfa <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002cb2:	e022      	b.n	8002cfa <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cb8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002cbc:	d11f      	bne.n	8002cfe <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002cc2:	e01c      	b.n	8002cfe <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002cc4:	68bb      	ldr	r3, [r7, #8]
 8002cc6:	2b02      	cmp	r3, #2
 8002cc8:	d903      	bls.n	8002cd2 <DMA_CheckFifoParam+0xb6>
 8002cca:	68bb      	ldr	r3, [r7, #8]
 8002ccc:	2b03      	cmp	r3, #3
 8002cce:	d003      	beq.n	8002cd8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002cd0:	e018      	b.n	8002d04 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	73fb      	strb	r3, [r7, #15]
      break;
 8002cd6:	e015      	b.n	8002d04 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cdc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d00e      	beq.n	8002d02 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	73fb      	strb	r3, [r7, #15]
      break;
 8002ce8:	e00b      	b.n	8002d02 <DMA_CheckFifoParam+0xe6>
      break;
 8002cea:	bf00      	nop
 8002cec:	e00a      	b.n	8002d04 <DMA_CheckFifoParam+0xe8>
      break;
 8002cee:	bf00      	nop
 8002cf0:	e008      	b.n	8002d04 <DMA_CheckFifoParam+0xe8>
      break;
 8002cf2:	bf00      	nop
 8002cf4:	e006      	b.n	8002d04 <DMA_CheckFifoParam+0xe8>
      break;
 8002cf6:	bf00      	nop
 8002cf8:	e004      	b.n	8002d04 <DMA_CheckFifoParam+0xe8>
      break;
 8002cfa:	bf00      	nop
 8002cfc:	e002      	b.n	8002d04 <DMA_CheckFifoParam+0xe8>
      break;   
 8002cfe:	bf00      	nop
 8002d00:	e000      	b.n	8002d04 <DMA_CheckFifoParam+0xe8>
      break;
 8002d02:	bf00      	nop
    }
  } 
  
  return status; 
 8002d04:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d06:	4618      	mov	r0, r3
 8002d08:	3714      	adds	r7, #20
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d10:	4770      	bx	lr
 8002d12:	bf00      	nop

08002d14 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d14:	b480      	push	{r7}
 8002d16:	b089      	sub	sp, #36	@ 0x24
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
 8002d1c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002d22:	2300      	movs	r3, #0
 8002d24:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002d26:	2300      	movs	r3, #0
 8002d28:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	61fb      	str	r3, [r7, #28]
 8002d2e:	e16b      	b.n	8003008 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002d30:	2201      	movs	r2, #1
 8002d32:	69fb      	ldr	r3, [r7, #28]
 8002d34:	fa02 f303 	lsl.w	r3, r2, r3
 8002d38:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	697a      	ldr	r2, [r7, #20]
 8002d40:	4013      	ands	r3, r2
 8002d42:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002d44:	693a      	ldr	r2, [r7, #16]
 8002d46:	697b      	ldr	r3, [r7, #20]
 8002d48:	429a      	cmp	r2, r3
 8002d4a:	f040 815a 	bne.w	8003002 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	685b      	ldr	r3, [r3, #4]
 8002d52:	f003 0303 	and.w	r3, r3, #3
 8002d56:	2b01      	cmp	r3, #1
 8002d58:	d005      	beq.n	8002d66 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	685b      	ldr	r3, [r3, #4]
 8002d5e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002d62:	2b02      	cmp	r3, #2
 8002d64:	d130      	bne.n	8002dc8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	689b      	ldr	r3, [r3, #8]
 8002d6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002d6c:	69fb      	ldr	r3, [r7, #28]
 8002d6e:	005b      	lsls	r3, r3, #1
 8002d70:	2203      	movs	r2, #3
 8002d72:	fa02 f303 	lsl.w	r3, r2, r3
 8002d76:	43db      	mvns	r3, r3
 8002d78:	69ba      	ldr	r2, [r7, #24]
 8002d7a:	4013      	ands	r3, r2
 8002d7c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	68da      	ldr	r2, [r3, #12]
 8002d82:	69fb      	ldr	r3, [r7, #28]
 8002d84:	005b      	lsls	r3, r3, #1
 8002d86:	fa02 f303 	lsl.w	r3, r2, r3
 8002d8a:	69ba      	ldr	r2, [r7, #24]
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	69ba      	ldr	r2, [r7, #24]
 8002d94:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	685b      	ldr	r3, [r3, #4]
 8002d9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002d9c:	2201      	movs	r2, #1
 8002d9e:	69fb      	ldr	r3, [r7, #28]
 8002da0:	fa02 f303 	lsl.w	r3, r2, r3
 8002da4:	43db      	mvns	r3, r3
 8002da6:	69ba      	ldr	r2, [r7, #24]
 8002da8:	4013      	ands	r3, r2
 8002daa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	685b      	ldr	r3, [r3, #4]
 8002db0:	091b      	lsrs	r3, r3, #4
 8002db2:	f003 0201 	and.w	r2, r3, #1
 8002db6:	69fb      	ldr	r3, [r7, #28]
 8002db8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dbc:	69ba      	ldr	r2, [r7, #24]
 8002dbe:	4313      	orrs	r3, r2
 8002dc0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	69ba      	ldr	r2, [r7, #24]
 8002dc6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	f003 0303 	and.w	r3, r3, #3
 8002dd0:	2b03      	cmp	r3, #3
 8002dd2:	d017      	beq.n	8002e04 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	68db      	ldr	r3, [r3, #12]
 8002dd8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002dda:	69fb      	ldr	r3, [r7, #28]
 8002ddc:	005b      	lsls	r3, r3, #1
 8002dde:	2203      	movs	r2, #3
 8002de0:	fa02 f303 	lsl.w	r3, r2, r3
 8002de4:	43db      	mvns	r3, r3
 8002de6:	69ba      	ldr	r2, [r7, #24]
 8002de8:	4013      	ands	r3, r2
 8002dea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	689a      	ldr	r2, [r3, #8]
 8002df0:	69fb      	ldr	r3, [r7, #28]
 8002df2:	005b      	lsls	r3, r3, #1
 8002df4:	fa02 f303 	lsl.w	r3, r2, r3
 8002df8:	69ba      	ldr	r2, [r7, #24]
 8002dfa:	4313      	orrs	r3, r2
 8002dfc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	69ba      	ldr	r2, [r7, #24]
 8002e02:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	f003 0303 	and.w	r3, r3, #3
 8002e0c:	2b02      	cmp	r3, #2
 8002e0e:	d123      	bne.n	8002e58 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002e10:	69fb      	ldr	r3, [r7, #28]
 8002e12:	08da      	lsrs	r2, r3, #3
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	3208      	adds	r2, #8
 8002e18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e1c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002e1e:	69fb      	ldr	r3, [r7, #28]
 8002e20:	f003 0307 	and.w	r3, r3, #7
 8002e24:	009b      	lsls	r3, r3, #2
 8002e26:	220f      	movs	r2, #15
 8002e28:	fa02 f303 	lsl.w	r3, r2, r3
 8002e2c:	43db      	mvns	r3, r3
 8002e2e:	69ba      	ldr	r2, [r7, #24]
 8002e30:	4013      	ands	r3, r2
 8002e32:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	691a      	ldr	r2, [r3, #16]
 8002e38:	69fb      	ldr	r3, [r7, #28]
 8002e3a:	f003 0307 	and.w	r3, r3, #7
 8002e3e:	009b      	lsls	r3, r3, #2
 8002e40:	fa02 f303 	lsl.w	r3, r2, r3
 8002e44:	69ba      	ldr	r2, [r7, #24]
 8002e46:	4313      	orrs	r3, r2
 8002e48:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002e4a:	69fb      	ldr	r3, [r7, #28]
 8002e4c:	08da      	lsrs	r2, r3, #3
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	3208      	adds	r2, #8
 8002e52:	69b9      	ldr	r1, [r7, #24]
 8002e54:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002e5e:	69fb      	ldr	r3, [r7, #28]
 8002e60:	005b      	lsls	r3, r3, #1
 8002e62:	2203      	movs	r2, #3
 8002e64:	fa02 f303 	lsl.w	r3, r2, r3
 8002e68:	43db      	mvns	r3, r3
 8002e6a:	69ba      	ldr	r2, [r7, #24]
 8002e6c:	4013      	ands	r3, r2
 8002e6e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	f003 0203 	and.w	r2, r3, #3
 8002e78:	69fb      	ldr	r3, [r7, #28]
 8002e7a:	005b      	lsls	r3, r3, #1
 8002e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e80:	69ba      	ldr	r2, [r7, #24]
 8002e82:	4313      	orrs	r3, r2
 8002e84:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	69ba      	ldr	r2, [r7, #24]
 8002e8a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	685b      	ldr	r3, [r3, #4]
 8002e90:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	f000 80b4 	beq.w	8003002 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	60fb      	str	r3, [r7, #12]
 8002e9e:	4b60      	ldr	r3, [pc, #384]	@ (8003020 <HAL_GPIO_Init+0x30c>)
 8002ea0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ea2:	4a5f      	ldr	r2, [pc, #380]	@ (8003020 <HAL_GPIO_Init+0x30c>)
 8002ea4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002ea8:	6453      	str	r3, [r2, #68]	@ 0x44
 8002eaa:	4b5d      	ldr	r3, [pc, #372]	@ (8003020 <HAL_GPIO_Init+0x30c>)
 8002eac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002eae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002eb2:	60fb      	str	r3, [r7, #12]
 8002eb4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002eb6:	4a5b      	ldr	r2, [pc, #364]	@ (8003024 <HAL_GPIO_Init+0x310>)
 8002eb8:	69fb      	ldr	r3, [r7, #28]
 8002eba:	089b      	lsrs	r3, r3, #2
 8002ebc:	3302      	adds	r3, #2
 8002ebe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ec2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002ec4:	69fb      	ldr	r3, [r7, #28]
 8002ec6:	f003 0303 	and.w	r3, r3, #3
 8002eca:	009b      	lsls	r3, r3, #2
 8002ecc:	220f      	movs	r2, #15
 8002ece:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed2:	43db      	mvns	r3, r3
 8002ed4:	69ba      	ldr	r2, [r7, #24]
 8002ed6:	4013      	ands	r3, r2
 8002ed8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	4a52      	ldr	r2, [pc, #328]	@ (8003028 <HAL_GPIO_Init+0x314>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d02b      	beq.n	8002f3a <HAL_GPIO_Init+0x226>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	4a51      	ldr	r2, [pc, #324]	@ (800302c <HAL_GPIO_Init+0x318>)
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d025      	beq.n	8002f36 <HAL_GPIO_Init+0x222>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	4a50      	ldr	r2, [pc, #320]	@ (8003030 <HAL_GPIO_Init+0x31c>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d01f      	beq.n	8002f32 <HAL_GPIO_Init+0x21e>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	4a4f      	ldr	r2, [pc, #316]	@ (8003034 <HAL_GPIO_Init+0x320>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d019      	beq.n	8002f2e <HAL_GPIO_Init+0x21a>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	4a4e      	ldr	r2, [pc, #312]	@ (8003038 <HAL_GPIO_Init+0x324>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d013      	beq.n	8002f2a <HAL_GPIO_Init+0x216>
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	4a4d      	ldr	r2, [pc, #308]	@ (800303c <HAL_GPIO_Init+0x328>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d00d      	beq.n	8002f26 <HAL_GPIO_Init+0x212>
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	4a4c      	ldr	r2, [pc, #304]	@ (8003040 <HAL_GPIO_Init+0x32c>)
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d007      	beq.n	8002f22 <HAL_GPIO_Init+0x20e>
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	4a4b      	ldr	r2, [pc, #300]	@ (8003044 <HAL_GPIO_Init+0x330>)
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d101      	bne.n	8002f1e <HAL_GPIO_Init+0x20a>
 8002f1a:	2307      	movs	r3, #7
 8002f1c:	e00e      	b.n	8002f3c <HAL_GPIO_Init+0x228>
 8002f1e:	2308      	movs	r3, #8
 8002f20:	e00c      	b.n	8002f3c <HAL_GPIO_Init+0x228>
 8002f22:	2306      	movs	r3, #6
 8002f24:	e00a      	b.n	8002f3c <HAL_GPIO_Init+0x228>
 8002f26:	2305      	movs	r3, #5
 8002f28:	e008      	b.n	8002f3c <HAL_GPIO_Init+0x228>
 8002f2a:	2304      	movs	r3, #4
 8002f2c:	e006      	b.n	8002f3c <HAL_GPIO_Init+0x228>
 8002f2e:	2303      	movs	r3, #3
 8002f30:	e004      	b.n	8002f3c <HAL_GPIO_Init+0x228>
 8002f32:	2302      	movs	r3, #2
 8002f34:	e002      	b.n	8002f3c <HAL_GPIO_Init+0x228>
 8002f36:	2301      	movs	r3, #1
 8002f38:	e000      	b.n	8002f3c <HAL_GPIO_Init+0x228>
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	69fa      	ldr	r2, [r7, #28]
 8002f3e:	f002 0203 	and.w	r2, r2, #3
 8002f42:	0092      	lsls	r2, r2, #2
 8002f44:	4093      	lsls	r3, r2
 8002f46:	69ba      	ldr	r2, [r7, #24]
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002f4c:	4935      	ldr	r1, [pc, #212]	@ (8003024 <HAL_GPIO_Init+0x310>)
 8002f4e:	69fb      	ldr	r3, [r7, #28]
 8002f50:	089b      	lsrs	r3, r3, #2
 8002f52:	3302      	adds	r3, #2
 8002f54:	69ba      	ldr	r2, [r7, #24]
 8002f56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002f5a:	4b3b      	ldr	r3, [pc, #236]	@ (8003048 <HAL_GPIO_Init+0x334>)
 8002f5c:	689b      	ldr	r3, [r3, #8]
 8002f5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f60:	693b      	ldr	r3, [r7, #16]
 8002f62:	43db      	mvns	r3, r3
 8002f64:	69ba      	ldr	r2, [r7, #24]
 8002f66:	4013      	ands	r3, r2
 8002f68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d003      	beq.n	8002f7e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002f76:	69ba      	ldr	r2, [r7, #24]
 8002f78:	693b      	ldr	r3, [r7, #16]
 8002f7a:	4313      	orrs	r3, r2
 8002f7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002f7e:	4a32      	ldr	r2, [pc, #200]	@ (8003048 <HAL_GPIO_Init+0x334>)
 8002f80:	69bb      	ldr	r3, [r7, #24]
 8002f82:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002f84:	4b30      	ldr	r3, [pc, #192]	@ (8003048 <HAL_GPIO_Init+0x334>)
 8002f86:	68db      	ldr	r3, [r3, #12]
 8002f88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f8a:	693b      	ldr	r3, [r7, #16]
 8002f8c:	43db      	mvns	r3, r3
 8002f8e:	69ba      	ldr	r2, [r7, #24]
 8002f90:	4013      	ands	r3, r2
 8002f92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d003      	beq.n	8002fa8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002fa0:	69ba      	ldr	r2, [r7, #24]
 8002fa2:	693b      	ldr	r3, [r7, #16]
 8002fa4:	4313      	orrs	r3, r2
 8002fa6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002fa8:	4a27      	ldr	r2, [pc, #156]	@ (8003048 <HAL_GPIO_Init+0x334>)
 8002faa:	69bb      	ldr	r3, [r7, #24]
 8002fac:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002fae:	4b26      	ldr	r3, [pc, #152]	@ (8003048 <HAL_GPIO_Init+0x334>)
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fb4:	693b      	ldr	r3, [r7, #16]
 8002fb6:	43db      	mvns	r3, r3
 8002fb8:	69ba      	ldr	r2, [r7, #24]
 8002fba:	4013      	ands	r3, r2
 8002fbc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d003      	beq.n	8002fd2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002fca:	69ba      	ldr	r2, [r7, #24]
 8002fcc:	693b      	ldr	r3, [r7, #16]
 8002fce:	4313      	orrs	r3, r2
 8002fd0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002fd2:	4a1d      	ldr	r2, [pc, #116]	@ (8003048 <HAL_GPIO_Init+0x334>)
 8002fd4:	69bb      	ldr	r3, [r7, #24]
 8002fd6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002fd8:	4b1b      	ldr	r3, [pc, #108]	@ (8003048 <HAL_GPIO_Init+0x334>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fde:	693b      	ldr	r3, [r7, #16]
 8002fe0:	43db      	mvns	r3, r3
 8002fe2:	69ba      	ldr	r2, [r7, #24]
 8002fe4:	4013      	ands	r3, r2
 8002fe6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d003      	beq.n	8002ffc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002ff4:	69ba      	ldr	r2, [r7, #24]
 8002ff6:	693b      	ldr	r3, [r7, #16]
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002ffc:	4a12      	ldr	r2, [pc, #72]	@ (8003048 <HAL_GPIO_Init+0x334>)
 8002ffe:	69bb      	ldr	r3, [r7, #24]
 8003000:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003002:	69fb      	ldr	r3, [r7, #28]
 8003004:	3301      	adds	r3, #1
 8003006:	61fb      	str	r3, [r7, #28]
 8003008:	69fb      	ldr	r3, [r7, #28]
 800300a:	2b0f      	cmp	r3, #15
 800300c:	f67f ae90 	bls.w	8002d30 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003010:	bf00      	nop
 8003012:	bf00      	nop
 8003014:	3724      	adds	r7, #36	@ 0x24
 8003016:	46bd      	mov	sp, r7
 8003018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301c:	4770      	bx	lr
 800301e:	bf00      	nop
 8003020:	40023800 	.word	0x40023800
 8003024:	40013800 	.word	0x40013800
 8003028:	40020000 	.word	0x40020000
 800302c:	40020400 	.word	0x40020400
 8003030:	40020800 	.word	0x40020800
 8003034:	40020c00 	.word	0x40020c00
 8003038:	40021000 	.word	0x40021000
 800303c:	40021400 	.word	0x40021400
 8003040:	40021800 	.word	0x40021800
 8003044:	40021c00 	.word	0x40021c00
 8003048:	40013c00 	.word	0x40013c00

0800304c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800304c:	b480      	push	{r7}
 800304e:	b083      	sub	sp, #12
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
 8003054:	460b      	mov	r3, r1
 8003056:	807b      	strh	r3, [r7, #2]
 8003058:	4613      	mov	r3, r2
 800305a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800305c:	787b      	ldrb	r3, [r7, #1]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d003      	beq.n	800306a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003062:	887a      	ldrh	r2, [r7, #2]
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003068:	e003      	b.n	8003072 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800306a:	887b      	ldrh	r3, [r7, #2]
 800306c:	041a      	lsls	r2, r3, #16
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	619a      	str	r2, [r3, #24]
}
 8003072:	bf00      	nop
 8003074:	370c      	adds	r7, #12
 8003076:	46bd      	mov	sp, r7
 8003078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307c:	4770      	bx	lr
	...

08003080 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b084      	sub	sp, #16
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d101      	bne.n	8003092 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800308e:	2301      	movs	r3, #1
 8003090:	e12b      	b.n	80032ea <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003098:	b2db      	uxtb	r3, r3
 800309a:	2b00      	cmp	r3, #0
 800309c:	d106      	bne.n	80030ac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	2200      	movs	r2, #0
 80030a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80030a6:	6878      	ldr	r0, [r7, #4]
 80030a8:	f7fe fcbe 	bl	8001a28 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2224      	movs	r2, #36	@ 0x24
 80030b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	681a      	ldr	r2, [r3, #0]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f022 0201 	bic.w	r2, r2, #1
 80030c2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	681a      	ldr	r2, [r3, #0]
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80030d2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	681a      	ldr	r2, [r3, #0]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80030e2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80030e4:	f003 fb88 	bl	80067f8 <HAL_RCC_GetPCLK1Freq>
 80030e8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	4a81      	ldr	r2, [pc, #516]	@ (80032f4 <HAL_I2C_Init+0x274>)
 80030f0:	4293      	cmp	r3, r2
 80030f2:	d807      	bhi.n	8003104 <HAL_I2C_Init+0x84>
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	4a80      	ldr	r2, [pc, #512]	@ (80032f8 <HAL_I2C_Init+0x278>)
 80030f8:	4293      	cmp	r3, r2
 80030fa:	bf94      	ite	ls
 80030fc:	2301      	movls	r3, #1
 80030fe:	2300      	movhi	r3, #0
 8003100:	b2db      	uxtb	r3, r3
 8003102:	e006      	b.n	8003112 <HAL_I2C_Init+0x92>
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	4a7d      	ldr	r2, [pc, #500]	@ (80032fc <HAL_I2C_Init+0x27c>)
 8003108:	4293      	cmp	r3, r2
 800310a:	bf94      	ite	ls
 800310c:	2301      	movls	r3, #1
 800310e:	2300      	movhi	r3, #0
 8003110:	b2db      	uxtb	r3, r3
 8003112:	2b00      	cmp	r3, #0
 8003114:	d001      	beq.n	800311a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003116:	2301      	movs	r3, #1
 8003118:	e0e7      	b.n	80032ea <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	4a78      	ldr	r2, [pc, #480]	@ (8003300 <HAL_I2C_Init+0x280>)
 800311e:	fba2 2303 	umull	r2, r3, r2, r3
 8003122:	0c9b      	lsrs	r3, r3, #18
 8003124:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	685b      	ldr	r3, [r3, #4]
 800312c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	68ba      	ldr	r2, [r7, #8]
 8003136:	430a      	orrs	r2, r1
 8003138:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	6a1b      	ldr	r3, [r3, #32]
 8003140:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	685b      	ldr	r3, [r3, #4]
 8003148:	4a6a      	ldr	r2, [pc, #424]	@ (80032f4 <HAL_I2C_Init+0x274>)
 800314a:	4293      	cmp	r3, r2
 800314c:	d802      	bhi.n	8003154 <HAL_I2C_Init+0xd4>
 800314e:	68bb      	ldr	r3, [r7, #8]
 8003150:	3301      	adds	r3, #1
 8003152:	e009      	b.n	8003168 <HAL_I2C_Init+0xe8>
 8003154:	68bb      	ldr	r3, [r7, #8]
 8003156:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800315a:	fb02 f303 	mul.w	r3, r2, r3
 800315e:	4a69      	ldr	r2, [pc, #420]	@ (8003304 <HAL_I2C_Init+0x284>)
 8003160:	fba2 2303 	umull	r2, r3, r2, r3
 8003164:	099b      	lsrs	r3, r3, #6
 8003166:	3301      	adds	r3, #1
 8003168:	687a      	ldr	r2, [r7, #4]
 800316a:	6812      	ldr	r2, [r2, #0]
 800316c:	430b      	orrs	r3, r1
 800316e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	69db      	ldr	r3, [r3, #28]
 8003176:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800317a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	495c      	ldr	r1, [pc, #368]	@ (80032f4 <HAL_I2C_Init+0x274>)
 8003184:	428b      	cmp	r3, r1
 8003186:	d819      	bhi.n	80031bc <HAL_I2C_Init+0x13c>
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	1e59      	subs	r1, r3, #1
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	005b      	lsls	r3, r3, #1
 8003192:	fbb1 f3f3 	udiv	r3, r1, r3
 8003196:	1c59      	adds	r1, r3, #1
 8003198:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800319c:	400b      	ands	r3, r1
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d00a      	beq.n	80031b8 <HAL_I2C_Init+0x138>
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	1e59      	subs	r1, r3, #1
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	005b      	lsls	r3, r3, #1
 80031ac:	fbb1 f3f3 	udiv	r3, r1, r3
 80031b0:	3301      	adds	r3, #1
 80031b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031b6:	e051      	b.n	800325c <HAL_I2C_Init+0x1dc>
 80031b8:	2304      	movs	r3, #4
 80031ba:	e04f      	b.n	800325c <HAL_I2C_Init+0x1dc>
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	689b      	ldr	r3, [r3, #8]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d111      	bne.n	80031e8 <HAL_I2C_Init+0x168>
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	1e58      	subs	r0, r3, #1
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6859      	ldr	r1, [r3, #4]
 80031cc:	460b      	mov	r3, r1
 80031ce:	005b      	lsls	r3, r3, #1
 80031d0:	440b      	add	r3, r1
 80031d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80031d6:	3301      	adds	r3, #1
 80031d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031dc:	2b00      	cmp	r3, #0
 80031de:	bf0c      	ite	eq
 80031e0:	2301      	moveq	r3, #1
 80031e2:	2300      	movne	r3, #0
 80031e4:	b2db      	uxtb	r3, r3
 80031e6:	e012      	b.n	800320e <HAL_I2C_Init+0x18e>
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	1e58      	subs	r0, r3, #1
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6859      	ldr	r1, [r3, #4]
 80031f0:	460b      	mov	r3, r1
 80031f2:	009b      	lsls	r3, r3, #2
 80031f4:	440b      	add	r3, r1
 80031f6:	0099      	lsls	r1, r3, #2
 80031f8:	440b      	add	r3, r1
 80031fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80031fe:	3301      	adds	r3, #1
 8003200:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003204:	2b00      	cmp	r3, #0
 8003206:	bf0c      	ite	eq
 8003208:	2301      	moveq	r3, #1
 800320a:	2300      	movne	r3, #0
 800320c:	b2db      	uxtb	r3, r3
 800320e:	2b00      	cmp	r3, #0
 8003210:	d001      	beq.n	8003216 <HAL_I2C_Init+0x196>
 8003212:	2301      	movs	r3, #1
 8003214:	e022      	b.n	800325c <HAL_I2C_Init+0x1dc>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	689b      	ldr	r3, [r3, #8]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d10e      	bne.n	800323c <HAL_I2C_Init+0x1bc>
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	1e58      	subs	r0, r3, #1
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6859      	ldr	r1, [r3, #4]
 8003226:	460b      	mov	r3, r1
 8003228:	005b      	lsls	r3, r3, #1
 800322a:	440b      	add	r3, r1
 800322c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003230:	3301      	adds	r3, #1
 8003232:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003236:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800323a:	e00f      	b.n	800325c <HAL_I2C_Init+0x1dc>
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	1e58      	subs	r0, r3, #1
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6859      	ldr	r1, [r3, #4]
 8003244:	460b      	mov	r3, r1
 8003246:	009b      	lsls	r3, r3, #2
 8003248:	440b      	add	r3, r1
 800324a:	0099      	lsls	r1, r3, #2
 800324c:	440b      	add	r3, r1
 800324e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003252:	3301      	adds	r3, #1
 8003254:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003258:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800325c:	6879      	ldr	r1, [r7, #4]
 800325e:	6809      	ldr	r1, [r1, #0]
 8003260:	4313      	orrs	r3, r2
 8003262:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	69da      	ldr	r2, [r3, #28]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6a1b      	ldr	r3, [r3, #32]
 8003276:	431a      	orrs	r2, r3
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	430a      	orrs	r2, r1
 800327e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	689b      	ldr	r3, [r3, #8]
 8003286:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800328a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800328e:	687a      	ldr	r2, [r7, #4]
 8003290:	6911      	ldr	r1, [r2, #16]
 8003292:	687a      	ldr	r2, [r7, #4]
 8003294:	68d2      	ldr	r2, [r2, #12]
 8003296:	4311      	orrs	r1, r2
 8003298:	687a      	ldr	r2, [r7, #4]
 800329a:	6812      	ldr	r2, [r2, #0]
 800329c:	430b      	orrs	r3, r1
 800329e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	68db      	ldr	r3, [r3, #12]
 80032a6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	695a      	ldr	r2, [r3, #20]
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	699b      	ldr	r3, [r3, #24]
 80032b2:	431a      	orrs	r2, r3
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	430a      	orrs	r2, r1
 80032ba:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	681a      	ldr	r2, [r3, #0]
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f042 0201 	orr.w	r2, r2, #1
 80032ca:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2200      	movs	r2, #0
 80032d0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2220      	movs	r2, #32
 80032d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2200      	movs	r2, #0
 80032de:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2200      	movs	r2, #0
 80032e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80032e8:	2300      	movs	r3, #0
}
 80032ea:	4618      	mov	r0, r3
 80032ec:	3710      	adds	r7, #16
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bd80      	pop	{r7, pc}
 80032f2:	bf00      	nop
 80032f4:	000186a0 	.word	0x000186a0
 80032f8:	001e847f 	.word	0x001e847f
 80032fc:	003d08ff 	.word	0x003d08ff
 8003300:	431bde83 	.word	0x431bde83
 8003304:	10624dd3 	.word	0x10624dd3

08003308 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8003308:	b480      	push	{r7}
 800330a:	b083      	sub	sp, #12
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	695b      	ldr	r3, [r3, #20]
 8003316:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800331a:	2b80      	cmp	r3, #128	@ 0x80
 800331c:	d103      	bne.n	8003326 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	2200      	movs	r2, #0
 8003324:	611a      	str	r2, [r3, #16]
  }
}
 8003326:	bf00      	nop
 8003328:	370c      	adds	r7, #12
 800332a:	46bd      	mov	sp, r7
 800332c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003330:	4770      	bx	lr

08003332 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003332:	b580      	push	{r7, lr}
 8003334:	b088      	sub	sp, #32
 8003336:	af00      	add	r7, sp, #0
 8003338:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 800333a:	2300      	movs	r3, #0
 800333c:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800334a:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003352:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800335a:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800335c:	7bfb      	ldrb	r3, [r7, #15]
 800335e:	2b10      	cmp	r3, #16
 8003360:	d003      	beq.n	800336a <HAL_I2C_EV_IRQHandler+0x38>
 8003362:	7bfb      	ldrb	r3, [r7, #15]
 8003364:	2b40      	cmp	r3, #64	@ 0x40
 8003366:	f040 80c1 	bne.w	80034ec <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	699b      	ldr	r3, [r3, #24]
 8003370:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	695b      	ldr	r3, [r3, #20]
 8003378:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 800337a:	69fb      	ldr	r3, [r7, #28]
 800337c:	f003 0301 	and.w	r3, r3, #1
 8003380:	2b00      	cmp	r3, #0
 8003382:	d10d      	bne.n	80033a0 <HAL_I2C_EV_IRQHandler+0x6e>
 8003384:	693b      	ldr	r3, [r7, #16]
 8003386:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 800338a:	d003      	beq.n	8003394 <HAL_I2C_EV_IRQHandler+0x62>
 800338c:	693b      	ldr	r3, [r7, #16]
 800338e:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8003392:	d101      	bne.n	8003398 <HAL_I2C_EV_IRQHandler+0x66>
 8003394:	2301      	movs	r3, #1
 8003396:	e000      	b.n	800339a <HAL_I2C_EV_IRQHandler+0x68>
 8003398:	2300      	movs	r3, #0
 800339a:	2b01      	cmp	r3, #1
 800339c:	f000 8132 	beq.w	8003604 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80033a0:	69fb      	ldr	r3, [r7, #28]
 80033a2:	f003 0301 	and.w	r3, r3, #1
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d00c      	beq.n	80033c4 <HAL_I2C_EV_IRQHandler+0x92>
 80033aa:	697b      	ldr	r3, [r7, #20]
 80033ac:	0a5b      	lsrs	r3, r3, #9
 80033ae:	f003 0301 	and.w	r3, r3, #1
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d006      	beq.n	80033c4 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80033b6:	6878      	ldr	r0, [r7, #4]
 80033b8:	f001 fb80 	bl	8004abc <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 80033bc:	6878      	ldr	r0, [r7, #4]
 80033be:	f000 fcf8 	bl	8003db2 <I2C_Master_SB>
 80033c2:	e092      	b.n	80034ea <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80033c4:	69fb      	ldr	r3, [r7, #28]
 80033c6:	08db      	lsrs	r3, r3, #3
 80033c8:	f003 0301 	and.w	r3, r3, #1
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d009      	beq.n	80033e4 <HAL_I2C_EV_IRQHandler+0xb2>
 80033d0:	697b      	ldr	r3, [r7, #20]
 80033d2:	0a5b      	lsrs	r3, r3, #9
 80033d4:	f003 0301 	and.w	r3, r3, #1
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d003      	beq.n	80033e4 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 80033dc:	6878      	ldr	r0, [r7, #4]
 80033de:	f000 fd6e 	bl	8003ebe <I2C_Master_ADD10>
 80033e2:	e082      	b.n	80034ea <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80033e4:	69fb      	ldr	r3, [r7, #28]
 80033e6:	085b      	lsrs	r3, r3, #1
 80033e8:	f003 0301 	and.w	r3, r3, #1
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d009      	beq.n	8003404 <HAL_I2C_EV_IRQHandler+0xd2>
 80033f0:	697b      	ldr	r3, [r7, #20]
 80033f2:	0a5b      	lsrs	r3, r3, #9
 80033f4:	f003 0301 	and.w	r3, r3, #1
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d003      	beq.n	8003404 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 80033fc:	6878      	ldr	r0, [r7, #4]
 80033fe:	f000 fd88 	bl	8003f12 <I2C_Master_ADDR>
 8003402:	e072      	b.n	80034ea <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8003404:	69bb      	ldr	r3, [r7, #24]
 8003406:	089b      	lsrs	r3, r3, #2
 8003408:	f003 0301 	and.w	r3, r3, #1
 800340c:	2b00      	cmp	r3, #0
 800340e:	d03b      	beq.n	8003488 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800341a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800341e:	f000 80f3 	beq.w	8003608 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003422:	69fb      	ldr	r3, [r7, #28]
 8003424:	09db      	lsrs	r3, r3, #7
 8003426:	f003 0301 	and.w	r3, r3, #1
 800342a:	2b00      	cmp	r3, #0
 800342c:	d00f      	beq.n	800344e <HAL_I2C_EV_IRQHandler+0x11c>
 800342e:	697b      	ldr	r3, [r7, #20]
 8003430:	0a9b      	lsrs	r3, r3, #10
 8003432:	f003 0301 	and.w	r3, r3, #1
 8003436:	2b00      	cmp	r3, #0
 8003438:	d009      	beq.n	800344e <HAL_I2C_EV_IRQHandler+0x11c>
 800343a:	69fb      	ldr	r3, [r7, #28]
 800343c:	089b      	lsrs	r3, r3, #2
 800343e:	f003 0301 	and.w	r3, r3, #1
 8003442:	2b00      	cmp	r3, #0
 8003444:	d103      	bne.n	800344e <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8003446:	6878      	ldr	r0, [r7, #4]
 8003448:	f000 f94c 	bl	80036e4 <I2C_MasterTransmit_TXE>
 800344c:	e04d      	b.n	80034ea <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800344e:	69fb      	ldr	r3, [r7, #28]
 8003450:	089b      	lsrs	r3, r3, #2
 8003452:	f003 0301 	and.w	r3, r3, #1
 8003456:	2b00      	cmp	r3, #0
 8003458:	f000 80d6 	beq.w	8003608 <HAL_I2C_EV_IRQHandler+0x2d6>
 800345c:	697b      	ldr	r3, [r7, #20]
 800345e:	0a5b      	lsrs	r3, r3, #9
 8003460:	f003 0301 	and.w	r3, r3, #1
 8003464:	2b00      	cmp	r3, #0
 8003466:	f000 80cf 	beq.w	8003608 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800346a:	7bbb      	ldrb	r3, [r7, #14]
 800346c:	2b21      	cmp	r3, #33	@ 0x21
 800346e:	d103      	bne.n	8003478 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8003470:	6878      	ldr	r0, [r7, #4]
 8003472:	f000 f9d3 	bl	800381c <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003476:	e0c7      	b.n	8003608 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8003478:	7bfb      	ldrb	r3, [r7, #15]
 800347a:	2b40      	cmp	r3, #64	@ 0x40
 800347c:	f040 80c4 	bne.w	8003608 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003480:	6878      	ldr	r0, [r7, #4]
 8003482:	f000 fa41 	bl	8003908 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003486:	e0bf      	b.n	8003608 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	685b      	ldr	r3, [r3, #4]
 800348e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003492:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003496:	f000 80b7 	beq.w	8003608 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800349a:	69fb      	ldr	r3, [r7, #28]
 800349c:	099b      	lsrs	r3, r3, #6
 800349e:	f003 0301 	and.w	r3, r3, #1
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d00f      	beq.n	80034c6 <HAL_I2C_EV_IRQHandler+0x194>
 80034a6:	697b      	ldr	r3, [r7, #20]
 80034a8:	0a9b      	lsrs	r3, r3, #10
 80034aa:	f003 0301 	and.w	r3, r3, #1
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d009      	beq.n	80034c6 <HAL_I2C_EV_IRQHandler+0x194>
 80034b2:	69fb      	ldr	r3, [r7, #28]
 80034b4:	089b      	lsrs	r3, r3, #2
 80034b6:	f003 0301 	and.w	r3, r3, #1
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d103      	bne.n	80034c6 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 80034be:	6878      	ldr	r0, [r7, #4]
 80034c0:	f000 faba 	bl	8003a38 <I2C_MasterReceive_RXNE>
 80034c4:	e011      	b.n	80034ea <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80034c6:	69fb      	ldr	r3, [r7, #28]
 80034c8:	089b      	lsrs	r3, r3, #2
 80034ca:	f003 0301 	and.w	r3, r3, #1
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	f000 809a 	beq.w	8003608 <HAL_I2C_EV_IRQHandler+0x2d6>
 80034d4:	697b      	ldr	r3, [r7, #20]
 80034d6:	0a5b      	lsrs	r3, r3, #9
 80034d8:	f003 0301 	and.w	r3, r3, #1
 80034dc:	2b00      	cmp	r3, #0
 80034de:	f000 8093 	beq.w	8003608 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 80034e2:	6878      	ldr	r0, [r7, #4]
 80034e4:	f000 fb70 	bl	8003bc8 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80034e8:	e08e      	b.n	8003608 <HAL_I2C_EV_IRQHandler+0x2d6>
 80034ea:	e08d      	b.n	8003608 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d004      	beq.n	80034fe <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	695b      	ldr	r3, [r3, #20]
 80034fa:	61fb      	str	r3, [r7, #28]
 80034fc:	e007      	b.n	800350e <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	699b      	ldr	r3, [r3, #24]
 8003504:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	695b      	ldr	r3, [r3, #20]
 800350c:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800350e:	69fb      	ldr	r3, [r7, #28]
 8003510:	085b      	lsrs	r3, r3, #1
 8003512:	f003 0301 	and.w	r3, r3, #1
 8003516:	2b00      	cmp	r3, #0
 8003518:	d012      	beq.n	8003540 <HAL_I2C_EV_IRQHandler+0x20e>
 800351a:	697b      	ldr	r3, [r7, #20]
 800351c:	0a5b      	lsrs	r3, r3, #9
 800351e:	f003 0301 	and.w	r3, r3, #1
 8003522:	2b00      	cmp	r3, #0
 8003524:	d00c      	beq.n	8003540 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800352a:	2b00      	cmp	r3, #0
 800352c:	d003      	beq.n	8003536 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	699b      	ldr	r3, [r3, #24]
 8003534:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8003536:	69b9      	ldr	r1, [r7, #24]
 8003538:	6878      	ldr	r0, [r7, #4]
 800353a:	f000 ff39 	bl	80043b0 <I2C_Slave_ADDR>
 800353e:	e066      	b.n	800360e <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003540:	69fb      	ldr	r3, [r7, #28]
 8003542:	091b      	lsrs	r3, r3, #4
 8003544:	f003 0301 	and.w	r3, r3, #1
 8003548:	2b00      	cmp	r3, #0
 800354a:	d009      	beq.n	8003560 <HAL_I2C_EV_IRQHandler+0x22e>
 800354c:	697b      	ldr	r3, [r7, #20]
 800354e:	0a5b      	lsrs	r3, r3, #9
 8003550:	f003 0301 	and.w	r3, r3, #1
 8003554:	2b00      	cmp	r3, #0
 8003556:	d003      	beq.n	8003560 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8003558:	6878      	ldr	r0, [r7, #4]
 800355a:	f000 ff73 	bl	8004444 <I2C_Slave_STOPF>
 800355e:	e056      	b.n	800360e <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003560:	7bbb      	ldrb	r3, [r7, #14]
 8003562:	2b21      	cmp	r3, #33	@ 0x21
 8003564:	d002      	beq.n	800356c <HAL_I2C_EV_IRQHandler+0x23a>
 8003566:	7bbb      	ldrb	r3, [r7, #14]
 8003568:	2b29      	cmp	r3, #41	@ 0x29
 800356a:	d125      	bne.n	80035b8 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800356c:	69fb      	ldr	r3, [r7, #28]
 800356e:	09db      	lsrs	r3, r3, #7
 8003570:	f003 0301 	and.w	r3, r3, #1
 8003574:	2b00      	cmp	r3, #0
 8003576:	d00f      	beq.n	8003598 <HAL_I2C_EV_IRQHandler+0x266>
 8003578:	697b      	ldr	r3, [r7, #20]
 800357a:	0a9b      	lsrs	r3, r3, #10
 800357c:	f003 0301 	and.w	r3, r3, #1
 8003580:	2b00      	cmp	r3, #0
 8003582:	d009      	beq.n	8003598 <HAL_I2C_EV_IRQHandler+0x266>
 8003584:	69fb      	ldr	r3, [r7, #28]
 8003586:	089b      	lsrs	r3, r3, #2
 8003588:	f003 0301 	and.w	r3, r3, #1
 800358c:	2b00      	cmp	r3, #0
 800358e:	d103      	bne.n	8003598 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8003590:	6878      	ldr	r0, [r7, #4]
 8003592:	f000 fe4f 	bl	8004234 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003596:	e039      	b.n	800360c <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003598:	69fb      	ldr	r3, [r7, #28]
 800359a:	089b      	lsrs	r3, r3, #2
 800359c:	f003 0301 	and.w	r3, r3, #1
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d033      	beq.n	800360c <HAL_I2C_EV_IRQHandler+0x2da>
 80035a4:	697b      	ldr	r3, [r7, #20]
 80035a6:	0a5b      	lsrs	r3, r3, #9
 80035a8:	f003 0301 	and.w	r3, r3, #1
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d02d      	beq.n	800360c <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80035b0:	6878      	ldr	r0, [r7, #4]
 80035b2:	f000 fe7c 	bl	80042ae <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80035b6:	e029      	b.n	800360c <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80035b8:	69fb      	ldr	r3, [r7, #28]
 80035ba:	099b      	lsrs	r3, r3, #6
 80035bc:	f003 0301 	and.w	r3, r3, #1
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d00f      	beq.n	80035e4 <HAL_I2C_EV_IRQHandler+0x2b2>
 80035c4:	697b      	ldr	r3, [r7, #20]
 80035c6:	0a9b      	lsrs	r3, r3, #10
 80035c8:	f003 0301 	and.w	r3, r3, #1
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d009      	beq.n	80035e4 <HAL_I2C_EV_IRQHandler+0x2b2>
 80035d0:	69fb      	ldr	r3, [r7, #28]
 80035d2:	089b      	lsrs	r3, r3, #2
 80035d4:	f003 0301 	and.w	r3, r3, #1
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d103      	bne.n	80035e4 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80035dc:	6878      	ldr	r0, [r7, #4]
 80035de:	f000 fe87 	bl	80042f0 <I2C_SlaveReceive_RXNE>
 80035e2:	e014      	b.n	800360e <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80035e4:	69fb      	ldr	r3, [r7, #28]
 80035e6:	089b      	lsrs	r3, r3, #2
 80035e8:	f003 0301 	and.w	r3, r3, #1
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d00e      	beq.n	800360e <HAL_I2C_EV_IRQHandler+0x2dc>
 80035f0:	697b      	ldr	r3, [r7, #20]
 80035f2:	0a5b      	lsrs	r3, r3, #9
 80035f4:	f003 0301 	and.w	r3, r3, #1
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d008      	beq.n	800360e <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80035fc:	6878      	ldr	r0, [r7, #4]
 80035fe:	f000 feb5 	bl	800436c <I2C_SlaveReceive_BTF>
 8003602:	e004      	b.n	800360e <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8003604:	bf00      	nop
 8003606:	e002      	b.n	800360e <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003608:	bf00      	nop
 800360a:	e000      	b.n	800360e <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800360c:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 800360e:	3720      	adds	r7, #32
 8003610:	46bd      	mov	sp, r7
 8003612:	bd80      	pop	{r7, pc}

08003614 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003614:	b480      	push	{r7}
 8003616:	b083      	sub	sp, #12
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800361c:	bf00      	nop
 800361e:	370c      	adds	r7, #12
 8003620:	46bd      	mov	sp, r7
 8003622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003626:	4770      	bx	lr

08003628 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003628:	b480      	push	{r7}
 800362a:	b083      	sub	sp, #12
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003630:	bf00      	nop
 8003632:	370c      	adds	r7, #12
 8003634:	46bd      	mov	sp, r7
 8003636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363a:	4770      	bx	lr

0800363c <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800363c:	b480      	push	{r7}
 800363e:	b083      	sub	sp, #12
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003644:	bf00      	nop
 8003646:	370c      	adds	r7, #12
 8003648:	46bd      	mov	sp, r7
 800364a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364e:	4770      	bx	lr

08003650 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003650:	b480      	push	{r7}
 8003652:	b083      	sub	sp, #12
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003658:	bf00      	nop
 800365a:	370c      	adds	r7, #12
 800365c:	46bd      	mov	sp, r7
 800365e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003662:	4770      	bx	lr

08003664 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003664:	b480      	push	{r7}
 8003666:	b083      	sub	sp, #12
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
 800366c:	460b      	mov	r3, r1
 800366e:	70fb      	strb	r3, [r7, #3]
 8003670:	4613      	mov	r3, r2
 8003672:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003674:	bf00      	nop
 8003676:	370c      	adds	r7, #12
 8003678:	46bd      	mov	sp, r7
 800367a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367e:	4770      	bx	lr

08003680 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003680:	b480      	push	{r7}
 8003682:	b083      	sub	sp, #12
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8003688:	bf00      	nop
 800368a:	370c      	adds	r7, #12
 800368c:	46bd      	mov	sp, r7
 800368e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003692:	4770      	bx	lr

08003694 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003694:	b480      	push	{r7}
 8003696:	b083      	sub	sp, #12
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800369c:	bf00      	nop
 800369e:	370c      	adds	r7, #12
 80036a0:	46bd      	mov	sp, r7
 80036a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a6:	4770      	bx	lr

080036a8 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80036a8:	b480      	push	{r7}
 80036aa:	b083      	sub	sp, #12
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80036b0:	bf00      	nop
 80036b2:	370c      	adds	r7, #12
 80036b4:	46bd      	mov	sp, r7
 80036b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ba:	4770      	bx	lr

080036bc <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80036bc:	b480      	push	{r7}
 80036be:	b083      	sub	sp, #12
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80036c4:	bf00      	nop
 80036c6:	370c      	adds	r7, #12
 80036c8:	46bd      	mov	sp, r7
 80036ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ce:	4770      	bx	lr

080036d0 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80036d0:	b480      	push	{r7}
 80036d2:	b083      	sub	sp, #12
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80036d8:	bf00      	nop
 80036da:	370c      	adds	r7, #12
 80036dc:	46bd      	mov	sp, r7
 80036de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e2:	4770      	bx	lr

080036e4 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b084      	sub	sp, #16
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80036f2:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80036fa:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003700:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003706:	2b00      	cmp	r3, #0
 8003708:	d150      	bne.n	80037ac <I2C_MasterTransmit_TXE+0xc8>
 800370a:	7bfb      	ldrb	r3, [r7, #15]
 800370c:	2b21      	cmp	r3, #33	@ 0x21
 800370e:	d14d      	bne.n	80037ac <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003710:	68bb      	ldr	r3, [r7, #8]
 8003712:	2b08      	cmp	r3, #8
 8003714:	d01d      	beq.n	8003752 <I2C_MasterTransmit_TXE+0x6e>
 8003716:	68bb      	ldr	r3, [r7, #8]
 8003718:	2b20      	cmp	r3, #32
 800371a:	d01a      	beq.n	8003752 <I2C_MasterTransmit_TXE+0x6e>
 800371c:	68bb      	ldr	r3, [r7, #8]
 800371e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003722:	d016      	beq.n	8003752 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	685a      	ldr	r2, [r3, #4]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003732:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2211      	movs	r2, #17
 8003738:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2200      	movs	r2, #0
 800373e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2220      	movs	r2, #32
 8003746:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800374a:	6878      	ldr	r0, [r7, #4]
 800374c:	f7ff ff62 	bl	8003614 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003750:	e060      	b.n	8003814 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	685a      	ldr	r2, [r3, #4]
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003760:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	681a      	ldr	r2, [r3, #0]
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003770:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2200      	movs	r2, #0
 8003776:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2220      	movs	r2, #32
 800377c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003786:	b2db      	uxtb	r3, r3
 8003788:	2b40      	cmp	r3, #64	@ 0x40
 800378a:	d107      	bne.n	800379c <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2200      	movs	r2, #0
 8003790:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8003794:	6878      	ldr	r0, [r7, #4]
 8003796:	f7ff ff7d 	bl	8003694 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800379a:	e03b      	b.n	8003814 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2200      	movs	r2, #0
 80037a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80037a4:	6878      	ldr	r0, [r7, #4]
 80037a6:	f7ff ff35 	bl	8003614 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80037aa:	e033      	b.n	8003814 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80037ac:	7bfb      	ldrb	r3, [r7, #15]
 80037ae:	2b21      	cmp	r3, #33	@ 0x21
 80037b0:	d005      	beq.n	80037be <I2C_MasterTransmit_TXE+0xda>
 80037b2:	7bbb      	ldrb	r3, [r7, #14]
 80037b4:	2b40      	cmp	r3, #64	@ 0x40
 80037b6:	d12d      	bne.n	8003814 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80037b8:	7bfb      	ldrb	r3, [r7, #15]
 80037ba:	2b22      	cmp	r3, #34	@ 0x22
 80037bc:	d12a      	bne.n	8003814 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037c2:	b29b      	uxth	r3, r3
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d108      	bne.n	80037da <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	685a      	ldr	r2, [r3, #4]
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037d6:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80037d8:	e01c      	b.n	8003814 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80037e0:	b2db      	uxtb	r3, r3
 80037e2:	2b40      	cmp	r3, #64	@ 0x40
 80037e4:	d103      	bne.n	80037ee <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80037e6:	6878      	ldr	r0, [r7, #4]
 80037e8:	f000 f88e 	bl	8003908 <I2C_MemoryTransmit_TXE_BTF>
}
 80037ec:	e012      	b.n	8003814 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037f2:	781a      	ldrb	r2, [r3, #0]
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037fe:	1c5a      	adds	r2, r3, #1
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003808:	b29b      	uxth	r3, r3
 800380a:	3b01      	subs	r3, #1
 800380c:	b29a      	uxth	r2, r3
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003812:	e7ff      	b.n	8003814 <I2C_MasterTransmit_TXE+0x130>
 8003814:	bf00      	nop
 8003816:	3710      	adds	r7, #16
 8003818:	46bd      	mov	sp, r7
 800381a:	bd80      	pop	{r7, pc}

0800381c <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b084      	sub	sp, #16
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003828:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003830:	b2db      	uxtb	r3, r3
 8003832:	2b21      	cmp	r3, #33	@ 0x21
 8003834:	d164      	bne.n	8003900 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800383a:	b29b      	uxth	r3, r3
 800383c:	2b00      	cmp	r3, #0
 800383e:	d012      	beq.n	8003866 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003844:	781a      	ldrb	r2, [r3, #0]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003850:	1c5a      	adds	r2, r3, #1
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800385a:	b29b      	uxth	r3, r3
 800385c:	3b01      	subs	r3, #1
 800385e:	b29a      	uxth	r2, r3
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8003864:	e04c      	b.n	8003900 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	2b08      	cmp	r3, #8
 800386a:	d01d      	beq.n	80038a8 <I2C_MasterTransmit_BTF+0x8c>
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	2b20      	cmp	r3, #32
 8003870:	d01a      	beq.n	80038a8 <I2C_MasterTransmit_BTF+0x8c>
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003878:	d016      	beq.n	80038a8 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	685a      	ldr	r2, [r3, #4]
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003888:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2211      	movs	r2, #17
 800388e:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2200      	movs	r2, #0
 8003894:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2220      	movs	r2, #32
 800389c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80038a0:	6878      	ldr	r0, [r7, #4]
 80038a2:	f7ff feb7 	bl	8003614 <HAL_I2C_MasterTxCpltCallback>
}
 80038a6:	e02b      	b.n	8003900 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	685a      	ldr	r2, [r3, #4]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80038b6:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	681a      	ldr	r2, [r3, #0]
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038c6:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2200      	movs	r2, #0
 80038cc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2220      	movs	r2, #32
 80038d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80038dc:	b2db      	uxtb	r3, r3
 80038de:	2b40      	cmp	r3, #64	@ 0x40
 80038e0:	d107      	bne.n	80038f2 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2200      	movs	r2, #0
 80038e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80038ea:	6878      	ldr	r0, [r7, #4]
 80038ec:	f7ff fed2 	bl	8003694 <HAL_I2C_MemTxCpltCallback>
}
 80038f0:	e006      	b.n	8003900 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2200      	movs	r2, #0
 80038f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80038fa:	6878      	ldr	r0, [r7, #4]
 80038fc:	f7ff fe8a 	bl	8003614 <HAL_I2C_MasterTxCpltCallback>
}
 8003900:	bf00      	nop
 8003902:	3710      	adds	r7, #16
 8003904:	46bd      	mov	sp, r7
 8003906:	bd80      	pop	{r7, pc}

08003908 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b084      	sub	sp, #16
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003916:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800391c:	2b00      	cmp	r3, #0
 800391e:	d11d      	bne.n	800395c <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003924:	2b01      	cmp	r3, #1
 8003926:	d10b      	bne.n	8003940 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800392c:	b2da      	uxtb	r2, r3
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003938:	1c9a      	adds	r2, r3, #2
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 800393e:	e077      	b.n	8003a30 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003944:	b29b      	uxth	r3, r3
 8003946:	121b      	asrs	r3, r3, #8
 8003948:	b2da      	uxtb	r2, r3
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003954:	1c5a      	adds	r2, r3, #1
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800395a:	e069      	b.n	8003a30 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003960:	2b01      	cmp	r3, #1
 8003962:	d10b      	bne.n	800397c <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003968:	b2da      	uxtb	r2, r3
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003974:	1c5a      	adds	r2, r3, #1
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800397a:	e059      	b.n	8003a30 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003980:	2b02      	cmp	r3, #2
 8003982:	d152      	bne.n	8003a2a <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8003984:	7bfb      	ldrb	r3, [r7, #15]
 8003986:	2b22      	cmp	r3, #34	@ 0x22
 8003988:	d10d      	bne.n	80039a6 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	681a      	ldr	r2, [r3, #0]
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003998:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800399e:	1c5a      	adds	r2, r3, #1
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80039a4:	e044      	b.n	8003a30 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039aa:	b29b      	uxth	r3, r3
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d015      	beq.n	80039dc <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80039b0:	7bfb      	ldrb	r3, [r7, #15]
 80039b2:	2b21      	cmp	r3, #33	@ 0x21
 80039b4:	d112      	bne.n	80039dc <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039ba:	781a      	ldrb	r2, [r3, #0]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039c6:	1c5a      	adds	r2, r3, #1
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039d0:	b29b      	uxth	r3, r3
 80039d2:	3b01      	subs	r3, #1
 80039d4:	b29a      	uxth	r2, r3
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80039da:	e029      	b.n	8003a30 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039e0:	b29b      	uxth	r3, r3
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d124      	bne.n	8003a30 <I2C_MemoryTransmit_TXE_BTF+0x128>
 80039e6:	7bfb      	ldrb	r3, [r7, #15]
 80039e8:	2b21      	cmp	r3, #33	@ 0x21
 80039ea:	d121      	bne.n	8003a30 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	685a      	ldr	r2, [r3, #4]
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80039fa:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	681a      	ldr	r2, [r3, #0]
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a0a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2200      	movs	r2, #0
 8003a10:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2220      	movs	r2, #32
 8003a16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8003a22:	6878      	ldr	r0, [r7, #4]
 8003a24:	f7ff fe36 	bl	8003694 <HAL_I2C_MemTxCpltCallback>
}
 8003a28:	e002      	b.n	8003a30 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8003a2a:	6878      	ldr	r0, [r7, #4]
 8003a2c:	f7ff fc6c 	bl	8003308 <I2C_Flush_DR>
}
 8003a30:	bf00      	nop
 8003a32:	3710      	adds	r7, #16
 8003a34:	46bd      	mov	sp, r7
 8003a36:	bd80      	pop	{r7, pc}

08003a38 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b084      	sub	sp, #16
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a46:	b2db      	uxtb	r3, r3
 8003a48:	2b22      	cmp	r3, #34	@ 0x22
 8003a4a:	f040 80b9 	bne.w	8003bc0 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a52:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a58:	b29b      	uxth	r3, r3
 8003a5a:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8003a5c:	68bb      	ldr	r3, [r7, #8]
 8003a5e:	2b03      	cmp	r3, #3
 8003a60:	d921      	bls.n	8003aa6 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	691a      	ldr	r2, [r3, #16]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a6c:	b2d2      	uxtb	r2, r2
 8003a6e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a74:	1c5a      	adds	r2, r3, #1
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a7e:	b29b      	uxth	r3, r3
 8003a80:	3b01      	subs	r3, #1
 8003a82:	b29a      	uxth	r2, r3
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a8c:	b29b      	uxth	r3, r3
 8003a8e:	2b03      	cmp	r3, #3
 8003a90:	f040 8096 	bne.w	8003bc0 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	685a      	ldr	r2, [r3, #4]
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003aa2:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8003aa4:	e08c      	b.n	8003bc0 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aaa:	2b02      	cmp	r3, #2
 8003aac:	d07f      	beq.n	8003bae <I2C_MasterReceive_RXNE+0x176>
 8003aae:	68bb      	ldr	r3, [r7, #8]
 8003ab0:	2b01      	cmp	r3, #1
 8003ab2:	d002      	beq.n	8003aba <I2C_MasterReceive_RXNE+0x82>
 8003ab4:	68bb      	ldr	r3, [r7, #8]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d179      	bne.n	8003bae <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003aba:	6878      	ldr	r0, [r7, #4]
 8003abc:	f000 ffcc 	bl	8004a58 <I2C_WaitOnSTOPRequestThroughIT>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d14c      	bne.n	8003b60 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	681a      	ldr	r2, [r3, #0]
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ad4:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	685a      	ldr	r2, [r3, #4]
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003ae4:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	691a      	ldr	r2, [r3, #16]
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003af0:	b2d2      	uxtb	r2, r2
 8003af2:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003af8:	1c5a      	adds	r2, r3, #1
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b02:	b29b      	uxth	r3, r3
 8003b04:	3b01      	subs	r3, #1
 8003b06:	b29a      	uxth	r2, r3
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2220      	movs	r2, #32
 8003b10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003b1a:	b2db      	uxtb	r3, r3
 8003b1c:	2b40      	cmp	r3, #64	@ 0x40
 8003b1e:	d10a      	bne.n	8003b36 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2200      	movs	r2, #0
 8003b24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8003b2e:	6878      	ldr	r0, [r7, #4]
 8003b30:	f7ff fdba 	bl	80036a8 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003b34:	e044      	b.n	8003bc0 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2200      	movs	r2, #0
 8003b3a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	2b08      	cmp	r3, #8
 8003b42:	d002      	beq.n	8003b4a <I2C_MasterReceive_RXNE+0x112>
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	2b20      	cmp	r3, #32
 8003b48:	d103      	bne.n	8003b52 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	631a      	str	r2, [r3, #48]	@ 0x30
 8003b50:	e002      	b.n	8003b58 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2212      	movs	r2, #18
 8003b56:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8003b58:	6878      	ldr	r0, [r7, #4]
 8003b5a:	f7ff fd65 	bl	8003628 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003b5e:	e02f      	b.n	8003bc0 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	685a      	ldr	r2, [r3, #4]
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003b6e:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	691a      	ldr	r2, [r3, #16]
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b7a:	b2d2      	uxtb	r2, r2
 8003b7c:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b82:	1c5a      	adds	r2, r3, #1
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b8c:	b29b      	uxth	r3, r3
 8003b8e:	3b01      	subs	r3, #1
 8003b90:	b29a      	uxth	r2, r3
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	2220      	movs	r2, #32
 8003b9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8003ba6:	6878      	ldr	r0, [r7, #4]
 8003ba8:	f7ff fd88 	bl	80036bc <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003bac:	e008      	b.n	8003bc0 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	685a      	ldr	r2, [r3, #4]
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003bbc:	605a      	str	r2, [r3, #4]
}
 8003bbe:	e7ff      	b.n	8003bc0 <I2C_MasterReceive_RXNE+0x188>
 8003bc0:	bf00      	nop
 8003bc2:	3710      	adds	r7, #16
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	bd80      	pop	{r7, pc}

08003bc8 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b084      	sub	sp, #16
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bd4:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bda:	b29b      	uxth	r3, r3
 8003bdc:	2b04      	cmp	r3, #4
 8003bde:	d11b      	bne.n	8003c18 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	685a      	ldr	r2, [r3, #4]
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003bee:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	691a      	ldr	r2, [r3, #16]
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bfa:	b2d2      	uxtb	r2, r2
 8003bfc:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c02:	1c5a      	adds	r2, r3, #1
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c0c:	b29b      	uxth	r3, r3
 8003c0e:	3b01      	subs	r3, #1
 8003c10:	b29a      	uxth	r2, r3
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8003c16:	e0c8      	b.n	8003daa <I2C_MasterReceive_BTF+0x1e2>
  else if (hi2c->XferCount == 3U)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c1c:	b29b      	uxth	r3, r3
 8003c1e:	2b03      	cmp	r3, #3
 8003c20:	d129      	bne.n	8003c76 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	685a      	ldr	r2, [r3, #4]
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c30:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	2b04      	cmp	r3, #4
 8003c36:	d00a      	beq.n	8003c4e <I2C_MasterReceive_BTF+0x86>
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	2b02      	cmp	r3, #2
 8003c3c:	d007      	beq.n	8003c4e <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	681a      	ldr	r2, [r3, #0]
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c4c:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	691a      	ldr	r2, [r3, #16]
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c58:	b2d2      	uxtb	r2, r2
 8003c5a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c60:	1c5a      	adds	r2, r3, #1
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c6a:	b29b      	uxth	r3, r3
 8003c6c:	3b01      	subs	r3, #1
 8003c6e:	b29a      	uxth	r2, r3
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003c74:	e099      	b.n	8003daa <I2C_MasterReceive_BTF+0x1e2>
  else if (hi2c->XferCount == 2U)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c7a:	b29b      	uxth	r3, r3
 8003c7c:	2b02      	cmp	r3, #2
 8003c7e:	f040 8081 	bne.w	8003d84 <I2C_MasterReceive_BTF+0x1bc>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	2b01      	cmp	r3, #1
 8003c86:	d002      	beq.n	8003c8e <I2C_MasterReceive_BTF+0xc6>
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	2b10      	cmp	r3, #16
 8003c8c:	d108      	bne.n	8003ca0 <I2C_MasterReceive_BTF+0xd8>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	681a      	ldr	r2, [r3, #0]
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c9c:	601a      	str	r2, [r3, #0]
 8003c9e:	e019      	b.n	8003cd4 <I2C_MasterReceive_BTF+0x10c>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	2b04      	cmp	r3, #4
 8003ca4:	d002      	beq.n	8003cac <I2C_MasterReceive_BTF+0xe4>
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	2b02      	cmp	r3, #2
 8003caa:	d108      	bne.n	8003cbe <I2C_MasterReceive_BTF+0xf6>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	681a      	ldr	r2, [r3, #0]
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003cba:	601a      	str	r2, [r3, #0]
 8003cbc:	e00a      	b.n	8003cd4 <I2C_MasterReceive_BTF+0x10c>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	2b10      	cmp	r3, #16
 8003cc2:	d007      	beq.n	8003cd4 <I2C_MasterReceive_BTF+0x10c>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	681a      	ldr	r2, [r3, #0]
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003cd2:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	691a      	ldr	r2, [r3, #16]
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cde:	b2d2      	uxtb	r2, r2
 8003ce0:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ce6:	1c5a      	adds	r2, r3, #1
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cf0:	b29b      	uxth	r3, r3
 8003cf2:	3b01      	subs	r3, #1
 8003cf4:	b29a      	uxth	r2, r3
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	691a      	ldr	r2, [r3, #16]
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d04:	b2d2      	uxtb	r2, r2
 8003d06:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d0c:	1c5a      	adds	r2, r3, #1
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d16:	b29b      	uxth	r3, r3
 8003d18:	3b01      	subs	r3, #1
 8003d1a:	b29a      	uxth	r2, r3
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	685a      	ldr	r2, [r3, #4]
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003d2e:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2220      	movs	r2, #32
 8003d34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003d3e:	b2db      	uxtb	r3, r3
 8003d40:	2b40      	cmp	r3, #64	@ 0x40
 8003d42:	d10a      	bne.n	8003d5a <I2C_MasterReceive_BTF+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2200      	movs	r2, #0
 8003d48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2200      	movs	r2, #0
 8003d50:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8003d52:	6878      	ldr	r0, [r7, #4]
 8003d54:	f7ff fca8 	bl	80036a8 <HAL_I2C_MemRxCpltCallback>
}
 8003d58:	e027      	b.n	8003daa <I2C_MasterReceive_BTF+0x1e2>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	2b08      	cmp	r3, #8
 8003d66:	d002      	beq.n	8003d6e <I2C_MasterReceive_BTF+0x1a6>
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	2b20      	cmp	r3, #32
 8003d6c:	d103      	bne.n	8003d76 <I2C_MasterReceive_BTF+0x1ae>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2200      	movs	r2, #0
 8003d72:	631a      	str	r2, [r3, #48]	@ 0x30
 8003d74:	e002      	b.n	8003d7c <I2C_MasterReceive_BTF+0x1b4>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2212      	movs	r2, #18
 8003d7a:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8003d7c:	6878      	ldr	r0, [r7, #4]
 8003d7e:	f7ff fc53 	bl	8003628 <HAL_I2C_MasterRxCpltCallback>
}
 8003d82:	e012      	b.n	8003daa <I2C_MasterReceive_BTF+0x1e2>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	691a      	ldr	r2, [r3, #16]
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d8e:	b2d2      	uxtb	r2, r2
 8003d90:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d96:	1c5a      	adds	r2, r3, #1
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003da0:	b29b      	uxth	r3, r3
 8003da2:	3b01      	subs	r3, #1
 8003da4:	b29a      	uxth	r2, r3
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003daa:	bf00      	nop
 8003dac:	3710      	adds	r7, #16
 8003dae:	46bd      	mov	sp, r7
 8003db0:	bd80      	pop	{r7, pc}

08003db2 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8003db2:	b480      	push	{r7}
 8003db4:	b083      	sub	sp, #12
 8003db6:	af00      	add	r7, sp, #0
 8003db8:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003dc0:	b2db      	uxtb	r3, r3
 8003dc2:	2b40      	cmp	r3, #64	@ 0x40
 8003dc4:	d117      	bne.n	8003df6 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d109      	bne.n	8003de2 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dd2:	b2db      	uxtb	r3, r3
 8003dd4:	461a      	mov	r2, r3
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003dde:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8003de0:	e067      	b.n	8003eb2 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003de6:	b2db      	uxtb	r3, r3
 8003de8:	f043 0301 	orr.w	r3, r3, #1
 8003dec:	b2da      	uxtb	r2, r3
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	611a      	str	r2, [r3, #16]
}
 8003df4:	e05d      	b.n	8003eb2 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	691b      	ldr	r3, [r3, #16]
 8003dfa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003dfe:	d133      	bne.n	8003e68 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e06:	b2db      	uxtb	r3, r3
 8003e08:	2b21      	cmp	r3, #33	@ 0x21
 8003e0a:	d109      	bne.n	8003e20 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e10:	b2db      	uxtb	r3, r3
 8003e12:	461a      	mov	r2, r3
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003e1c:	611a      	str	r2, [r3, #16]
 8003e1e:	e008      	b.n	8003e32 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e24:	b2db      	uxtb	r3, r3
 8003e26:	f043 0301 	orr.w	r3, r3, #1
 8003e2a:	b2da      	uxtb	r2, r3
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d004      	beq.n	8003e44 <I2C_Master_SB+0x92>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d108      	bne.n	8003e56 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d032      	beq.n	8003eb2 <I2C_Master_SB+0x100>
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d02d      	beq.n	8003eb2 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	685a      	ldr	r2, [r3, #4]
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003e64:	605a      	str	r2, [r3, #4]
}
 8003e66:	e024      	b.n	8003eb2 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d10e      	bne.n	8003e8e <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e74:	b29b      	uxth	r3, r3
 8003e76:	11db      	asrs	r3, r3, #7
 8003e78:	b2db      	uxtb	r3, r3
 8003e7a:	f003 0306 	and.w	r3, r3, #6
 8003e7e:	b2db      	uxtb	r3, r3
 8003e80:	f063 030f 	orn	r3, r3, #15
 8003e84:	b2da      	uxtb	r2, r3
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	611a      	str	r2, [r3, #16]
}
 8003e8c:	e011      	b.n	8003eb2 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e92:	2b01      	cmp	r3, #1
 8003e94:	d10d      	bne.n	8003eb2 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e9a:	b29b      	uxth	r3, r3
 8003e9c:	11db      	asrs	r3, r3, #7
 8003e9e:	b2db      	uxtb	r3, r3
 8003ea0:	f003 0306 	and.w	r3, r3, #6
 8003ea4:	b2db      	uxtb	r3, r3
 8003ea6:	f063 030e 	orn	r3, r3, #14
 8003eaa:	b2da      	uxtb	r2, r3
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	611a      	str	r2, [r3, #16]
}
 8003eb2:	bf00      	nop
 8003eb4:	370c      	adds	r7, #12
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ebc:	4770      	bx	lr

08003ebe <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8003ebe:	b480      	push	{r7}
 8003ec0:	b083      	sub	sp, #12
 8003ec2:	af00      	add	r7, sp, #0
 8003ec4:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eca:	b2da      	uxtb	r2, r3
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d004      	beq.n	8003ee4 <I2C_Master_ADD10+0x26>
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ede:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d108      	bne.n	8003ef6 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d00c      	beq.n	8003f06 <I2C_Master_ADD10+0x48>
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ef0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d007      	beq.n	8003f06 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	685a      	ldr	r2, [r3, #4]
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003f04:	605a      	str	r2, [r3, #4]
  }
}
 8003f06:	bf00      	nop
 8003f08:	370c      	adds	r7, #12
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f10:	4770      	bx	lr

08003f12 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8003f12:	b480      	push	{r7}
 8003f14:	b091      	sub	sp, #68	@ 0x44
 8003f16:	af00      	add	r7, sp, #0
 8003f18:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003f20:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f28:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f2e:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f36:	b2db      	uxtb	r3, r3
 8003f38:	2b22      	cmp	r3, #34	@ 0x22
 8003f3a:	f040 8169 	bne.w	8004210 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d10f      	bne.n	8003f66 <I2C_Master_ADDR+0x54>
 8003f46:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003f4a:	2b40      	cmp	r3, #64	@ 0x40
 8003f4c:	d10b      	bne.n	8003f66 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f4e:	2300      	movs	r3, #0
 8003f50:	633b      	str	r3, [r7, #48]	@ 0x30
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	695b      	ldr	r3, [r3, #20]
 8003f58:	633b      	str	r3, [r7, #48]	@ 0x30
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	699b      	ldr	r3, [r3, #24]
 8003f60:	633b      	str	r3, [r7, #48]	@ 0x30
 8003f62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f64:	e160      	b.n	8004228 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d11d      	bne.n	8003faa <I2C_Master_ADDR+0x98>
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	691b      	ldr	r3, [r3, #16]
 8003f72:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003f76:	d118      	bne.n	8003faa <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f78:	2300      	movs	r3, #0
 8003f7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	695b      	ldr	r3, [r3, #20]
 8003f82:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	699b      	ldr	r3, [r3, #24]
 8003f8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	681a      	ldr	r2, [r3, #0]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003f9c:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fa2:	1c5a      	adds	r2, r3, #1
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	651a      	str	r2, [r3, #80]	@ 0x50
 8003fa8:	e13e      	b.n	8004228 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fae:	b29b      	uxth	r3, r3
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d113      	bne.n	8003fdc <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003fb4:	2300      	movs	r3, #0
 8003fb6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	695b      	ldr	r3, [r3, #20]
 8003fbe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	699b      	ldr	r3, [r3, #24]
 8003fc6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003fc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	681a      	ldr	r2, [r3, #0]
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003fd8:	601a      	str	r2, [r3, #0]
 8003fda:	e115      	b.n	8004208 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fe0:	b29b      	uxth	r3, r3
 8003fe2:	2b01      	cmp	r3, #1
 8003fe4:	f040 808a 	bne.w	80040fc <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8003fe8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fea:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003fee:	d137      	bne.n	8004060 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	681a      	ldr	r2, [r3, #0]
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ffe:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800400a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800400e:	d113      	bne.n	8004038 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	681a      	ldr	r2, [r3, #0]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800401e:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004020:	2300      	movs	r3, #0
 8004022:	627b      	str	r3, [r7, #36]	@ 0x24
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	695b      	ldr	r3, [r3, #20]
 800402a:	627b      	str	r3, [r7, #36]	@ 0x24
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	699b      	ldr	r3, [r3, #24]
 8004032:	627b      	str	r3, [r7, #36]	@ 0x24
 8004034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004036:	e0e7      	b.n	8004208 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004038:	2300      	movs	r3, #0
 800403a:	623b      	str	r3, [r7, #32]
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	695b      	ldr	r3, [r3, #20]
 8004042:	623b      	str	r3, [r7, #32]
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	699b      	ldr	r3, [r3, #24]
 800404a:	623b      	str	r3, [r7, #32]
 800404c:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	681a      	ldr	r2, [r3, #0]
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800405c:	601a      	str	r2, [r3, #0]
 800405e:	e0d3      	b.n	8004208 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8004060:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004062:	2b08      	cmp	r3, #8
 8004064:	d02e      	beq.n	80040c4 <I2C_Master_ADDR+0x1b2>
 8004066:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004068:	2b20      	cmp	r3, #32
 800406a:	d02b      	beq.n	80040c4 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800406c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800406e:	2b12      	cmp	r3, #18
 8004070:	d102      	bne.n	8004078 <I2C_Master_ADDR+0x166>
 8004072:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004074:	2b01      	cmp	r3, #1
 8004076:	d125      	bne.n	80040c4 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004078:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800407a:	2b04      	cmp	r3, #4
 800407c:	d00e      	beq.n	800409c <I2C_Master_ADDR+0x18a>
 800407e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004080:	2b02      	cmp	r3, #2
 8004082:	d00b      	beq.n	800409c <I2C_Master_ADDR+0x18a>
 8004084:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004086:	2b10      	cmp	r3, #16
 8004088:	d008      	beq.n	800409c <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	681a      	ldr	r2, [r3, #0]
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004098:	601a      	str	r2, [r3, #0]
 800409a:	e007      	b.n	80040ac <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	681a      	ldr	r2, [r3, #0]
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80040aa:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040ac:	2300      	movs	r3, #0
 80040ae:	61fb      	str	r3, [r7, #28]
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	695b      	ldr	r3, [r3, #20]
 80040b6:	61fb      	str	r3, [r7, #28]
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	699b      	ldr	r3, [r3, #24]
 80040be:	61fb      	str	r3, [r7, #28]
 80040c0:	69fb      	ldr	r3, [r7, #28]
 80040c2:	e0a1      	b.n	8004208 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	681a      	ldr	r2, [r3, #0]
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80040d2:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040d4:	2300      	movs	r3, #0
 80040d6:	61bb      	str	r3, [r7, #24]
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	695b      	ldr	r3, [r3, #20]
 80040de:	61bb      	str	r3, [r7, #24]
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	699b      	ldr	r3, [r3, #24]
 80040e6:	61bb      	str	r3, [r7, #24]
 80040e8:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	681a      	ldr	r2, [r3, #0]
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040f8:	601a      	str	r2, [r3, #0]
 80040fa:	e085      	b.n	8004208 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004100:	b29b      	uxth	r3, r3
 8004102:	2b02      	cmp	r3, #2
 8004104:	d14d      	bne.n	80041a2 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004106:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004108:	2b04      	cmp	r3, #4
 800410a:	d016      	beq.n	800413a <I2C_Master_ADDR+0x228>
 800410c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800410e:	2b02      	cmp	r3, #2
 8004110:	d013      	beq.n	800413a <I2C_Master_ADDR+0x228>
 8004112:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004114:	2b10      	cmp	r3, #16
 8004116:	d010      	beq.n	800413a <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	681a      	ldr	r2, [r3, #0]
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004126:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	681a      	ldr	r2, [r3, #0]
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004136:	601a      	str	r2, [r3, #0]
 8004138:	e007      	b.n	800414a <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	681a      	ldr	r2, [r3, #0]
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004148:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	685b      	ldr	r3, [r3, #4]
 8004150:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004154:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004158:	d117      	bne.n	800418a <I2C_Master_ADDR+0x278>
 800415a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800415c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004160:	d00b      	beq.n	800417a <I2C_Master_ADDR+0x268>
 8004162:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004164:	2b01      	cmp	r3, #1
 8004166:	d008      	beq.n	800417a <I2C_Master_ADDR+0x268>
 8004168:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800416a:	2b08      	cmp	r3, #8
 800416c:	d005      	beq.n	800417a <I2C_Master_ADDR+0x268>
 800416e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004170:	2b10      	cmp	r3, #16
 8004172:	d002      	beq.n	800417a <I2C_Master_ADDR+0x268>
 8004174:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004176:	2b20      	cmp	r3, #32
 8004178:	d107      	bne.n	800418a <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	685a      	ldr	r2, [r3, #4]
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004188:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800418a:	2300      	movs	r3, #0
 800418c:	617b      	str	r3, [r7, #20]
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	695b      	ldr	r3, [r3, #20]
 8004194:	617b      	str	r3, [r7, #20]
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	699b      	ldr	r3, [r3, #24]
 800419c:	617b      	str	r3, [r7, #20]
 800419e:	697b      	ldr	r3, [r7, #20]
 80041a0:	e032      	b.n	8004208 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	681a      	ldr	r2, [r3, #0]
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80041b0:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	685b      	ldr	r3, [r3, #4]
 80041b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80041bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80041c0:	d117      	bne.n	80041f2 <I2C_Master_ADDR+0x2e0>
 80041c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041c4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80041c8:	d00b      	beq.n	80041e2 <I2C_Master_ADDR+0x2d0>
 80041ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041cc:	2b01      	cmp	r3, #1
 80041ce:	d008      	beq.n	80041e2 <I2C_Master_ADDR+0x2d0>
 80041d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041d2:	2b08      	cmp	r3, #8
 80041d4:	d005      	beq.n	80041e2 <I2C_Master_ADDR+0x2d0>
 80041d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041d8:	2b10      	cmp	r3, #16
 80041da:	d002      	beq.n	80041e2 <I2C_Master_ADDR+0x2d0>
 80041dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041de:	2b20      	cmp	r3, #32
 80041e0:	d107      	bne.n	80041f2 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	685a      	ldr	r2, [r3, #4]
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80041f0:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041f2:	2300      	movs	r3, #0
 80041f4:	613b      	str	r3, [r7, #16]
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	695b      	ldr	r3, [r3, #20]
 80041fc:	613b      	str	r3, [r7, #16]
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	699b      	ldr	r3, [r3, #24]
 8004204:	613b      	str	r3, [r7, #16]
 8004206:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2200      	movs	r2, #0
 800420c:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 800420e:	e00b      	b.n	8004228 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004210:	2300      	movs	r3, #0
 8004212:	60fb      	str	r3, [r7, #12]
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	695b      	ldr	r3, [r3, #20]
 800421a:	60fb      	str	r3, [r7, #12]
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	699b      	ldr	r3, [r3, #24]
 8004222:	60fb      	str	r3, [r7, #12]
 8004224:	68fb      	ldr	r3, [r7, #12]
}
 8004226:	e7ff      	b.n	8004228 <I2C_Master_ADDR+0x316>
 8004228:	bf00      	nop
 800422a:	3744      	adds	r7, #68	@ 0x44
 800422c:	46bd      	mov	sp, r7
 800422e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004232:	4770      	bx	lr

08004234 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b084      	sub	sp, #16
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004242:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004248:	b29b      	uxth	r3, r3
 800424a:	2b00      	cmp	r3, #0
 800424c:	d02b      	beq.n	80042a6 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004252:	781a      	ldrb	r2, [r3, #0]
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800425e:	1c5a      	adds	r2, r3, #1
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004268:	b29b      	uxth	r3, r3
 800426a:	3b01      	subs	r3, #1
 800426c:	b29a      	uxth	r2, r3
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004276:	b29b      	uxth	r3, r3
 8004278:	2b00      	cmp	r3, #0
 800427a:	d114      	bne.n	80042a6 <I2C_SlaveTransmit_TXE+0x72>
 800427c:	7bfb      	ldrb	r3, [r7, #15]
 800427e:	2b29      	cmp	r3, #41	@ 0x29
 8004280:	d111      	bne.n	80042a6 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	685a      	ldr	r2, [r3, #4]
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004290:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2221      	movs	r2, #33	@ 0x21
 8004296:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2228      	movs	r2, #40	@ 0x28
 800429c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80042a0:	6878      	ldr	r0, [r7, #4]
 80042a2:	f7ff f9cb 	bl	800363c <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80042a6:	bf00      	nop
 80042a8:	3710      	adds	r7, #16
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bd80      	pop	{r7, pc}

080042ae <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80042ae:	b480      	push	{r7}
 80042b0:	b083      	sub	sp, #12
 80042b2:	af00      	add	r7, sp, #0
 80042b4:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042ba:	b29b      	uxth	r3, r3
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d011      	beq.n	80042e4 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042c4:	781a      	ldrb	r2, [r3, #0]
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042d0:	1c5a      	adds	r2, r3, #1
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042da:	b29b      	uxth	r3, r3
 80042dc:	3b01      	subs	r3, #1
 80042de:	b29a      	uxth	r2, r3
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80042e4:	bf00      	nop
 80042e6:	370c      	adds	r7, #12
 80042e8:	46bd      	mov	sp, r7
 80042ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ee:	4770      	bx	lr

080042f0 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b084      	sub	sp, #16
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042fe:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004304:	b29b      	uxth	r3, r3
 8004306:	2b00      	cmp	r3, #0
 8004308:	d02c      	beq.n	8004364 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	691a      	ldr	r2, [r3, #16]
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004314:	b2d2      	uxtb	r2, r2
 8004316:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800431c:	1c5a      	adds	r2, r3, #1
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004326:	b29b      	uxth	r3, r3
 8004328:	3b01      	subs	r3, #1
 800432a:	b29a      	uxth	r2, r3
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004334:	b29b      	uxth	r3, r3
 8004336:	2b00      	cmp	r3, #0
 8004338:	d114      	bne.n	8004364 <I2C_SlaveReceive_RXNE+0x74>
 800433a:	7bfb      	ldrb	r3, [r7, #15]
 800433c:	2b2a      	cmp	r3, #42	@ 0x2a
 800433e:	d111      	bne.n	8004364 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	685a      	ldr	r2, [r3, #4]
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800434e:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2222      	movs	r2, #34	@ 0x22
 8004354:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2228      	movs	r2, #40	@ 0x28
 800435a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800435e:	6878      	ldr	r0, [r7, #4]
 8004360:	f7ff f976 	bl	8003650 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004364:	bf00      	nop
 8004366:	3710      	adds	r7, #16
 8004368:	46bd      	mov	sp, r7
 800436a:	bd80      	pop	{r7, pc}

0800436c <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800436c:	b480      	push	{r7}
 800436e:	b083      	sub	sp, #12
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004378:	b29b      	uxth	r3, r3
 800437a:	2b00      	cmp	r3, #0
 800437c:	d012      	beq.n	80043a4 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	691a      	ldr	r2, [r3, #16]
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004388:	b2d2      	uxtb	r2, r2
 800438a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004390:	1c5a      	adds	r2, r3, #1
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800439a:	b29b      	uxth	r3, r3
 800439c:	3b01      	subs	r3, #1
 800439e:	b29a      	uxth	r2, r3
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80043a4:	bf00      	nop
 80043a6:	370c      	adds	r7, #12
 80043a8:	46bd      	mov	sp, r7
 80043aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ae:	4770      	bx	lr

080043b0 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b084      	sub	sp, #16
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
 80043b8:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80043ba:	2300      	movs	r3, #0
 80043bc:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043c4:	b2db      	uxtb	r3, r3
 80043c6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80043ca:	2b28      	cmp	r3, #40	@ 0x28
 80043cc:	d127      	bne.n	800441e <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	685a      	ldr	r2, [r3, #4]
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043dc:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	089b      	lsrs	r3, r3, #2
 80043e2:	f003 0301 	and.w	r3, r3, #1
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d101      	bne.n	80043ee <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80043ea:	2301      	movs	r3, #1
 80043ec:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	09db      	lsrs	r3, r3, #7
 80043f2:	f003 0301 	and.w	r3, r3, #1
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d103      	bne.n	8004402 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	68db      	ldr	r3, [r3, #12]
 80043fe:	81bb      	strh	r3, [r7, #12]
 8004400:	e002      	b.n	8004408 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	699b      	ldr	r3, [r3, #24]
 8004406:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2200      	movs	r2, #0
 800440c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004410:	89ba      	ldrh	r2, [r7, #12]
 8004412:	7bfb      	ldrb	r3, [r7, #15]
 8004414:	4619      	mov	r1, r3
 8004416:	6878      	ldr	r0, [r7, #4]
 8004418:	f7ff f924 	bl	8003664 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800441c:	e00e      	b.n	800443c <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800441e:	2300      	movs	r3, #0
 8004420:	60bb      	str	r3, [r7, #8]
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	695b      	ldr	r3, [r3, #20]
 8004428:	60bb      	str	r3, [r7, #8]
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	699b      	ldr	r3, [r3, #24]
 8004430:	60bb      	str	r3, [r7, #8]
 8004432:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2200      	movs	r2, #0
 8004438:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 800443c:	bf00      	nop
 800443e:	3710      	adds	r7, #16
 8004440:	46bd      	mov	sp, r7
 8004442:	bd80      	pop	{r7, pc}

08004444 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b084      	sub	sp, #16
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004452:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	685a      	ldr	r2, [r3, #4]
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004462:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004464:	2300      	movs	r3, #0
 8004466:	60bb      	str	r3, [r7, #8]
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	695b      	ldr	r3, [r3, #20]
 800446e:	60bb      	str	r3, [r7, #8]
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	681a      	ldr	r2, [r3, #0]
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f042 0201 	orr.w	r2, r2, #1
 800447e:	601a      	str	r2, [r3, #0]
 8004480:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	681a      	ldr	r2, [r3, #0]
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004490:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	685b      	ldr	r3, [r3, #4]
 8004498:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800449c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80044a0:	d172      	bne.n	8004588 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80044a2:	7bfb      	ldrb	r3, [r7, #15]
 80044a4:	2b22      	cmp	r3, #34	@ 0x22
 80044a6:	d002      	beq.n	80044ae <I2C_Slave_STOPF+0x6a>
 80044a8:	7bfb      	ldrb	r3, [r7, #15]
 80044aa:	2b2a      	cmp	r3, #42	@ 0x2a
 80044ac:	d135      	bne.n	800451a <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	685b      	ldr	r3, [r3, #4]
 80044b6:	b29a      	uxth	r2, r3
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044c0:	b29b      	uxth	r3, r3
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d005      	beq.n	80044d2 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ca:	f043 0204 	orr.w	r2, r3, #4
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	685a      	ldr	r2, [r3, #4]
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80044e0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044e6:	4618      	mov	r0, r3
 80044e8:	f7fe fb1a 	bl	8002b20 <HAL_DMA_GetState>
 80044ec:	4603      	mov	r3, r0
 80044ee:	2b01      	cmp	r3, #1
 80044f0:	d049      	beq.n	8004586 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044f6:	4a69      	ldr	r2, [pc, #420]	@ (800469c <I2C_Slave_STOPF+0x258>)
 80044f8:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044fe:	4618      	mov	r0, r3
 8004500:	f7fe f962 	bl	80027c8 <HAL_DMA_Abort_IT>
 8004504:	4603      	mov	r3, r0
 8004506:	2b00      	cmp	r3, #0
 8004508:	d03d      	beq.n	8004586 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800450e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004510:	687a      	ldr	r2, [r7, #4]
 8004512:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004514:	4610      	mov	r0, r2
 8004516:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004518:	e035      	b.n	8004586 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	685b      	ldr	r3, [r3, #4]
 8004522:	b29a      	uxth	r2, r3
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800452c:	b29b      	uxth	r3, r3
 800452e:	2b00      	cmp	r3, #0
 8004530:	d005      	beq.n	800453e <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004536:	f043 0204 	orr.w	r2, r3, #4
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	685a      	ldr	r2, [r3, #4]
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800454c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004552:	4618      	mov	r0, r3
 8004554:	f7fe fae4 	bl	8002b20 <HAL_DMA_GetState>
 8004558:	4603      	mov	r3, r0
 800455a:	2b01      	cmp	r3, #1
 800455c:	d014      	beq.n	8004588 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004562:	4a4e      	ldr	r2, [pc, #312]	@ (800469c <I2C_Slave_STOPF+0x258>)
 8004564:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800456a:	4618      	mov	r0, r3
 800456c:	f7fe f92c 	bl	80027c8 <HAL_DMA_Abort_IT>
 8004570:	4603      	mov	r3, r0
 8004572:	2b00      	cmp	r3, #0
 8004574:	d008      	beq.n	8004588 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800457a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800457c:	687a      	ldr	r2, [r7, #4]
 800457e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004580:	4610      	mov	r0, r2
 8004582:	4798      	blx	r3
 8004584:	e000      	b.n	8004588 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004586:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800458c:	b29b      	uxth	r3, r3
 800458e:	2b00      	cmp	r3, #0
 8004590:	d03e      	beq.n	8004610 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	695b      	ldr	r3, [r3, #20]
 8004598:	f003 0304 	and.w	r3, r3, #4
 800459c:	2b04      	cmp	r3, #4
 800459e:	d112      	bne.n	80045c6 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	691a      	ldr	r2, [r3, #16]
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045aa:	b2d2      	uxtb	r2, r2
 80045ac:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045b2:	1c5a      	adds	r2, r3, #1
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045bc:	b29b      	uxth	r3, r3
 80045be:	3b01      	subs	r3, #1
 80045c0:	b29a      	uxth	r2, r3
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	695b      	ldr	r3, [r3, #20]
 80045cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045d0:	2b40      	cmp	r3, #64	@ 0x40
 80045d2:	d112      	bne.n	80045fa <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	691a      	ldr	r2, [r3, #16]
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045de:	b2d2      	uxtb	r2, r2
 80045e0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045e6:	1c5a      	adds	r2, r3, #1
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045f0:	b29b      	uxth	r3, r3
 80045f2:	3b01      	subs	r3, #1
 80045f4:	b29a      	uxth	r2, r3
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045fe:	b29b      	uxth	r3, r3
 8004600:	2b00      	cmp	r3, #0
 8004602:	d005      	beq.n	8004610 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004608:	f043 0204 	orr.w	r2, r3, #4
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004614:	2b00      	cmp	r3, #0
 8004616:	d003      	beq.n	8004620 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8004618:	6878      	ldr	r0, [r7, #4]
 800461a:	f000 f843 	bl	80046a4 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800461e:	e039      	b.n	8004694 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004620:	7bfb      	ldrb	r3, [r7, #15]
 8004622:	2b2a      	cmp	r3, #42	@ 0x2a
 8004624:	d109      	bne.n	800463a <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2200      	movs	r2, #0
 800462a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2228      	movs	r2, #40	@ 0x28
 8004630:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004634:	6878      	ldr	r0, [r7, #4]
 8004636:	f7ff f80b 	bl	8003650 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004640:	b2db      	uxtb	r3, r3
 8004642:	2b28      	cmp	r3, #40	@ 0x28
 8004644:	d111      	bne.n	800466a <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	4a15      	ldr	r2, [pc, #84]	@ (80046a0 <I2C_Slave_STOPF+0x25c>)
 800464a:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2200      	movs	r2, #0
 8004650:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2220      	movs	r2, #32
 8004656:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2200      	movs	r2, #0
 800465e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8004662:	6878      	ldr	r0, [r7, #4]
 8004664:	f7ff f80c 	bl	8003680 <HAL_I2C_ListenCpltCallback>
}
 8004668:	e014      	b.n	8004694 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800466e:	2b22      	cmp	r3, #34	@ 0x22
 8004670:	d002      	beq.n	8004678 <I2C_Slave_STOPF+0x234>
 8004672:	7bfb      	ldrb	r3, [r7, #15]
 8004674:	2b22      	cmp	r3, #34	@ 0x22
 8004676:	d10d      	bne.n	8004694 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2200      	movs	r2, #0
 800467c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2220      	movs	r2, #32
 8004682:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2200      	movs	r2, #0
 800468a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800468e:	6878      	ldr	r0, [r7, #4]
 8004690:	f7fe ffde 	bl	8003650 <HAL_I2C_SlaveRxCpltCallback>
}
 8004694:	bf00      	nop
 8004696:	3710      	adds	r7, #16
 8004698:	46bd      	mov	sp, r7
 800469a:	bd80      	pop	{r7, pc}
 800469c:	08004909 	.word	0x08004909
 80046a0:	ffff0000 	.word	0xffff0000

080046a4 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b084      	sub	sp, #16
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046b2:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80046ba:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80046bc:	7bbb      	ldrb	r3, [r7, #14]
 80046be:	2b10      	cmp	r3, #16
 80046c0:	d002      	beq.n	80046c8 <I2C_ITError+0x24>
 80046c2:	7bbb      	ldrb	r3, [r7, #14]
 80046c4:	2b40      	cmp	r3, #64	@ 0x40
 80046c6:	d10a      	bne.n	80046de <I2C_ITError+0x3a>
 80046c8:	7bfb      	ldrb	r3, [r7, #15]
 80046ca:	2b22      	cmp	r3, #34	@ 0x22
 80046cc:	d107      	bne.n	80046de <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	681a      	ldr	r2, [r3, #0]
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80046dc:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80046de:	7bfb      	ldrb	r3, [r7, #15]
 80046e0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80046e4:	2b28      	cmp	r3, #40	@ 0x28
 80046e6:	d107      	bne.n	80046f8 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2200      	movs	r2, #0
 80046ec:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2228      	movs	r2, #40	@ 0x28
 80046f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80046f6:	e015      	b.n	8004724 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	685b      	ldr	r3, [r3, #4]
 80046fe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004702:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004706:	d00a      	beq.n	800471e <I2C_ITError+0x7a>
 8004708:	7bfb      	ldrb	r3, [r7, #15]
 800470a:	2b60      	cmp	r3, #96	@ 0x60
 800470c:	d007      	beq.n	800471e <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	2220      	movs	r2, #32
 8004712:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2200      	movs	r2, #0
 800471a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2200      	movs	r2, #0
 8004722:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	685b      	ldr	r3, [r3, #4]
 800472a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800472e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004732:	d162      	bne.n	80047fa <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	685a      	ldr	r2, [r3, #4]
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004742:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004748:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800474c:	b2db      	uxtb	r3, r3
 800474e:	2b01      	cmp	r3, #1
 8004750:	d020      	beq.n	8004794 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004756:	4a6a      	ldr	r2, [pc, #424]	@ (8004900 <I2C_ITError+0x25c>)
 8004758:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800475e:	4618      	mov	r0, r3
 8004760:	f7fe f832 	bl	80027c8 <HAL_DMA_Abort_IT>
 8004764:	4603      	mov	r3, r0
 8004766:	2b00      	cmp	r3, #0
 8004768:	f000 8089 	beq.w	800487e <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	681a      	ldr	r2, [r3, #0]
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f022 0201 	bic.w	r2, r2, #1
 800477a:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2220      	movs	r2, #32
 8004780:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004788:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800478a:	687a      	ldr	r2, [r7, #4]
 800478c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800478e:	4610      	mov	r0, r2
 8004790:	4798      	blx	r3
 8004792:	e074      	b.n	800487e <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004798:	4a59      	ldr	r2, [pc, #356]	@ (8004900 <I2C_ITError+0x25c>)
 800479a:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047a0:	4618      	mov	r0, r3
 80047a2:	f7fe f811 	bl	80027c8 <HAL_DMA_Abort_IT>
 80047a6:	4603      	mov	r3, r0
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d068      	beq.n	800487e <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	695b      	ldr	r3, [r3, #20]
 80047b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047b6:	2b40      	cmp	r3, #64	@ 0x40
 80047b8:	d10b      	bne.n	80047d2 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	691a      	ldr	r2, [r3, #16]
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047c4:	b2d2      	uxtb	r2, r2
 80047c6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047cc:	1c5a      	adds	r2, r3, #1
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	681a      	ldr	r2, [r3, #0]
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f022 0201 	bic.w	r2, r2, #1
 80047e0:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2220      	movs	r2, #32
 80047e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047f0:	687a      	ldr	r2, [r7, #4]
 80047f2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80047f4:	4610      	mov	r0, r2
 80047f6:	4798      	blx	r3
 80047f8:	e041      	b.n	800487e <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004800:	b2db      	uxtb	r3, r3
 8004802:	2b60      	cmp	r3, #96	@ 0x60
 8004804:	d125      	bne.n	8004852 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2220      	movs	r2, #32
 800480a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	2200      	movs	r2, #0
 8004812:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	695b      	ldr	r3, [r3, #20]
 800481a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800481e:	2b40      	cmp	r3, #64	@ 0x40
 8004820:	d10b      	bne.n	800483a <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	691a      	ldr	r2, [r3, #16]
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800482c:	b2d2      	uxtb	r2, r2
 800482e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004834:	1c5a      	adds	r2, r3, #1
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	681a      	ldr	r2, [r3, #0]
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f022 0201 	bic.w	r2, r2, #1
 8004848:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800484a:	6878      	ldr	r0, [r7, #4]
 800484c:	f7fe ff40 	bl	80036d0 <HAL_I2C_AbortCpltCallback>
 8004850:	e015      	b.n	800487e <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	695b      	ldr	r3, [r3, #20]
 8004858:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800485c:	2b40      	cmp	r3, #64	@ 0x40
 800485e:	d10b      	bne.n	8004878 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	691a      	ldr	r2, [r3, #16]
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800486a:	b2d2      	uxtb	r2, r2
 800486c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004872:	1c5a      	adds	r2, r3, #1
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004878:	6878      	ldr	r0, [r7, #4]
 800487a:	f7fe ff1f 	bl	80036bc <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004882:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004884:	68bb      	ldr	r3, [r7, #8]
 8004886:	f003 0301 	and.w	r3, r3, #1
 800488a:	2b00      	cmp	r3, #0
 800488c:	d10e      	bne.n	80048ac <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800488e:	68bb      	ldr	r3, [r7, #8]
 8004890:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004894:	2b00      	cmp	r3, #0
 8004896:	d109      	bne.n	80048ac <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004898:	68bb      	ldr	r3, [r7, #8]
 800489a:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d104      	bne.n	80048ac <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80048a2:	68bb      	ldr	r3, [r7, #8]
 80048a4:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d007      	beq.n	80048bc <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	685a      	ldr	r2, [r3, #4]
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80048ba:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048c2:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048c8:	f003 0304 	and.w	r3, r3, #4
 80048cc:	2b04      	cmp	r3, #4
 80048ce:	d113      	bne.n	80048f8 <I2C_ITError+0x254>
 80048d0:	7bfb      	ldrb	r3, [r7, #15]
 80048d2:	2b28      	cmp	r3, #40	@ 0x28
 80048d4:	d110      	bne.n	80048f8 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	4a0a      	ldr	r2, [pc, #40]	@ (8004904 <I2C_ITError+0x260>)
 80048da:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2200      	movs	r2, #0
 80048e0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2220      	movs	r2, #32
 80048e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2200      	movs	r2, #0
 80048ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80048f2:	6878      	ldr	r0, [r7, #4]
 80048f4:	f7fe fec4 	bl	8003680 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80048f8:	bf00      	nop
 80048fa:	3710      	adds	r7, #16
 80048fc:	46bd      	mov	sp, r7
 80048fe:	bd80      	pop	{r7, pc}
 8004900:	08004909 	.word	0x08004909
 8004904:	ffff0000 	.word	0xffff0000

08004908 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004908:	b580      	push	{r7, lr}
 800490a:	b086      	sub	sp, #24
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004910:	2300      	movs	r3, #0
 8004912:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004918:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800491a:	697b      	ldr	r3, [r7, #20]
 800491c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004920:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004922:	4b4b      	ldr	r3, [pc, #300]	@ (8004a50 <I2C_DMAAbort+0x148>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	08db      	lsrs	r3, r3, #3
 8004928:	4a4a      	ldr	r2, [pc, #296]	@ (8004a54 <I2C_DMAAbort+0x14c>)
 800492a:	fba2 2303 	umull	r2, r3, r2, r3
 800492e:	0a1a      	lsrs	r2, r3, #8
 8004930:	4613      	mov	r3, r2
 8004932:	009b      	lsls	r3, r3, #2
 8004934:	4413      	add	r3, r2
 8004936:	00da      	lsls	r2, r3, #3
 8004938:	1ad3      	subs	r3, r2, r3
 800493a:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d106      	bne.n	8004950 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004942:	697b      	ldr	r3, [r7, #20]
 8004944:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004946:	f043 0220 	orr.w	r2, r3, #32
 800494a:	697b      	ldr	r3, [r7, #20]
 800494c:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 800494e:	e00a      	b.n	8004966 <I2C_DMAAbort+0x5e>
    }
    count--;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	3b01      	subs	r3, #1
 8004954:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004956:	697b      	ldr	r3, [r7, #20]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004960:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004964:	d0ea      	beq.n	800493c <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004966:	697b      	ldr	r3, [r7, #20]
 8004968:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800496a:	2b00      	cmp	r3, #0
 800496c:	d003      	beq.n	8004976 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800496e:	697b      	ldr	r3, [r7, #20]
 8004970:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004972:	2200      	movs	r2, #0
 8004974:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8004976:	697b      	ldr	r3, [r7, #20]
 8004978:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800497a:	2b00      	cmp	r3, #0
 800497c:	d003      	beq.n	8004986 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800497e:	697b      	ldr	r3, [r7, #20]
 8004980:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004982:	2200      	movs	r2, #0
 8004984:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004986:	697b      	ldr	r3, [r7, #20]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	681a      	ldr	r2, [r3, #0]
 800498c:	697b      	ldr	r3, [r7, #20]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004994:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8004996:	697b      	ldr	r3, [r7, #20]
 8004998:	2200      	movs	r2, #0
 800499a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 800499c:	697b      	ldr	r3, [r7, #20]
 800499e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d003      	beq.n	80049ac <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80049a4:	697b      	ldr	r3, [r7, #20]
 80049a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80049a8:	2200      	movs	r2, #0
 80049aa:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 80049ac:	697b      	ldr	r3, [r7, #20]
 80049ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d003      	beq.n	80049bc <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80049b4:	697b      	ldr	r3, [r7, #20]
 80049b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049b8:	2200      	movs	r2, #0
 80049ba:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80049bc:	697b      	ldr	r3, [r7, #20]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	681a      	ldr	r2, [r3, #0]
 80049c2:	697b      	ldr	r3, [r7, #20]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f022 0201 	bic.w	r2, r2, #1
 80049ca:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80049cc:	697b      	ldr	r3, [r7, #20]
 80049ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049d2:	b2db      	uxtb	r3, r3
 80049d4:	2b60      	cmp	r3, #96	@ 0x60
 80049d6:	d10e      	bne.n	80049f6 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80049d8:	697b      	ldr	r3, [r7, #20]
 80049da:	2220      	movs	r2, #32
 80049dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80049e0:	697b      	ldr	r3, [r7, #20]
 80049e2:	2200      	movs	r2, #0
 80049e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80049e8:	697b      	ldr	r3, [r7, #20]
 80049ea:	2200      	movs	r2, #0
 80049ec:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80049ee:	6978      	ldr	r0, [r7, #20]
 80049f0:	f7fe fe6e 	bl	80036d0 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80049f4:	e027      	b.n	8004a46 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80049f6:	7cfb      	ldrb	r3, [r7, #19]
 80049f8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80049fc:	2b28      	cmp	r3, #40	@ 0x28
 80049fe:	d117      	bne.n	8004a30 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8004a00:	697b      	ldr	r3, [r7, #20]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	681a      	ldr	r2, [r3, #0]
 8004a06:	697b      	ldr	r3, [r7, #20]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f042 0201 	orr.w	r2, r2, #1
 8004a0e:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a10:	697b      	ldr	r3, [r7, #20]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	681a      	ldr	r2, [r3, #0]
 8004a16:	697b      	ldr	r3, [r7, #20]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004a1e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004a20:	697b      	ldr	r3, [r7, #20]
 8004a22:	2200      	movs	r2, #0
 8004a24:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004a26:	697b      	ldr	r3, [r7, #20]
 8004a28:	2228      	movs	r2, #40	@ 0x28
 8004a2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8004a2e:	e007      	b.n	8004a40 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8004a30:	697b      	ldr	r3, [r7, #20]
 8004a32:	2220      	movs	r2, #32
 8004a34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a38:	697b      	ldr	r3, [r7, #20]
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8004a40:	6978      	ldr	r0, [r7, #20]
 8004a42:	f7fe fe3b 	bl	80036bc <HAL_I2C_ErrorCallback>
}
 8004a46:	bf00      	nop
 8004a48:	3718      	adds	r7, #24
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	bd80      	pop	{r7, pc}
 8004a4e:	bf00      	nop
 8004a50:	20000008 	.word	0x20000008
 8004a54:	14f8b589 	.word	0x14f8b589

08004a58 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8004a58:	b480      	push	{r7}
 8004a5a:	b085      	sub	sp, #20
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004a60:	2300      	movs	r3, #0
 8004a62:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8004a64:	4b13      	ldr	r3, [pc, #76]	@ (8004ab4 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	08db      	lsrs	r3, r3, #3
 8004a6a:	4a13      	ldr	r2, [pc, #76]	@ (8004ab8 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8004a6c:	fba2 2303 	umull	r2, r3, r2, r3
 8004a70:	0a1a      	lsrs	r2, r3, #8
 8004a72:	4613      	mov	r3, r2
 8004a74:	009b      	lsls	r3, r3, #2
 8004a76:	4413      	add	r3, r2
 8004a78:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	3b01      	subs	r3, #1
 8004a7e:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d107      	bne.n	8004a96 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a8a:	f043 0220 	orr.w	r2, r3, #32
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8004a92:	2301      	movs	r3, #1
 8004a94:	e008      	b.n	8004aa8 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004aa0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004aa4:	d0e9      	beq.n	8004a7a <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8004aa6:	2300      	movs	r3, #0
}
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	3714      	adds	r7, #20
 8004aac:	46bd      	mov	sp, r7
 8004aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab2:	4770      	bx	lr
 8004ab4:	20000008 	.word	0x20000008
 8004ab8:	14f8b589 	.word	0x14f8b589

08004abc <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8004abc:	b480      	push	{r7}
 8004abe:	b083      	sub	sp, #12
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ac8:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8004acc:	d103      	bne.n	8004ad6 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	2201      	movs	r2, #1
 8004ad2:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8004ad4:	e007      	b.n	8004ae6 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ada:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8004ade:	d102      	bne.n	8004ae6 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2208      	movs	r2, #8
 8004ae4:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8004ae6:	bf00      	nop
 8004ae8:	370c      	adds	r7, #12
 8004aea:	46bd      	mov	sp, r7
 8004aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af0:	4770      	bx	lr

08004af2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004af2:	b580      	push	{r7, lr}
 8004af4:	b086      	sub	sp, #24
 8004af6:	af02      	add	r7, sp, #8
 8004af8:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d101      	bne.n	8004b04 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004b00:	2301      	movs	r3, #1
 8004b02:	e101      	b.n	8004d08 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8004b10:	b2db      	uxtb	r3, r3
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d106      	bne.n	8004b24 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2200      	movs	r2, #0
 8004b1a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004b1e:	6878      	ldr	r0, [r7, #4]
 8004b20:	f007 fcc0 	bl	800c4a4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2203      	movs	r2, #3
 8004b28:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8004b2c:	68bb      	ldr	r3, [r7, #8]
 8004b2e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004b32:	d102      	bne.n	8004b3a <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2200      	movs	r2, #0
 8004b38:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	4618      	mov	r0, r3
 8004b40:	f003 ffe1 	bl	8008b06 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6818      	ldr	r0, [r3, #0]
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	7c1a      	ldrb	r2, [r3, #16]
 8004b4c:	f88d 2000 	strb.w	r2, [sp]
 8004b50:	3304      	adds	r3, #4
 8004b52:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004b54:	f003 fec0 	bl	80088d8 <USB_CoreInit>
 8004b58:	4603      	mov	r3, r0
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d005      	beq.n	8004b6a <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2202      	movs	r2, #2
 8004b62:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004b66:	2301      	movs	r3, #1
 8004b68:	e0ce      	b.n	8004d08 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	2100      	movs	r1, #0
 8004b70:	4618      	mov	r0, r3
 8004b72:	f003 ffd9 	bl	8008b28 <USB_SetCurrentMode>
 8004b76:	4603      	mov	r3, r0
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d005      	beq.n	8004b88 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2202      	movs	r2, #2
 8004b80:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004b84:	2301      	movs	r3, #1
 8004b86:	e0bf      	b.n	8004d08 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004b88:	2300      	movs	r3, #0
 8004b8a:	73fb      	strb	r3, [r7, #15]
 8004b8c:	e04a      	b.n	8004c24 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004b8e:	7bfa      	ldrb	r2, [r7, #15]
 8004b90:	6879      	ldr	r1, [r7, #4]
 8004b92:	4613      	mov	r3, r2
 8004b94:	00db      	lsls	r3, r3, #3
 8004b96:	4413      	add	r3, r2
 8004b98:	009b      	lsls	r3, r3, #2
 8004b9a:	440b      	add	r3, r1
 8004b9c:	3315      	adds	r3, #21
 8004b9e:	2201      	movs	r2, #1
 8004ba0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004ba2:	7bfa      	ldrb	r2, [r7, #15]
 8004ba4:	6879      	ldr	r1, [r7, #4]
 8004ba6:	4613      	mov	r3, r2
 8004ba8:	00db      	lsls	r3, r3, #3
 8004baa:	4413      	add	r3, r2
 8004bac:	009b      	lsls	r3, r3, #2
 8004bae:	440b      	add	r3, r1
 8004bb0:	3314      	adds	r3, #20
 8004bb2:	7bfa      	ldrb	r2, [r7, #15]
 8004bb4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004bb6:	7bfa      	ldrb	r2, [r7, #15]
 8004bb8:	7bfb      	ldrb	r3, [r7, #15]
 8004bba:	b298      	uxth	r0, r3
 8004bbc:	6879      	ldr	r1, [r7, #4]
 8004bbe:	4613      	mov	r3, r2
 8004bc0:	00db      	lsls	r3, r3, #3
 8004bc2:	4413      	add	r3, r2
 8004bc4:	009b      	lsls	r3, r3, #2
 8004bc6:	440b      	add	r3, r1
 8004bc8:	332e      	adds	r3, #46	@ 0x2e
 8004bca:	4602      	mov	r2, r0
 8004bcc:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004bce:	7bfa      	ldrb	r2, [r7, #15]
 8004bd0:	6879      	ldr	r1, [r7, #4]
 8004bd2:	4613      	mov	r3, r2
 8004bd4:	00db      	lsls	r3, r3, #3
 8004bd6:	4413      	add	r3, r2
 8004bd8:	009b      	lsls	r3, r3, #2
 8004bda:	440b      	add	r3, r1
 8004bdc:	3318      	adds	r3, #24
 8004bde:	2200      	movs	r2, #0
 8004be0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004be2:	7bfa      	ldrb	r2, [r7, #15]
 8004be4:	6879      	ldr	r1, [r7, #4]
 8004be6:	4613      	mov	r3, r2
 8004be8:	00db      	lsls	r3, r3, #3
 8004bea:	4413      	add	r3, r2
 8004bec:	009b      	lsls	r3, r3, #2
 8004bee:	440b      	add	r3, r1
 8004bf0:	331c      	adds	r3, #28
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004bf6:	7bfa      	ldrb	r2, [r7, #15]
 8004bf8:	6879      	ldr	r1, [r7, #4]
 8004bfa:	4613      	mov	r3, r2
 8004bfc:	00db      	lsls	r3, r3, #3
 8004bfe:	4413      	add	r3, r2
 8004c00:	009b      	lsls	r3, r3, #2
 8004c02:	440b      	add	r3, r1
 8004c04:	3320      	adds	r3, #32
 8004c06:	2200      	movs	r2, #0
 8004c08:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004c0a:	7bfa      	ldrb	r2, [r7, #15]
 8004c0c:	6879      	ldr	r1, [r7, #4]
 8004c0e:	4613      	mov	r3, r2
 8004c10:	00db      	lsls	r3, r3, #3
 8004c12:	4413      	add	r3, r2
 8004c14:	009b      	lsls	r3, r3, #2
 8004c16:	440b      	add	r3, r1
 8004c18:	3324      	adds	r3, #36	@ 0x24
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004c1e:	7bfb      	ldrb	r3, [r7, #15]
 8004c20:	3301      	adds	r3, #1
 8004c22:	73fb      	strb	r3, [r7, #15]
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	791b      	ldrb	r3, [r3, #4]
 8004c28:	7bfa      	ldrb	r2, [r7, #15]
 8004c2a:	429a      	cmp	r2, r3
 8004c2c:	d3af      	bcc.n	8004b8e <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004c2e:	2300      	movs	r3, #0
 8004c30:	73fb      	strb	r3, [r7, #15]
 8004c32:	e044      	b.n	8004cbe <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004c34:	7bfa      	ldrb	r2, [r7, #15]
 8004c36:	6879      	ldr	r1, [r7, #4]
 8004c38:	4613      	mov	r3, r2
 8004c3a:	00db      	lsls	r3, r3, #3
 8004c3c:	4413      	add	r3, r2
 8004c3e:	009b      	lsls	r3, r3, #2
 8004c40:	440b      	add	r3, r1
 8004c42:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8004c46:	2200      	movs	r2, #0
 8004c48:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004c4a:	7bfa      	ldrb	r2, [r7, #15]
 8004c4c:	6879      	ldr	r1, [r7, #4]
 8004c4e:	4613      	mov	r3, r2
 8004c50:	00db      	lsls	r3, r3, #3
 8004c52:	4413      	add	r3, r2
 8004c54:	009b      	lsls	r3, r3, #2
 8004c56:	440b      	add	r3, r1
 8004c58:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8004c5c:	7bfa      	ldrb	r2, [r7, #15]
 8004c5e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004c60:	7bfa      	ldrb	r2, [r7, #15]
 8004c62:	6879      	ldr	r1, [r7, #4]
 8004c64:	4613      	mov	r3, r2
 8004c66:	00db      	lsls	r3, r3, #3
 8004c68:	4413      	add	r3, r2
 8004c6a:	009b      	lsls	r3, r3, #2
 8004c6c:	440b      	add	r3, r1
 8004c6e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004c72:	2200      	movs	r2, #0
 8004c74:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004c76:	7bfa      	ldrb	r2, [r7, #15]
 8004c78:	6879      	ldr	r1, [r7, #4]
 8004c7a:	4613      	mov	r3, r2
 8004c7c:	00db      	lsls	r3, r3, #3
 8004c7e:	4413      	add	r3, r2
 8004c80:	009b      	lsls	r3, r3, #2
 8004c82:	440b      	add	r3, r1
 8004c84:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8004c88:	2200      	movs	r2, #0
 8004c8a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004c8c:	7bfa      	ldrb	r2, [r7, #15]
 8004c8e:	6879      	ldr	r1, [r7, #4]
 8004c90:	4613      	mov	r3, r2
 8004c92:	00db      	lsls	r3, r3, #3
 8004c94:	4413      	add	r3, r2
 8004c96:	009b      	lsls	r3, r3, #2
 8004c98:	440b      	add	r3, r1
 8004c9a:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004ca2:	7bfa      	ldrb	r2, [r7, #15]
 8004ca4:	6879      	ldr	r1, [r7, #4]
 8004ca6:	4613      	mov	r3, r2
 8004ca8:	00db      	lsls	r3, r3, #3
 8004caa:	4413      	add	r3, r2
 8004cac:	009b      	lsls	r3, r3, #2
 8004cae:	440b      	add	r3, r1
 8004cb0:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004cb8:	7bfb      	ldrb	r3, [r7, #15]
 8004cba:	3301      	adds	r3, #1
 8004cbc:	73fb      	strb	r3, [r7, #15]
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	791b      	ldrb	r3, [r3, #4]
 8004cc2:	7bfa      	ldrb	r2, [r7, #15]
 8004cc4:	429a      	cmp	r2, r3
 8004cc6:	d3b5      	bcc.n	8004c34 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6818      	ldr	r0, [r3, #0]
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	7c1a      	ldrb	r2, [r3, #16]
 8004cd0:	f88d 2000 	strb.w	r2, [sp]
 8004cd4:	3304      	adds	r3, #4
 8004cd6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004cd8:	f003 ff72 	bl	8008bc0 <USB_DevInit>
 8004cdc:	4603      	mov	r3, r0
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d005      	beq.n	8004cee <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2202      	movs	r2, #2
 8004ce6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004cea:	2301      	movs	r3, #1
 8004cec:	e00c      	b.n	8004d08 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2201      	movs	r2, #1
 8004cf8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	4618      	mov	r0, r3
 8004d02:	f004 ffbc 	bl	8009c7e <USB_DevDisconnect>

  return HAL_OK;
 8004d06:	2300      	movs	r3, #0
}
 8004d08:	4618      	mov	r0, r3
 8004d0a:	3710      	adds	r7, #16
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	bd80      	pop	{r7, pc}

08004d10 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b084      	sub	sp, #16
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004d24:	2b01      	cmp	r3, #1
 8004d26:	d101      	bne.n	8004d2c <HAL_PCD_Start+0x1c>
 8004d28:	2302      	movs	r3, #2
 8004d2a:	e022      	b.n	8004d72 <HAL_PCD_Start+0x62>
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2201      	movs	r2, #1
 8004d30:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	68db      	ldr	r3, [r3, #12]
 8004d38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d009      	beq.n	8004d54 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8004d44:	2b01      	cmp	r3, #1
 8004d46:	d105      	bne.n	8004d54 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d4c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	4618      	mov	r0, r3
 8004d5a:	f003 fec3 	bl	8008ae4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	4618      	mov	r0, r3
 8004d64:	f004 ff6a 	bl	8009c3c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004d70:	2300      	movs	r3, #0
}
 8004d72:	4618      	mov	r0, r3
 8004d74:	3710      	adds	r7, #16
 8004d76:	46bd      	mov	sp, r7
 8004d78:	bd80      	pop	{r7, pc}

08004d7a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004d7a:	b590      	push	{r4, r7, lr}
 8004d7c:	b08d      	sub	sp, #52	@ 0x34
 8004d7e:	af00      	add	r7, sp, #0
 8004d80:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d88:	6a3b      	ldr	r3, [r7, #32]
 8004d8a:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4618      	mov	r0, r3
 8004d92:	f005 f828 	bl	8009de6 <USB_GetMode>
 8004d96:	4603      	mov	r3, r0
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	f040 848c 	bne.w	80056b6 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	4618      	mov	r0, r3
 8004da4:	f004 ff8c 	bl	8009cc0 <USB_ReadInterrupts>
 8004da8:	4603      	mov	r3, r0
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	f000 8482 	beq.w	80056b4 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8004db0:	69fb      	ldr	r3, [r7, #28]
 8004db2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004db6:	689b      	ldr	r3, [r3, #8]
 8004db8:	0a1b      	lsrs	r3, r3, #8
 8004dba:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	4618      	mov	r0, r3
 8004dca:	f004 ff79 	bl	8009cc0 <USB_ReadInterrupts>
 8004dce:	4603      	mov	r3, r0
 8004dd0:	f003 0302 	and.w	r3, r3, #2
 8004dd4:	2b02      	cmp	r3, #2
 8004dd6:	d107      	bne.n	8004de8 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	695a      	ldr	r2, [r3, #20]
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f002 0202 	and.w	r2, r2, #2
 8004de6:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	4618      	mov	r0, r3
 8004dee:	f004 ff67 	bl	8009cc0 <USB_ReadInterrupts>
 8004df2:	4603      	mov	r3, r0
 8004df4:	f003 0310 	and.w	r3, r3, #16
 8004df8:	2b10      	cmp	r3, #16
 8004dfa:	d161      	bne.n	8004ec0 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	699a      	ldr	r2, [r3, #24]
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f022 0210 	bic.w	r2, r2, #16
 8004e0a:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8004e0c:	6a3b      	ldr	r3, [r7, #32]
 8004e0e:	6a1b      	ldr	r3, [r3, #32]
 8004e10:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8004e12:	69bb      	ldr	r3, [r7, #24]
 8004e14:	f003 020f 	and.w	r2, r3, #15
 8004e18:	4613      	mov	r3, r2
 8004e1a:	00db      	lsls	r3, r3, #3
 8004e1c:	4413      	add	r3, r2
 8004e1e:	009b      	lsls	r3, r3, #2
 8004e20:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004e24:	687a      	ldr	r2, [r7, #4]
 8004e26:	4413      	add	r3, r2
 8004e28:	3304      	adds	r3, #4
 8004e2a:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004e2c:	69bb      	ldr	r3, [r7, #24]
 8004e2e:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8004e32:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004e36:	d124      	bne.n	8004e82 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004e38:	69ba      	ldr	r2, [r7, #24]
 8004e3a:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8004e3e:	4013      	ands	r3, r2
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d035      	beq.n	8004eb0 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004e44:	697b      	ldr	r3, [r7, #20]
 8004e46:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004e48:	69bb      	ldr	r3, [r7, #24]
 8004e4a:	091b      	lsrs	r3, r3, #4
 8004e4c:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004e4e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004e52:	b29b      	uxth	r3, r3
 8004e54:	461a      	mov	r2, r3
 8004e56:	6a38      	ldr	r0, [r7, #32]
 8004e58:	f004 fd9e 	bl	8009998 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004e5c:	697b      	ldr	r3, [r7, #20]
 8004e5e:	68da      	ldr	r2, [r3, #12]
 8004e60:	69bb      	ldr	r3, [r7, #24]
 8004e62:	091b      	lsrs	r3, r3, #4
 8004e64:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004e68:	441a      	add	r2, r3
 8004e6a:	697b      	ldr	r3, [r7, #20]
 8004e6c:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004e6e:	697b      	ldr	r3, [r7, #20]
 8004e70:	695a      	ldr	r2, [r3, #20]
 8004e72:	69bb      	ldr	r3, [r7, #24]
 8004e74:	091b      	lsrs	r3, r3, #4
 8004e76:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004e7a:	441a      	add	r2, r3
 8004e7c:	697b      	ldr	r3, [r7, #20]
 8004e7e:	615a      	str	r2, [r3, #20]
 8004e80:	e016      	b.n	8004eb0 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8004e82:	69bb      	ldr	r3, [r7, #24]
 8004e84:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8004e88:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004e8c:	d110      	bne.n	8004eb0 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004e94:	2208      	movs	r2, #8
 8004e96:	4619      	mov	r1, r3
 8004e98:	6a38      	ldr	r0, [r7, #32]
 8004e9a:	f004 fd7d 	bl	8009998 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004e9e:	697b      	ldr	r3, [r7, #20]
 8004ea0:	695a      	ldr	r2, [r3, #20]
 8004ea2:	69bb      	ldr	r3, [r7, #24]
 8004ea4:	091b      	lsrs	r3, r3, #4
 8004ea6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004eaa:	441a      	add	r2, r3
 8004eac:	697b      	ldr	r3, [r7, #20]
 8004eae:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	699a      	ldr	r2, [r3, #24]
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f042 0210 	orr.w	r2, r2, #16
 8004ebe:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	f004 fefb 	bl	8009cc0 <USB_ReadInterrupts>
 8004eca:	4603      	mov	r3, r0
 8004ecc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004ed0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004ed4:	f040 80a7 	bne.w	8005026 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8004ed8:	2300      	movs	r3, #0
 8004eda:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	f004 ff00 	bl	8009ce6 <USB_ReadDevAllOutEpInterrupt>
 8004ee6:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8004ee8:	e099      	b.n	800501e <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004eea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004eec:	f003 0301 	and.w	r3, r3, #1
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	f000 808e 	beq.w	8005012 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004efc:	b2d2      	uxtb	r2, r2
 8004efe:	4611      	mov	r1, r2
 8004f00:	4618      	mov	r0, r3
 8004f02:	f004 ff24 	bl	8009d4e <USB_ReadDevOutEPInterrupt>
 8004f06:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004f08:	693b      	ldr	r3, [r7, #16]
 8004f0a:	f003 0301 	and.w	r3, r3, #1
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d00c      	beq.n	8004f2c <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004f12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f14:	015a      	lsls	r2, r3, #5
 8004f16:	69fb      	ldr	r3, [r7, #28]
 8004f18:	4413      	add	r3, r2
 8004f1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f1e:	461a      	mov	r2, r3
 8004f20:	2301      	movs	r3, #1
 8004f22:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004f24:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004f26:	6878      	ldr	r0, [r7, #4]
 8004f28:	f000 fea4 	bl	8005c74 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004f2c:	693b      	ldr	r3, [r7, #16]
 8004f2e:	f003 0308 	and.w	r3, r3, #8
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d00c      	beq.n	8004f50 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f38:	015a      	lsls	r2, r3, #5
 8004f3a:	69fb      	ldr	r3, [r7, #28]
 8004f3c:	4413      	add	r3, r2
 8004f3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f42:	461a      	mov	r2, r3
 8004f44:	2308      	movs	r3, #8
 8004f46:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004f48:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004f4a:	6878      	ldr	r0, [r7, #4]
 8004f4c:	f000 ff7a 	bl	8005e44 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004f50:	693b      	ldr	r3, [r7, #16]
 8004f52:	f003 0310 	and.w	r3, r3, #16
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d008      	beq.n	8004f6c <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f5c:	015a      	lsls	r2, r3, #5
 8004f5e:	69fb      	ldr	r3, [r7, #28]
 8004f60:	4413      	add	r3, r2
 8004f62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f66:	461a      	mov	r2, r3
 8004f68:	2310      	movs	r3, #16
 8004f6a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8004f6c:	693b      	ldr	r3, [r7, #16]
 8004f6e:	f003 0302 	and.w	r3, r3, #2
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d030      	beq.n	8004fd8 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8004f76:	6a3b      	ldr	r3, [r7, #32]
 8004f78:	695b      	ldr	r3, [r3, #20]
 8004f7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f7e:	2b80      	cmp	r3, #128	@ 0x80
 8004f80:	d109      	bne.n	8004f96 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8004f82:	69fb      	ldr	r3, [r7, #28]
 8004f84:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004f88:	685b      	ldr	r3, [r3, #4]
 8004f8a:	69fa      	ldr	r2, [r7, #28]
 8004f8c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004f90:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004f94:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8004f96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f98:	4613      	mov	r3, r2
 8004f9a:	00db      	lsls	r3, r3, #3
 8004f9c:	4413      	add	r3, r2
 8004f9e:	009b      	lsls	r3, r3, #2
 8004fa0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004fa4:	687a      	ldr	r2, [r7, #4]
 8004fa6:	4413      	add	r3, r2
 8004fa8:	3304      	adds	r3, #4
 8004faa:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004fac:	697b      	ldr	r3, [r7, #20]
 8004fae:	78db      	ldrb	r3, [r3, #3]
 8004fb0:	2b01      	cmp	r3, #1
 8004fb2:	d108      	bne.n	8004fc6 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8004fb4:	697b      	ldr	r3, [r7, #20]
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fbc:	b2db      	uxtb	r3, r3
 8004fbe:	4619      	mov	r1, r3
 8004fc0:	6878      	ldr	r0, [r7, #4]
 8004fc2:	f007 fb75 	bl	800c6b0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8004fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fc8:	015a      	lsls	r2, r3, #5
 8004fca:	69fb      	ldr	r3, [r7, #28]
 8004fcc:	4413      	add	r3, r2
 8004fce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004fd2:	461a      	mov	r2, r3
 8004fd4:	2302      	movs	r3, #2
 8004fd6:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004fd8:	693b      	ldr	r3, [r7, #16]
 8004fda:	f003 0320 	and.w	r3, r3, #32
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d008      	beq.n	8004ff4 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004fe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fe4:	015a      	lsls	r2, r3, #5
 8004fe6:	69fb      	ldr	r3, [r7, #28]
 8004fe8:	4413      	add	r3, r2
 8004fea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004fee:	461a      	mov	r2, r3
 8004ff0:	2320      	movs	r3, #32
 8004ff2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004ff4:	693b      	ldr	r3, [r7, #16]
 8004ff6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d009      	beq.n	8005012 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005000:	015a      	lsls	r2, r3, #5
 8005002:	69fb      	ldr	r3, [r7, #28]
 8005004:	4413      	add	r3, r2
 8005006:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800500a:	461a      	mov	r2, r3
 800500c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005010:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8005012:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005014:	3301      	adds	r3, #1
 8005016:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005018:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800501a:	085b      	lsrs	r3, r3, #1
 800501c:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800501e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005020:	2b00      	cmp	r3, #0
 8005022:	f47f af62 	bne.w	8004eea <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	4618      	mov	r0, r3
 800502c:	f004 fe48 	bl	8009cc0 <USB_ReadInterrupts>
 8005030:	4603      	mov	r3, r0
 8005032:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005036:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800503a:	f040 80db 	bne.w	80051f4 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	4618      	mov	r0, r3
 8005044:	f004 fe69 	bl	8009d1a <USB_ReadDevAllInEpInterrupt>
 8005048:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800504a:	2300      	movs	r3, #0
 800504c:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800504e:	e0cd      	b.n	80051ec <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8005050:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005052:	f003 0301 	and.w	r3, r3, #1
 8005056:	2b00      	cmp	r3, #0
 8005058:	f000 80c2 	beq.w	80051e0 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005062:	b2d2      	uxtb	r2, r2
 8005064:	4611      	mov	r1, r2
 8005066:	4618      	mov	r0, r3
 8005068:	f004 fe8f 	bl	8009d8a <USB_ReadDevInEPInterrupt>
 800506c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800506e:	693b      	ldr	r3, [r7, #16]
 8005070:	f003 0301 	and.w	r3, r3, #1
 8005074:	2b00      	cmp	r3, #0
 8005076:	d057      	beq.n	8005128 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800507a:	f003 030f 	and.w	r3, r3, #15
 800507e:	2201      	movs	r2, #1
 8005080:	fa02 f303 	lsl.w	r3, r2, r3
 8005084:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005086:	69fb      	ldr	r3, [r7, #28]
 8005088:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800508c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	43db      	mvns	r3, r3
 8005092:	69f9      	ldr	r1, [r7, #28]
 8005094:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005098:	4013      	ands	r3, r2
 800509a:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800509c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800509e:	015a      	lsls	r2, r3, #5
 80050a0:	69fb      	ldr	r3, [r7, #28]
 80050a2:	4413      	add	r3, r2
 80050a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80050a8:	461a      	mov	r2, r3
 80050aa:	2301      	movs	r3, #1
 80050ac:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	799b      	ldrb	r3, [r3, #6]
 80050b2:	2b01      	cmp	r3, #1
 80050b4:	d132      	bne.n	800511c <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80050b6:	6879      	ldr	r1, [r7, #4]
 80050b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050ba:	4613      	mov	r3, r2
 80050bc:	00db      	lsls	r3, r3, #3
 80050be:	4413      	add	r3, r2
 80050c0:	009b      	lsls	r3, r3, #2
 80050c2:	440b      	add	r3, r1
 80050c4:	3320      	adds	r3, #32
 80050c6:	6819      	ldr	r1, [r3, #0]
 80050c8:	6878      	ldr	r0, [r7, #4]
 80050ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050cc:	4613      	mov	r3, r2
 80050ce:	00db      	lsls	r3, r3, #3
 80050d0:	4413      	add	r3, r2
 80050d2:	009b      	lsls	r3, r3, #2
 80050d4:	4403      	add	r3, r0
 80050d6:	331c      	adds	r3, #28
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	4419      	add	r1, r3
 80050dc:	6878      	ldr	r0, [r7, #4]
 80050de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050e0:	4613      	mov	r3, r2
 80050e2:	00db      	lsls	r3, r3, #3
 80050e4:	4413      	add	r3, r2
 80050e6:	009b      	lsls	r3, r3, #2
 80050e8:	4403      	add	r3, r0
 80050ea:	3320      	adds	r3, #32
 80050ec:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80050ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d113      	bne.n	800511c <HAL_PCD_IRQHandler+0x3a2>
 80050f4:	6879      	ldr	r1, [r7, #4]
 80050f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050f8:	4613      	mov	r3, r2
 80050fa:	00db      	lsls	r3, r3, #3
 80050fc:	4413      	add	r3, r2
 80050fe:	009b      	lsls	r3, r3, #2
 8005100:	440b      	add	r3, r1
 8005102:	3324      	adds	r3, #36	@ 0x24
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	2b00      	cmp	r3, #0
 8005108:	d108      	bne.n	800511c <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6818      	ldr	r0, [r3, #0]
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005114:	461a      	mov	r2, r3
 8005116:	2101      	movs	r1, #1
 8005118:	f004 fe96 	bl	8009e48 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800511c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800511e:	b2db      	uxtb	r3, r3
 8005120:	4619      	mov	r1, r3
 8005122:	6878      	ldr	r0, [r7, #4]
 8005124:	f007 fa3f 	bl	800c5a6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8005128:	693b      	ldr	r3, [r7, #16]
 800512a:	f003 0308 	and.w	r3, r3, #8
 800512e:	2b00      	cmp	r3, #0
 8005130:	d008      	beq.n	8005144 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8005132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005134:	015a      	lsls	r2, r3, #5
 8005136:	69fb      	ldr	r3, [r7, #28]
 8005138:	4413      	add	r3, r2
 800513a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800513e:	461a      	mov	r2, r3
 8005140:	2308      	movs	r3, #8
 8005142:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8005144:	693b      	ldr	r3, [r7, #16]
 8005146:	f003 0310 	and.w	r3, r3, #16
 800514a:	2b00      	cmp	r3, #0
 800514c:	d008      	beq.n	8005160 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800514e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005150:	015a      	lsls	r2, r3, #5
 8005152:	69fb      	ldr	r3, [r7, #28]
 8005154:	4413      	add	r3, r2
 8005156:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800515a:	461a      	mov	r2, r3
 800515c:	2310      	movs	r3, #16
 800515e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8005160:	693b      	ldr	r3, [r7, #16]
 8005162:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005166:	2b00      	cmp	r3, #0
 8005168:	d008      	beq.n	800517c <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800516a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800516c:	015a      	lsls	r2, r3, #5
 800516e:	69fb      	ldr	r3, [r7, #28]
 8005170:	4413      	add	r3, r2
 8005172:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005176:	461a      	mov	r2, r3
 8005178:	2340      	movs	r3, #64	@ 0x40
 800517a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800517c:	693b      	ldr	r3, [r7, #16]
 800517e:	f003 0302 	and.w	r3, r3, #2
 8005182:	2b00      	cmp	r3, #0
 8005184:	d023      	beq.n	80051ce <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8005186:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005188:	6a38      	ldr	r0, [r7, #32]
 800518a:	f003 fe7d 	bl	8008e88 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800518e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005190:	4613      	mov	r3, r2
 8005192:	00db      	lsls	r3, r3, #3
 8005194:	4413      	add	r3, r2
 8005196:	009b      	lsls	r3, r3, #2
 8005198:	3310      	adds	r3, #16
 800519a:	687a      	ldr	r2, [r7, #4]
 800519c:	4413      	add	r3, r2
 800519e:	3304      	adds	r3, #4
 80051a0:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80051a2:	697b      	ldr	r3, [r7, #20]
 80051a4:	78db      	ldrb	r3, [r3, #3]
 80051a6:	2b01      	cmp	r3, #1
 80051a8:	d108      	bne.n	80051bc <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80051aa:	697b      	ldr	r3, [r7, #20]
 80051ac:	2200      	movs	r2, #0
 80051ae:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80051b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051b2:	b2db      	uxtb	r3, r3
 80051b4:	4619      	mov	r1, r3
 80051b6:	6878      	ldr	r0, [r7, #4]
 80051b8:	f007 fa8c 	bl	800c6d4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80051bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051be:	015a      	lsls	r2, r3, #5
 80051c0:	69fb      	ldr	r3, [r7, #28]
 80051c2:	4413      	add	r3, r2
 80051c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80051c8:	461a      	mov	r2, r3
 80051ca:	2302      	movs	r3, #2
 80051cc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80051ce:	693b      	ldr	r3, [r7, #16]
 80051d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d003      	beq.n	80051e0 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80051d8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80051da:	6878      	ldr	r0, [r7, #4]
 80051dc:	f000 fcbd 	bl	8005b5a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80051e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051e2:	3301      	adds	r3, #1
 80051e4:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80051e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051e8:	085b      	lsrs	r3, r3, #1
 80051ea:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80051ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	f47f af2e 	bne.w	8005050 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	4618      	mov	r0, r3
 80051fa:	f004 fd61 	bl	8009cc0 <USB_ReadInterrupts>
 80051fe:	4603      	mov	r3, r0
 8005200:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005204:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005208:	d122      	bne.n	8005250 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800520a:	69fb      	ldr	r3, [r7, #28]
 800520c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005210:	685b      	ldr	r3, [r3, #4]
 8005212:	69fa      	ldr	r2, [r7, #28]
 8005214:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005218:	f023 0301 	bic.w	r3, r3, #1
 800521c:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8005224:	2b01      	cmp	r3, #1
 8005226:	d108      	bne.n	800523a <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2200      	movs	r2, #0
 800522c:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005230:	2100      	movs	r1, #0
 8005232:	6878      	ldr	r0, [r7, #4]
 8005234:	f000 fea4 	bl	8005f80 <HAL_PCDEx_LPM_Callback>
 8005238:	e002      	b.n	8005240 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800523a:	6878      	ldr	r0, [r7, #4]
 800523c:	f007 fa2a 	bl	800c694 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	695a      	ldr	r2, [r3, #20]
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800524e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	4618      	mov	r0, r3
 8005256:	f004 fd33 	bl	8009cc0 <USB_ReadInterrupts>
 800525a:	4603      	mov	r3, r0
 800525c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005260:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005264:	d112      	bne.n	800528c <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8005266:	69fb      	ldr	r3, [r7, #28]
 8005268:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800526c:	689b      	ldr	r3, [r3, #8]
 800526e:	f003 0301 	and.w	r3, r3, #1
 8005272:	2b01      	cmp	r3, #1
 8005274:	d102      	bne.n	800527c <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005276:	6878      	ldr	r0, [r7, #4]
 8005278:	f007 f9e6 	bl	800c648 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	695a      	ldr	r2, [r3, #20]
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800528a:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	4618      	mov	r0, r3
 8005292:	f004 fd15 	bl	8009cc0 <USB_ReadInterrupts>
 8005296:	4603      	mov	r3, r0
 8005298:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800529c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052a0:	f040 80b7 	bne.w	8005412 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80052a4:	69fb      	ldr	r3, [r7, #28]
 80052a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052aa:	685b      	ldr	r3, [r3, #4]
 80052ac:	69fa      	ldr	r2, [r7, #28]
 80052ae:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80052b2:	f023 0301 	bic.w	r3, r3, #1
 80052b6:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	2110      	movs	r1, #16
 80052be:	4618      	mov	r0, r3
 80052c0:	f003 fde2 	bl	8008e88 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80052c4:	2300      	movs	r3, #0
 80052c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80052c8:	e046      	b.n	8005358 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80052ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052cc:	015a      	lsls	r2, r3, #5
 80052ce:	69fb      	ldr	r3, [r7, #28]
 80052d0:	4413      	add	r3, r2
 80052d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80052d6:	461a      	mov	r2, r3
 80052d8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80052dc:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80052de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052e0:	015a      	lsls	r2, r3, #5
 80052e2:	69fb      	ldr	r3, [r7, #28]
 80052e4:	4413      	add	r3, r2
 80052e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80052ee:	0151      	lsls	r1, r2, #5
 80052f0:	69fa      	ldr	r2, [r7, #28]
 80052f2:	440a      	add	r2, r1
 80052f4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80052f8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80052fc:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80052fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005300:	015a      	lsls	r2, r3, #5
 8005302:	69fb      	ldr	r3, [r7, #28]
 8005304:	4413      	add	r3, r2
 8005306:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800530a:	461a      	mov	r2, r3
 800530c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005310:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005312:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005314:	015a      	lsls	r2, r3, #5
 8005316:	69fb      	ldr	r3, [r7, #28]
 8005318:	4413      	add	r3, r2
 800531a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005322:	0151      	lsls	r1, r2, #5
 8005324:	69fa      	ldr	r2, [r7, #28]
 8005326:	440a      	add	r2, r1
 8005328:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800532c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005330:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005332:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005334:	015a      	lsls	r2, r3, #5
 8005336:	69fb      	ldr	r3, [r7, #28]
 8005338:	4413      	add	r3, r2
 800533a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005342:	0151      	lsls	r1, r2, #5
 8005344:	69fa      	ldr	r2, [r7, #28]
 8005346:	440a      	add	r2, r1
 8005348:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800534c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005350:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005352:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005354:	3301      	adds	r3, #1
 8005356:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	791b      	ldrb	r3, [r3, #4]
 800535c:	461a      	mov	r2, r3
 800535e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005360:	4293      	cmp	r3, r2
 8005362:	d3b2      	bcc.n	80052ca <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8005364:	69fb      	ldr	r3, [r7, #28]
 8005366:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800536a:	69db      	ldr	r3, [r3, #28]
 800536c:	69fa      	ldr	r2, [r7, #28]
 800536e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005372:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8005376:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	7bdb      	ldrb	r3, [r3, #15]
 800537c:	2b00      	cmp	r3, #0
 800537e:	d016      	beq.n	80053ae <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8005380:	69fb      	ldr	r3, [r7, #28]
 8005382:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005386:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800538a:	69fa      	ldr	r2, [r7, #28]
 800538c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005390:	f043 030b 	orr.w	r3, r3, #11
 8005394:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8005398:	69fb      	ldr	r3, [r7, #28]
 800539a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800539e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053a0:	69fa      	ldr	r2, [r7, #28]
 80053a2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80053a6:	f043 030b 	orr.w	r3, r3, #11
 80053aa:	6453      	str	r3, [r2, #68]	@ 0x44
 80053ac:	e015      	b.n	80053da <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80053ae:	69fb      	ldr	r3, [r7, #28]
 80053b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80053b4:	695b      	ldr	r3, [r3, #20]
 80053b6:	69fa      	ldr	r2, [r7, #28]
 80053b8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80053bc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80053c0:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 80053c4:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80053c6:	69fb      	ldr	r3, [r7, #28]
 80053c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80053cc:	691b      	ldr	r3, [r3, #16]
 80053ce:	69fa      	ldr	r2, [r7, #28]
 80053d0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80053d4:	f043 030b 	orr.w	r3, r3, #11
 80053d8:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80053da:	69fb      	ldr	r3, [r7, #28]
 80053dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	69fa      	ldr	r2, [r7, #28]
 80053e4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80053e8:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80053ec:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6818      	ldr	r0, [r3, #0]
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80053fc:	461a      	mov	r2, r3
 80053fe:	f004 fd23 	bl	8009e48 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	695a      	ldr	r2, [r3, #20]
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8005410:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	4618      	mov	r0, r3
 8005418:	f004 fc52 	bl	8009cc0 <USB_ReadInterrupts>
 800541c:	4603      	mov	r3, r0
 800541e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005422:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005426:	d123      	bne.n	8005470 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	4618      	mov	r0, r3
 800542e:	f004 fce8 	bl	8009e02 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	4618      	mov	r0, r3
 8005438:	f003 fd9f 	bl	8008f7a <USB_GetDevSpeed>
 800543c:	4603      	mov	r3, r0
 800543e:	461a      	mov	r2, r3
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681c      	ldr	r4, [r3, #0]
 8005448:	f001 f9ca 	bl	80067e0 <HAL_RCC_GetHCLKFreq>
 800544c:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005452:	461a      	mov	r2, r3
 8005454:	4620      	mov	r0, r4
 8005456:	f003 faa3 	bl	80089a0 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800545a:	6878      	ldr	r0, [r7, #4]
 800545c:	f007 f8cb 	bl	800c5f6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	695a      	ldr	r2, [r3, #20]
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800546e:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	4618      	mov	r0, r3
 8005476:	f004 fc23 	bl	8009cc0 <USB_ReadInterrupts>
 800547a:	4603      	mov	r3, r0
 800547c:	f003 0308 	and.w	r3, r3, #8
 8005480:	2b08      	cmp	r3, #8
 8005482:	d10a      	bne.n	800549a <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8005484:	6878      	ldr	r0, [r7, #4]
 8005486:	f007 f8a8 	bl	800c5da <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	695a      	ldr	r2, [r3, #20]
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f002 0208 	and.w	r2, r2, #8
 8005498:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	4618      	mov	r0, r3
 80054a0:	f004 fc0e 	bl	8009cc0 <USB_ReadInterrupts>
 80054a4:	4603      	mov	r3, r0
 80054a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054aa:	2b80      	cmp	r3, #128	@ 0x80
 80054ac:	d123      	bne.n	80054f6 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80054ae:	6a3b      	ldr	r3, [r7, #32]
 80054b0:	699b      	ldr	r3, [r3, #24]
 80054b2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80054b6:	6a3b      	ldr	r3, [r7, #32]
 80054b8:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80054ba:	2301      	movs	r3, #1
 80054bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80054be:	e014      	b.n	80054ea <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80054c0:	6879      	ldr	r1, [r7, #4]
 80054c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054c4:	4613      	mov	r3, r2
 80054c6:	00db      	lsls	r3, r3, #3
 80054c8:	4413      	add	r3, r2
 80054ca:	009b      	lsls	r3, r3, #2
 80054cc:	440b      	add	r3, r1
 80054ce:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80054d2:	781b      	ldrb	r3, [r3, #0]
 80054d4:	2b01      	cmp	r3, #1
 80054d6:	d105      	bne.n	80054e4 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80054d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054da:	b2db      	uxtb	r3, r3
 80054dc:	4619      	mov	r1, r3
 80054de:	6878      	ldr	r0, [r7, #4]
 80054e0:	f000 fb0a 	bl	8005af8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80054e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054e6:	3301      	adds	r3, #1
 80054e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	791b      	ldrb	r3, [r3, #4]
 80054ee:	461a      	mov	r2, r3
 80054f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d3e4      	bcc.n	80054c0 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	4618      	mov	r0, r3
 80054fc:	f004 fbe0 	bl	8009cc0 <USB_ReadInterrupts>
 8005500:	4603      	mov	r3, r0
 8005502:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005506:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800550a:	d13c      	bne.n	8005586 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800550c:	2301      	movs	r3, #1
 800550e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005510:	e02b      	b.n	800556a <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8005512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005514:	015a      	lsls	r2, r3, #5
 8005516:	69fb      	ldr	r3, [r7, #28]
 8005518:	4413      	add	r3, r2
 800551a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005522:	6879      	ldr	r1, [r7, #4]
 8005524:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005526:	4613      	mov	r3, r2
 8005528:	00db      	lsls	r3, r3, #3
 800552a:	4413      	add	r3, r2
 800552c:	009b      	lsls	r3, r3, #2
 800552e:	440b      	add	r3, r1
 8005530:	3318      	adds	r3, #24
 8005532:	781b      	ldrb	r3, [r3, #0]
 8005534:	2b01      	cmp	r3, #1
 8005536:	d115      	bne.n	8005564 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8005538:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800553a:	2b00      	cmp	r3, #0
 800553c:	da12      	bge.n	8005564 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800553e:	6879      	ldr	r1, [r7, #4]
 8005540:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005542:	4613      	mov	r3, r2
 8005544:	00db      	lsls	r3, r3, #3
 8005546:	4413      	add	r3, r2
 8005548:	009b      	lsls	r3, r3, #2
 800554a:	440b      	add	r3, r1
 800554c:	3317      	adds	r3, #23
 800554e:	2201      	movs	r2, #1
 8005550:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8005552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005554:	b2db      	uxtb	r3, r3
 8005556:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800555a:	b2db      	uxtb	r3, r3
 800555c:	4619      	mov	r1, r3
 800555e:	6878      	ldr	r0, [r7, #4]
 8005560:	f000 faca 	bl	8005af8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005564:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005566:	3301      	adds	r3, #1
 8005568:	627b      	str	r3, [r7, #36]	@ 0x24
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	791b      	ldrb	r3, [r3, #4]
 800556e:	461a      	mov	r2, r3
 8005570:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005572:	4293      	cmp	r3, r2
 8005574:	d3cd      	bcc.n	8005512 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	695a      	ldr	r2, [r3, #20]
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8005584:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	4618      	mov	r0, r3
 800558c:	f004 fb98 	bl	8009cc0 <USB_ReadInterrupts>
 8005590:	4603      	mov	r3, r0
 8005592:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005596:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800559a:	d156      	bne.n	800564a <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800559c:	2301      	movs	r3, #1
 800559e:	627b      	str	r3, [r7, #36]	@ 0x24
 80055a0:	e045      	b.n	800562e <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80055a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055a4:	015a      	lsls	r2, r3, #5
 80055a6:	69fb      	ldr	r3, [r7, #28]
 80055a8:	4413      	add	r3, r2
 80055aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80055b2:	6879      	ldr	r1, [r7, #4]
 80055b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055b6:	4613      	mov	r3, r2
 80055b8:	00db      	lsls	r3, r3, #3
 80055ba:	4413      	add	r3, r2
 80055bc:	009b      	lsls	r3, r3, #2
 80055be:	440b      	add	r3, r1
 80055c0:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80055c4:	781b      	ldrb	r3, [r3, #0]
 80055c6:	2b01      	cmp	r3, #1
 80055c8:	d12e      	bne.n	8005628 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80055ca:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	da2b      	bge.n	8005628 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 80055d0:	69bb      	ldr	r3, [r7, #24]
 80055d2:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80055dc:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80055e0:	429a      	cmp	r2, r3
 80055e2:	d121      	bne.n	8005628 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80055e4:	6879      	ldr	r1, [r7, #4]
 80055e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055e8:	4613      	mov	r3, r2
 80055ea:	00db      	lsls	r3, r3, #3
 80055ec:	4413      	add	r3, r2
 80055ee:	009b      	lsls	r3, r3, #2
 80055f0:	440b      	add	r3, r1
 80055f2:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80055f6:	2201      	movs	r2, #1
 80055f8:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80055fa:	6a3b      	ldr	r3, [r7, #32]
 80055fc:	699b      	ldr	r3, [r3, #24]
 80055fe:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005602:	6a3b      	ldr	r3, [r7, #32]
 8005604:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8005606:	6a3b      	ldr	r3, [r7, #32]
 8005608:	695b      	ldr	r3, [r3, #20]
 800560a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800560e:	2b00      	cmp	r3, #0
 8005610:	d10a      	bne.n	8005628 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8005612:	69fb      	ldr	r3, [r7, #28]
 8005614:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005618:	685b      	ldr	r3, [r3, #4]
 800561a:	69fa      	ldr	r2, [r7, #28]
 800561c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005620:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005624:	6053      	str	r3, [r2, #4]
            break;
 8005626:	e008      	b.n	800563a <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800562a:	3301      	adds	r3, #1
 800562c:	627b      	str	r3, [r7, #36]	@ 0x24
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	791b      	ldrb	r3, [r3, #4]
 8005632:	461a      	mov	r2, r3
 8005634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005636:	4293      	cmp	r3, r2
 8005638:	d3b3      	bcc.n	80055a2 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	695a      	ldr	r2, [r3, #20]
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8005648:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	4618      	mov	r0, r3
 8005650:	f004 fb36 	bl	8009cc0 <USB_ReadInterrupts>
 8005654:	4603      	mov	r3, r0
 8005656:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800565a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800565e:	d10a      	bne.n	8005676 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8005660:	6878      	ldr	r0, [r7, #4]
 8005662:	f007 f849 	bl	800c6f8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	695a      	ldr	r2, [r3, #20]
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8005674:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	4618      	mov	r0, r3
 800567c:	f004 fb20 	bl	8009cc0 <USB_ReadInterrupts>
 8005680:	4603      	mov	r3, r0
 8005682:	f003 0304 	and.w	r3, r3, #4
 8005686:	2b04      	cmp	r3, #4
 8005688:	d115      	bne.n	80056b6 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	685b      	ldr	r3, [r3, #4]
 8005690:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005692:	69bb      	ldr	r3, [r7, #24]
 8005694:	f003 0304 	and.w	r3, r3, #4
 8005698:	2b00      	cmp	r3, #0
 800569a:	d002      	beq.n	80056a2 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800569c:	6878      	ldr	r0, [r7, #4]
 800569e:	f007 f839 	bl	800c714 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	6859      	ldr	r1, [r3, #4]
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	69ba      	ldr	r2, [r7, #24]
 80056ae:	430a      	orrs	r2, r1
 80056b0:	605a      	str	r2, [r3, #4]
 80056b2:	e000      	b.n	80056b6 <HAL_PCD_IRQHandler+0x93c>
      return;
 80056b4:	bf00      	nop
    }
  }
}
 80056b6:	3734      	adds	r7, #52	@ 0x34
 80056b8:	46bd      	mov	sp, r7
 80056ba:	bd90      	pop	{r4, r7, pc}

080056bc <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	b082      	sub	sp, #8
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
 80056c4:	460b      	mov	r3, r1
 80056c6:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80056ce:	2b01      	cmp	r3, #1
 80056d0:	d101      	bne.n	80056d6 <HAL_PCD_SetAddress+0x1a>
 80056d2:	2302      	movs	r3, #2
 80056d4:	e012      	b.n	80056fc <HAL_PCD_SetAddress+0x40>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	2201      	movs	r2, #1
 80056da:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	78fa      	ldrb	r2, [r7, #3]
 80056e2:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	78fa      	ldrb	r2, [r7, #3]
 80056ea:	4611      	mov	r1, r2
 80056ec:	4618      	mov	r0, r3
 80056ee:	f004 fa7f 	bl	8009bf0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	2200      	movs	r2, #0
 80056f6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80056fa:	2300      	movs	r3, #0
}
 80056fc:	4618      	mov	r0, r3
 80056fe:	3708      	adds	r7, #8
 8005700:	46bd      	mov	sp, r7
 8005702:	bd80      	pop	{r7, pc}

08005704 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005704:	b580      	push	{r7, lr}
 8005706:	b084      	sub	sp, #16
 8005708:	af00      	add	r7, sp, #0
 800570a:	6078      	str	r0, [r7, #4]
 800570c:	4608      	mov	r0, r1
 800570e:	4611      	mov	r1, r2
 8005710:	461a      	mov	r2, r3
 8005712:	4603      	mov	r3, r0
 8005714:	70fb      	strb	r3, [r7, #3]
 8005716:	460b      	mov	r3, r1
 8005718:	803b      	strh	r3, [r7, #0]
 800571a:	4613      	mov	r3, r2
 800571c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800571e:	2300      	movs	r3, #0
 8005720:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005722:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005726:	2b00      	cmp	r3, #0
 8005728:	da0f      	bge.n	800574a <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800572a:	78fb      	ldrb	r3, [r7, #3]
 800572c:	f003 020f 	and.w	r2, r3, #15
 8005730:	4613      	mov	r3, r2
 8005732:	00db      	lsls	r3, r3, #3
 8005734:	4413      	add	r3, r2
 8005736:	009b      	lsls	r3, r3, #2
 8005738:	3310      	adds	r3, #16
 800573a:	687a      	ldr	r2, [r7, #4]
 800573c:	4413      	add	r3, r2
 800573e:	3304      	adds	r3, #4
 8005740:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	2201      	movs	r2, #1
 8005746:	705a      	strb	r2, [r3, #1]
 8005748:	e00f      	b.n	800576a <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800574a:	78fb      	ldrb	r3, [r7, #3]
 800574c:	f003 020f 	and.w	r2, r3, #15
 8005750:	4613      	mov	r3, r2
 8005752:	00db      	lsls	r3, r3, #3
 8005754:	4413      	add	r3, r2
 8005756:	009b      	lsls	r3, r3, #2
 8005758:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800575c:	687a      	ldr	r2, [r7, #4]
 800575e:	4413      	add	r3, r2
 8005760:	3304      	adds	r3, #4
 8005762:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	2200      	movs	r2, #0
 8005768:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800576a:	78fb      	ldrb	r3, [r7, #3]
 800576c:	f003 030f 	and.w	r3, r3, #15
 8005770:	b2da      	uxtb	r2, r3
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8005776:	883b      	ldrh	r3, [r7, #0]
 8005778:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	78ba      	ldrb	r2, [r7, #2]
 8005784:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	785b      	ldrb	r3, [r3, #1]
 800578a:	2b00      	cmp	r3, #0
 800578c:	d004      	beq.n	8005798 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	781b      	ldrb	r3, [r3, #0]
 8005792:	461a      	mov	r2, r3
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005798:	78bb      	ldrb	r3, [r7, #2]
 800579a:	2b02      	cmp	r3, #2
 800579c:	d102      	bne.n	80057a4 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	2200      	movs	r2, #0
 80057a2:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80057aa:	2b01      	cmp	r3, #1
 80057ac:	d101      	bne.n	80057b2 <HAL_PCD_EP_Open+0xae>
 80057ae:	2302      	movs	r3, #2
 80057b0:	e00e      	b.n	80057d0 <HAL_PCD_EP_Open+0xcc>
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	2201      	movs	r2, #1
 80057b6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	68f9      	ldr	r1, [r7, #12]
 80057c0:	4618      	mov	r0, r3
 80057c2:	f003 fbff 	bl	8008fc4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2200      	movs	r2, #0
 80057ca:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 80057ce:	7afb      	ldrb	r3, [r7, #11]
}
 80057d0:	4618      	mov	r0, r3
 80057d2:	3710      	adds	r7, #16
 80057d4:	46bd      	mov	sp, r7
 80057d6:	bd80      	pop	{r7, pc}

080057d8 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b084      	sub	sp, #16
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
 80057e0:	460b      	mov	r3, r1
 80057e2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80057e4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	da0f      	bge.n	800580c <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80057ec:	78fb      	ldrb	r3, [r7, #3]
 80057ee:	f003 020f 	and.w	r2, r3, #15
 80057f2:	4613      	mov	r3, r2
 80057f4:	00db      	lsls	r3, r3, #3
 80057f6:	4413      	add	r3, r2
 80057f8:	009b      	lsls	r3, r3, #2
 80057fa:	3310      	adds	r3, #16
 80057fc:	687a      	ldr	r2, [r7, #4]
 80057fe:	4413      	add	r3, r2
 8005800:	3304      	adds	r3, #4
 8005802:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	2201      	movs	r2, #1
 8005808:	705a      	strb	r2, [r3, #1]
 800580a:	e00f      	b.n	800582c <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800580c:	78fb      	ldrb	r3, [r7, #3]
 800580e:	f003 020f 	and.w	r2, r3, #15
 8005812:	4613      	mov	r3, r2
 8005814:	00db      	lsls	r3, r3, #3
 8005816:	4413      	add	r3, r2
 8005818:	009b      	lsls	r3, r3, #2
 800581a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800581e:	687a      	ldr	r2, [r7, #4]
 8005820:	4413      	add	r3, r2
 8005822:	3304      	adds	r3, #4
 8005824:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	2200      	movs	r2, #0
 800582a:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800582c:	78fb      	ldrb	r3, [r7, #3]
 800582e:	f003 030f 	and.w	r3, r3, #15
 8005832:	b2da      	uxtb	r2, r3
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800583e:	2b01      	cmp	r3, #1
 8005840:	d101      	bne.n	8005846 <HAL_PCD_EP_Close+0x6e>
 8005842:	2302      	movs	r3, #2
 8005844:	e00e      	b.n	8005864 <HAL_PCD_EP_Close+0x8c>
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	2201      	movs	r2, #1
 800584a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	68f9      	ldr	r1, [r7, #12]
 8005854:	4618      	mov	r0, r3
 8005856:	f003 fc3d 	bl	80090d4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	2200      	movs	r2, #0
 800585e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8005862:	2300      	movs	r3, #0
}
 8005864:	4618      	mov	r0, r3
 8005866:	3710      	adds	r7, #16
 8005868:	46bd      	mov	sp, r7
 800586a:	bd80      	pop	{r7, pc}

0800586c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800586c:	b580      	push	{r7, lr}
 800586e:	b086      	sub	sp, #24
 8005870:	af00      	add	r7, sp, #0
 8005872:	60f8      	str	r0, [r7, #12]
 8005874:	607a      	str	r2, [r7, #4]
 8005876:	603b      	str	r3, [r7, #0]
 8005878:	460b      	mov	r3, r1
 800587a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800587c:	7afb      	ldrb	r3, [r7, #11]
 800587e:	f003 020f 	and.w	r2, r3, #15
 8005882:	4613      	mov	r3, r2
 8005884:	00db      	lsls	r3, r3, #3
 8005886:	4413      	add	r3, r2
 8005888:	009b      	lsls	r3, r3, #2
 800588a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800588e:	68fa      	ldr	r2, [r7, #12]
 8005890:	4413      	add	r3, r2
 8005892:	3304      	adds	r3, #4
 8005894:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005896:	697b      	ldr	r3, [r7, #20]
 8005898:	687a      	ldr	r2, [r7, #4]
 800589a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800589c:	697b      	ldr	r3, [r7, #20]
 800589e:	683a      	ldr	r2, [r7, #0]
 80058a0:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80058a2:	697b      	ldr	r3, [r7, #20]
 80058a4:	2200      	movs	r2, #0
 80058a6:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80058a8:	697b      	ldr	r3, [r7, #20]
 80058aa:	2200      	movs	r2, #0
 80058ac:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80058ae:	7afb      	ldrb	r3, [r7, #11]
 80058b0:	f003 030f 	and.w	r3, r3, #15
 80058b4:	b2da      	uxtb	r2, r3
 80058b6:	697b      	ldr	r3, [r7, #20]
 80058b8:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	799b      	ldrb	r3, [r3, #6]
 80058be:	2b01      	cmp	r3, #1
 80058c0:	d102      	bne.n	80058c8 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80058c2:	687a      	ldr	r2, [r7, #4]
 80058c4:	697b      	ldr	r3, [r7, #20]
 80058c6:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	6818      	ldr	r0, [r3, #0]
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	799b      	ldrb	r3, [r3, #6]
 80058d0:	461a      	mov	r2, r3
 80058d2:	6979      	ldr	r1, [r7, #20]
 80058d4:	f003 fcda 	bl	800928c <USB_EPStartXfer>

  return HAL_OK;
 80058d8:	2300      	movs	r3, #0
}
 80058da:	4618      	mov	r0, r3
 80058dc:	3718      	adds	r7, #24
 80058de:	46bd      	mov	sp, r7
 80058e0:	bd80      	pop	{r7, pc}

080058e2 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80058e2:	b480      	push	{r7}
 80058e4:	b083      	sub	sp, #12
 80058e6:	af00      	add	r7, sp, #0
 80058e8:	6078      	str	r0, [r7, #4]
 80058ea:	460b      	mov	r3, r1
 80058ec:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80058ee:	78fb      	ldrb	r3, [r7, #3]
 80058f0:	f003 020f 	and.w	r2, r3, #15
 80058f4:	6879      	ldr	r1, [r7, #4]
 80058f6:	4613      	mov	r3, r2
 80058f8:	00db      	lsls	r3, r3, #3
 80058fa:	4413      	add	r3, r2
 80058fc:	009b      	lsls	r3, r3, #2
 80058fe:	440b      	add	r3, r1
 8005900:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8005904:	681b      	ldr	r3, [r3, #0]
}
 8005906:	4618      	mov	r0, r3
 8005908:	370c      	adds	r7, #12
 800590a:	46bd      	mov	sp, r7
 800590c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005910:	4770      	bx	lr

08005912 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005912:	b580      	push	{r7, lr}
 8005914:	b086      	sub	sp, #24
 8005916:	af00      	add	r7, sp, #0
 8005918:	60f8      	str	r0, [r7, #12]
 800591a:	607a      	str	r2, [r7, #4]
 800591c:	603b      	str	r3, [r7, #0]
 800591e:	460b      	mov	r3, r1
 8005920:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005922:	7afb      	ldrb	r3, [r7, #11]
 8005924:	f003 020f 	and.w	r2, r3, #15
 8005928:	4613      	mov	r3, r2
 800592a:	00db      	lsls	r3, r3, #3
 800592c:	4413      	add	r3, r2
 800592e:	009b      	lsls	r3, r3, #2
 8005930:	3310      	adds	r3, #16
 8005932:	68fa      	ldr	r2, [r7, #12]
 8005934:	4413      	add	r3, r2
 8005936:	3304      	adds	r3, #4
 8005938:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800593a:	697b      	ldr	r3, [r7, #20]
 800593c:	687a      	ldr	r2, [r7, #4]
 800593e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005940:	697b      	ldr	r3, [r7, #20]
 8005942:	683a      	ldr	r2, [r7, #0]
 8005944:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005946:	697b      	ldr	r3, [r7, #20]
 8005948:	2200      	movs	r2, #0
 800594a:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800594c:	697b      	ldr	r3, [r7, #20]
 800594e:	2201      	movs	r2, #1
 8005950:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005952:	7afb      	ldrb	r3, [r7, #11]
 8005954:	f003 030f 	and.w	r3, r3, #15
 8005958:	b2da      	uxtb	r2, r3
 800595a:	697b      	ldr	r3, [r7, #20]
 800595c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	799b      	ldrb	r3, [r3, #6]
 8005962:	2b01      	cmp	r3, #1
 8005964:	d102      	bne.n	800596c <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005966:	687a      	ldr	r2, [r7, #4]
 8005968:	697b      	ldr	r3, [r7, #20]
 800596a:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	6818      	ldr	r0, [r3, #0]
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	799b      	ldrb	r3, [r3, #6]
 8005974:	461a      	mov	r2, r3
 8005976:	6979      	ldr	r1, [r7, #20]
 8005978:	f003 fc88 	bl	800928c <USB_EPStartXfer>

  return HAL_OK;
 800597c:	2300      	movs	r3, #0
}
 800597e:	4618      	mov	r0, r3
 8005980:	3718      	adds	r7, #24
 8005982:	46bd      	mov	sp, r7
 8005984:	bd80      	pop	{r7, pc}

08005986 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005986:	b580      	push	{r7, lr}
 8005988:	b084      	sub	sp, #16
 800598a:	af00      	add	r7, sp, #0
 800598c:	6078      	str	r0, [r7, #4]
 800598e:	460b      	mov	r3, r1
 8005990:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005992:	78fb      	ldrb	r3, [r7, #3]
 8005994:	f003 030f 	and.w	r3, r3, #15
 8005998:	687a      	ldr	r2, [r7, #4]
 800599a:	7912      	ldrb	r2, [r2, #4]
 800599c:	4293      	cmp	r3, r2
 800599e:	d901      	bls.n	80059a4 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80059a0:	2301      	movs	r3, #1
 80059a2:	e04f      	b.n	8005a44 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80059a4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	da0f      	bge.n	80059cc <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80059ac:	78fb      	ldrb	r3, [r7, #3]
 80059ae:	f003 020f 	and.w	r2, r3, #15
 80059b2:	4613      	mov	r3, r2
 80059b4:	00db      	lsls	r3, r3, #3
 80059b6:	4413      	add	r3, r2
 80059b8:	009b      	lsls	r3, r3, #2
 80059ba:	3310      	adds	r3, #16
 80059bc:	687a      	ldr	r2, [r7, #4]
 80059be:	4413      	add	r3, r2
 80059c0:	3304      	adds	r3, #4
 80059c2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	2201      	movs	r2, #1
 80059c8:	705a      	strb	r2, [r3, #1]
 80059ca:	e00d      	b.n	80059e8 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80059cc:	78fa      	ldrb	r2, [r7, #3]
 80059ce:	4613      	mov	r3, r2
 80059d0:	00db      	lsls	r3, r3, #3
 80059d2:	4413      	add	r3, r2
 80059d4:	009b      	lsls	r3, r3, #2
 80059d6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80059da:	687a      	ldr	r2, [r7, #4]
 80059dc:	4413      	add	r3, r2
 80059de:	3304      	adds	r3, #4
 80059e0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	2200      	movs	r2, #0
 80059e6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	2201      	movs	r2, #1
 80059ec:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80059ee:	78fb      	ldrb	r3, [r7, #3]
 80059f0:	f003 030f 	and.w	r3, r3, #15
 80059f4:	b2da      	uxtb	r2, r3
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005a00:	2b01      	cmp	r3, #1
 8005a02:	d101      	bne.n	8005a08 <HAL_PCD_EP_SetStall+0x82>
 8005a04:	2302      	movs	r3, #2
 8005a06:	e01d      	b.n	8005a44 <HAL_PCD_EP_SetStall+0xbe>
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2201      	movs	r2, #1
 8005a0c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	68f9      	ldr	r1, [r7, #12]
 8005a16:	4618      	mov	r0, r3
 8005a18:	f004 f816 	bl	8009a48 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005a1c:	78fb      	ldrb	r3, [r7, #3]
 8005a1e:	f003 030f 	and.w	r3, r3, #15
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d109      	bne.n	8005a3a <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6818      	ldr	r0, [r3, #0]
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	7999      	ldrb	r1, [r3, #6]
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005a34:	461a      	mov	r2, r3
 8005a36:	f004 fa07 	bl	8009e48 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005a42:	2300      	movs	r3, #0
}
 8005a44:	4618      	mov	r0, r3
 8005a46:	3710      	adds	r7, #16
 8005a48:	46bd      	mov	sp, r7
 8005a4a:	bd80      	pop	{r7, pc}

08005a4c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005a4c:	b580      	push	{r7, lr}
 8005a4e:	b084      	sub	sp, #16
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
 8005a54:	460b      	mov	r3, r1
 8005a56:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005a58:	78fb      	ldrb	r3, [r7, #3]
 8005a5a:	f003 030f 	and.w	r3, r3, #15
 8005a5e:	687a      	ldr	r2, [r7, #4]
 8005a60:	7912      	ldrb	r2, [r2, #4]
 8005a62:	4293      	cmp	r3, r2
 8005a64:	d901      	bls.n	8005a6a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005a66:	2301      	movs	r3, #1
 8005a68:	e042      	b.n	8005af0 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005a6a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	da0f      	bge.n	8005a92 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005a72:	78fb      	ldrb	r3, [r7, #3]
 8005a74:	f003 020f 	and.w	r2, r3, #15
 8005a78:	4613      	mov	r3, r2
 8005a7a:	00db      	lsls	r3, r3, #3
 8005a7c:	4413      	add	r3, r2
 8005a7e:	009b      	lsls	r3, r3, #2
 8005a80:	3310      	adds	r3, #16
 8005a82:	687a      	ldr	r2, [r7, #4]
 8005a84:	4413      	add	r3, r2
 8005a86:	3304      	adds	r3, #4
 8005a88:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	2201      	movs	r2, #1
 8005a8e:	705a      	strb	r2, [r3, #1]
 8005a90:	e00f      	b.n	8005ab2 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005a92:	78fb      	ldrb	r3, [r7, #3]
 8005a94:	f003 020f 	and.w	r2, r3, #15
 8005a98:	4613      	mov	r3, r2
 8005a9a:	00db      	lsls	r3, r3, #3
 8005a9c:	4413      	add	r3, r2
 8005a9e:	009b      	lsls	r3, r3, #2
 8005aa0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005aa4:	687a      	ldr	r2, [r7, #4]
 8005aa6:	4413      	add	r3, r2
 8005aa8:	3304      	adds	r3, #4
 8005aaa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	2200      	movs	r2, #0
 8005ab0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005ab8:	78fb      	ldrb	r3, [r7, #3]
 8005aba:	f003 030f 	and.w	r3, r3, #15
 8005abe:	b2da      	uxtb	r2, r3
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005aca:	2b01      	cmp	r3, #1
 8005acc:	d101      	bne.n	8005ad2 <HAL_PCD_EP_ClrStall+0x86>
 8005ace:	2302      	movs	r3, #2
 8005ad0:	e00e      	b.n	8005af0 <HAL_PCD_EP_ClrStall+0xa4>
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2201      	movs	r2, #1
 8005ad6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	68f9      	ldr	r1, [r7, #12]
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	f004 f81f 	bl	8009b24 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	2200      	movs	r2, #0
 8005aea:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005aee:	2300      	movs	r3, #0
}
 8005af0:	4618      	mov	r0, r3
 8005af2:	3710      	adds	r7, #16
 8005af4:	46bd      	mov	sp, r7
 8005af6:	bd80      	pop	{r7, pc}

08005af8 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b084      	sub	sp, #16
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
 8005b00:	460b      	mov	r3, r1
 8005b02:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8005b04:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	da0c      	bge.n	8005b26 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005b0c:	78fb      	ldrb	r3, [r7, #3]
 8005b0e:	f003 020f 	and.w	r2, r3, #15
 8005b12:	4613      	mov	r3, r2
 8005b14:	00db      	lsls	r3, r3, #3
 8005b16:	4413      	add	r3, r2
 8005b18:	009b      	lsls	r3, r3, #2
 8005b1a:	3310      	adds	r3, #16
 8005b1c:	687a      	ldr	r2, [r7, #4]
 8005b1e:	4413      	add	r3, r2
 8005b20:	3304      	adds	r3, #4
 8005b22:	60fb      	str	r3, [r7, #12]
 8005b24:	e00c      	b.n	8005b40 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005b26:	78fb      	ldrb	r3, [r7, #3]
 8005b28:	f003 020f 	and.w	r2, r3, #15
 8005b2c:	4613      	mov	r3, r2
 8005b2e:	00db      	lsls	r3, r3, #3
 8005b30:	4413      	add	r3, r2
 8005b32:	009b      	lsls	r3, r3, #2
 8005b34:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005b38:	687a      	ldr	r2, [r7, #4]
 8005b3a:	4413      	add	r3, r2
 8005b3c:	3304      	adds	r3, #4
 8005b3e:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	68f9      	ldr	r1, [r7, #12]
 8005b46:	4618      	mov	r0, r3
 8005b48:	f003 fe3e 	bl	80097c8 <USB_EPStopXfer>
 8005b4c:	4603      	mov	r3, r0
 8005b4e:	72fb      	strb	r3, [r7, #11]

  return ret;
 8005b50:	7afb      	ldrb	r3, [r7, #11]
}
 8005b52:	4618      	mov	r0, r3
 8005b54:	3710      	adds	r7, #16
 8005b56:	46bd      	mov	sp, r7
 8005b58:	bd80      	pop	{r7, pc}

08005b5a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005b5a:	b580      	push	{r7, lr}
 8005b5c:	b08a      	sub	sp, #40	@ 0x28
 8005b5e:	af02      	add	r7, sp, #8
 8005b60:	6078      	str	r0, [r7, #4]
 8005b62:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b6a:	697b      	ldr	r3, [r7, #20]
 8005b6c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005b6e:	683a      	ldr	r2, [r7, #0]
 8005b70:	4613      	mov	r3, r2
 8005b72:	00db      	lsls	r3, r3, #3
 8005b74:	4413      	add	r3, r2
 8005b76:	009b      	lsls	r3, r3, #2
 8005b78:	3310      	adds	r3, #16
 8005b7a:	687a      	ldr	r2, [r7, #4]
 8005b7c:	4413      	add	r3, r2
 8005b7e:	3304      	adds	r3, #4
 8005b80:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	695a      	ldr	r2, [r3, #20]
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	691b      	ldr	r3, [r3, #16]
 8005b8a:	429a      	cmp	r2, r3
 8005b8c:	d901      	bls.n	8005b92 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8005b8e:	2301      	movs	r3, #1
 8005b90:	e06b      	b.n	8005c6a <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	691a      	ldr	r2, [r3, #16]
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	695b      	ldr	r3, [r3, #20]
 8005b9a:	1ad3      	subs	r3, r2, r3
 8005b9c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	689b      	ldr	r3, [r3, #8]
 8005ba2:	69fa      	ldr	r2, [r7, #28]
 8005ba4:	429a      	cmp	r2, r3
 8005ba6:	d902      	bls.n	8005bae <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	689b      	ldr	r3, [r3, #8]
 8005bac:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8005bae:	69fb      	ldr	r3, [r7, #28]
 8005bb0:	3303      	adds	r3, #3
 8005bb2:	089b      	lsrs	r3, r3, #2
 8005bb4:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005bb6:	e02a      	b.n	8005c0e <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	691a      	ldr	r2, [r3, #16]
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	695b      	ldr	r3, [r3, #20]
 8005bc0:	1ad3      	subs	r3, r2, r3
 8005bc2:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	689b      	ldr	r3, [r3, #8]
 8005bc8:	69fa      	ldr	r2, [r7, #28]
 8005bca:	429a      	cmp	r2, r3
 8005bcc:	d902      	bls.n	8005bd4 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	689b      	ldr	r3, [r3, #8]
 8005bd2:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8005bd4:	69fb      	ldr	r3, [r7, #28]
 8005bd6:	3303      	adds	r3, #3
 8005bd8:	089b      	lsrs	r3, r3, #2
 8005bda:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	68d9      	ldr	r1, [r3, #12]
 8005be0:	683b      	ldr	r3, [r7, #0]
 8005be2:	b2da      	uxtb	r2, r3
 8005be4:	69fb      	ldr	r3, [r7, #28]
 8005be6:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005bec:	9300      	str	r3, [sp, #0]
 8005bee:	4603      	mov	r3, r0
 8005bf0:	6978      	ldr	r0, [r7, #20]
 8005bf2:	f003 fe93 	bl	800991c <USB_WritePacket>

    ep->xfer_buff  += len;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	68da      	ldr	r2, [r3, #12]
 8005bfa:	69fb      	ldr	r3, [r7, #28]
 8005bfc:	441a      	add	r2, r3
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	695a      	ldr	r2, [r3, #20]
 8005c06:	69fb      	ldr	r3, [r7, #28]
 8005c08:	441a      	add	r2, r3
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	015a      	lsls	r2, r3, #5
 8005c12:	693b      	ldr	r3, [r7, #16]
 8005c14:	4413      	add	r3, r2
 8005c16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c1a:	699b      	ldr	r3, [r3, #24]
 8005c1c:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005c1e:	69ba      	ldr	r2, [r7, #24]
 8005c20:	429a      	cmp	r2, r3
 8005c22:	d809      	bhi.n	8005c38 <PCD_WriteEmptyTxFifo+0xde>
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	695a      	ldr	r2, [r3, #20]
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005c2c:	429a      	cmp	r2, r3
 8005c2e:	d203      	bcs.n	8005c38 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	691b      	ldr	r3, [r3, #16]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d1bf      	bne.n	8005bb8 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	691a      	ldr	r2, [r3, #16]
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	695b      	ldr	r3, [r3, #20]
 8005c40:	429a      	cmp	r2, r3
 8005c42:	d811      	bhi.n	8005c68 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005c44:	683b      	ldr	r3, [r7, #0]
 8005c46:	f003 030f 	and.w	r3, r3, #15
 8005c4a:	2201      	movs	r2, #1
 8005c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8005c50:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005c52:	693b      	ldr	r3, [r7, #16]
 8005c54:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c58:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005c5a:	68bb      	ldr	r3, [r7, #8]
 8005c5c:	43db      	mvns	r3, r3
 8005c5e:	6939      	ldr	r1, [r7, #16]
 8005c60:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005c64:	4013      	ands	r3, r2
 8005c66:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8005c68:	2300      	movs	r3, #0
}
 8005c6a:	4618      	mov	r0, r3
 8005c6c:	3720      	adds	r7, #32
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	bd80      	pop	{r7, pc}
	...

08005c74 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005c74:	b580      	push	{r7, lr}
 8005c76:	b088      	sub	sp, #32
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]
 8005c7c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c84:	69fb      	ldr	r3, [r7, #28]
 8005c86:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005c88:	69fb      	ldr	r3, [r7, #28]
 8005c8a:	333c      	adds	r3, #60	@ 0x3c
 8005c8c:	3304      	adds	r3, #4
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005c92:	683b      	ldr	r3, [r7, #0]
 8005c94:	015a      	lsls	r2, r3, #5
 8005c96:	69bb      	ldr	r3, [r7, #24]
 8005c98:	4413      	add	r3, r2
 8005c9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c9e:	689b      	ldr	r3, [r3, #8]
 8005ca0:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	799b      	ldrb	r3, [r3, #6]
 8005ca6:	2b01      	cmp	r3, #1
 8005ca8:	d17b      	bne.n	8005da2 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8005caa:	693b      	ldr	r3, [r7, #16]
 8005cac:	f003 0308 	and.w	r3, r3, #8
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d015      	beq.n	8005ce0 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005cb4:	697b      	ldr	r3, [r7, #20]
 8005cb6:	4a61      	ldr	r2, [pc, #388]	@ (8005e3c <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005cb8:	4293      	cmp	r3, r2
 8005cba:	f240 80b9 	bls.w	8005e30 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005cbe:	693b      	ldr	r3, [r7, #16]
 8005cc0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	f000 80b3 	beq.w	8005e30 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	015a      	lsls	r2, r3, #5
 8005cce:	69bb      	ldr	r3, [r7, #24]
 8005cd0:	4413      	add	r3, r2
 8005cd2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005cd6:	461a      	mov	r2, r3
 8005cd8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005cdc:	6093      	str	r3, [r2, #8]
 8005cde:	e0a7      	b.n	8005e30 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8005ce0:	693b      	ldr	r3, [r7, #16]
 8005ce2:	f003 0320 	and.w	r3, r3, #32
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d009      	beq.n	8005cfe <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	015a      	lsls	r2, r3, #5
 8005cee:	69bb      	ldr	r3, [r7, #24]
 8005cf0:	4413      	add	r3, r2
 8005cf2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005cf6:	461a      	mov	r2, r3
 8005cf8:	2320      	movs	r3, #32
 8005cfa:	6093      	str	r3, [r2, #8]
 8005cfc:	e098      	b.n	8005e30 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8005cfe:	693b      	ldr	r3, [r7, #16]
 8005d00:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	f040 8093 	bne.w	8005e30 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005d0a:	697b      	ldr	r3, [r7, #20]
 8005d0c:	4a4b      	ldr	r2, [pc, #300]	@ (8005e3c <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d90f      	bls.n	8005d32 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005d12:	693b      	ldr	r3, [r7, #16]
 8005d14:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d00a      	beq.n	8005d32 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	015a      	lsls	r2, r3, #5
 8005d20:	69bb      	ldr	r3, [r7, #24]
 8005d22:	4413      	add	r3, r2
 8005d24:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d28:	461a      	mov	r2, r3
 8005d2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005d2e:	6093      	str	r3, [r2, #8]
 8005d30:	e07e      	b.n	8005e30 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8005d32:	683a      	ldr	r2, [r7, #0]
 8005d34:	4613      	mov	r3, r2
 8005d36:	00db      	lsls	r3, r3, #3
 8005d38:	4413      	add	r3, r2
 8005d3a:	009b      	lsls	r3, r3, #2
 8005d3c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005d40:	687a      	ldr	r2, [r7, #4]
 8005d42:	4413      	add	r3, r2
 8005d44:	3304      	adds	r3, #4
 8005d46:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	6a1a      	ldr	r2, [r3, #32]
 8005d4c:	683b      	ldr	r3, [r7, #0]
 8005d4e:	0159      	lsls	r1, r3, #5
 8005d50:	69bb      	ldr	r3, [r7, #24]
 8005d52:	440b      	add	r3, r1
 8005d54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d58:	691b      	ldr	r3, [r3, #16]
 8005d5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005d5e:	1ad2      	subs	r2, r2, r3
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d114      	bne.n	8005d94 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	691b      	ldr	r3, [r3, #16]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d109      	bne.n	8005d86 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	6818      	ldr	r0, [r3, #0]
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005d7c:	461a      	mov	r2, r3
 8005d7e:	2101      	movs	r1, #1
 8005d80:	f004 f862 	bl	8009e48 <USB_EP0_OutStart>
 8005d84:	e006      	b.n	8005d94 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	68da      	ldr	r2, [r3, #12]
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	695b      	ldr	r3, [r3, #20]
 8005d8e:	441a      	add	r2, r3
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005d94:	683b      	ldr	r3, [r7, #0]
 8005d96:	b2db      	uxtb	r3, r3
 8005d98:	4619      	mov	r1, r3
 8005d9a:	6878      	ldr	r0, [r7, #4]
 8005d9c:	f006 fbe8 	bl	800c570 <HAL_PCD_DataOutStageCallback>
 8005da0:	e046      	b.n	8005e30 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8005da2:	697b      	ldr	r3, [r7, #20]
 8005da4:	4a26      	ldr	r2, [pc, #152]	@ (8005e40 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8005da6:	4293      	cmp	r3, r2
 8005da8:	d124      	bne.n	8005df4 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8005daa:	693b      	ldr	r3, [r7, #16]
 8005dac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d00a      	beq.n	8005dca <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005db4:	683b      	ldr	r3, [r7, #0]
 8005db6:	015a      	lsls	r2, r3, #5
 8005db8:	69bb      	ldr	r3, [r7, #24]
 8005dba:	4413      	add	r3, r2
 8005dbc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005dc0:	461a      	mov	r2, r3
 8005dc2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005dc6:	6093      	str	r3, [r2, #8]
 8005dc8:	e032      	b.n	8005e30 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005dca:	693b      	ldr	r3, [r7, #16]
 8005dcc:	f003 0320 	and.w	r3, r3, #32
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d008      	beq.n	8005de6 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	015a      	lsls	r2, r3, #5
 8005dd8:	69bb      	ldr	r3, [r7, #24]
 8005dda:	4413      	add	r3, r2
 8005ddc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005de0:	461a      	mov	r2, r3
 8005de2:	2320      	movs	r3, #32
 8005de4:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005de6:	683b      	ldr	r3, [r7, #0]
 8005de8:	b2db      	uxtb	r3, r3
 8005dea:	4619      	mov	r1, r3
 8005dec:	6878      	ldr	r0, [r7, #4]
 8005dee:	f006 fbbf 	bl	800c570 <HAL_PCD_DataOutStageCallback>
 8005df2:	e01d      	b.n	8005e30 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d114      	bne.n	8005e24 <PCD_EP_OutXfrComplete_int+0x1b0>
 8005dfa:	6879      	ldr	r1, [r7, #4]
 8005dfc:	683a      	ldr	r2, [r7, #0]
 8005dfe:	4613      	mov	r3, r2
 8005e00:	00db      	lsls	r3, r3, #3
 8005e02:	4413      	add	r3, r2
 8005e04:	009b      	lsls	r3, r3, #2
 8005e06:	440b      	add	r3, r1
 8005e08:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d108      	bne.n	8005e24 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6818      	ldr	r0, [r3, #0]
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005e1c:	461a      	mov	r2, r3
 8005e1e:	2100      	movs	r1, #0
 8005e20:	f004 f812 	bl	8009e48 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	b2db      	uxtb	r3, r3
 8005e28:	4619      	mov	r1, r3
 8005e2a:	6878      	ldr	r0, [r7, #4]
 8005e2c:	f006 fba0 	bl	800c570 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005e30:	2300      	movs	r3, #0
}
 8005e32:	4618      	mov	r0, r3
 8005e34:	3720      	adds	r7, #32
 8005e36:	46bd      	mov	sp, r7
 8005e38:	bd80      	pop	{r7, pc}
 8005e3a:	bf00      	nop
 8005e3c:	4f54300a 	.word	0x4f54300a
 8005e40:	4f54310a 	.word	0x4f54310a

08005e44 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005e44:	b580      	push	{r7, lr}
 8005e46:	b086      	sub	sp, #24
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
 8005e4c:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e54:	697b      	ldr	r3, [r7, #20]
 8005e56:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005e58:	697b      	ldr	r3, [r7, #20]
 8005e5a:	333c      	adds	r3, #60	@ 0x3c
 8005e5c:	3304      	adds	r3, #4
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005e62:	683b      	ldr	r3, [r7, #0]
 8005e64:	015a      	lsls	r2, r3, #5
 8005e66:	693b      	ldr	r3, [r7, #16]
 8005e68:	4413      	add	r3, r2
 8005e6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e6e:	689b      	ldr	r3, [r3, #8]
 8005e70:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	4a15      	ldr	r2, [pc, #84]	@ (8005ecc <PCD_EP_OutSetupPacket_int+0x88>)
 8005e76:	4293      	cmp	r3, r2
 8005e78:	d90e      	bls.n	8005e98 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005e7a:	68bb      	ldr	r3, [r7, #8]
 8005e7c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d009      	beq.n	8005e98 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005e84:	683b      	ldr	r3, [r7, #0]
 8005e86:	015a      	lsls	r2, r3, #5
 8005e88:	693b      	ldr	r3, [r7, #16]
 8005e8a:	4413      	add	r3, r2
 8005e8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e90:	461a      	mov	r2, r3
 8005e92:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005e96:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005e98:	6878      	ldr	r0, [r7, #4]
 8005e9a:	f006 fb57 	bl	800c54c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	4a0a      	ldr	r2, [pc, #40]	@ (8005ecc <PCD_EP_OutSetupPacket_int+0x88>)
 8005ea2:	4293      	cmp	r3, r2
 8005ea4:	d90c      	bls.n	8005ec0 <PCD_EP_OutSetupPacket_int+0x7c>
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	799b      	ldrb	r3, [r3, #6]
 8005eaa:	2b01      	cmp	r3, #1
 8005eac:	d108      	bne.n	8005ec0 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6818      	ldr	r0, [r3, #0]
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005eb8:	461a      	mov	r2, r3
 8005eba:	2101      	movs	r1, #1
 8005ebc:	f003 ffc4 	bl	8009e48 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005ec0:	2300      	movs	r3, #0
}
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	3718      	adds	r7, #24
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	bd80      	pop	{r7, pc}
 8005eca:	bf00      	nop
 8005ecc:	4f54300a 	.word	0x4f54300a

08005ed0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005ed0:	b480      	push	{r7}
 8005ed2:	b085      	sub	sp, #20
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
 8005ed8:	460b      	mov	r3, r1
 8005eda:	70fb      	strb	r3, [r7, #3]
 8005edc:	4613      	mov	r3, r2
 8005ede:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ee6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005ee8:	78fb      	ldrb	r3, [r7, #3]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d107      	bne.n	8005efe <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8005eee:	883b      	ldrh	r3, [r7, #0]
 8005ef0:	0419      	lsls	r1, r3, #16
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	68ba      	ldr	r2, [r7, #8]
 8005ef8:	430a      	orrs	r2, r1
 8005efa:	629a      	str	r2, [r3, #40]	@ 0x28
 8005efc:	e028      	b.n	8005f50 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f04:	0c1b      	lsrs	r3, r3, #16
 8005f06:	68ba      	ldr	r2, [r7, #8]
 8005f08:	4413      	add	r3, r2
 8005f0a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005f0c:	2300      	movs	r3, #0
 8005f0e:	73fb      	strb	r3, [r7, #15]
 8005f10:	e00d      	b.n	8005f2e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681a      	ldr	r2, [r3, #0]
 8005f16:	7bfb      	ldrb	r3, [r7, #15]
 8005f18:	3340      	adds	r3, #64	@ 0x40
 8005f1a:	009b      	lsls	r3, r3, #2
 8005f1c:	4413      	add	r3, r2
 8005f1e:	685b      	ldr	r3, [r3, #4]
 8005f20:	0c1b      	lsrs	r3, r3, #16
 8005f22:	68ba      	ldr	r2, [r7, #8]
 8005f24:	4413      	add	r3, r2
 8005f26:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005f28:	7bfb      	ldrb	r3, [r7, #15]
 8005f2a:	3301      	adds	r3, #1
 8005f2c:	73fb      	strb	r3, [r7, #15]
 8005f2e:	7bfa      	ldrb	r2, [r7, #15]
 8005f30:	78fb      	ldrb	r3, [r7, #3]
 8005f32:	3b01      	subs	r3, #1
 8005f34:	429a      	cmp	r2, r3
 8005f36:	d3ec      	bcc.n	8005f12 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005f38:	883b      	ldrh	r3, [r7, #0]
 8005f3a:	0418      	lsls	r0, r3, #16
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	6819      	ldr	r1, [r3, #0]
 8005f40:	78fb      	ldrb	r3, [r7, #3]
 8005f42:	3b01      	subs	r3, #1
 8005f44:	68ba      	ldr	r2, [r7, #8]
 8005f46:	4302      	orrs	r2, r0
 8005f48:	3340      	adds	r3, #64	@ 0x40
 8005f4a:	009b      	lsls	r3, r3, #2
 8005f4c:	440b      	add	r3, r1
 8005f4e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005f50:	2300      	movs	r3, #0
}
 8005f52:	4618      	mov	r0, r3
 8005f54:	3714      	adds	r7, #20
 8005f56:	46bd      	mov	sp, r7
 8005f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f5c:	4770      	bx	lr

08005f5e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8005f5e:	b480      	push	{r7}
 8005f60:	b083      	sub	sp, #12
 8005f62:	af00      	add	r7, sp, #0
 8005f64:	6078      	str	r0, [r7, #4]
 8005f66:	460b      	mov	r3, r1
 8005f68:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	887a      	ldrh	r2, [r7, #2]
 8005f70:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005f72:	2300      	movs	r3, #0
}
 8005f74:	4618      	mov	r0, r3
 8005f76:	370c      	adds	r7, #12
 8005f78:	46bd      	mov	sp, r7
 8005f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7e:	4770      	bx	lr

08005f80 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8005f80:	b480      	push	{r7}
 8005f82:	b083      	sub	sp, #12
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
 8005f88:	460b      	mov	r3, r1
 8005f8a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005f8c:	bf00      	nop
 8005f8e:	370c      	adds	r7, #12
 8005f90:	46bd      	mov	sp, r7
 8005f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f96:	4770      	bx	lr

08005f98 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005f98:	b580      	push	{r7, lr}
 8005f9a:	b086      	sub	sp, #24
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d101      	bne.n	8005faa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	e267      	b.n	800647a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f003 0301 	and.w	r3, r3, #1
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d075      	beq.n	80060a2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005fb6:	4b88      	ldr	r3, [pc, #544]	@ (80061d8 <HAL_RCC_OscConfig+0x240>)
 8005fb8:	689b      	ldr	r3, [r3, #8]
 8005fba:	f003 030c 	and.w	r3, r3, #12
 8005fbe:	2b04      	cmp	r3, #4
 8005fc0:	d00c      	beq.n	8005fdc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005fc2:	4b85      	ldr	r3, [pc, #532]	@ (80061d8 <HAL_RCC_OscConfig+0x240>)
 8005fc4:	689b      	ldr	r3, [r3, #8]
 8005fc6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005fca:	2b08      	cmp	r3, #8
 8005fcc:	d112      	bne.n	8005ff4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005fce:	4b82      	ldr	r3, [pc, #520]	@ (80061d8 <HAL_RCC_OscConfig+0x240>)
 8005fd0:	685b      	ldr	r3, [r3, #4]
 8005fd2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005fd6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005fda:	d10b      	bne.n	8005ff4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005fdc:	4b7e      	ldr	r3, [pc, #504]	@ (80061d8 <HAL_RCC_OscConfig+0x240>)
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d05b      	beq.n	80060a0 <HAL_RCC_OscConfig+0x108>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	685b      	ldr	r3, [r3, #4]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d157      	bne.n	80060a0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005ff0:	2301      	movs	r3, #1
 8005ff2:	e242      	b.n	800647a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	685b      	ldr	r3, [r3, #4]
 8005ff8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ffc:	d106      	bne.n	800600c <HAL_RCC_OscConfig+0x74>
 8005ffe:	4b76      	ldr	r3, [pc, #472]	@ (80061d8 <HAL_RCC_OscConfig+0x240>)
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	4a75      	ldr	r2, [pc, #468]	@ (80061d8 <HAL_RCC_OscConfig+0x240>)
 8006004:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006008:	6013      	str	r3, [r2, #0]
 800600a:	e01d      	b.n	8006048 <HAL_RCC_OscConfig+0xb0>
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	685b      	ldr	r3, [r3, #4]
 8006010:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006014:	d10c      	bne.n	8006030 <HAL_RCC_OscConfig+0x98>
 8006016:	4b70      	ldr	r3, [pc, #448]	@ (80061d8 <HAL_RCC_OscConfig+0x240>)
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	4a6f      	ldr	r2, [pc, #444]	@ (80061d8 <HAL_RCC_OscConfig+0x240>)
 800601c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006020:	6013      	str	r3, [r2, #0]
 8006022:	4b6d      	ldr	r3, [pc, #436]	@ (80061d8 <HAL_RCC_OscConfig+0x240>)
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	4a6c      	ldr	r2, [pc, #432]	@ (80061d8 <HAL_RCC_OscConfig+0x240>)
 8006028:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800602c:	6013      	str	r3, [r2, #0]
 800602e:	e00b      	b.n	8006048 <HAL_RCC_OscConfig+0xb0>
 8006030:	4b69      	ldr	r3, [pc, #420]	@ (80061d8 <HAL_RCC_OscConfig+0x240>)
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	4a68      	ldr	r2, [pc, #416]	@ (80061d8 <HAL_RCC_OscConfig+0x240>)
 8006036:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800603a:	6013      	str	r3, [r2, #0]
 800603c:	4b66      	ldr	r3, [pc, #408]	@ (80061d8 <HAL_RCC_OscConfig+0x240>)
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	4a65      	ldr	r2, [pc, #404]	@ (80061d8 <HAL_RCC_OscConfig+0x240>)
 8006042:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006046:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	685b      	ldr	r3, [r3, #4]
 800604c:	2b00      	cmp	r3, #0
 800604e:	d013      	beq.n	8006078 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006050:	f7fc f8b4 	bl	80021bc <HAL_GetTick>
 8006054:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006056:	e008      	b.n	800606a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006058:	f7fc f8b0 	bl	80021bc <HAL_GetTick>
 800605c:	4602      	mov	r2, r0
 800605e:	693b      	ldr	r3, [r7, #16]
 8006060:	1ad3      	subs	r3, r2, r3
 8006062:	2b64      	cmp	r3, #100	@ 0x64
 8006064:	d901      	bls.n	800606a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006066:	2303      	movs	r3, #3
 8006068:	e207      	b.n	800647a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800606a:	4b5b      	ldr	r3, [pc, #364]	@ (80061d8 <HAL_RCC_OscConfig+0x240>)
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006072:	2b00      	cmp	r3, #0
 8006074:	d0f0      	beq.n	8006058 <HAL_RCC_OscConfig+0xc0>
 8006076:	e014      	b.n	80060a2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006078:	f7fc f8a0 	bl	80021bc <HAL_GetTick>
 800607c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800607e:	e008      	b.n	8006092 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006080:	f7fc f89c 	bl	80021bc <HAL_GetTick>
 8006084:	4602      	mov	r2, r0
 8006086:	693b      	ldr	r3, [r7, #16]
 8006088:	1ad3      	subs	r3, r2, r3
 800608a:	2b64      	cmp	r3, #100	@ 0x64
 800608c:	d901      	bls.n	8006092 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800608e:	2303      	movs	r3, #3
 8006090:	e1f3      	b.n	800647a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006092:	4b51      	ldr	r3, [pc, #324]	@ (80061d8 <HAL_RCC_OscConfig+0x240>)
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800609a:	2b00      	cmp	r3, #0
 800609c:	d1f0      	bne.n	8006080 <HAL_RCC_OscConfig+0xe8>
 800609e:	e000      	b.n	80060a2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80060a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f003 0302 	and.w	r3, r3, #2
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d063      	beq.n	8006176 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80060ae:	4b4a      	ldr	r3, [pc, #296]	@ (80061d8 <HAL_RCC_OscConfig+0x240>)
 80060b0:	689b      	ldr	r3, [r3, #8]
 80060b2:	f003 030c 	and.w	r3, r3, #12
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d00b      	beq.n	80060d2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80060ba:	4b47      	ldr	r3, [pc, #284]	@ (80061d8 <HAL_RCC_OscConfig+0x240>)
 80060bc:	689b      	ldr	r3, [r3, #8]
 80060be:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80060c2:	2b08      	cmp	r3, #8
 80060c4:	d11c      	bne.n	8006100 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80060c6:	4b44      	ldr	r3, [pc, #272]	@ (80061d8 <HAL_RCC_OscConfig+0x240>)
 80060c8:	685b      	ldr	r3, [r3, #4]
 80060ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d116      	bne.n	8006100 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80060d2:	4b41      	ldr	r3, [pc, #260]	@ (80061d8 <HAL_RCC_OscConfig+0x240>)
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	f003 0302 	and.w	r3, r3, #2
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d005      	beq.n	80060ea <HAL_RCC_OscConfig+0x152>
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	68db      	ldr	r3, [r3, #12]
 80060e2:	2b01      	cmp	r3, #1
 80060e4:	d001      	beq.n	80060ea <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80060e6:	2301      	movs	r3, #1
 80060e8:	e1c7      	b.n	800647a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80060ea:	4b3b      	ldr	r3, [pc, #236]	@ (80061d8 <HAL_RCC_OscConfig+0x240>)
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	691b      	ldr	r3, [r3, #16]
 80060f6:	00db      	lsls	r3, r3, #3
 80060f8:	4937      	ldr	r1, [pc, #220]	@ (80061d8 <HAL_RCC_OscConfig+0x240>)
 80060fa:	4313      	orrs	r3, r2
 80060fc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80060fe:	e03a      	b.n	8006176 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	68db      	ldr	r3, [r3, #12]
 8006104:	2b00      	cmp	r3, #0
 8006106:	d020      	beq.n	800614a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006108:	4b34      	ldr	r3, [pc, #208]	@ (80061dc <HAL_RCC_OscConfig+0x244>)
 800610a:	2201      	movs	r2, #1
 800610c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800610e:	f7fc f855 	bl	80021bc <HAL_GetTick>
 8006112:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006114:	e008      	b.n	8006128 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006116:	f7fc f851 	bl	80021bc <HAL_GetTick>
 800611a:	4602      	mov	r2, r0
 800611c:	693b      	ldr	r3, [r7, #16]
 800611e:	1ad3      	subs	r3, r2, r3
 8006120:	2b02      	cmp	r3, #2
 8006122:	d901      	bls.n	8006128 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006124:	2303      	movs	r3, #3
 8006126:	e1a8      	b.n	800647a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006128:	4b2b      	ldr	r3, [pc, #172]	@ (80061d8 <HAL_RCC_OscConfig+0x240>)
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f003 0302 	and.w	r3, r3, #2
 8006130:	2b00      	cmp	r3, #0
 8006132:	d0f0      	beq.n	8006116 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006134:	4b28      	ldr	r3, [pc, #160]	@ (80061d8 <HAL_RCC_OscConfig+0x240>)
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	691b      	ldr	r3, [r3, #16]
 8006140:	00db      	lsls	r3, r3, #3
 8006142:	4925      	ldr	r1, [pc, #148]	@ (80061d8 <HAL_RCC_OscConfig+0x240>)
 8006144:	4313      	orrs	r3, r2
 8006146:	600b      	str	r3, [r1, #0]
 8006148:	e015      	b.n	8006176 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800614a:	4b24      	ldr	r3, [pc, #144]	@ (80061dc <HAL_RCC_OscConfig+0x244>)
 800614c:	2200      	movs	r2, #0
 800614e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006150:	f7fc f834 	bl	80021bc <HAL_GetTick>
 8006154:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006156:	e008      	b.n	800616a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006158:	f7fc f830 	bl	80021bc <HAL_GetTick>
 800615c:	4602      	mov	r2, r0
 800615e:	693b      	ldr	r3, [r7, #16]
 8006160:	1ad3      	subs	r3, r2, r3
 8006162:	2b02      	cmp	r3, #2
 8006164:	d901      	bls.n	800616a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006166:	2303      	movs	r3, #3
 8006168:	e187      	b.n	800647a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800616a:	4b1b      	ldr	r3, [pc, #108]	@ (80061d8 <HAL_RCC_OscConfig+0x240>)
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	f003 0302 	and.w	r3, r3, #2
 8006172:	2b00      	cmp	r3, #0
 8006174:	d1f0      	bne.n	8006158 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f003 0308 	and.w	r3, r3, #8
 800617e:	2b00      	cmp	r3, #0
 8006180:	d036      	beq.n	80061f0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	695b      	ldr	r3, [r3, #20]
 8006186:	2b00      	cmp	r3, #0
 8006188:	d016      	beq.n	80061b8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800618a:	4b15      	ldr	r3, [pc, #84]	@ (80061e0 <HAL_RCC_OscConfig+0x248>)
 800618c:	2201      	movs	r2, #1
 800618e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006190:	f7fc f814 	bl	80021bc <HAL_GetTick>
 8006194:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006196:	e008      	b.n	80061aa <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006198:	f7fc f810 	bl	80021bc <HAL_GetTick>
 800619c:	4602      	mov	r2, r0
 800619e:	693b      	ldr	r3, [r7, #16]
 80061a0:	1ad3      	subs	r3, r2, r3
 80061a2:	2b02      	cmp	r3, #2
 80061a4:	d901      	bls.n	80061aa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80061a6:	2303      	movs	r3, #3
 80061a8:	e167      	b.n	800647a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80061aa:	4b0b      	ldr	r3, [pc, #44]	@ (80061d8 <HAL_RCC_OscConfig+0x240>)
 80061ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80061ae:	f003 0302 	and.w	r3, r3, #2
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d0f0      	beq.n	8006198 <HAL_RCC_OscConfig+0x200>
 80061b6:	e01b      	b.n	80061f0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80061b8:	4b09      	ldr	r3, [pc, #36]	@ (80061e0 <HAL_RCC_OscConfig+0x248>)
 80061ba:	2200      	movs	r2, #0
 80061bc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80061be:	f7fb fffd 	bl	80021bc <HAL_GetTick>
 80061c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80061c4:	e00e      	b.n	80061e4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80061c6:	f7fb fff9 	bl	80021bc <HAL_GetTick>
 80061ca:	4602      	mov	r2, r0
 80061cc:	693b      	ldr	r3, [r7, #16]
 80061ce:	1ad3      	subs	r3, r2, r3
 80061d0:	2b02      	cmp	r3, #2
 80061d2:	d907      	bls.n	80061e4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80061d4:	2303      	movs	r3, #3
 80061d6:	e150      	b.n	800647a <HAL_RCC_OscConfig+0x4e2>
 80061d8:	40023800 	.word	0x40023800
 80061dc:	42470000 	.word	0x42470000
 80061e0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80061e4:	4b88      	ldr	r3, [pc, #544]	@ (8006408 <HAL_RCC_OscConfig+0x470>)
 80061e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80061e8:	f003 0302 	and.w	r3, r3, #2
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d1ea      	bne.n	80061c6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f003 0304 	and.w	r3, r3, #4
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	f000 8097 	beq.w	800632c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80061fe:	2300      	movs	r3, #0
 8006200:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006202:	4b81      	ldr	r3, [pc, #516]	@ (8006408 <HAL_RCC_OscConfig+0x470>)
 8006204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006206:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800620a:	2b00      	cmp	r3, #0
 800620c:	d10f      	bne.n	800622e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800620e:	2300      	movs	r3, #0
 8006210:	60bb      	str	r3, [r7, #8]
 8006212:	4b7d      	ldr	r3, [pc, #500]	@ (8006408 <HAL_RCC_OscConfig+0x470>)
 8006214:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006216:	4a7c      	ldr	r2, [pc, #496]	@ (8006408 <HAL_RCC_OscConfig+0x470>)
 8006218:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800621c:	6413      	str	r3, [r2, #64]	@ 0x40
 800621e:	4b7a      	ldr	r3, [pc, #488]	@ (8006408 <HAL_RCC_OscConfig+0x470>)
 8006220:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006222:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006226:	60bb      	str	r3, [r7, #8]
 8006228:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800622a:	2301      	movs	r3, #1
 800622c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800622e:	4b77      	ldr	r3, [pc, #476]	@ (800640c <HAL_RCC_OscConfig+0x474>)
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006236:	2b00      	cmp	r3, #0
 8006238:	d118      	bne.n	800626c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800623a:	4b74      	ldr	r3, [pc, #464]	@ (800640c <HAL_RCC_OscConfig+0x474>)
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	4a73      	ldr	r2, [pc, #460]	@ (800640c <HAL_RCC_OscConfig+0x474>)
 8006240:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006244:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006246:	f7fb ffb9 	bl	80021bc <HAL_GetTick>
 800624a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800624c:	e008      	b.n	8006260 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800624e:	f7fb ffb5 	bl	80021bc <HAL_GetTick>
 8006252:	4602      	mov	r2, r0
 8006254:	693b      	ldr	r3, [r7, #16]
 8006256:	1ad3      	subs	r3, r2, r3
 8006258:	2b02      	cmp	r3, #2
 800625a:	d901      	bls.n	8006260 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800625c:	2303      	movs	r3, #3
 800625e:	e10c      	b.n	800647a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006260:	4b6a      	ldr	r3, [pc, #424]	@ (800640c <HAL_RCC_OscConfig+0x474>)
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006268:	2b00      	cmp	r3, #0
 800626a:	d0f0      	beq.n	800624e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	689b      	ldr	r3, [r3, #8]
 8006270:	2b01      	cmp	r3, #1
 8006272:	d106      	bne.n	8006282 <HAL_RCC_OscConfig+0x2ea>
 8006274:	4b64      	ldr	r3, [pc, #400]	@ (8006408 <HAL_RCC_OscConfig+0x470>)
 8006276:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006278:	4a63      	ldr	r2, [pc, #396]	@ (8006408 <HAL_RCC_OscConfig+0x470>)
 800627a:	f043 0301 	orr.w	r3, r3, #1
 800627e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006280:	e01c      	b.n	80062bc <HAL_RCC_OscConfig+0x324>
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	689b      	ldr	r3, [r3, #8]
 8006286:	2b05      	cmp	r3, #5
 8006288:	d10c      	bne.n	80062a4 <HAL_RCC_OscConfig+0x30c>
 800628a:	4b5f      	ldr	r3, [pc, #380]	@ (8006408 <HAL_RCC_OscConfig+0x470>)
 800628c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800628e:	4a5e      	ldr	r2, [pc, #376]	@ (8006408 <HAL_RCC_OscConfig+0x470>)
 8006290:	f043 0304 	orr.w	r3, r3, #4
 8006294:	6713      	str	r3, [r2, #112]	@ 0x70
 8006296:	4b5c      	ldr	r3, [pc, #368]	@ (8006408 <HAL_RCC_OscConfig+0x470>)
 8006298:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800629a:	4a5b      	ldr	r2, [pc, #364]	@ (8006408 <HAL_RCC_OscConfig+0x470>)
 800629c:	f043 0301 	orr.w	r3, r3, #1
 80062a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80062a2:	e00b      	b.n	80062bc <HAL_RCC_OscConfig+0x324>
 80062a4:	4b58      	ldr	r3, [pc, #352]	@ (8006408 <HAL_RCC_OscConfig+0x470>)
 80062a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062a8:	4a57      	ldr	r2, [pc, #348]	@ (8006408 <HAL_RCC_OscConfig+0x470>)
 80062aa:	f023 0301 	bic.w	r3, r3, #1
 80062ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80062b0:	4b55      	ldr	r3, [pc, #340]	@ (8006408 <HAL_RCC_OscConfig+0x470>)
 80062b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062b4:	4a54      	ldr	r2, [pc, #336]	@ (8006408 <HAL_RCC_OscConfig+0x470>)
 80062b6:	f023 0304 	bic.w	r3, r3, #4
 80062ba:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	689b      	ldr	r3, [r3, #8]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d015      	beq.n	80062f0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062c4:	f7fb ff7a 	bl	80021bc <HAL_GetTick>
 80062c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80062ca:	e00a      	b.n	80062e2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062cc:	f7fb ff76 	bl	80021bc <HAL_GetTick>
 80062d0:	4602      	mov	r2, r0
 80062d2:	693b      	ldr	r3, [r7, #16]
 80062d4:	1ad3      	subs	r3, r2, r3
 80062d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80062da:	4293      	cmp	r3, r2
 80062dc:	d901      	bls.n	80062e2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80062de:	2303      	movs	r3, #3
 80062e0:	e0cb      	b.n	800647a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80062e2:	4b49      	ldr	r3, [pc, #292]	@ (8006408 <HAL_RCC_OscConfig+0x470>)
 80062e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062e6:	f003 0302 	and.w	r3, r3, #2
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d0ee      	beq.n	80062cc <HAL_RCC_OscConfig+0x334>
 80062ee:	e014      	b.n	800631a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80062f0:	f7fb ff64 	bl	80021bc <HAL_GetTick>
 80062f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80062f6:	e00a      	b.n	800630e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062f8:	f7fb ff60 	bl	80021bc <HAL_GetTick>
 80062fc:	4602      	mov	r2, r0
 80062fe:	693b      	ldr	r3, [r7, #16]
 8006300:	1ad3      	subs	r3, r2, r3
 8006302:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006306:	4293      	cmp	r3, r2
 8006308:	d901      	bls.n	800630e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800630a:	2303      	movs	r3, #3
 800630c:	e0b5      	b.n	800647a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800630e:	4b3e      	ldr	r3, [pc, #248]	@ (8006408 <HAL_RCC_OscConfig+0x470>)
 8006310:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006312:	f003 0302 	and.w	r3, r3, #2
 8006316:	2b00      	cmp	r3, #0
 8006318:	d1ee      	bne.n	80062f8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800631a:	7dfb      	ldrb	r3, [r7, #23]
 800631c:	2b01      	cmp	r3, #1
 800631e:	d105      	bne.n	800632c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006320:	4b39      	ldr	r3, [pc, #228]	@ (8006408 <HAL_RCC_OscConfig+0x470>)
 8006322:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006324:	4a38      	ldr	r2, [pc, #224]	@ (8006408 <HAL_RCC_OscConfig+0x470>)
 8006326:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800632a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	699b      	ldr	r3, [r3, #24]
 8006330:	2b00      	cmp	r3, #0
 8006332:	f000 80a1 	beq.w	8006478 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006336:	4b34      	ldr	r3, [pc, #208]	@ (8006408 <HAL_RCC_OscConfig+0x470>)
 8006338:	689b      	ldr	r3, [r3, #8]
 800633a:	f003 030c 	and.w	r3, r3, #12
 800633e:	2b08      	cmp	r3, #8
 8006340:	d05c      	beq.n	80063fc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	699b      	ldr	r3, [r3, #24]
 8006346:	2b02      	cmp	r3, #2
 8006348:	d141      	bne.n	80063ce <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800634a:	4b31      	ldr	r3, [pc, #196]	@ (8006410 <HAL_RCC_OscConfig+0x478>)
 800634c:	2200      	movs	r2, #0
 800634e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006350:	f7fb ff34 	bl	80021bc <HAL_GetTick>
 8006354:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006356:	e008      	b.n	800636a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006358:	f7fb ff30 	bl	80021bc <HAL_GetTick>
 800635c:	4602      	mov	r2, r0
 800635e:	693b      	ldr	r3, [r7, #16]
 8006360:	1ad3      	subs	r3, r2, r3
 8006362:	2b02      	cmp	r3, #2
 8006364:	d901      	bls.n	800636a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006366:	2303      	movs	r3, #3
 8006368:	e087      	b.n	800647a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800636a:	4b27      	ldr	r3, [pc, #156]	@ (8006408 <HAL_RCC_OscConfig+0x470>)
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006372:	2b00      	cmp	r3, #0
 8006374:	d1f0      	bne.n	8006358 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	69da      	ldr	r2, [r3, #28]
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	6a1b      	ldr	r3, [r3, #32]
 800637e:	431a      	orrs	r2, r3
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006384:	019b      	lsls	r3, r3, #6
 8006386:	431a      	orrs	r2, r3
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800638c:	085b      	lsrs	r3, r3, #1
 800638e:	3b01      	subs	r3, #1
 8006390:	041b      	lsls	r3, r3, #16
 8006392:	431a      	orrs	r2, r3
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006398:	061b      	lsls	r3, r3, #24
 800639a:	491b      	ldr	r1, [pc, #108]	@ (8006408 <HAL_RCC_OscConfig+0x470>)
 800639c:	4313      	orrs	r3, r2
 800639e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80063a0:	4b1b      	ldr	r3, [pc, #108]	@ (8006410 <HAL_RCC_OscConfig+0x478>)
 80063a2:	2201      	movs	r2, #1
 80063a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063a6:	f7fb ff09 	bl	80021bc <HAL_GetTick>
 80063aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80063ac:	e008      	b.n	80063c0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80063ae:	f7fb ff05 	bl	80021bc <HAL_GetTick>
 80063b2:	4602      	mov	r2, r0
 80063b4:	693b      	ldr	r3, [r7, #16]
 80063b6:	1ad3      	subs	r3, r2, r3
 80063b8:	2b02      	cmp	r3, #2
 80063ba:	d901      	bls.n	80063c0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80063bc:	2303      	movs	r3, #3
 80063be:	e05c      	b.n	800647a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80063c0:	4b11      	ldr	r3, [pc, #68]	@ (8006408 <HAL_RCC_OscConfig+0x470>)
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d0f0      	beq.n	80063ae <HAL_RCC_OscConfig+0x416>
 80063cc:	e054      	b.n	8006478 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80063ce:	4b10      	ldr	r3, [pc, #64]	@ (8006410 <HAL_RCC_OscConfig+0x478>)
 80063d0:	2200      	movs	r2, #0
 80063d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063d4:	f7fb fef2 	bl	80021bc <HAL_GetTick>
 80063d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80063da:	e008      	b.n	80063ee <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80063dc:	f7fb feee 	bl	80021bc <HAL_GetTick>
 80063e0:	4602      	mov	r2, r0
 80063e2:	693b      	ldr	r3, [r7, #16]
 80063e4:	1ad3      	subs	r3, r2, r3
 80063e6:	2b02      	cmp	r3, #2
 80063e8:	d901      	bls.n	80063ee <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80063ea:	2303      	movs	r3, #3
 80063ec:	e045      	b.n	800647a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80063ee:	4b06      	ldr	r3, [pc, #24]	@ (8006408 <HAL_RCC_OscConfig+0x470>)
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d1f0      	bne.n	80063dc <HAL_RCC_OscConfig+0x444>
 80063fa:	e03d      	b.n	8006478 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	699b      	ldr	r3, [r3, #24]
 8006400:	2b01      	cmp	r3, #1
 8006402:	d107      	bne.n	8006414 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006404:	2301      	movs	r3, #1
 8006406:	e038      	b.n	800647a <HAL_RCC_OscConfig+0x4e2>
 8006408:	40023800 	.word	0x40023800
 800640c:	40007000 	.word	0x40007000
 8006410:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006414:	4b1b      	ldr	r3, [pc, #108]	@ (8006484 <HAL_RCC_OscConfig+0x4ec>)
 8006416:	685b      	ldr	r3, [r3, #4]
 8006418:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	699b      	ldr	r3, [r3, #24]
 800641e:	2b01      	cmp	r3, #1
 8006420:	d028      	beq.n	8006474 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800642c:	429a      	cmp	r2, r3
 800642e:	d121      	bne.n	8006474 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800643a:	429a      	cmp	r2, r3
 800643c:	d11a      	bne.n	8006474 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800643e:	68fa      	ldr	r2, [r7, #12]
 8006440:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006444:	4013      	ands	r3, r2
 8006446:	687a      	ldr	r2, [r7, #4]
 8006448:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800644a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800644c:	4293      	cmp	r3, r2
 800644e:	d111      	bne.n	8006474 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800645a:	085b      	lsrs	r3, r3, #1
 800645c:	3b01      	subs	r3, #1
 800645e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006460:	429a      	cmp	r2, r3
 8006462:	d107      	bne.n	8006474 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800646e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006470:	429a      	cmp	r2, r3
 8006472:	d001      	beq.n	8006478 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006474:	2301      	movs	r3, #1
 8006476:	e000      	b.n	800647a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006478:	2300      	movs	r3, #0
}
 800647a:	4618      	mov	r0, r3
 800647c:	3718      	adds	r7, #24
 800647e:	46bd      	mov	sp, r7
 8006480:	bd80      	pop	{r7, pc}
 8006482:	bf00      	nop
 8006484:	40023800 	.word	0x40023800

08006488 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006488:	b580      	push	{r7, lr}
 800648a:	b084      	sub	sp, #16
 800648c:	af00      	add	r7, sp, #0
 800648e:	6078      	str	r0, [r7, #4]
 8006490:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	2b00      	cmp	r3, #0
 8006496:	d101      	bne.n	800649c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006498:	2301      	movs	r3, #1
 800649a:	e0cc      	b.n	8006636 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800649c:	4b68      	ldr	r3, [pc, #416]	@ (8006640 <HAL_RCC_ClockConfig+0x1b8>)
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	f003 0307 	and.w	r3, r3, #7
 80064a4:	683a      	ldr	r2, [r7, #0]
 80064a6:	429a      	cmp	r2, r3
 80064a8:	d90c      	bls.n	80064c4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80064aa:	4b65      	ldr	r3, [pc, #404]	@ (8006640 <HAL_RCC_ClockConfig+0x1b8>)
 80064ac:	683a      	ldr	r2, [r7, #0]
 80064ae:	b2d2      	uxtb	r2, r2
 80064b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80064b2:	4b63      	ldr	r3, [pc, #396]	@ (8006640 <HAL_RCC_ClockConfig+0x1b8>)
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	f003 0307 	and.w	r3, r3, #7
 80064ba:	683a      	ldr	r2, [r7, #0]
 80064bc:	429a      	cmp	r2, r3
 80064be:	d001      	beq.n	80064c4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80064c0:	2301      	movs	r3, #1
 80064c2:	e0b8      	b.n	8006636 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f003 0302 	and.w	r3, r3, #2
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d020      	beq.n	8006512 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f003 0304 	and.w	r3, r3, #4
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d005      	beq.n	80064e8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80064dc:	4b59      	ldr	r3, [pc, #356]	@ (8006644 <HAL_RCC_ClockConfig+0x1bc>)
 80064de:	689b      	ldr	r3, [r3, #8]
 80064e0:	4a58      	ldr	r2, [pc, #352]	@ (8006644 <HAL_RCC_ClockConfig+0x1bc>)
 80064e2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80064e6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f003 0308 	and.w	r3, r3, #8
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d005      	beq.n	8006500 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80064f4:	4b53      	ldr	r3, [pc, #332]	@ (8006644 <HAL_RCC_ClockConfig+0x1bc>)
 80064f6:	689b      	ldr	r3, [r3, #8]
 80064f8:	4a52      	ldr	r2, [pc, #328]	@ (8006644 <HAL_RCC_ClockConfig+0x1bc>)
 80064fa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80064fe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006500:	4b50      	ldr	r3, [pc, #320]	@ (8006644 <HAL_RCC_ClockConfig+0x1bc>)
 8006502:	689b      	ldr	r3, [r3, #8]
 8006504:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	689b      	ldr	r3, [r3, #8]
 800650c:	494d      	ldr	r1, [pc, #308]	@ (8006644 <HAL_RCC_ClockConfig+0x1bc>)
 800650e:	4313      	orrs	r3, r2
 8006510:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	f003 0301 	and.w	r3, r3, #1
 800651a:	2b00      	cmp	r3, #0
 800651c:	d044      	beq.n	80065a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	685b      	ldr	r3, [r3, #4]
 8006522:	2b01      	cmp	r3, #1
 8006524:	d107      	bne.n	8006536 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006526:	4b47      	ldr	r3, [pc, #284]	@ (8006644 <HAL_RCC_ClockConfig+0x1bc>)
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800652e:	2b00      	cmp	r3, #0
 8006530:	d119      	bne.n	8006566 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006532:	2301      	movs	r3, #1
 8006534:	e07f      	b.n	8006636 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	685b      	ldr	r3, [r3, #4]
 800653a:	2b02      	cmp	r3, #2
 800653c:	d003      	beq.n	8006546 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006542:	2b03      	cmp	r3, #3
 8006544:	d107      	bne.n	8006556 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006546:	4b3f      	ldr	r3, [pc, #252]	@ (8006644 <HAL_RCC_ClockConfig+0x1bc>)
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800654e:	2b00      	cmp	r3, #0
 8006550:	d109      	bne.n	8006566 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006552:	2301      	movs	r3, #1
 8006554:	e06f      	b.n	8006636 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006556:	4b3b      	ldr	r3, [pc, #236]	@ (8006644 <HAL_RCC_ClockConfig+0x1bc>)
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	f003 0302 	and.w	r3, r3, #2
 800655e:	2b00      	cmp	r3, #0
 8006560:	d101      	bne.n	8006566 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006562:	2301      	movs	r3, #1
 8006564:	e067      	b.n	8006636 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006566:	4b37      	ldr	r3, [pc, #220]	@ (8006644 <HAL_RCC_ClockConfig+0x1bc>)
 8006568:	689b      	ldr	r3, [r3, #8]
 800656a:	f023 0203 	bic.w	r2, r3, #3
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	685b      	ldr	r3, [r3, #4]
 8006572:	4934      	ldr	r1, [pc, #208]	@ (8006644 <HAL_RCC_ClockConfig+0x1bc>)
 8006574:	4313      	orrs	r3, r2
 8006576:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006578:	f7fb fe20 	bl	80021bc <HAL_GetTick>
 800657c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800657e:	e00a      	b.n	8006596 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006580:	f7fb fe1c 	bl	80021bc <HAL_GetTick>
 8006584:	4602      	mov	r2, r0
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	1ad3      	subs	r3, r2, r3
 800658a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800658e:	4293      	cmp	r3, r2
 8006590:	d901      	bls.n	8006596 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006592:	2303      	movs	r3, #3
 8006594:	e04f      	b.n	8006636 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006596:	4b2b      	ldr	r3, [pc, #172]	@ (8006644 <HAL_RCC_ClockConfig+0x1bc>)
 8006598:	689b      	ldr	r3, [r3, #8]
 800659a:	f003 020c 	and.w	r2, r3, #12
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	685b      	ldr	r3, [r3, #4]
 80065a2:	009b      	lsls	r3, r3, #2
 80065a4:	429a      	cmp	r2, r3
 80065a6:	d1eb      	bne.n	8006580 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80065a8:	4b25      	ldr	r3, [pc, #148]	@ (8006640 <HAL_RCC_ClockConfig+0x1b8>)
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	f003 0307 	and.w	r3, r3, #7
 80065b0:	683a      	ldr	r2, [r7, #0]
 80065b2:	429a      	cmp	r2, r3
 80065b4:	d20c      	bcs.n	80065d0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80065b6:	4b22      	ldr	r3, [pc, #136]	@ (8006640 <HAL_RCC_ClockConfig+0x1b8>)
 80065b8:	683a      	ldr	r2, [r7, #0]
 80065ba:	b2d2      	uxtb	r2, r2
 80065bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80065be:	4b20      	ldr	r3, [pc, #128]	@ (8006640 <HAL_RCC_ClockConfig+0x1b8>)
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f003 0307 	and.w	r3, r3, #7
 80065c6:	683a      	ldr	r2, [r7, #0]
 80065c8:	429a      	cmp	r2, r3
 80065ca:	d001      	beq.n	80065d0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80065cc:	2301      	movs	r3, #1
 80065ce:	e032      	b.n	8006636 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	f003 0304 	and.w	r3, r3, #4
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d008      	beq.n	80065ee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80065dc:	4b19      	ldr	r3, [pc, #100]	@ (8006644 <HAL_RCC_ClockConfig+0x1bc>)
 80065de:	689b      	ldr	r3, [r3, #8]
 80065e0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	68db      	ldr	r3, [r3, #12]
 80065e8:	4916      	ldr	r1, [pc, #88]	@ (8006644 <HAL_RCC_ClockConfig+0x1bc>)
 80065ea:	4313      	orrs	r3, r2
 80065ec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	f003 0308 	and.w	r3, r3, #8
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d009      	beq.n	800660e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80065fa:	4b12      	ldr	r3, [pc, #72]	@ (8006644 <HAL_RCC_ClockConfig+0x1bc>)
 80065fc:	689b      	ldr	r3, [r3, #8]
 80065fe:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	691b      	ldr	r3, [r3, #16]
 8006606:	00db      	lsls	r3, r3, #3
 8006608:	490e      	ldr	r1, [pc, #56]	@ (8006644 <HAL_RCC_ClockConfig+0x1bc>)
 800660a:	4313      	orrs	r3, r2
 800660c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800660e:	f000 f821 	bl	8006654 <HAL_RCC_GetSysClockFreq>
 8006612:	4602      	mov	r2, r0
 8006614:	4b0b      	ldr	r3, [pc, #44]	@ (8006644 <HAL_RCC_ClockConfig+0x1bc>)
 8006616:	689b      	ldr	r3, [r3, #8]
 8006618:	091b      	lsrs	r3, r3, #4
 800661a:	f003 030f 	and.w	r3, r3, #15
 800661e:	490a      	ldr	r1, [pc, #40]	@ (8006648 <HAL_RCC_ClockConfig+0x1c0>)
 8006620:	5ccb      	ldrb	r3, [r1, r3]
 8006622:	fa22 f303 	lsr.w	r3, r2, r3
 8006626:	4a09      	ldr	r2, [pc, #36]	@ (800664c <HAL_RCC_ClockConfig+0x1c4>)
 8006628:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800662a:	4b09      	ldr	r3, [pc, #36]	@ (8006650 <HAL_RCC_ClockConfig+0x1c8>)
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	4618      	mov	r0, r3
 8006630:	f7fb fd80 	bl	8002134 <HAL_InitTick>

  return HAL_OK;
 8006634:	2300      	movs	r3, #0
}
 8006636:	4618      	mov	r0, r3
 8006638:	3710      	adds	r7, #16
 800663a:	46bd      	mov	sp, r7
 800663c:	bd80      	pop	{r7, pc}
 800663e:	bf00      	nop
 8006640:	40023c00 	.word	0x40023c00
 8006644:	40023800 	.word	0x40023800
 8006648:	080151b8 	.word	0x080151b8
 800664c:	20000008 	.word	0x20000008
 8006650:	2000000c 	.word	0x2000000c

08006654 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006654:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006658:	b090      	sub	sp, #64	@ 0x40
 800665a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800665c:	2300      	movs	r3, #0
 800665e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8006660:	2300      	movs	r3, #0
 8006662:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8006664:	2300      	movs	r3, #0
 8006666:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8006668:	2300      	movs	r3, #0
 800666a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800666c:	4b59      	ldr	r3, [pc, #356]	@ (80067d4 <HAL_RCC_GetSysClockFreq+0x180>)
 800666e:	689b      	ldr	r3, [r3, #8]
 8006670:	f003 030c 	and.w	r3, r3, #12
 8006674:	2b08      	cmp	r3, #8
 8006676:	d00d      	beq.n	8006694 <HAL_RCC_GetSysClockFreq+0x40>
 8006678:	2b08      	cmp	r3, #8
 800667a:	f200 80a1 	bhi.w	80067c0 <HAL_RCC_GetSysClockFreq+0x16c>
 800667e:	2b00      	cmp	r3, #0
 8006680:	d002      	beq.n	8006688 <HAL_RCC_GetSysClockFreq+0x34>
 8006682:	2b04      	cmp	r3, #4
 8006684:	d003      	beq.n	800668e <HAL_RCC_GetSysClockFreq+0x3a>
 8006686:	e09b      	b.n	80067c0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006688:	4b53      	ldr	r3, [pc, #332]	@ (80067d8 <HAL_RCC_GetSysClockFreq+0x184>)
 800668a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800668c:	e09b      	b.n	80067c6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800668e:	4b53      	ldr	r3, [pc, #332]	@ (80067dc <HAL_RCC_GetSysClockFreq+0x188>)
 8006690:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006692:	e098      	b.n	80067c6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006694:	4b4f      	ldr	r3, [pc, #316]	@ (80067d4 <HAL_RCC_GetSysClockFreq+0x180>)
 8006696:	685b      	ldr	r3, [r3, #4]
 8006698:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800669c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800669e:	4b4d      	ldr	r3, [pc, #308]	@ (80067d4 <HAL_RCC_GetSysClockFreq+0x180>)
 80066a0:	685b      	ldr	r3, [r3, #4]
 80066a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d028      	beq.n	80066fc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80066aa:	4b4a      	ldr	r3, [pc, #296]	@ (80067d4 <HAL_RCC_GetSysClockFreq+0x180>)
 80066ac:	685b      	ldr	r3, [r3, #4]
 80066ae:	099b      	lsrs	r3, r3, #6
 80066b0:	2200      	movs	r2, #0
 80066b2:	623b      	str	r3, [r7, #32]
 80066b4:	627a      	str	r2, [r7, #36]	@ 0x24
 80066b6:	6a3b      	ldr	r3, [r7, #32]
 80066b8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80066bc:	2100      	movs	r1, #0
 80066be:	4b47      	ldr	r3, [pc, #284]	@ (80067dc <HAL_RCC_GetSysClockFreq+0x188>)
 80066c0:	fb03 f201 	mul.w	r2, r3, r1
 80066c4:	2300      	movs	r3, #0
 80066c6:	fb00 f303 	mul.w	r3, r0, r3
 80066ca:	4413      	add	r3, r2
 80066cc:	4a43      	ldr	r2, [pc, #268]	@ (80067dc <HAL_RCC_GetSysClockFreq+0x188>)
 80066ce:	fba0 1202 	umull	r1, r2, r0, r2
 80066d2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80066d4:	460a      	mov	r2, r1
 80066d6:	62ba      	str	r2, [r7, #40]	@ 0x28
 80066d8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80066da:	4413      	add	r3, r2
 80066dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80066de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066e0:	2200      	movs	r2, #0
 80066e2:	61bb      	str	r3, [r7, #24]
 80066e4:	61fa      	str	r2, [r7, #28]
 80066e6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80066ea:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80066ee:	f7fa fb35 	bl	8000d5c <__aeabi_uldivmod>
 80066f2:	4602      	mov	r2, r0
 80066f4:	460b      	mov	r3, r1
 80066f6:	4613      	mov	r3, r2
 80066f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80066fa:	e053      	b.n	80067a4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80066fc:	4b35      	ldr	r3, [pc, #212]	@ (80067d4 <HAL_RCC_GetSysClockFreq+0x180>)
 80066fe:	685b      	ldr	r3, [r3, #4]
 8006700:	099b      	lsrs	r3, r3, #6
 8006702:	2200      	movs	r2, #0
 8006704:	613b      	str	r3, [r7, #16]
 8006706:	617a      	str	r2, [r7, #20]
 8006708:	693b      	ldr	r3, [r7, #16]
 800670a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800670e:	f04f 0b00 	mov.w	fp, #0
 8006712:	4652      	mov	r2, sl
 8006714:	465b      	mov	r3, fp
 8006716:	f04f 0000 	mov.w	r0, #0
 800671a:	f04f 0100 	mov.w	r1, #0
 800671e:	0159      	lsls	r1, r3, #5
 8006720:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006724:	0150      	lsls	r0, r2, #5
 8006726:	4602      	mov	r2, r0
 8006728:	460b      	mov	r3, r1
 800672a:	ebb2 080a 	subs.w	r8, r2, sl
 800672e:	eb63 090b 	sbc.w	r9, r3, fp
 8006732:	f04f 0200 	mov.w	r2, #0
 8006736:	f04f 0300 	mov.w	r3, #0
 800673a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800673e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8006742:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8006746:	ebb2 0408 	subs.w	r4, r2, r8
 800674a:	eb63 0509 	sbc.w	r5, r3, r9
 800674e:	f04f 0200 	mov.w	r2, #0
 8006752:	f04f 0300 	mov.w	r3, #0
 8006756:	00eb      	lsls	r3, r5, #3
 8006758:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800675c:	00e2      	lsls	r2, r4, #3
 800675e:	4614      	mov	r4, r2
 8006760:	461d      	mov	r5, r3
 8006762:	eb14 030a 	adds.w	r3, r4, sl
 8006766:	603b      	str	r3, [r7, #0]
 8006768:	eb45 030b 	adc.w	r3, r5, fp
 800676c:	607b      	str	r3, [r7, #4]
 800676e:	f04f 0200 	mov.w	r2, #0
 8006772:	f04f 0300 	mov.w	r3, #0
 8006776:	e9d7 4500 	ldrd	r4, r5, [r7]
 800677a:	4629      	mov	r1, r5
 800677c:	028b      	lsls	r3, r1, #10
 800677e:	4621      	mov	r1, r4
 8006780:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006784:	4621      	mov	r1, r4
 8006786:	028a      	lsls	r2, r1, #10
 8006788:	4610      	mov	r0, r2
 800678a:	4619      	mov	r1, r3
 800678c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800678e:	2200      	movs	r2, #0
 8006790:	60bb      	str	r3, [r7, #8]
 8006792:	60fa      	str	r2, [r7, #12]
 8006794:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006798:	f7fa fae0 	bl	8000d5c <__aeabi_uldivmod>
 800679c:	4602      	mov	r2, r0
 800679e:	460b      	mov	r3, r1
 80067a0:	4613      	mov	r3, r2
 80067a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80067a4:	4b0b      	ldr	r3, [pc, #44]	@ (80067d4 <HAL_RCC_GetSysClockFreq+0x180>)
 80067a6:	685b      	ldr	r3, [r3, #4]
 80067a8:	0c1b      	lsrs	r3, r3, #16
 80067aa:	f003 0303 	and.w	r3, r3, #3
 80067ae:	3301      	adds	r3, #1
 80067b0:	005b      	lsls	r3, r3, #1
 80067b2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80067b4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80067b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80067bc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80067be:	e002      	b.n	80067c6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80067c0:	4b05      	ldr	r3, [pc, #20]	@ (80067d8 <HAL_RCC_GetSysClockFreq+0x184>)
 80067c2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80067c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80067c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80067c8:	4618      	mov	r0, r3
 80067ca:	3740      	adds	r7, #64	@ 0x40
 80067cc:	46bd      	mov	sp, r7
 80067ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80067d2:	bf00      	nop
 80067d4:	40023800 	.word	0x40023800
 80067d8:	00f42400 	.word	0x00f42400
 80067dc:	00b71b00 	.word	0x00b71b00

080067e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80067e0:	b480      	push	{r7}
 80067e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80067e4:	4b03      	ldr	r3, [pc, #12]	@ (80067f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80067e6:	681b      	ldr	r3, [r3, #0]
}
 80067e8:	4618      	mov	r0, r3
 80067ea:	46bd      	mov	sp, r7
 80067ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f0:	4770      	bx	lr
 80067f2:	bf00      	nop
 80067f4:	20000008 	.word	0x20000008

080067f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80067f8:	b580      	push	{r7, lr}
 80067fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80067fc:	f7ff fff0 	bl	80067e0 <HAL_RCC_GetHCLKFreq>
 8006800:	4602      	mov	r2, r0
 8006802:	4b05      	ldr	r3, [pc, #20]	@ (8006818 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006804:	689b      	ldr	r3, [r3, #8]
 8006806:	0a9b      	lsrs	r3, r3, #10
 8006808:	f003 0307 	and.w	r3, r3, #7
 800680c:	4903      	ldr	r1, [pc, #12]	@ (800681c <HAL_RCC_GetPCLK1Freq+0x24>)
 800680e:	5ccb      	ldrb	r3, [r1, r3]
 8006810:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006814:	4618      	mov	r0, r3
 8006816:	bd80      	pop	{r7, pc}
 8006818:	40023800 	.word	0x40023800
 800681c:	080151c8 	.word	0x080151c8

08006820 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006820:	b580      	push	{r7, lr}
 8006822:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006824:	f7ff ffdc 	bl	80067e0 <HAL_RCC_GetHCLKFreq>
 8006828:	4602      	mov	r2, r0
 800682a:	4b05      	ldr	r3, [pc, #20]	@ (8006840 <HAL_RCC_GetPCLK2Freq+0x20>)
 800682c:	689b      	ldr	r3, [r3, #8]
 800682e:	0b5b      	lsrs	r3, r3, #13
 8006830:	f003 0307 	and.w	r3, r3, #7
 8006834:	4903      	ldr	r1, [pc, #12]	@ (8006844 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006836:	5ccb      	ldrb	r3, [r1, r3]
 8006838:	fa22 f303 	lsr.w	r3, r2, r3
}
 800683c:	4618      	mov	r0, r3
 800683e:	bd80      	pop	{r7, pc}
 8006840:	40023800 	.word	0x40023800
 8006844:	080151c8 	.word	0x080151c8

08006848 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006848:	b580      	push	{r7, lr}
 800684a:	b082      	sub	sp, #8
 800684c:	af00      	add	r7, sp, #0
 800684e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2b00      	cmp	r3, #0
 8006854:	d101      	bne.n	800685a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006856:	2301      	movs	r3, #1
 8006858:	e07b      	b.n	8006952 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800685e:	2b00      	cmp	r3, #0
 8006860:	d108      	bne.n	8006874 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	685b      	ldr	r3, [r3, #4]
 8006866:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800686a:	d009      	beq.n	8006880 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2200      	movs	r2, #0
 8006870:	61da      	str	r2, [r3, #28]
 8006872:	e005      	b.n	8006880 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2200      	movs	r2, #0
 8006878:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	2200      	movs	r2, #0
 800687e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2200      	movs	r2, #0
 8006884:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800688c:	b2db      	uxtb	r3, r3
 800688e:	2b00      	cmp	r3, #0
 8006890:	d106      	bne.n	80068a0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	2200      	movs	r2, #0
 8006896:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800689a:	6878      	ldr	r0, [r7, #4]
 800689c:	f7fb f914 	bl	8001ac8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2202      	movs	r2, #2
 80068a4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	681a      	ldr	r2, [r3, #0]
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80068b6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	685b      	ldr	r3, [r3, #4]
 80068bc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	689b      	ldr	r3, [r3, #8]
 80068c4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80068c8:	431a      	orrs	r2, r3
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	68db      	ldr	r3, [r3, #12]
 80068ce:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80068d2:	431a      	orrs	r2, r3
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	691b      	ldr	r3, [r3, #16]
 80068d8:	f003 0302 	and.w	r3, r3, #2
 80068dc:	431a      	orrs	r2, r3
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	695b      	ldr	r3, [r3, #20]
 80068e2:	f003 0301 	and.w	r3, r3, #1
 80068e6:	431a      	orrs	r2, r3
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	699b      	ldr	r3, [r3, #24]
 80068ec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80068f0:	431a      	orrs	r2, r3
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	69db      	ldr	r3, [r3, #28]
 80068f6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80068fa:	431a      	orrs	r2, r3
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	6a1b      	ldr	r3, [r3, #32]
 8006900:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006904:	ea42 0103 	orr.w	r1, r2, r3
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800690c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	430a      	orrs	r2, r1
 8006916:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	699b      	ldr	r3, [r3, #24]
 800691c:	0c1b      	lsrs	r3, r3, #16
 800691e:	f003 0104 	and.w	r1, r3, #4
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006926:	f003 0210 	and.w	r2, r3, #16
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	430a      	orrs	r2, r1
 8006930:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	69da      	ldr	r2, [r3, #28]
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006940:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	2200      	movs	r2, #0
 8006946:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2201      	movs	r2, #1
 800694c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006950:	2300      	movs	r3, #0
}
 8006952:	4618      	mov	r0, r3
 8006954:	3708      	adds	r7, #8
 8006956:	46bd      	mov	sp, r7
 8006958:	bd80      	pop	{r7, pc}

0800695a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800695a:	b580      	push	{r7, lr}
 800695c:	b082      	sub	sp, #8
 800695e:	af00      	add	r7, sp, #0
 8006960:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d101      	bne.n	800696c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006968:	2301      	movs	r3, #1
 800696a:	e041      	b.n	80069f0 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006972:	b2db      	uxtb	r3, r3
 8006974:	2b00      	cmp	r3, #0
 8006976:	d106      	bne.n	8006986 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2200      	movs	r2, #0
 800697c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006980:	6878      	ldr	r0, [r7, #4]
 8006982:	f7fb f8e9 	bl	8001b58 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	2202      	movs	r2, #2
 800698a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681a      	ldr	r2, [r3, #0]
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	3304      	adds	r3, #4
 8006996:	4619      	mov	r1, r3
 8006998:	4610      	mov	r0, r2
 800699a:	f000 fa11 	bl	8006dc0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	2201      	movs	r2, #1
 80069a2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	2201      	movs	r2, #1
 80069aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	2201      	movs	r2, #1
 80069b2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	2201      	movs	r2, #1
 80069ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	2201      	movs	r2, #1
 80069c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	2201      	movs	r2, #1
 80069ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	2201      	movs	r2, #1
 80069d2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	2201      	movs	r2, #1
 80069da:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	2201      	movs	r2, #1
 80069e2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	2201      	movs	r2, #1
 80069ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80069ee:	2300      	movs	r3, #0
}
 80069f0:	4618      	mov	r0, r3
 80069f2:	3708      	adds	r7, #8
 80069f4:	46bd      	mov	sp, r7
 80069f6:	bd80      	pop	{r7, pc}

080069f8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80069f8:	b580      	push	{r7, lr}
 80069fa:	b082      	sub	sp, #8
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d101      	bne.n	8006a0a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006a06:	2301      	movs	r3, #1
 8006a08:	e041      	b.n	8006a8e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006a10:	b2db      	uxtb	r3, r3
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d106      	bne.n	8006a24 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	2200      	movs	r2, #0
 8006a1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006a1e:	6878      	ldr	r0, [r7, #4]
 8006a20:	f000 f839 	bl	8006a96 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2202      	movs	r2, #2
 8006a28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681a      	ldr	r2, [r3, #0]
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	3304      	adds	r3, #4
 8006a34:	4619      	mov	r1, r3
 8006a36:	4610      	mov	r0, r2
 8006a38:	f000 f9c2 	bl	8006dc0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2201      	movs	r2, #1
 8006a40:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2201      	movs	r2, #1
 8006a48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2201      	movs	r2, #1
 8006a50:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2201      	movs	r2, #1
 8006a58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2201      	movs	r2, #1
 8006a60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2201      	movs	r2, #1
 8006a68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2201      	movs	r2, #1
 8006a70:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	2201      	movs	r2, #1
 8006a78:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	2201      	movs	r2, #1
 8006a80:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	2201      	movs	r2, #1
 8006a88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006a8c:	2300      	movs	r3, #0
}
 8006a8e:	4618      	mov	r0, r3
 8006a90:	3708      	adds	r7, #8
 8006a92:	46bd      	mov	sp, r7
 8006a94:	bd80      	pop	{r7, pc}

08006a96 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006a96:	b480      	push	{r7}
 8006a98:	b083      	sub	sp, #12
 8006a9a:	af00      	add	r7, sp, #0
 8006a9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006a9e:	bf00      	nop
 8006aa0:	370c      	adds	r7, #12
 8006aa2:	46bd      	mov	sp, r7
 8006aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa8:	4770      	bx	lr
	...

08006aac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006aac:	b580      	push	{r7, lr}
 8006aae:	b086      	sub	sp, #24
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	60f8      	str	r0, [r7, #12]
 8006ab4:	60b9      	str	r1, [r7, #8]
 8006ab6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006ab8:	2300      	movs	r3, #0
 8006aba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006ac2:	2b01      	cmp	r3, #1
 8006ac4:	d101      	bne.n	8006aca <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006ac6:	2302      	movs	r3, #2
 8006ac8:	e0ae      	b.n	8006c28 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	2201      	movs	r2, #1
 8006ace:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	2b0c      	cmp	r3, #12
 8006ad6:	f200 809f 	bhi.w	8006c18 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006ada:	a201      	add	r2, pc, #4	@ (adr r2, 8006ae0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006adc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ae0:	08006b15 	.word	0x08006b15
 8006ae4:	08006c19 	.word	0x08006c19
 8006ae8:	08006c19 	.word	0x08006c19
 8006aec:	08006c19 	.word	0x08006c19
 8006af0:	08006b55 	.word	0x08006b55
 8006af4:	08006c19 	.word	0x08006c19
 8006af8:	08006c19 	.word	0x08006c19
 8006afc:	08006c19 	.word	0x08006c19
 8006b00:	08006b97 	.word	0x08006b97
 8006b04:	08006c19 	.word	0x08006c19
 8006b08:	08006c19 	.word	0x08006c19
 8006b0c:	08006c19 	.word	0x08006c19
 8006b10:	08006bd7 	.word	0x08006bd7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	68b9      	ldr	r1, [r7, #8]
 8006b1a:	4618      	mov	r0, r3
 8006b1c:	f000 f9fc 	bl	8006f18 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	699a      	ldr	r2, [r3, #24]
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	f042 0208 	orr.w	r2, r2, #8
 8006b2e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	699a      	ldr	r2, [r3, #24]
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	f022 0204 	bic.w	r2, r2, #4
 8006b3e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	6999      	ldr	r1, [r3, #24]
 8006b46:	68bb      	ldr	r3, [r7, #8]
 8006b48:	691a      	ldr	r2, [r3, #16]
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	430a      	orrs	r2, r1
 8006b50:	619a      	str	r2, [r3, #24]
      break;
 8006b52:	e064      	b.n	8006c1e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	68b9      	ldr	r1, [r7, #8]
 8006b5a:	4618      	mov	r0, r3
 8006b5c:	f000 fa4c 	bl	8006ff8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	699a      	ldr	r2, [r3, #24]
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006b6e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	699a      	ldr	r2, [r3, #24]
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006b7e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	6999      	ldr	r1, [r3, #24]
 8006b86:	68bb      	ldr	r3, [r7, #8]
 8006b88:	691b      	ldr	r3, [r3, #16]
 8006b8a:	021a      	lsls	r2, r3, #8
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	430a      	orrs	r2, r1
 8006b92:	619a      	str	r2, [r3, #24]
      break;
 8006b94:	e043      	b.n	8006c1e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	68b9      	ldr	r1, [r7, #8]
 8006b9c:	4618      	mov	r0, r3
 8006b9e:	f000 faa1 	bl	80070e4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	69da      	ldr	r2, [r3, #28]
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	f042 0208 	orr.w	r2, r2, #8
 8006bb0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	69da      	ldr	r2, [r3, #28]
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	f022 0204 	bic.w	r2, r2, #4
 8006bc0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	69d9      	ldr	r1, [r3, #28]
 8006bc8:	68bb      	ldr	r3, [r7, #8]
 8006bca:	691a      	ldr	r2, [r3, #16]
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	430a      	orrs	r2, r1
 8006bd2:	61da      	str	r2, [r3, #28]
      break;
 8006bd4:	e023      	b.n	8006c1e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	68b9      	ldr	r1, [r7, #8]
 8006bdc:	4618      	mov	r0, r3
 8006bde:	f000 faf5 	bl	80071cc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	69da      	ldr	r2, [r3, #28]
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006bf0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	69da      	ldr	r2, [r3, #28]
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006c00:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	69d9      	ldr	r1, [r3, #28]
 8006c08:	68bb      	ldr	r3, [r7, #8]
 8006c0a:	691b      	ldr	r3, [r3, #16]
 8006c0c:	021a      	lsls	r2, r3, #8
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	430a      	orrs	r2, r1
 8006c14:	61da      	str	r2, [r3, #28]
      break;
 8006c16:	e002      	b.n	8006c1e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006c18:	2301      	movs	r3, #1
 8006c1a:	75fb      	strb	r3, [r7, #23]
      break;
 8006c1c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	2200      	movs	r2, #0
 8006c22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006c26:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c28:	4618      	mov	r0, r3
 8006c2a:	3718      	adds	r7, #24
 8006c2c:	46bd      	mov	sp, r7
 8006c2e:	bd80      	pop	{r7, pc}

08006c30 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006c30:	b580      	push	{r7, lr}
 8006c32:	b084      	sub	sp, #16
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	6078      	str	r0, [r7, #4]
 8006c38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006c44:	2b01      	cmp	r3, #1
 8006c46:	d101      	bne.n	8006c4c <HAL_TIM_ConfigClockSource+0x1c>
 8006c48:	2302      	movs	r3, #2
 8006c4a:	e0b4      	b.n	8006db6 <HAL_TIM_ConfigClockSource+0x186>
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	2201      	movs	r2, #1
 8006c50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2202      	movs	r2, #2
 8006c58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	689b      	ldr	r3, [r3, #8]
 8006c62:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006c64:	68bb      	ldr	r3, [r7, #8]
 8006c66:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006c6a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006c6c:	68bb      	ldr	r3, [r7, #8]
 8006c6e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006c72:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	68ba      	ldr	r2, [r7, #8]
 8006c7a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006c7c:	683b      	ldr	r3, [r7, #0]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006c84:	d03e      	beq.n	8006d04 <HAL_TIM_ConfigClockSource+0xd4>
 8006c86:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006c8a:	f200 8087 	bhi.w	8006d9c <HAL_TIM_ConfigClockSource+0x16c>
 8006c8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c92:	f000 8086 	beq.w	8006da2 <HAL_TIM_ConfigClockSource+0x172>
 8006c96:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c9a:	d87f      	bhi.n	8006d9c <HAL_TIM_ConfigClockSource+0x16c>
 8006c9c:	2b70      	cmp	r3, #112	@ 0x70
 8006c9e:	d01a      	beq.n	8006cd6 <HAL_TIM_ConfigClockSource+0xa6>
 8006ca0:	2b70      	cmp	r3, #112	@ 0x70
 8006ca2:	d87b      	bhi.n	8006d9c <HAL_TIM_ConfigClockSource+0x16c>
 8006ca4:	2b60      	cmp	r3, #96	@ 0x60
 8006ca6:	d050      	beq.n	8006d4a <HAL_TIM_ConfigClockSource+0x11a>
 8006ca8:	2b60      	cmp	r3, #96	@ 0x60
 8006caa:	d877      	bhi.n	8006d9c <HAL_TIM_ConfigClockSource+0x16c>
 8006cac:	2b50      	cmp	r3, #80	@ 0x50
 8006cae:	d03c      	beq.n	8006d2a <HAL_TIM_ConfigClockSource+0xfa>
 8006cb0:	2b50      	cmp	r3, #80	@ 0x50
 8006cb2:	d873      	bhi.n	8006d9c <HAL_TIM_ConfigClockSource+0x16c>
 8006cb4:	2b40      	cmp	r3, #64	@ 0x40
 8006cb6:	d058      	beq.n	8006d6a <HAL_TIM_ConfigClockSource+0x13a>
 8006cb8:	2b40      	cmp	r3, #64	@ 0x40
 8006cba:	d86f      	bhi.n	8006d9c <HAL_TIM_ConfigClockSource+0x16c>
 8006cbc:	2b30      	cmp	r3, #48	@ 0x30
 8006cbe:	d064      	beq.n	8006d8a <HAL_TIM_ConfigClockSource+0x15a>
 8006cc0:	2b30      	cmp	r3, #48	@ 0x30
 8006cc2:	d86b      	bhi.n	8006d9c <HAL_TIM_ConfigClockSource+0x16c>
 8006cc4:	2b20      	cmp	r3, #32
 8006cc6:	d060      	beq.n	8006d8a <HAL_TIM_ConfigClockSource+0x15a>
 8006cc8:	2b20      	cmp	r3, #32
 8006cca:	d867      	bhi.n	8006d9c <HAL_TIM_ConfigClockSource+0x16c>
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d05c      	beq.n	8006d8a <HAL_TIM_ConfigClockSource+0x15a>
 8006cd0:	2b10      	cmp	r3, #16
 8006cd2:	d05a      	beq.n	8006d8a <HAL_TIM_ConfigClockSource+0x15a>
 8006cd4:	e062      	b.n	8006d9c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006cda:	683b      	ldr	r3, [r7, #0]
 8006cdc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006cde:	683b      	ldr	r3, [r7, #0]
 8006ce0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006ce2:	683b      	ldr	r3, [r7, #0]
 8006ce4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006ce6:	f000 fb41 	bl	800736c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	689b      	ldr	r3, [r3, #8]
 8006cf0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006cf2:	68bb      	ldr	r3, [r7, #8]
 8006cf4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006cf8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	68ba      	ldr	r2, [r7, #8]
 8006d00:	609a      	str	r2, [r3, #8]
      break;
 8006d02:	e04f      	b.n	8006da4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006d08:	683b      	ldr	r3, [r7, #0]
 8006d0a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006d0c:	683b      	ldr	r3, [r7, #0]
 8006d0e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006d10:	683b      	ldr	r3, [r7, #0]
 8006d12:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006d14:	f000 fb2a 	bl	800736c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	689a      	ldr	r2, [r3, #8]
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006d26:	609a      	str	r2, [r3, #8]
      break;
 8006d28:	e03c      	b.n	8006da4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006d2e:	683b      	ldr	r3, [r7, #0]
 8006d30:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006d32:	683b      	ldr	r3, [r7, #0]
 8006d34:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d36:	461a      	mov	r2, r3
 8006d38:	f000 fa9e 	bl	8007278 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	2150      	movs	r1, #80	@ 0x50
 8006d42:	4618      	mov	r0, r3
 8006d44:	f000 faf7 	bl	8007336 <TIM_ITRx_SetConfig>
      break;
 8006d48:	e02c      	b.n	8006da4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006d52:	683b      	ldr	r3, [r7, #0]
 8006d54:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006d56:	461a      	mov	r2, r3
 8006d58:	f000 fabd 	bl	80072d6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	2160      	movs	r1, #96	@ 0x60
 8006d62:	4618      	mov	r0, r3
 8006d64:	f000 fae7 	bl	8007336 <TIM_ITRx_SetConfig>
      break;
 8006d68:	e01c      	b.n	8006da4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006d6e:	683b      	ldr	r3, [r7, #0]
 8006d70:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006d72:	683b      	ldr	r3, [r7, #0]
 8006d74:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d76:	461a      	mov	r2, r3
 8006d78:	f000 fa7e 	bl	8007278 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	2140      	movs	r1, #64	@ 0x40
 8006d82:	4618      	mov	r0, r3
 8006d84:	f000 fad7 	bl	8007336 <TIM_ITRx_SetConfig>
      break;
 8006d88:	e00c      	b.n	8006da4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681a      	ldr	r2, [r3, #0]
 8006d8e:	683b      	ldr	r3, [r7, #0]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	4619      	mov	r1, r3
 8006d94:	4610      	mov	r0, r2
 8006d96:	f000 face 	bl	8007336 <TIM_ITRx_SetConfig>
      break;
 8006d9a:	e003      	b.n	8006da4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006d9c:	2301      	movs	r3, #1
 8006d9e:	73fb      	strb	r3, [r7, #15]
      break;
 8006da0:	e000      	b.n	8006da4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006da2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2201      	movs	r2, #1
 8006da8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	2200      	movs	r2, #0
 8006db0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006db4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006db6:	4618      	mov	r0, r3
 8006db8:	3710      	adds	r7, #16
 8006dba:	46bd      	mov	sp, r7
 8006dbc:	bd80      	pop	{r7, pc}
	...

08006dc0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006dc0:	b480      	push	{r7}
 8006dc2:	b085      	sub	sp, #20
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
 8006dc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	4a46      	ldr	r2, [pc, #280]	@ (8006eec <TIM_Base_SetConfig+0x12c>)
 8006dd4:	4293      	cmp	r3, r2
 8006dd6:	d013      	beq.n	8006e00 <TIM_Base_SetConfig+0x40>
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006dde:	d00f      	beq.n	8006e00 <TIM_Base_SetConfig+0x40>
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	4a43      	ldr	r2, [pc, #268]	@ (8006ef0 <TIM_Base_SetConfig+0x130>)
 8006de4:	4293      	cmp	r3, r2
 8006de6:	d00b      	beq.n	8006e00 <TIM_Base_SetConfig+0x40>
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	4a42      	ldr	r2, [pc, #264]	@ (8006ef4 <TIM_Base_SetConfig+0x134>)
 8006dec:	4293      	cmp	r3, r2
 8006dee:	d007      	beq.n	8006e00 <TIM_Base_SetConfig+0x40>
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	4a41      	ldr	r2, [pc, #260]	@ (8006ef8 <TIM_Base_SetConfig+0x138>)
 8006df4:	4293      	cmp	r3, r2
 8006df6:	d003      	beq.n	8006e00 <TIM_Base_SetConfig+0x40>
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	4a40      	ldr	r2, [pc, #256]	@ (8006efc <TIM_Base_SetConfig+0x13c>)
 8006dfc:	4293      	cmp	r3, r2
 8006dfe:	d108      	bne.n	8006e12 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e06:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006e08:	683b      	ldr	r3, [r7, #0]
 8006e0a:	685b      	ldr	r3, [r3, #4]
 8006e0c:	68fa      	ldr	r2, [r7, #12]
 8006e0e:	4313      	orrs	r3, r2
 8006e10:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	4a35      	ldr	r2, [pc, #212]	@ (8006eec <TIM_Base_SetConfig+0x12c>)
 8006e16:	4293      	cmp	r3, r2
 8006e18:	d02b      	beq.n	8006e72 <TIM_Base_SetConfig+0xb2>
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e20:	d027      	beq.n	8006e72 <TIM_Base_SetConfig+0xb2>
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	4a32      	ldr	r2, [pc, #200]	@ (8006ef0 <TIM_Base_SetConfig+0x130>)
 8006e26:	4293      	cmp	r3, r2
 8006e28:	d023      	beq.n	8006e72 <TIM_Base_SetConfig+0xb2>
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	4a31      	ldr	r2, [pc, #196]	@ (8006ef4 <TIM_Base_SetConfig+0x134>)
 8006e2e:	4293      	cmp	r3, r2
 8006e30:	d01f      	beq.n	8006e72 <TIM_Base_SetConfig+0xb2>
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	4a30      	ldr	r2, [pc, #192]	@ (8006ef8 <TIM_Base_SetConfig+0x138>)
 8006e36:	4293      	cmp	r3, r2
 8006e38:	d01b      	beq.n	8006e72 <TIM_Base_SetConfig+0xb2>
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	4a2f      	ldr	r2, [pc, #188]	@ (8006efc <TIM_Base_SetConfig+0x13c>)
 8006e3e:	4293      	cmp	r3, r2
 8006e40:	d017      	beq.n	8006e72 <TIM_Base_SetConfig+0xb2>
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	4a2e      	ldr	r2, [pc, #184]	@ (8006f00 <TIM_Base_SetConfig+0x140>)
 8006e46:	4293      	cmp	r3, r2
 8006e48:	d013      	beq.n	8006e72 <TIM_Base_SetConfig+0xb2>
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	4a2d      	ldr	r2, [pc, #180]	@ (8006f04 <TIM_Base_SetConfig+0x144>)
 8006e4e:	4293      	cmp	r3, r2
 8006e50:	d00f      	beq.n	8006e72 <TIM_Base_SetConfig+0xb2>
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	4a2c      	ldr	r2, [pc, #176]	@ (8006f08 <TIM_Base_SetConfig+0x148>)
 8006e56:	4293      	cmp	r3, r2
 8006e58:	d00b      	beq.n	8006e72 <TIM_Base_SetConfig+0xb2>
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	4a2b      	ldr	r2, [pc, #172]	@ (8006f0c <TIM_Base_SetConfig+0x14c>)
 8006e5e:	4293      	cmp	r3, r2
 8006e60:	d007      	beq.n	8006e72 <TIM_Base_SetConfig+0xb2>
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	4a2a      	ldr	r2, [pc, #168]	@ (8006f10 <TIM_Base_SetConfig+0x150>)
 8006e66:	4293      	cmp	r3, r2
 8006e68:	d003      	beq.n	8006e72 <TIM_Base_SetConfig+0xb2>
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	4a29      	ldr	r2, [pc, #164]	@ (8006f14 <TIM_Base_SetConfig+0x154>)
 8006e6e:	4293      	cmp	r3, r2
 8006e70:	d108      	bne.n	8006e84 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006e78:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006e7a:	683b      	ldr	r3, [r7, #0]
 8006e7c:	68db      	ldr	r3, [r3, #12]
 8006e7e:	68fa      	ldr	r2, [r7, #12]
 8006e80:	4313      	orrs	r3, r2
 8006e82:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006e8a:	683b      	ldr	r3, [r7, #0]
 8006e8c:	695b      	ldr	r3, [r3, #20]
 8006e8e:	4313      	orrs	r3, r2
 8006e90:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	68fa      	ldr	r2, [r7, #12]
 8006e96:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006e98:	683b      	ldr	r3, [r7, #0]
 8006e9a:	689a      	ldr	r2, [r3, #8]
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006ea0:	683b      	ldr	r3, [r7, #0]
 8006ea2:	681a      	ldr	r2, [r3, #0]
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	4a10      	ldr	r2, [pc, #64]	@ (8006eec <TIM_Base_SetConfig+0x12c>)
 8006eac:	4293      	cmp	r3, r2
 8006eae:	d003      	beq.n	8006eb8 <TIM_Base_SetConfig+0xf8>
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	4a12      	ldr	r2, [pc, #72]	@ (8006efc <TIM_Base_SetConfig+0x13c>)
 8006eb4:	4293      	cmp	r3, r2
 8006eb6:	d103      	bne.n	8006ec0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006eb8:	683b      	ldr	r3, [r7, #0]
 8006eba:	691a      	ldr	r2, [r3, #16]
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2201      	movs	r2, #1
 8006ec4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	691b      	ldr	r3, [r3, #16]
 8006eca:	f003 0301 	and.w	r3, r3, #1
 8006ece:	2b01      	cmp	r3, #1
 8006ed0:	d105      	bne.n	8006ede <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	691b      	ldr	r3, [r3, #16]
 8006ed6:	f023 0201 	bic.w	r2, r3, #1
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	611a      	str	r2, [r3, #16]
  }
}
 8006ede:	bf00      	nop
 8006ee0:	3714      	adds	r7, #20
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee8:	4770      	bx	lr
 8006eea:	bf00      	nop
 8006eec:	40010000 	.word	0x40010000
 8006ef0:	40000400 	.word	0x40000400
 8006ef4:	40000800 	.word	0x40000800
 8006ef8:	40000c00 	.word	0x40000c00
 8006efc:	40010400 	.word	0x40010400
 8006f00:	40014000 	.word	0x40014000
 8006f04:	40014400 	.word	0x40014400
 8006f08:	40014800 	.word	0x40014800
 8006f0c:	40001800 	.word	0x40001800
 8006f10:	40001c00 	.word	0x40001c00
 8006f14:	40002000 	.word	0x40002000

08006f18 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006f18:	b480      	push	{r7}
 8006f1a:	b087      	sub	sp, #28
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
 8006f20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	6a1b      	ldr	r3, [r3, #32]
 8006f26:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	6a1b      	ldr	r3, [r3, #32]
 8006f2c:	f023 0201 	bic.w	r2, r3, #1
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	685b      	ldr	r3, [r3, #4]
 8006f38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	699b      	ldr	r3, [r3, #24]
 8006f3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	f023 0303 	bic.w	r3, r3, #3
 8006f4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006f50:	683b      	ldr	r3, [r7, #0]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	68fa      	ldr	r2, [r7, #12]
 8006f56:	4313      	orrs	r3, r2
 8006f58:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006f5a:	697b      	ldr	r3, [r7, #20]
 8006f5c:	f023 0302 	bic.w	r3, r3, #2
 8006f60:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006f62:	683b      	ldr	r3, [r7, #0]
 8006f64:	689b      	ldr	r3, [r3, #8]
 8006f66:	697a      	ldr	r2, [r7, #20]
 8006f68:	4313      	orrs	r3, r2
 8006f6a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	4a20      	ldr	r2, [pc, #128]	@ (8006ff0 <TIM_OC1_SetConfig+0xd8>)
 8006f70:	4293      	cmp	r3, r2
 8006f72:	d003      	beq.n	8006f7c <TIM_OC1_SetConfig+0x64>
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	4a1f      	ldr	r2, [pc, #124]	@ (8006ff4 <TIM_OC1_SetConfig+0xdc>)
 8006f78:	4293      	cmp	r3, r2
 8006f7a:	d10c      	bne.n	8006f96 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006f7c:	697b      	ldr	r3, [r7, #20]
 8006f7e:	f023 0308 	bic.w	r3, r3, #8
 8006f82:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006f84:	683b      	ldr	r3, [r7, #0]
 8006f86:	68db      	ldr	r3, [r3, #12]
 8006f88:	697a      	ldr	r2, [r7, #20]
 8006f8a:	4313      	orrs	r3, r2
 8006f8c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006f8e:	697b      	ldr	r3, [r7, #20]
 8006f90:	f023 0304 	bic.w	r3, r3, #4
 8006f94:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	4a15      	ldr	r2, [pc, #84]	@ (8006ff0 <TIM_OC1_SetConfig+0xd8>)
 8006f9a:	4293      	cmp	r3, r2
 8006f9c:	d003      	beq.n	8006fa6 <TIM_OC1_SetConfig+0x8e>
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	4a14      	ldr	r2, [pc, #80]	@ (8006ff4 <TIM_OC1_SetConfig+0xdc>)
 8006fa2:	4293      	cmp	r3, r2
 8006fa4:	d111      	bne.n	8006fca <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006fa6:	693b      	ldr	r3, [r7, #16]
 8006fa8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006fac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006fae:	693b      	ldr	r3, [r7, #16]
 8006fb0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006fb4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006fb6:	683b      	ldr	r3, [r7, #0]
 8006fb8:	695b      	ldr	r3, [r3, #20]
 8006fba:	693a      	ldr	r2, [r7, #16]
 8006fbc:	4313      	orrs	r3, r2
 8006fbe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006fc0:	683b      	ldr	r3, [r7, #0]
 8006fc2:	699b      	ldr	r3, [r3, #24]
 8006fc4:	693a      	ldr	r2, [r7, #16]
 8006fc6:	4313      	orrs	r3, r2
 8006fc8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	693a      	ldr	r2, [r7, #16]
 8006fce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	68fa      	ldr	r2, [r7, #12]
 8006fd4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006fd6:	683b      	ldr	r3, [r7, #0]
 8006fd8:	685a      	ldr	r2, [r3, #4]
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	697a      	ldr	r2, [r7, #20]
 8006fe2:	621a      	str	r2, [r3, #32]
}
 8006fe4:	bf00      	nop
 8006fe6:	371c      	adds	r7, #28
 8006fe8:	46bd      	mov	sp, r7
 8006fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fee:	4770      	bx	lr
 8006ff0:	40010000 	.word	0x40010000
 8006ff4:	40010400 	.word	0x40010400

08006ff8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ff8:	b480      	push	{r7}
 8006ffa:	b087      	sub	sp, #28
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	6078      	str	r0, [r7, #4]
 8007000:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	6a1b      	ldr	r3, [r3, #32]
 8007006:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	6a1b      	ldr	r3, [r3, #32]
 800700c:	f023 0210 	bic.w	r2, r3, #16
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	685b      	ldr	r3, [r3, #4]
 8007018:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	699b      	ldr	r3, [r3, #24]
 800701e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007026:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800702e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007030:	683b      	ldr	r3, [r7, #0]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	021b      	lsls	r3, r3, #8
 8007036:	68fa      	ldr	r2, [r7, #12]
 8007038:	4313      	orrs	r3, r2
 800703a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800703c:	697b      	ldr	r3, [r7, #20]
 800703e:	f023 0320 	bic.w	r3, r3, #32
 8007042:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007044:	683b      	ldr	r3, [r7, #0]
 8007046:	689b      	ldr	r3, [r3, #8]
 8007048:	011b      	lsls	r3, r3, #4
 800704a:	697a      	ldr	r2, [r7, #20]
 800704c:	4313      	orrs	r3, r2
 800704e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	4a22      	ldr	r2, [pc, #136]	@ (80070dc <TIM_OC2_SetConfig+0xe4>)
 8007054:	4293      	cmp	r3, r2
 8007056:	d003      	beq.n	8007060 <TIM_OC2_SetConfig+0x68>
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	4a21      	ldr	r2, [pc, #132]	@ (80070e0 <TIM_OC2_SetConfig+0xe8>)
 800705c:	4293      	cmp	r3, r2
 800705e:	d10d      	bne.n	800707c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007060:	697b      	ldr	r3, [r7, #20]
 8007062:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007066:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	68db      	ldr	r3, [r3, #12]
 800706c:	011b      	lsls	r3, r3, #4
 800706e:	697a      	ldr	r2, [r7, #20]
 8007070:	4313      	orrs	r3, r2
 8007072:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007074:	697b      	ldr	r3, [r7, #20]
 8007076:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800707a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	4a17      	ldr	r2, [pc, #92]	@ (80070dc <TIM_OC2_SetConfig+0xe4>)
 8007080:	4293      	cmp	r3, r2
 8007082:	d003      	beq.n	800708c <TIM_OC2_SetConfig+0x94>
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	4a16      	ldr	r2, [pc, #88]	@ (80070e0 <TIM_OC2_SetConfig+0xe8>)
 8007088:	4293      	cmp	r3, r2
 800708a:	d113      	bne.n	80070b4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800708c:	693b      	ldr	r3, [r7, #16]
 800708e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007092:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007094:	693b      	ldr	r3, [r7, #16]
 8007096:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800709a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800709c:	683b      	ldr	r3, [r7, #0]
 800709e:	695b      	ldr	r3, [r3, #20]
 80070a0:	009b      	lsls	r3, r3, #2
 80070a2:	693a      	ldr	r2, [r7, #16]
 80070a4:	4313      	orrs	r3, r2
 80070a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80070a8:	683b      	ldr	r3, [r7, #0]
 80070aa:	699b      	ldr	r3, [r3, #24]
 80070ac:	009b      	lsls	r3, r3, #2
 80070ae:	693a      	ldr	r2, [r7, #16]
 80070b0:	4313      	orrs	r3, r2
 80070b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	693a      	ldr	r2, [r7, #16]
 80070b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	68fa      	ldr	r2, [r7, #12]
 80070be:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80070c0:	683b      	ldr	r3, [r7, #0]
 80070c2:	685a      	ldr	r2, [r3, #4]
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	697a      	ldr	r2, [r7, #20]
 80070cc:	621a      	str	r2, [r3, #32]
}
 80070ce:	bf00      	nop
 80070d0:	371c      	adds	r7, #28
 80070d2:	46bd      	mov	sp, r7
 80070d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d8:	4770      	bx	lr
 80070da:	bf00      	nop
 80070dc:	40010000 	.word	0x40010000
 80070e0:	40010400 	.word	0x40010400

080070e4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80070e4:	b480      	push	{r7}
 80070e6:	b087      	sub	sp, #28
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	6078      	str	r0, [r7, #4]
 80070ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	6a1b      	ldr	r3, [r3, #32]
 80070f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	6a1b      	ldr	r3, [r3, #32]
 80070f8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	685b      	ldr	r3, [r3, #4]
 8007104:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	69db      	ldr	r3, [r3, #28]
 800710a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007112:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	f023 0303 	bic.w	r3, r3, #3
 800711a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800711c:	683b      	ldr	r3, [r7, #0]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	68fa      	ldr	r2, [r7, #12]
 8007122:	4313      	orrs	r3, r2
 8007124:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007126:	697b      	ldr	r3, [r7, #20]
 8007128:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800712c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800712e:	683b      	ldr	r3, [r7, #0]
 8007130:	689b      	ldr	r3, [r3, #8]
 8007132:	021b      	lsls	r3, r3, #8
 8007134:	697a      	ldr	r2, [r7, #20]
 8007136:	4313      	orrs	r3, r2
 8007138:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	4a21      	ldr	r2, [pc, #132]	@ (80071c4 <TIM_OC3_SetConfig+0xe0>)
 800713e:	4293      	cmp	r3, r2
 8007140:	d003      	beq.n	800714a <TIM_OC3_SetConfig+0x66>
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	4a20      	ldr	r2, [pc, #128]	@ (80071c8 <TIM_OC3_SetConfig+0xe4>)
 8007146:	4293      	cmp	r3, r2
 8007148:	d10d      	bne.n	8007166 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800714a:	697b      	ldr	r3, [r7, #20]
 800714c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007150:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007152:	683b      	ldr	r3, [r7, #0]
 8007154:	68db      	ldr	r3, [r3, #12]
 8007156:	021b      	lsls	r3, r3, #8
 8007158:	697a      	ldr	r2, [r7, #20]
 800715a:	4313      	orrs	r3, r2
 800715c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800715e:	697b      	ldr	r3, [r7, #20]
 8007160:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007164:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	4a16      	ldr	r2, [pc, #88]	@ (80071c4 <TIM_OC3_SetConfig+0xe0>)
 800716a:	4293      	cmp	r3, r2
 800716c:	d003      	beq.n	8007176 <TIM_OC3_SetConfig+0x92>
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	4a15      	ldr	r2, [pc, #84]	@ (80071c8 <TIM_OC3_SetConfig+0xe4>)
 8007172:	4293      	cmp	r3, r2
 8007174:	d113      	bne.n	800719e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007176:	693b      	ldr	r3, [r7, #16]
 8007178:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800717c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800717e:	693b      	ldr	r3, [r7, #16]
 8007180:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007184:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007186:	683b      	ldr	r3, [r7, #0]
 8007188:	695b      	ldr	r3, [r3, #20]
 800718a:	011b      	lsls	r3, r3, #4
 800718c:	693a      	ldr	r2, [r7, #16]
 800718e:	4313      	orrs	r3, r2
 8007190:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007192:	683b      	ldr	r3, [r7, #0]
 8007194:	699b      	ldr	r3, [r3, #24]
 8007196:	011b      	lsls	r3, r3, #4
 8007198:	693a      	ldr	r2, [r7, #16]
 800719a:	4313      	orrs	r3, r2
 800719c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	693a      	ldr	r2, [r7, #16]
 80071a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	68fa      	ldr	r2, [r7, #12]
 80071a8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80071aa:	683b      	ldr	r3, [r7, #0]
 80071ac:	685a      	ldr	r2, [r3, #4]
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	697a      	ldr	r2, [r7, #20]
 80071b6:	621a      	str	r2, [r3, #32]
}
 80071b8:	bf00      	nop
 80071ba:	371c      	adds	r7, #28
 80071bc:	46bd      	mov	sp, r7
 80071be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c2:	4770      	bx	lr
 80071c4:	40010000 	.word	0x40010000
 80071c8:	40010400 	.word	0x40010400

080071cc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80071cc:	b480      	push	{r7}
 80071ce:	b087      	sub	sp, #28
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	6078      	str	r0, [r7, #4]
 80071d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	6a1b      	ldr	r3, [r3, #32]
 80071da:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	6a1b      	ldr	r3, [r3, #32]
 80071e0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	685b      	ldr	r3, [r3, #4]
 80071ec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	69db      	ldr	r3, [r3, #28]
 80071f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80071fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007202:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007204:	683b      	ldr	r3, [r7, #0]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	021b      	lsls	r3, r3, #8
 800720a:	68fa      	ldr	r2, [r7, #12]
 800720c:	4313      	orrs	r3, r2
 800720e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007210:	693b      	ldr	r3, [r7, #16]
 8007212:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007216:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007218:	683b      	ldr	r3, [r7, #0]
 800721a:	689b      	ldr	r3, [r3, #8]
 800721c:	031b      	lsls	r3, r3, #12
 800721e:	693a      	ldr	r2, [r7, #16]
 8007220:	4313      	orrs	r3, r2
 8007222:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	4a12      	ldr	r2, [pc, #72]	@ (8007270 <TIM_OC4_SetConfig+0xa4>)
 8007228:	4293      	cmp	r3, r2
 800722a:	d003      	beq.n	8007234 <TIM_OC4_SetConfig+0x68>
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	4a11      	ldr	r2, [pc, #68]	@ (8007274 <TIM_OC4_SetConfig+0xa8>)
 8007230:	4293      	cmp	r3, r2
 8007232:	d109      	bne.n	8007248 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007234:	697b      	ldr	r3, [r7, #20]
 8007236:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800723a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800723c:	683b      	ldr	r3, [r7, #0]
 800723e:	695b      	ldr	r3, [r3, #20]
 8007240:	019b      	lsls	r3, r3, #6
 8007242:	697a      	ldr	r2, [r7, #20]
 8007244:	4313      	orrs	r3, r2
 8007246:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	697a      	ldr	r2, [r7, #20]
 800724c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	68fa      	ldr	r2, [r7, #12]
 8007252:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007254:	683b      	ldr	r3, [r7, #0]
 8007256:	685a      	ldr	r2, [r3, #4]
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	693a      	ldr	r2, [r7, #16]
 8007260:	621a      	str	r2, [r3, #32]
}
 8007262:	bf00      	nop
 8007264:	371c      	adds	r7, #28
 8007266:	46bd      	mov	sp, r7
 8007268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726c:	4770      	bx	lr
 800726e:	bf00      	nop
 8007270:	40010000 	.word	0x40010000
 8007274:	40010400 	.word	0x40010400

08007278 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007278:	b480      	push	{r7}
 800727a:	b087      	sub	sp, #28
 800727c:	af00      	add	r7, sp, #0
 800727e:	60f8      	str	r0, [r7, #12]
 8007280:	60b9      	str	r1, [r7, #8]
 8007282:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	6a1b      	ldr	r3, [r3, #32]
 8007288:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	6a1b      	ldr	r3, [r3, #32]
 800728e:	f023 0201 	bic.w	r2, r3, #1
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	699b      	ldr	r3, [r3, #24]
 800729a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800729c:	693b      	ldr	r3, [r7, #16]
 800729e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80072a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	011b      	lsls	r3, r3, #4
 80072a8:	693a      	ldr	r2, [r7, #16]
 80072aa:	4313      	orrs	r3, r2
 80072ac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80072ae:	697b      	ldr	r3, [r7, #20]
 80072b0:	f023 030a 	bic.w	r3, r3, #10
 80072b4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80072b6:	697a      	ldr	r2, [r7, #20]
 80072b8:	68bb      	ldr	r3, [r7, #8]
 80072ba:	4313      	orrs	r3, r2
 80072bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	693a      	ldr	r2, [r7, #16]
 80072c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	697a      	ldr	r2, [r7, #20]
 80072c8:	621a      	str	r2, [r3, #32]
}
 80072ca:	bf00      	nop
 80072cc:	371c      	adds	r7, #28
 80072ce:	46bd      	mov	sp, r7
 80072d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d4:	4770      	bx	lr

080072d6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80072d6:	b480      	push	{r7}
 80072d8:	b087      	sub	sp, #28
 80072da:	af00      	add	r7, sp, #0
 80072dc:	60f8      	str	r0, [r7, #12]
 80072de:	60b9      	str	r1, [r7, #8]
 80072e0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	6a1b      	ldr	r3, [r3, #32]
 80072e6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	6a1b      	ldr	r3, [r3, #32]
 80072ec:	f023 0210 	bic.w	r2, r3, #16
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	699b      	ldr	r3, [r3, #24]
 80072f8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80072fa:	693b      	ldr	r3, [r7, #16]
 80072fc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007300:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	031b      	lsls	r3, r3, #12
 8007306:	693a      	ldr	r2, [r7, #16]
 8007308:	4313      	orrs	r3, r2
 800730a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800730c:	697b      	ldr	r3, [r7, #20]
 800730e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007312:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007314:	68bb      	ldr	r3, [r7, #8]
 8007316:	011b      	lsls	r3, r3, #4
 8007318:	697a      	ldr	r2, [r7, #20]
 800731a:	4313      	orrs	r3, r2
 800731c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	693a      	ldr	r2, [r7, #16]
 8007322:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	697a      	ldr	r2, [r7, #20]
 8007328:	621a      	str	r2, [r3, #32]
}
 800732a:	bf00      	nop
 800732c:	371c      	adds	r7, #28
 800732e:	46bd      	mov	sp, r7
 8007330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007334:	4770      	bx	lr

08007336 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007336:	b480      	push	{r7}
 8007338:	b085      	sub	sp, #20
 800733a:	af00      	add	r7, sp, #0
 800733c:	6078      	str	r0, [r7, #4]
 800733e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	689b      	ldr	r3, [r3, #8]
 8007344:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800734c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800734e:	683a      	ldr	r2, [r7, #0]
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	4313      	orrs	r3, r2
 8007354:	f043 0307 	orr.w	r3, r3, #7
 8007358:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	68fa      	ldr	r2, [r7, #12]
 800735e:	609a      	str	r2, [r3, #8]
}
 8007360:	bf00      	nop
 8007362:	3714      	adds	r7, #20
 8007364:	46bd      	mov	sp, r7
 8007366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736a:	4770      	bx	lr

0800736c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800736c:	b480      	push	{r7}
 800736e:	b087      	sub	sp, #28
 8007370:	af00      	add	r7, sp, #0
 8007372:	60f8      	str	r0, [r7, #12]
 8007374:	60b9      	str	r1, [r7, #8]
 8007376:	607a      	str	r2, [r7, #4]
 8007378:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	689b      	ldr	r3, [r3, #8]
 800737e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007380:	697b      	ldr	r3, [r7, #20]
 8007382:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007386:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007388:	683b      	ldr	r3, [r7, #0]
 800738a:	021a      	lsls	r2, r3, #8
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	431a      	orrs	r2, r3
 8007390:	68bb      	ldr	r3, [r7, #8]
 8007392:	4313      	orrs	r3, r2
 8007394:	697a      	ldr	r2, [r7, #20]
 8007396:	4313      	orrs	r3, r2
 8007398:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	697a      	ldr	r2, [r7, #20]
 800739e:	609a      	str	r2, [r3, #8]
}
 80073a0:	bf00      	nop
 80073a2:	371c      	adds	r7, #28
 80073a4:	46bd      	mov	sp, r7
 80073a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073aa:	4770      	bx	lr

080073ac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80073ac:	b480      	push	{r7}
 80073ae:	b085      	sub	sp, #20
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	6078      	str	r0, [r7, #4]
 80073b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80073bc:	2b01      	cmp	r3, #1
 80073be:	d101      	bne.n	80073c4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80073c0:	2302      	movs	r3, #2
 80073c2:	e05a      	b.n	800747a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	2201      	movs	r2, #1
 80073c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	2202      	movs	r2, #2
 80073d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	685b      	ldr	r3, [r3, #4]
 80073da:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	689b      	ldr	r3, [r3, #8]
 80073e2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80073ea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80073ec:	683b      	ldr	r3, [r7, #0]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	68fa      	ldr	r2, [r7, #12]
 80073f2:	4313      	orrs	r3, r2
 80073f4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	68fa      	ldr	r2, [r7, #12]
 80073fc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	4a21      	ldr	r2, [pc, #132]	@ (8007488 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007404:	4293      	cmp	r3, r2
 8007406:	d022      	beq.n	800744e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007410:	d01d      	beq.n	800744e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	4a1d      	ldr	r2, [pc, #116]	@ (800748c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007418:	4293      	cmp	r3, r2
 800741a:	d018      	beq.n	800744e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	4a1b      	ldr	r2, [pc, #108]	@ (8007490 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007422:	4293      	cmp	r3, r2
 8007424:	d013      	beq.n	800744e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	4a1a      	ldr	r2, [pc, #104]	@ (8007494 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800742c:	4293      	cmp	r3, r2
 800742e:	d00e      	beq.n	800744e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	4a18      	ldr	r2, [pc, #96]	@ (8007498 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007436:	4293      	cmp	r3, r2
 8007438:	d009      	beq.n	800744e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	4a17      	ldr	r2, [pc, #92]	@ (800749c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007440:	4293      	cmp	r3, r2
 8007442:	d004      	beq.n	800744e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	4a15      	ldr	r2, [pc, #84]	@ (80074a0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800744a:	4293      	cmp	r3, r2
 800744c:	d10c      	bne.n	8007468 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800744e:	68bb      	ldr	r3, [r7, #8]
 8007450:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007454:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007456:	683b      	ldr	r3, [r7, #0]
 8007458:	685b      	ldr	r3, [r3, #4]
 800745a:	68ba      	ldr	r2, [r7, #8]
 800745c:	4313      	orrs	r3, r2
 800745e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	68ba      	ldr	r2, [r7, #8]
 8007466:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	2201      	movs	r2, #1
 800746c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	2200      	movs	r2, #0
 8007474:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007478:	2300      	movs	r3, #0
}
 800747a:	4618      	mov	r0, r3
 800747c:	3714      	adds	r7, #20
 800747e:	46bd      	mov	sp, r7
 8007480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007484:	4770      	bx	lr
 8007486:	bf00      	nop
 8007488:	40010000 	.word	0x40010000
 800748c:	40000400 	.word	0x40000400
 8007490:	40000800 	.word	0x40000800
 8007494:	40000c00 	.word	0x40000c00
 8007498:	40010400 	.word	0x40010400
 800749c:	40014000 	.word	0x40014000
 80074a0:	40001800 	.word	0x40001800

080074a4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80074a4:	b580      	push	{r7, lr}
 80074a6:	b082      	sub	sp, #8
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d101      	bne.n	80074b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80074b2:	2301      	movs	r3, #1
 80074b4:	e042      	b.n	800753c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80074bc:	b2db      	uxtb	r3, r3
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d106      	bne.n	80074d0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	2200      	movs	r2, #0
 80074c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80074ca:	6878      	ldr	r0, [r7, #4]
 80074cc:	f7fa fb9c 	bl	8001c08 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2224      	movs	r2, #36	@ 0x24
 80074d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	68da      	ldr	r2, [r3, #12]
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80074e6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80074e8:	6878      	ldr	r0, [r7, #4]
 80074ea:	f000 ff81 	bl	80083f0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	691a      	ldr	r2, [r3, #16]
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80074fc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	695a      	ldr	r2, [r3, #20]
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800750c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	68da      	ldr	r2, [r3, #12]
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800751c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	2200      	movs	r2, #0
 8007522:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	2220      	movs	r2, #32
 8007528:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	2220      	movs	r2, #32
 8007530:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	2200      	movs	r2, #0
 8007538:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800753a:	2300      	movs	r3, #0
}
 800753c:	4618      	mov	r0, r3
 800753e:	3708      	adds	r7, #8
 8007540:	46bd      	mov	sp, r7
 8007542:	bd80      	pop	{r7, pc}

08007544 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007544:	b580      	push	{r7, lr}
 8007546:	b08c      	sub	sp, #48	@ 0x30
 8007548:	af00      	add	r7, sp, #0
 800754a:	60f8      	str	r0, [r7, #12]
 800754c:	60b9      	str	r1, [r7, #8]
 800754e:	4613      	mov	r3, r2
 8007550:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007558:	b2db      	uxtb	r3, r3
 800755a:	2b20      	cmp	r3, #32
 800755c:	d14a      	bne.n	80075f4 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 800755e:	68bb      	ldr	r3, [r7, #8]
 8007560:	2b00      	cmp	r3, #0
 8007562:	d002      	beq.n	800756a <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8007564:	88fb      	ldrh	r3, [r7, #6]
 8007566:	2b00      	cmp	r3, #0
 8007568:	d101      	bne.n	800756e <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 800756a:	2301      	movs	r3, #1
 800756c:	e043      	b.n	80075f6 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	2201      	movs	r2, #1
 8007572:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	2200      	movs	r2, #0
 8007578:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800757a:	88fb      	ldrh	r3, [r7, #6]
 800757c:	461a      	mov	r2, r3
 800757e:	68b9      	ldr	r1, [r7, #8]
 8007580:	68f8      	ldr	r0, [r7, #12]
 8007582:	f000 fcd5 	bl	8007f30 <UART_Start_Receive_DMA>
 8007586:	4603      	mov	r3, r0
 8007588:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800758c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007590:	2b00      	cmp	r3, #0
 8007592:	d12c      	bne.n	80075ee <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007598:	2b01      	cmp	r3, #1
 800759a:	d125      	bne.n	80075e8 <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 800759c:	2300      	movs	r3, #0
 800759e:	613b      	str	r3, [r7, #16]
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	613b      	str	r3, [r7, #16]
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	685b      	ldr	r3, [r3, #4]
 80075ae:	613b      	str	r3, [r7, #16]
 80075b0:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	330c      	adds	r3, #12
 80075b8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075ba:	69bb      	ldr	r3, [r7, #24]
 80075bc:	e853 3f00 	ldrex	r3, [r3]
 80075c0:	617b      	str	r3, [r7, #20]
   return(result);
 80075c2:	697b      	ldr	r3, [r7, #20]
 80075c4:	f043 0310 	orr.w	r3, r3, #16
 80075c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	330c      	adds	r3, #12
 80075d0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80075d2:	627a      	str	r2, [r7, #36]	@ 0x24
 80075d4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075d6:	6a39      	ldr	r1, [r7, #32]
 80075d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80075da:	e841 2300 	strex	r3, r2, [r1]
 80075de:	61fb      	str	r3, [r7, #28]
   return(result);
 80075e0:	69fb      	ldr	r3, [r7, #28]
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d1e5      	bne.n	80075b2 <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 80075e6:	e002      	b.n	80075ee <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80075e8:	2301      	movs	r3, #1
 80075ea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 80075ee:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80075f2:	e000      	b.n	80075f6 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 80075f4:	2302      	movs	r3, #2
  }
}
 80075f6:	4618      	mov	r0, r3
 80075f8:	3730      	adds	r7, #48	@ 0x30
 80075fa:	46bd      	mov	sp, r7
 80075fc:	bd80      	pop	{r7, pc}

080075fe <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 80075fe:	b580      	push	{r7, lr}
 8007600:	b0a0      	sub	sp, #128	@ 0x80
 8007602:	af00      	add	r7, sp, #0
 8007604:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	330c      	adds	r3, #12
 800760c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800760e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007610:	e853 3f00 	ldrex	r3, [r3]
 8007614:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8007616:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007618:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 800761c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	330c      	adds	r3, #12
 8007624:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007626:	66ba      	str	r2, [r7, #104]	@ 0x68
 8007628:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800762a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800762c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800762e:	e841 2300 	strex	r3, r2, [r1]
 8007632:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8007634:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007636:	2b00      	cmp	r3, #0
 8007638:	d1e5      	bne.n	8007606 <HAL_UART_Abort+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	3314      	adds	r3, #20
 8007640:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007642:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007644:	e853 3f00 	ldrex	r3, [r3]
 8007648:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800764a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800764c:	f023 0301 	bic.w	r3, r3, #1
 8007650:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	3314      	adds	r3, #20
 8007658:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800765a:	657a      	str	r2, [r7, #84]	@ 0x54
 800765c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800765e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007660:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007662:	e841 2300 	strex	r3, r2, [r1]
 8007666:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007668:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800766a:	2b00      	cmp	r3, #0
 800766c:	d1e5      	bne.n	800763a <HAL_UART_Abort+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007672:	2b01      	cmp	r3, #1
 8007674:	d119      	bne.n	80076aa <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	330c      	adds	r3, #12
 800767c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800767e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007680:	e853 3f00 	ldrex	r3, [r3]
 8007684:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007686:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007688:	f023 0310 	bic.w	r3, r3, #16
 800768c:	677b      	str	r3, [r7, #116]	@ 0x74
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	330c      	adds	r3, #12
 8007694:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8007696:	643a      	str	r2, [r7, #64]	@ 0x40
 8007698:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800769a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800769c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800769e:	e841 2300 	strex	r3, r2, [r1]
 80076a2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80076a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d1e5      	bne.n	8007676 <HAL_UART_Abort+0x78>
  }

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	695b      	ldr	r3, [r3, #20]
 80076b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80076b4:	2b80      	cmp	r3, #128	@ 0x80
 80076b6:	d136      	bne.n	8007726 <HAL_UART_Abort+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	3314      	adds	r3, #20
 80076be:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076c0:	6a3b      	ldr	r3, [r7, #32]
 80076c2:	e853 3f00 	ldrex	r3, [r3]
 80076c6:	61fb      	str	r3, [r7, #28]
   return(result);
 80076c8:	69fb      	ldr	r3, [r7, #28]
 80076ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80076ce:	673b      	str	r3, [r7, #112]	@ 0x70
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	3314      	adds	r3, #20
 80076d6:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80076d8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80076da:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076dc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80076de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80076e0:	e841 2300 	strex	r3, r2, [r1]
 80076e4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80076e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d1e5      	bne.n	80076b8 <HAL_UART_Abort+0xba>

    /* Abort the UART DMA Tx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d018      	beq.n	8007726 <HAL_UART_Abort+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076f8:	2200      	movs	r2, #0
 80076fa:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007700:	4618      	mov	r0, r3
 8007702:	f7fa fff1 	bl	80026e8 <HAL_DMA_Abort>
 8007706:	4603      	mov	r3, r0
 8007708:	2b00      	cmp	r3, #0
 800770a:	d00c      	beq.n	8007726 <HAL_UART_Abort+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007710:	4618      	mov	r0, r3
 8007712:	f7fb fa13 	bl	8002b3c <HAL_DMA_GetError>
 8007716:	4603      	mov	r3, r0
 8007718:	2b20      	cmp	r3, #32
 800771a:	d104      	bne.n	8007726 <HAL_UART_Abort+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	2210      	movs	r2, #16
 8007720:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 8007722:	2303      	movs	r3, #3
 8007724:	e052      	b.n	80077cc <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	695b      	ldr	r3, [r3, #20]
 800772c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007730:	2b40      	cmp	r3, #64	@ 0x40
 8007732:	d136      	bne.n	80077a2 <HAL_UART_Abort+0x1a4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	3314      	adds	r3, #20
 800773a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	e853 3f00 	ldrex	r3, [r3]
 8007742:	60bb      	str	r3, [r7, #8]
   return(result);
 8007744:	68bb      	ldr	r3, [r7, #8]
 8007746:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800774a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	3314      	adds	r3, #20
 8007752:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007754:	61ba      	str	r2, [r7, #24]
 8007756:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007758:	6979      	ldr	r1, [r7, #20]
 800775a:	69ba      	ldr	r2, [r7, #24]
 800775c:	e841 2300 	strex	r3, r2, [r1]
 8007760:	613b      	str	r3, [r7, #16]
   return(result);
 8007762:	693b      	ldr	r3, [r7, #16]
 8007764:	2b00      	cmp	r3, #0
 8007766:	d1e5      	bne.n	8007734 <HAL_UART_Abort+0x136>

    /* Abort the UART DMA Rx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800776c:	2b00      	cmp	r3, #0
 800776e:	d018      	beq.n	80077a2 <HAL_UART_Abort+0x1a4>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007774:	2200      	movs	r2, #0
 8007776:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800777c:	4618      	mov	r0, r3
 800777e:	f7fa ffb3 	bl	80026e8 <HAL_DMA_Abort>
 8007782:	4603      	mov	r3, r0
 8007784:	2b00      	cmp	r3, #0
 8007786:	d00c      	beq.n	80077a2 <HAL_UART_Abort+0x1a4>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800778c:	4618      	mov	r0, r3
 800778e:	f7fb f9d5 	bl	8002b3c <HAL_DMA_GetError>
 8007792:	4603      	mov	r3, r0
 8007794:	2b20      	cmp	r3, #32
 8007796:	d104      	bne.n	80077a2 <HAL_UART_Abort+0x1a4>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	2210      	movs	r2, #16
 800779c:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 800779e:	2303      	movs	r3, #3
 80077a0:	e014      	b.n	80077cc <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0x00U;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	2200      	movs	r2, #0
 80077a6:	84da      	strh	r2, [r3, #38]	@ 0x26
  huart->RxXferCount = 0x00U;
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	2200      	movs	r2, #0
 80077ac:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	2200      	movs	r2, #0
 80077b2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Restore huart->RxState and huart->gState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	2220      	movs	r2, #32
 80077b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->gState = HAL_UART_STATE_READY;
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	2220      	movs	r2, #32
 80077c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	2200      	movs	r2, #0
 80077c8:	631a      	str	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 80077ca:	2300      	movs	r3, #0
}
 80077cc:	4618      	mov	r0, r3
 80077ce:	3780      	adds	r7, #128	@ 0x80
 80077d0:	46bd      	mov	sp, r7
 80077d2:	bd80      	pop	{r7, pc}

080077d4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80077d4:	b580      	push	{r7, lr}
 80077d6:	b0ba      	sub	sp, #232	@ 0xe8
 80077d8:	af00      	add	r7, sp, #0
 80077da:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	68db      	ldr	r3, [r3, #12]
 80077ec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	695b      	ldr	r3, [r3, #20]
 80077f6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80077fa:	2300      	movs	r3, #0
 80077fc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8007800:	2300      	movs	r3, #0
 8007802:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007806:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800780a:	f003 030f 	and.w	r3, r3, #15
 800780e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8007812:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007816:	2b00      	cmp	r3, #0
 8007818:	d10f      	bne.n	800783a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800781a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800781e:	f003 0320 	and.w	r3, r3, #32
 8007822:	2b00      	cmp	r3, #0
 8007824:	d009      	beq.n	800783a <HAL_UART_IRQHandler+0x66>
 8007826:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800782a:	f003 0320 	and.w	r3, r3, #32
 800782e:	2b00      	cmp	r3, #0
 8007830:	d003      	beq.n	800783a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007832:	6878      	ldr	r0, [r7, #4]
 8007834:	f000 fd1d 	bl	8008272 <UART_Receive_IT>
      return;
 8007838:	e25b      	b.n	8007cf2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800783a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800783e:	2b00      	cmp	r3, #0
 8007840:	f000 80de 	beq.w	8007a00 <HAL_UART_IRQHandler+0x22c>
 8007844:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007848:	f003 0301 	and.w	r3, r3, #1
 800784c:	2b00      	cmp	r3, #0
 800784e:	d106      	bne.n	800785e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007850:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007854:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8007858:	2b00      	cmp	r3, #0
 800785a:	f000 80d1 	beq.w	8007a00 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800785e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007862:	f003 0301 	and.w	r3, r3, #1
 8007866:	2b00      	cmp	r3, #0
 8007868:	d00b      	beq.n	8007882 <HAL_UART_IRQHandler+0xae>
 800786a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800786e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007872:	2b00      	cmp	r3, #0
 8007874:	d005      	beq.n	8007882 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800787a:	f043 0201 	orr.w	r2, r3, #1
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007882:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007886:	f003 0304 	and.w	r3, r3, #4
 800788a:	2b00      	cmp	r3, #0
 800788c:	d00b      	beq.n	80078a6 <HAL_UART_IRQHandler+0xd2>
 800788e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007892:	f003 0301 	and.w	r3, r3, #1
 8007896:	2b00      	cmp	r3, #0
 8007898:	d005      	beq.n	80078a6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800789e:	f043 0202 	orr.w	r2, r3, #2
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80078a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80078aa:	f003 0302 	and.w	r3, r3, #2
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d00b      	beq.n	80078ca <HAL_UART_IRQHandler+0xf6>
 80078b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80078b6:	f003 0301 	and.w	r3, r3, #1
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d005      	beq.n	80078ca <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078c2:	f043 0204 	orr.w	r2, r3, #4
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80078ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80078ce:	f003 0308 	and.w	r3, r3, #8
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d011      	beq.n	80078fa <HAL_UART_IRQHandler+0x126>
 80078d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80078da:	f003 0320 	and.w	r3, r3, #32
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d105      	bne.n	80078ee <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80078e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80078e6:	f003 0301 	and.w	r3, r3, #1
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d005      	beq.n	80078fa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078f2:	f043 0208 	orr.w	r2, r3, #8
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078fe:	2b00      	cmp	r3, #0
 8007900:	f000 81f2 	beq.w	8007ce8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007904:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007908:	f003 0320 	and.w	r3, r3, #32
 800790c:	2b00      	cmp	r3, #0
 800790e:	d008      	beq.n	8007922 <HAL_UART_IRQHandler+0x14e>
 8007910:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007914:	f003 0320 	and.w	r3, r3, #32
 8007918:	2b00      	cmp	r3, #0
 800791a:	d002      	beq.n	8007922 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800791c:	6878      	ldr	r0, [r7, #4]
 800791e:	f000 fca8 	bl	8008272 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	695b      	ldr	r3, [r3, #20]
 8007928:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800792c:	2b40      	cmp	r3, #64	@ 0x40
 800792e:	bf0c      	ite	eq
 8007930:	2301      	moveq	r3, #1
 8007932:	2300      	movne	r3, #0
 8007934:	b2db      	uxtb	r3, r3
 8007936:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800793e:	f003 0308 	and.w	r3, r3, #8
 8007942:	2b00      	cmp	r3, #0
 8007944:	d103      	bne.n	800794e <HAL_UART_IRQHandler+0x17a>
 8007946:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800794a:	2b00      	cmp	r3, #0
 800794c:	d04f      	beq.n	80079ee <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800794e:	6878      	ldr	r0, [r7, #4]
 8007950:	f000 fbb0 	bl	80080b4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	695b      	ldr	r3, [r3, #20]
 800795a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800795e:	2b40      	cmp	r3, #64	@ 0x40
 8007960:	d141      	bne.n	80079e6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	3314      	adds	r3, #20
 8007968:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800796c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007970:	e853 3f00 	ldrex	r3, [r3]
 8007974:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007978:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800797c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007980:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	3314      	adds	r3, #20
 800798a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800798e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007992:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007996:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800799a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800799e:	e841 2300 	strex	r3, r2, [r1]
 80079a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80079a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d1d9      	bne.n	8007962 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d013      	beq.n	80079de <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079ba:	4a7e      	ldr	r2, [pc, #504]	@ (8007bb4 <HAL_UART_IRQHandler+0x3e0>)
 80079bc:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079c2:	4618      	mov	r0, r3
 80079c4:	f7fa ff00 	bl	80027c8 <HAL_DMA_Abort_IT>
 80079c8:	4603      	mov	r3, r0
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d016      	beq.n	80079fc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80079d4:	687a      	ldr	r2, [r7, #4]
 80079d6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80079d8:	4610      	mov	r0, r2
 80079da:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80079dc:	e00e      	b.n	80079fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80079de:	6878      	ldr	r0, [r7, #4]
 80079e0:	f7f9 fc3c 	bl	800125c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80079e4:	e00a      	b.n	80079fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80079e6:	6878      	ldr	r0, [r7, #4]
 80079e8:	f7f9 fc38 	bl	800125c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80079ec:	e006      	b.n	80079fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80079ee:	6878      	ldr	r0, [r7, #4]
 80079f0:	f7f9 fc34 	bl	800125c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	2200      	movs	r2, #0
 80079f8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80079fa:	e175      	b.n	8007ce8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80079fc:	bf00      	nop
    return;
 80079fe:	e173      	b.n	8007ce8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a04:	2b01      	cmp	r3, #1
 8007a06:	f040 814f 	bne.w	8007ca8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007a0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a0e:	f003 0310 	and.w	r3, r3, #16
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	f000 8148 	beq.w	8007ca8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007a18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a1c:	f003 0310 	and.w	r3, r3, #16
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	f000 8141 	beq.w	8007ca8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007a26:	2300      	movs	r3, #0
 8007a28:	60bb      	str	r3, [r7, #8]
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	60bb      	str	r3, [r7, #8]
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	685b      	ldr	r3, [r3, #4]
 8007a38:	60bb      	str	r3, [r7, #8]
 8007a3a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	695b      	ldr	r3, [r3, #20]
 8007a42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a46:	2b40      	cmp	r3, #64	@ 0x40
 8007a48:	f040 80b6 	bne.w	8007bb8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	685b      	ldr	r3, [r3, #4]
 8007a54:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007a58:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	f000 8145 	beq.w	8007cec <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007a66:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007a6a:	429a      	cmp	r2, r3
 8007a6c:	f080 813e 	bcs.w	8007cec <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007a76:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a7c:	69db      	ldr	r3, [r3, #28]
 8007a7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007a82:	f000 8088 	beq.w	8007b96 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	330c      	adds	r3, #12
 8007a8c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a90:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007a94:	e853 3f00 	ldrex	r3, [r3]
 8007a98:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007a9c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007aa0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007aa4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	330c      	adds	r3, #12
 8007aae:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8007ab2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007ab6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aba:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007abe:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007ac2:	e841 2300 	strex	r3, r2, [r1]
 8007ac6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007aca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d1d9      	bne.n	8007a86 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	3314      	adds	r3, #20
 8007ad8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ada:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007adc:	e853 3f00 	ldrex	r3, [r3]
 8007ae0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007ae2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007ae4:	f023 0301 	bic.w	r3, r3, #1
 8007ae8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	3314      	adds	r3, #20
 8007af2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007af6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007afa:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007afc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007afe:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007b02:	e841 2300 	strex	r3, r2, [r1]
 8007b06:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007b08:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d1e1      	bne.n	8007ad2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	3314      	adds	r3, #20
 8007b14:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b16:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007b18:	e853 3f00 	ldrex	r3, [r3]
 8007b1c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007b1e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007b20:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007b24:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	3314      	adds	r3, #20
 8007b2e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007b32:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007b34:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b36:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007b38:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007b3a:	e841 2300 	strex	r3, r2, [r1]
 8007b3e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007b40:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d1e3      	bne.n	8007b0e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	2220      	movs	r2, #32
 8007b4a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	2200      	movs	r2, #0
 8007b52:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	330c      	adds	r3, #12
 8007b5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b5c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b5e:	e853 3f00 	ldrex	r3, [r3]
 8007b62:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007b64:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007b66:	f023 0310 	bic.w	r3, r3, #16
 8007b6a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	330c      	adds	r3, #12
 8007b74:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007b78:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007b7a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b7c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007b7e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007b80:	e841 2300 	strex	r3, r2, [r1]
 8007b84:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007b86:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d1e3      	bne.n	8007b54 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b90:	4618      	mov	r0, r3
 8007b92:	f7fa fda9 	bl	80026e8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	2202      	movs	r2, #2
 8007b9a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007ba4:	b29b      	uxth	r3, r3
 8007ba6:	1ad3      	subs	r3, r2, r3
 8007ba8:	b29b      	uxth	r3, r3
 8007baa:	4619      	mov	r1, r3
 8007bac:	6878      	ldr	r0, [r7, #4]
 8007bae:	f7f9 fa6b 	bl	8001088 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007bb2:	e09b      	b.n	8007cec <HAL_UART_IRQHandler+0x518>
 8007bb4:	0800817b 	.word	0x0800817b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007bc0:	b29b      	uxth	r3, r3
 8007bc2:	1ad3      	subs	r3, r2, r3
 8007bc4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007bcc:	b29b      	uxth	r3, r3
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	f000 808e 	beq.w	8007cf0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8007bd4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	f000 8089 	beq.w	8007cf0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	330c      	adds	r3, #12
 8007be4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007be6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007be8:	e853 3f00 	ldrex	r3, [r3]
 8007bec:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007bee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007bf0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007bf4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	330c      	adds	r3, #12
 8007bfe:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8007c02:	647a      	str	r2, [r7, #68]	@ 0x44
 8007c04:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c06:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007c08:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007c0a:	e841 2300 	strex	r3, r2, [r1]
 8007c0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007c10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d1e3      	bne.n	8007bde <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	3314      	adds	r3, #20
 8007c1c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c20:	e853 3f00 	ldrex	r3, [r3]
 8007c24:	623b      	str	r3, [r7, #32]
   return(result);
 8007c26:	6a3b      	ldr	r3, [r7, #32]
 8007c28:	f023 0301 	bic.w	r3, r3, #1
 8007c2c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	3314      	adds	r3, #20
 8007c36:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007c3a:	633a      	str	r2, [r7, #48]	@ 0x30
 8007c3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c3e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007c40:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c42:	e841 2300 	strex	r3, r2, [r1]
 8007c46:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007c48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d1e3      	bne.n	8007c16 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	2220      	movs	r2, #32
 8007c52:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	2200      	movs	r2, #0
 8007c5a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	330c      	adds	r3, #12
 8007c62:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c64:	693b      	ldr	r3, [r7, #16]
 8007c66:	e853 3f00 	ldrex	r3, [r3]
 8007c6a:	60fb      	str	r3, [r7, #12]
   return(result);
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	f023 0310 	bic.w	r3, r3, #16
 8007c72:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	330c      	adds	r3, #12
 8007c7c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007c80:	61fa      	str	r2, [r7, #28]
 8007c82:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c84:	69b9      	ldr	r1, [r7, #24]
 8007c86:	69fa      	ldr	r2, [r7, #28]
 8007c88:	e841 2300 	strex	r3, r2, [r1]
 8007c8c:	617b      	str	r3, [r7, #20]
   return(result);
 8007c8e:	697b      	ldr	r3, [r7, #20]
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d1e3      	bne.n	8007c5c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	2202      	movs	r2, #2
 8007c98:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007c9a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007c9e:	4619      	mov	r1, r3
 8007ca0:	6878      	ldr	r0, [r7, #4]
 8007ca2:	f7f9 f9f1 	bl	8001088 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007ca6:	e023      	b.n	8007cf0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007ca8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007cac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d009      	beq.n	8007cc8 <HAL_UART_IRQHandler+0x4f4>
 8007cb4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007cb8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d003      	beq.n	8007cc8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8007cc0:	6878      	ldr	r0, [r7, #4]
 8007cc2:	f000 fa6e 	bl	80081a2 <UART_Transmit_IT>
    return;
 8007cc6:	e014      	b.n	8007cf2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007cc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ccc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d00e      	beq.n	8007cf2 <HAL_UART_IRQHandler+0x51e>
 8007cd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007cd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d008      	beq.n	8007cf2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8007ce0:	6878      	ldr	r0, [r7, #4]
 8007ce2:	f000 faae 	bl	8008242 <UART_EndTransmit_IT>
    return;
 8007ce6:	e004      	b.n	8007cf2 <HAL_UART_IRQHandler+0x51e>
    return;
 8007ce8:	bf00      	nop
 8007cea:	e002      	b.n	8007cf2 <HAL_UART_IRQHandler+0x51e>
      return;
 8007cec:	bf00      	nop
 8007cee:	e000      	b.n	8007cf2 <HAL_UART_IRQHandler+0x51e>
      return;
 8007cf0:	bf00      	nop
  }
}
 8007cf2:	37e8      	adds	r7, #232	@ 0xe8
 8007cf4:	46bd      	mov	sp, r7
 8007cf6:	bd80      	pop	{r7, pc}

08007cf8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007cf8:	b480      	push	{r7}
 8007cfa:	b083      	sub	sp, #12
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007d00:	bf00      	nop
 8007d02:	370c      	adds	r7, #12
 8007d04:	46bd      	mov	sp, r7
 8007d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0a:	4770      	bx	lr

08007d0c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007d0c:	b480      	push	{r7}
 8007d0e:	b083      	sub	sp, #12
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007d14:	bf00      	nop
 8007d16:	370c      	adds	r7, #12
 8007d18:	46bd      	mov	sp, r7
 8007d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d1e:	4770      	bx	lr

08007d20 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007d20:	b480      	push	{r7}
 8007d22:	b083      	sub	sp, #12
 8007d24:	af00      	add	r7, sp, #0
 8007d26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007d28:	bf00      	nop
 8007d2a:	370c      	adds	r7, #12
 8007d2c:	46bd      	mov	sp, r7
 8007d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d32:	4770      	bx	lr

08007d34 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007d34:	b580      	push	{r7, lr}
 8007d36:	b09c      	sub	sp, #112	@ 0x70
 8007d38:	af00      	add	r7, sp, #0
 8007d3a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d40:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d172      	bne.n	8007e36 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8007d50:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007d52:	2200      	movs	r2, #0
 8007d54:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007d56:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	330c      	adds	r3, #12
 8007d5c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d5e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007d60:	e853 3f00 	ldrex	r3, [r3]
 8007d64:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007d66:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d68:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007d6c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007d6e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	330c      	adds	r3, #12
 8007d74:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007d76:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007d78:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d7a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007d7c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007d7e:	e841 2300 	strex	r3, r2, [r1]
 8007d82:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007d84:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d1e5      	bne.n	8007d56 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d8a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	3314      	adds	r3, #20
 8007d90:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d94:	e853 3f00 	ldrex	r3, [r3]
 8007d98:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007d9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d9c:	f023 0301 	bic.w	r3, r3, #1
 8007da0:	667b      	str	r3, [r7, #100]	@ 0x64
 8007da2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	3314      	adds	r3, #20
 8007da8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007daa:	647a      	str	r2, [r7, #68]	@ 0x44
 8007dac:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dae:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007db0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007db2:	e841 2300 	strex	r3, r2, [r1]
 8007db6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007db8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d1e5      	bne.n	8007d8a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007dbe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	3314      	adds	r3, #20
 8007dc4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dc8:	e853 3f00 	ldrex	r3, [r3]
 8007dcc:	623b      	str	r3, [r7, #32]
   return(result);
 8007dce:	6a3b      	ldr	r3, [r7, #32]
 8007dd0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007dd4:	663b      	str	r3, [r7, #96]	@ 0x60
 8007dd6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	3314      	adds	r3, #20
 8007ddc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007dde:	633a      	str	r2, [r7, #48]	@ 0x30
 8007de0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007de2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007de4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007de6:	e841 2300 	strex	r3, r2, [r1]
 8007dea:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007dec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d1e5      	bne.n	8007dbe <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007df2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007df4:	2220      	movs	r2, #32
 8007df6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007dfa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007dfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007dfe:	2b01      	cmp	r3, #1
 8007e00:	d119      	bne.n	8007e36 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e02:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	330c      	adds	r3, #12
 8007e08:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e0a:	693b      	ldr	r3, [r7, #16]
 8007e0c:	e853 3f00 	ldrex	r3, [r3]
 8007e10:	60fb      	str	r3, [r7, #12]
   return(result);
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	f023 0310 	bic.w	r3, r3, #16
 8007e18:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007e1a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	330c      	adds	r3, #12
 8007e20:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007e22:	61fa      	str	r2, [r7, #28]
 8007e24:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e26:	69b9      	ldr	r1, [r7, #24]
 8007e28:	69fa      	ldr	r2, [r7, #28]
 8007e2a:	e841 2300 	strex	r3, r2, [r1]
 8007e2e:	617b      	str	r3, [r7, #20]
   return(result);
 8007e30:	697b      	ldr	r3, [r7, #20]
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d1e5      	bne.n	8007e02 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007e36:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e38:	2200      	movs	r2, #0
 8007e3a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e3c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e40:	2b01      	cmp	r3, #1
 8007e42:	d106      	bne.n	8007e52 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007e44:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e46:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007e48:	4619      	mov	r1, r3
 8007e4a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007e4c:	f7f9 f91c 	bl	8001088 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007e50:	e002      	b.n	8007e58 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007e52:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007e54:	f7ff ff5a 	bl	8007d0c <HAL_UART_RxCpltCallback>
}
 8007e58:	bf00      	nop
 8007e5a:	3770      	adds	r7, #112	@ 0x70
 8007e5c:	46bd      	mov	sp, r7
 8007e5e:	bd80      	pop	{r7, pc}

08007e60 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007e60:	b580      	push	{r7, lr}
 8007e62:	b084      	sub	sp, #16
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e6c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	2201      	movs	r2, #1
 8007e72:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e78:	2b01      	cmp	r3, #1
 8007e7a:	d108      	bne.n	8007e8e <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007e80:	085b      	lsrs	r3, r3, #1
 8007e82:	b29b      	uxth	r3, r3
 8007e84:	4619      	mov	r1, r3
 8007e86:	68f8      	ldr	r0, [r7, #12]
 8007e88:	f7f9 f8fe 	bl	8001088 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007e8c:	e002      	b.n	8007e94 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8007e8e:	68f8      	ldr	r0, [r7, #12]
 8007e90:	f7ff ff46 	bl	8007d20 <HAL_UART_RxHalfCpltCallback>
}
 8007e94:	bf00      	nop
 8007e96:	3710      	adds	r7, #16
 8007e98:	46bd      	mov	sp, r7
 8007e9a:	bd80      	pop	{r7, pc}

08007e9c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007e9c:	b580      	push	{r7, lr}
 8007e9e:	b084      	sub	sp, #16
 8007ea0:	af00      	add	r7, sp, #0
 8007ea2:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007ea4:	2300      	movs	r3, #0
 8007ea6:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007eac:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007eae:	68bb      	ldr	r3, [r7, #8]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	695b      	ldr	r3, [r3, #20]
 8007eb4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007eb8:	2b80      	cmp	r3, #128	@ 0x80
 8007eba:	bf0c      	ite	eq
 8007ebc:	2301      	moveq	r3, #1
 8007ebe:	2300      	movne	r3, #0
 8007ec0:	b2db      	uxtb	r3, r3
 8007ec2:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007ec4:	68bb      	ldr	r3, [r7, #8]
 8007ec6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007eca:	b2db      	uxtb	r3, r3
 8007ecc:	2b21      	cmp	r3, #33	@ 0x21
 8007ece:	d108      	bne.n	8007ee2 <UART_DMAError+0x46>
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d005      	beq.n	8007ee2 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007ed6:	68bb      	ldr	r3, [r7, #8]
 8007ed8:	2200      	movs	r2, #0
 8007eda:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8007edc:	68b8      	ldr	r0, [r7, #8]
 8007ede:	f000 f8c1 	bl	8008064 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007ee2:	68bb      	ldr	r3, [r7, #8]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	695b      	ldr	r3, [r3, #20]
 8007ee8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007eec:	2b40      	cmp	r3, #64	@ 0x40
 8007eee:	bf0c      	ite	eq
 8007ef0:	2301      	moveq	r3, #1
 8007ef2:	2300      	movne	r3, #0
 8007ef4:	b2db      	uxtb	r3, r3
 8007ef6:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007ef8:	68bb      	ldr	r3, [r7, #8]
 8007efa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007efe:	b2db      	uxtb	r3, r3
 8007f00:	2b22      	cmp	r3, #34	@ 0x22
 8007f02:	d108      	bne.n	8007f16 <UART_DMAError+0x7a>
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d005      	beq.n	8007f16 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007f0a:	68bb      	ldr	r3, [r7, #8]
 8007f0c:	2200      	movs	r2, #0
 8007f0e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8007f10:	68b8      	ldr	r0, [r7, #8]
 8007f12:	f000 f8cf 	bl	80080b4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007f16:	68bb      	ldr	r3, [r7, #8]
 8007f18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f1a:	f043 0210 	orr.w	r2, r3, #16
 8007f1e:	68bb      	ldr	r3, [r7, #8]
 8007f20:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007f22:	68b8      	ldr	r0, [r7, #8]
 8007f24:	f7f9 f99a 	bl	800125c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007f28:	bf00      	nop
 8007f2a:	3710      	adds	r7, #16
 8007f2c:	46bd      	mov	sp, r7
 8007f2e:	bd80      	pop	{r7, pc}

08007f30 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007f30:	b580      	push	{r7, lr}
 8007f32:	b098      	sub	sp, #96	@ 0x60
 8007f34:	af00      	add	r7, sp, #0
 8007f36:	60f8      	str	r0, [r7, #12]
 8007f38:	60b9      	str	r1, [r7, #8]
 8007f3a:	4613      	mov	r3, r2
 8007f3c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8007f3e:	68ba      	ldr	r2, [r7, #8]
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	88fa      	ldrh	r2, [r7, #6]
 8007f48:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	2200      	movs	r2, #0
 8007f4e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	2222      	movs	r2, #34	@ 0x22
 8007f54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f5c:	4a3e      	ldr	r2, [pc, #248]	@ (8008058 <UART_Start_Receive_DMA+0x128>)
 8007f5e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f64:	4a3d      	ldr	r2, [pc, #244]	@ (800805c <UART_Start_Receive_DMA+0x12c>)
 8007f66:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f6c:	4a3c      	ldr	r2, [pc, #240]	@ (8008060 <UART_Start_Receive_DMA+0x130>)
 8007f6e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f74:	2200      	movs	r2, #0
 8007f76:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8007f78:	f107 0308 	add.w	r3, r7, #8
 8007f7c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	3304      	adds	r3, #4
 8007f88:	4619      	mov	r1, r3
 8007f8a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007f8c:	681a      	ldr	r2, [r3, #0]
 8007f8e:	88fb      	ldrh	r3, [r7, #6]
 8007f90:	f7fa fb52 	bl	8002638 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8007f94:	2300      	movs	r3, #0
 8007f96:	613b      	str	r3, [r7, #16]
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	613b      	str	r3, [r7, #16]
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	685b      	ldr	r3, [r3, #4]
 8007fa6:	613b      	str	r3, [r7, #16]
 8007fa8:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	691b      	ldr	r3, [r3, #16]
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d019      	beq.n	8007fe6 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	330c      	adds	r3, #12
 8007fb8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007fbc:	e853 3f00 	ldrex	r3, [r3]
 8007fc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007fc2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007fc4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007fc8:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	330c      	adds	r3, #12
 8007fd0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007fd2:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8007fd4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fd6:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007fd8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007fda:	e841 2300 	strex	r3, r2, [r1]
 8007fde:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007fe0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d1e5      	bne.n	8007fb2 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	3314      	adds	r3, #20
 8007fec:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ff0:	e853 3f00 	ldrex	r3, [r3]
 8007ff4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007ff6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ff8:	f043 0301 	orr.w	r3, r3, #1
 8007ffc:	657b      	str	r3, [r7, #84]	@ 0x54
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	3314      	adds	r3, #20
 8008004:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008006:	63ba      	str	r2, [r7, #56]	@ 0x38
 8008008:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800800a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800800c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800800e:	e841 2300 	strex	r3, r2, [r1]
 8008012:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008014:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008016:	2b00      	cmp	r3, #0
 8008018:	d1e5      	bne.n	8007fe6 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	3314      	adds	r3, #20
 8008020:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008022:	69bb      	ldr	r3, [r7, #24]
 8008024:	e853 3f00 	ldrex	r3, [r3]
 8008028:	617b      	str	r3, [r7, #20]
   return(result);
 800802a:	697b      	ldr	r3, [r7, #20]
 800802c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008030:	653b      	str	r3, [r7, #80]	@ 0x50
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	3314      	adds	r3, #20
 8008038:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800803a:	627a      	str	r2, [r7, #36]	@ 0x24
 800803c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800803e:	6a39      	ldr	r1, [r7, #32]
 8008040:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008042:	e841 2300 	strex	r3, r2, [r1]
 8008046:	61fb      	str	r3, [r7, #28]
   return(result);
 8008048:	69fb      	ldr	r3, [r7, #28]
 800804a:	2b00      	cmp	r3, #0
 800804c:	d1e5      	bne.n	800801a <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800804e:	2300      	movs	r3, #0
}
 8008050:	4618      	mov	r0, r3
 8008052:	3760      	adds	r7, #96	@ 0x60
 8008054:	46bd      	mov	sp, r7
 8008056:	bd80      	pop	{r7, pc}
 8008058:	08007d35 	.word	0x08007d35
 800805c:	08007e61 	.word	0x08007e61
 8008060:	08007e9d 	.word	0x08007e9d

08008064 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008064:	b480      	push	{r7}
 8008066:	b089      	sub	sp, #36	@ 0x24
 8008068:	af00      	add	r7, sp, #0
 800806a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	330c      	adds	r3, #12
 8008072:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	e853 3f00 	ldrex	r3, [r3]
 800807a:	60bb      	str	r3, [r7, #8]
   return(result);
 800807c:	68bb      	ldr	r3, [r7, #8]
 800807e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8008082:	61fb      	str	r3, [r7, #28]
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	330c      	adds	r3, #12
 800808a:	69fa      	ldr	r2, [r7, #28]
 800808c:	61ba      	str	r2, [r7, #24]
 800808e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008090:	6979      	ldr	r1, [r7, #20]
 8008092:	69ba      	ldr	r2, [r7, #24]
 8008094:	e841 2300 	strex	r3, r2, [r1]
 8008098:	613b      	str	r3, [r7, #16]
   return(result);
 800809a:	693b      	ldr	r3, [r7, #16]
 800809c:	2b00      	cmp	r3, #0
 800809e:	d1e5      	bne.n	800806c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	2220      	movs	r2, #32
 80080a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80080a8:	bf00      	nop
 80080aa:	3724      	adds	r7, #36	@ 0x24
 80080ac:	46bd      	mov	sp, r7
 80080ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b2:	4770      	bx	lr

080080b4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80080b4:	b480      	push	{r7}
 80080b6:	b095      	sub	sp, #84	@ 0x54
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	330c      	adds	r3, #12
 80080c2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80080c6:	e853 3f00 	ldrex	r3, [r3]
 80080ca:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80080cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080ce:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80080d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	330c      	adds	r3, #12
 80080da:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80080dc:	643a      	str	r2, [r7, #64]	@ 0x40
 80080de:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080e0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80080e2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80080e4:	e841 2300 	strex	r3, r2, [r1]
 80080e8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80080ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d1e5      	bne.n	80080bc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	3314      	adds	r3, #20
 80080f6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080f8:	6a3b      	ldr	r3, [r7, #32]
 80080fa:	e853 3f00 	ldrex	r3, [r3]
 80080fe:	61fb      	str	r3, [r7, #28]
   return(result);
 8008100:	69fb      	ldr	r3, [r7, #28]
 8008102:	f023 0301 	bic.w	r3, r3, #1
 8008106:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	3314      	adds	r3, #20
 800810e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008110:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008112:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008114:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008116:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008118:	e841 2300 	strex	r3, r2, [r1]
 800811c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800811e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008120:	2b00      	cmp	r3, #0
 8008122:	d1e5      	bne.n	80080f0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008128:	2b01      	cmp	r3, #1
 800812a:	d119      	bne.n	8008160 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	330c      	adds	r3, #12
 8008132:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	e853 3f00 	ldrex	r3, [r3]
 800813a:	60bb      	str	r3, [r7, #8]
   return(result);
 800813c:	68bb      	ldr	r3, [r7, #8]
 800813e:	f023 0310 	bic.w	r3, r3, #16
 8008142:	647b      	str	r3, [r7, #68]	@ 0x44
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	330c      	adds	r3, #12
 800814a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800814c:	61ba      	str	r2, [r7, #24]
 800814e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008150:	6979      	ldr	r1, [r7, #20]
 8008152:	69ba      	ldr	r2, [r7, #24]
 8008154:	e841 2300 	strex	r3, r2, [r1]
 8008158:	613b      	str	r3, [r7, #16]
   return(result);
 800815a:	693b      	ldr	r3, [r7, #16]
 800815c:	2b00      	cmp	r3, #0
 800815e:	d1e5      	bne.n	800812c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	2220      	movs	r2, #32
 8008164:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	2200      	movs	r2, #0
 800816c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800816e:	bf00      	nop
 8008170:	3754      	adds	r7, #84	@ 0x54
 8008172:	46bd      	mov	sp, r7
 8008174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008178:	4770      	bx	lr

0800817a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800817a:	b580      	push	{r7, lr}
 800817c:	b084      	sub	sp, #16
 800817e:	af00      	add	r7, sp, #0
 8008180:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008186:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	2200      	movs	r2, #0
 800818c:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	2200      	movs	r2, #0
 8008192:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008194:	68f8      	ldr	r0, [r7, #12]
 8008196:	f7f9 f861 	bl	800125c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800819a:	bf00      	nop
 800819c:	3710      	adds	r7, #16
 800819e:	46bd      	mov	sp, r7
 80081a0:	bd80      	pop	{r7, pc}

080081a2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80081a2:	b480      	push	{r7}
 80081a4:	b085      	sub	sp, #20
 80081a6:	af00      	add	r7, sp, #0
 80081a8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80081b0:	b2db      	uxtb	r3, r3
 80081b2:	2b21      	cmp	r3, #33	@ 0x21
 80081b4:	d13e      	bne.n	8008234 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	689b      	ldr	r3, [r3, #8]
 80081ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80081be:	d114      	bne.n	80081ea <UART_Transmit_IT+0x48>
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	691b      	ldr	r3, [r3, #16]
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d110      	bne.n	80081ea <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	6a1b      	ldr	r3, [r3, #32]
 80081cc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	881b      	ldrh	r3, [r3, #0]
 80081d2:	461a      	mov	r2, r3
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80081dc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	6a1b      	ldr	r3, [r3, #32]
 80081e2:	1c9a      	adds	r2, r3, #2
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	621a      	str	r2, [r3, #32]
 80081e8:	e008      	b.n	80081fc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	6a1b      	ldr	r3, [r3, #32]
 80081ee:	1c59      	adds	r1, r3, #1
 80081f0:	687a      	ldr	r2, [r7, #4]
 80081f2:	6211      	str	r1, [r2, #32]
 80081f4:	781a      	ldrb	r2, [r3, #0]
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008200:	b29b      	uxth	r3, r3
 8008202:	3b01      	subs	r3, #1
 8008204:	b29b      	uxth	r3, r3
 8008206:	687a      	ldr	r2, [r7, #4]
 8008208:	4619      	mov	r1, r3
 800820a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800820c:	2b00      	cmp	r3, #0
 800820e:	d10f      	bne.n	8008230 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	68da      	ldr	r2, [r3, #12]
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800821e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	68da      	ldr	r2, [r3, #12]
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800822e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008230:	2300      	movs	r3, #0
 8008232:	e000      	b.n	8008236 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008234:	2302      	movs	r3, #2
  }
}
 8008236:	4618      	mov	r0, r3
 8008238:	3714      	adds	r7, #20
 800823a:	46bd      	mov	sp, r7
 800823c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008240:	4770      	bx	lr

08008242 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008242:	b580      	push	{r7, lr}
 8008244:	b082      	sub	sp, #8
 8008246:	af00      	add	r7, sp, #0
 8008248:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	68da      	ldr	r2, [r3, #12]
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008258:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	2220      	movs	r2, #32
 800825e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008262:	6878      	ldr	r0, [r7, #4]
 8008264:	f7ff fd48 	bl	8007cf8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008268:	2300      	movs	r3, #0
}
 800826a:	4618      	mov	r0, r3
 800826c:	3708      	adds	r7, #8
 800826e:	46bd      	mov	sp, r7
 8008270:	bd80      	pop	{r7, pc}

08008272 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008272:	b580      	push	{r7, lr}
 8008274:	b08c      	sub	sp, #48	@ 0x30
 8008276:	af00      	add	r7, sp, #0
 8008278:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008280:	b2db      	uxtb	r3, r3
 8008282:	2b22      	cmp	r3, #34	@ 0x22
 8008284:	f040 80ae 	bne.w	80083e4 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	689b      	ldr	r3, [r3, #8]
 800828c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008290:	d117      	bne.n	80082c2 <UART_Receive_IT+0x50>
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	691b      	ldr	r3, [r3, #16]
 8008296:	2b00      	cmp	r3, #0
 8008298:	d113      	bne.n	80082c2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800829a:	2300      	movs	r3, #0
 800829c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082a2:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	685b      	ldr	r3, [r3, #4]
 80082aa:	b29b      	uxth	r3, r3
 80082ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80082b0:	b29a      	uxth	r2, r3
 80082b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082b4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082ba:	1c9a      	adds	r2, r3, #2
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	629a      	str	r2, [r3, #40]	@ 0x28
 80082c0:	e026      	b.n	8008310 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80082c8:	2300      	movs	r3, #0
 80082ca:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	689b      	ldr	r3, [r3, #8]
 80082d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80082d4:	d007      	beq.n	80082e6 <UART_Receive_IT+0x74>
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	689b      	ldr	r3, [r3, #8]
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d10a      	bne.n	80082f4 <UART_Receive_IT+0x82>
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	691b      	ldr	r3, [r3, #16]
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d106      	bne.n	80082f4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	685b      	ldr	r3, [r3, #4]
 80082ec:	b2da      	uxtb	r2, r3
 80082ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082f0:	701a      	strb	r2, [r3, #0]
 80082f2:	e008      	b.n	8008306 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	685b      	ldr	r3, [r3, #4]
 80082fa:	b2db      	uxtb	r3, r3
 80082fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008300:	b2da      	uxtb	r2, r3
 8008302:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008304:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800830a:	1c5a      	adds	r2, r3, #1
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008314:	b29b      	uxth	r3, r3
 8008316:	3b01      	subs	r3, #1
 8008318:	b29b      	uxth	r3, r3
 800831a:	687a      	ldr	r2, [r7, #4]
 800831c:	4619      	mov	r1, r3
 800831e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008320:	2b00      	cmp	r3, #0
 8008322:	d15d      	bne.n	80083e0 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	68da      	ldr	r2, [r3, #12]
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	f022 0220 	bic.w	r2, r2, #32
 8008332:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	68da      	ldr	r2, [r3, #12]
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008342:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	695a      	ldr	r2, [r3, #20]
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	f022 0201 	bic.w	r2, r2, #1
 8008352:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	2220      	movs	r2, #32
 8008358:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	2200      	movs	r2, #0
 8008360:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008366:	2b01      	cmp	r3, #1
 8008368:	d135      	bne.n	80083d6 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	2200      	movs	r2, #0
 800836e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	330c      	adds	r3, #12
 8008376:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008378:	697b      	ldr	r3, [r7, #20]
 800837a:	e853 3f00 	ldrex	r3, [r3]
 800837e:	613b      	str	r3, [r7, #16]
   return(result);
 8008380:	693b      	ldr	r3, [r7, #16]
 8008382:	f023 0310 	bic.w	r3, r3, #16
 8008386:	627b      	str	r3, [r7, #36]	@ 0x24
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	330c      	adds	r3, #12
 800838e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008390:	623a      	str	r2, [r7, #32]
 8008392:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008394:	69f9      	ldr	r1, [r7, #28]
 8008396:	6a3a      	ldr	r2, [r7, #32]
 8008398:	e841 2300 	strex	r3, r2, [r1]
 800839c:	61bb      	str	r3, [r7, #24]
   return(result);
 800839e:	69bb      	ldr	r3, [r7, #24]
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d1e5      	bne.n	8008370 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	f003 0310 	and.w	r3, r3, #16
 80083ae:	2b10      	cmp	r3, #16
 80083b0:	d10a      	bne.n	80083c8 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80083b2:	2300      	movs	r3, #0
 80083b4:	60fb      	str	r3, [r7, #12]
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	60fb      	str	r3, [r7, #12]
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	685b      	ldr	r3, [r3, #4]
 80083c4:	60fb      	str	r3, [r7, #12]
 80083c6:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80083cc:	4619      	mov	r1, r3
 80083ce:	6878      	ldr	r0, [r7, #4]
 80083d0:	f7f8 fe5a 	bl	8001088 <HAL_UARTEx_RxEventCallback>
 80083d4:	e002      	b.n	80083dc <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80083d6:	6878      	ldr	r0, [r7, #4]
 80083d8:	f7ff fc98 	bl	8007d0c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80083dc:	2300      	movs	r3, #0
 80083de:	e002      	b.n	80083e6 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80083e0:	2300      	movs	r3, #0
 80083e2:	e000      	b.n	80083e6 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80083e4:	2302      	movs	r3, #2
  }
}
 80083e6:	4618      	mov	r0, r3
 80083e8:	3730      	adds	r7, #48	@ 0x30
 80083ea:	46bd      	mov	sp, r7
 80083ec:	bd80      	pop	{r7, pc}
	...

080083f0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80083f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80083f4:	b0c0      	sub	sp, #256	@ 0x100
 80083f6:	af00      	add	r7, sp, #0
 80083f8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80083fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	691b      	ldr	r3, [r3, #16]
 8008404:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008408:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800840c:	68d9      	ldr	r1, [r3, #12]
 800840e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008412:	681a      	ldr	r2, [r3, #0]
 8008414:	ea40 0301 	orr.w	r3, r0, r1
 8008418:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800841a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800841e:	689a      	ldr	r2, [r3, #8]
 8008420:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008424:	691b      	ldr	r3, [r3, #16]
 8008426:	431a      	orrs	r2, r3
 8008428:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800842c:	695b      	ldr	r3, [r3, #20]
 800842e:	431a      	orrs	r2, r3
 8008430:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008434:	69db      	ldr	r3, [r3, #28]
 8008436:	4313      	orrs	r3, r2
 8008438:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800843c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	68db      	ldr	r3, [r3, #12]
 8008444:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008448:	f021 010c 	bic.w	r1, r1, #12
 800844c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008450:	681a      	ldr	r2, [r3, #0]
 8008452:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008456:	430b      	orrs	r3, r1
 8008458:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800845a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	695b      	ldr	r3, [r3, #20]
 8008462:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008466:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800846a:	6999      	ldr	r1, [r3, #24]
 800846c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008470:	681a      	ldr	r2, [r3, #0]
 8008472:	ea40 0301 	orr.w	r3, r0, r1
 8008476:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008478:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800847c:	681a      	ldr	r2, [r3, #0]
 800847e:	4b8f      	ldr	r3, [pc, #572]	@ (80086bc <UART_SetConfig+0x2cc>)
 8008480:	429a      	cmp	r2, r3
 8008482:	d005      	beq.n	8008490 <UART_SetConfig+0xa0>
 8008484:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008488:	681a      	ldr	r2, [r3, #0]
 800848a:	4b8d      	ldr	r3, [pc, #564]	@ (80086c0 <UART_SetConfig+0x2d0>)
 800848c:	429a      	cmp	r2, r3
 800848e:	d104      	bne.n	800849a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008490:	f7fe f9c6 	bl	8006820 <HAL_RCC_GetPCLK2Freq>
 8008494:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008498:	e003      	b.n	80084a2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800849a:	f7fe f9ad 	bl	80067f8 <HAL_RCC_GetPCLK1Freq>
 800849e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80084a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084a6:	69db      	ldr	r3, [r3, #28]
 80084a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80084ac:	f040 810c 	bne.w	80086c8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80084b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80084b4:	2200      	movs	r2, #0
 80084b6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80084ba:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80084be:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80084c2:	4622      	mov	r2, r4
 80084c4:	462b      	mov	r3, r5
 80084c6:	1891      	adds	r1, r2, r2
 80084c8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80084ca:	415b      	adcs	r3, r3
 80084cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80084ce:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80084d2:	4621      	mov	r1, r4
 80084d4:	eb12 0801 	adds.w	r8, r2, r1
 80084d8:	4629      	mov	r1, r5
 80084da:	eb43 0901 	adc.w	r9, r3, r1
 80084de:	f04f 0200 	mov.w	r2, #0
 80084e2:	f04f 0300 	mov.w	r3, #0
 80084e6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80084ea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80084ee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80084f2:	4690      	mov	r8, r2
 80084f4:	4699      	mov	r9, r3
 80084f6:	4623      	mov	r3, r4
 80084f8:	eb18 0303 	adds.w	r3, r8, r3
 80084fc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008500:	462b      	mov	r3, r5
 8008502:	eb49 0303 	adc.w	r3, r9, r3
 8008506:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800850a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800850e:	685b      	ldr	r3, [r3, #4]
 8008510:	2200      	movs	r2, #0
 8008512:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008516:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800851a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800851e:	460b      	mov	r3, r1
 8008520:	18db      	adds	r3, r3, r3
 8008522:	653b      	str	r3, [r7, #80]	@ 0x50
 8008524:	4613      	mov	r3, r2
 8008526:	eb42 0303 	adc.w	r3, r2, r3
 800852a:	657b      	str	r3, [r7, #84]	@ 0x54
 800852c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008530:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008534:	f7f8 fc12 	bl	8000d5c <__aeabi_uldivmod>
 8008538:	4602      	mov	r2, r0
 800853a:	460b      	mov	r3, r1
 800853c:	4b61      	ldr	r3, [pc, #388]	@ (80086c4 <UART_SetConfig+0x2d4>)
 800853e:	fba3 2302 	umull	r2, r3, r3, r2
 8008542:	095b      	lsrs	r3, r3, #5
 8008544:	011c      	lsls	r4, r3, #4
 8008546:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800854a:	2200      	movs	r2, #0
 800854c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008550:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008554:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008558:	4642      	mov	r2, r8
 800855a:	464b      	mov	r3, r9
 800855c:	1891      	adds	r1, r2, r2
 800855e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008560:	415b      	adcs	r3, r3
 8008562:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008564:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008568:	4641      	mov	r1, r8
 800856a:	eb12 0a01 	adds.w	sl, r2, r1
 800856e:	4649      	mov	r1, r9
 8008570:	eb43 0b01 	adc.w	fp, r3, r1
 8008574:	f04f 0200 	mov.w	r2, #0
 8008578:	f04f 0300 	mov.w	r3, #0
 800857c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008580:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008584:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008588:	4692      	mov	sl, r2
 800858a:	469b      	mov	fp, r3
 800858c:	4643      	mov	r3, r8
 800858e:	eb1a 0303 	adds.w	r3, sl, r3
 8008592:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008596:	464b      	mov	r3, r9
 8008598:	eb4b 0303 	adc.w	r3, fp, r3
 800859c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80085a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80085a4:	685b      	ldr	r3, [r3, #4]
 80085a6:	2200      	movs	r2, #0
 80085a8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80085ac:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80085b0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80085b4:	460b      	mov	r3, r1
 80085b6:	18db      	adds	r3, r3, r3
 80085b8:	643b      	str	r3, [r7, #64]	@ 0x40
 80085ba:	4613      	mov	r3, r2
 80085bc:	eb42 0303 	adc.w	r3, r2, r3
 80085c0:	647b      	str	r3, [r7, #68]	@ 0x44
 80085c2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80085c6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80085ca:	f7f8 fbc7 	bl	8000d5c <__aeabi_uldivmod>
 80085ce:	4602      	mov	r2, r0
 80085d0:	460b      	mov	r3, r1
 80085d2:	4611      	mov	r1, r2
 80085d4:	4b3b      	ldr	r3, [pc, #236]	@ (80086c4 <UART_SetConfig+0x2d4>)
 80085d6:	fba3 2301 	umull	r2, r3, r3, r1
 80085da:	095b      	lsrs	r3, r3, #5
 80085dc:	2264      	movs	r2, #100	@ 0x64
 80085de:	fb02 f303 	mul.w	r3, r2, r3
 80085e2:	1acb      	subs	r3, r1, r3
 80085e4:	00db      	lsls	r3, r3, #3
 80085e6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80085ea:	4b36      	ldr	r3, [pc, #216]	@ (80086c4 <UART_SetConfig+0x2d4>)
 80085ec:	fba3 2302 	umull	r2, r3, r3, r2
 80085f0:	095b      	lsrs	r3, r3, #5
 80085f2:	005b      	lsls	r3, r3, #1
 80085f4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80085f8:	441c      	add	r4, r3
 80085fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80085fe:	2200      	movs	r2, #0
 8008600:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008604:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008608:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800860c:	4642      	mov	r2, r8
 800860e:	464b      	mov	r3, r9
 8008610:	1891      	adds	r1, r2, r2
 8008612:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008614:	415b      	adcs	r3, r3
 8008616:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008618:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800861c:	4641      	mov	r1, r8
 800861e:	1851      	adds	r1, r2, r1
 8008620:	6339      	str	r1, [r7, #48]	@ 0x30
 8008622:	4649      	mov	r1, r9
 8008624:	414b      	adcs	r3, r1
 8008626:	637b      	str	r3, [r7, #52]	@ 0x34
 8008628:	f04f 0200 	mov.w	r2, #0
 800862c:	f04f 0300 	mov.w	r3, #0
 8008630:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008634:	4659      	mov	r1, fp
 8008636:	00cb      	lsls	r3, r1, #3
 8008638:	4651      	mov	r1, sl
 800863a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800863e:	4651      	mov	r1, sl
 8008640:	00ca      	lsls	r2, r1, #3
 8008642:	4610      	mov	r0, r2
 8008644:	4619      	mov	r1, r3
 8008646:	4603      	mov	r3, r0
 8008648:	4642      	mov	r2, r8
 800864a:	189b      	adds	r3, r3, r2
 800864c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008650:	464b      	mov	r3, r9
 8008652:	460a      	mov	r2, r1
 8008654:	eb42 0303 	adc.w	r3, r2, r3
 8008658:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800865c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008660:	685b      	ldr	r3, [r3, #4]
 8008662:	2200      	movs	r2, #0
 8008664:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008668:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800866c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008670:	460b      	mov	r3, r1
 8008672:	18db      	adds	r3, r3, r3
 8008674:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008676:	4613      	mov	r3, r2
 8008678:	eb42 0303 	adc.w	r3, r2, r3
 800867c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800867e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008682:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008686:	f7f8 fb69 	bl	8000d5c <__aeabi_uldivmod>
 800868a:	4602      	mov	r2, r0
 800868c:	460b      	mov	r3, r1
 800868e:	4b0d      	ldr	r3, [pc, #52]	@ (80086c4 <UART_SetConfig+0x2d4>)
 8008690:	fba3 1302 	umull	r1, r3, r3, r2
 8008694:	095b      	lsrs	r3, r3, #5
 8008696:	2164      	movs	r1, #100	@ 0x64
 8008698:	fb01 f303 	mul.w	r3, r1, r3
 800869c:	1ad3      	subs	r3, r2, r3
 800869e:	00db      	lsls	r3, r3, #3
 80086a0:	3332      	adds	r3, #50	@ 0x32
 80086a2:	4a08      	ldr	r2, [pc, #32]	@ (80086c4 <UART_SetConfig+0x2d4>)
 80086a4:	fba2 2303 	umull	r2, r3, r2, r3
 80086a8:	095b      	lsrs	r3, r3, #5
 80086aa:	f003 0207 	and.w	r2, r3, #7
 80086ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	4422      	add	r2, r4
 80086b6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80086b8:	e106      	b.n	80088c8 <UART_SetConfig+0x4d8>
 80086ba:	bf00      	nop
 80086bc:	40011000 	.word	0x40011000
 80086c0:	40011400 	.word	0x40011400
 80086c4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80086c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80086cc:	2200      	movs	r2, #0
 80086ce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80086d2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80086d6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80086da:	4642      	mov	r2, r8
 80086dc:	464b      	mov	r3, r9
 80086de:	1891      	adds	r1, r2, r2
 80086e0:	6239      	str	r1, [r7, #32]
 80086e2:	415b      	adcs	r3, r3
 80086e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80086e6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80086ea:	4641      	mov	r1, r8
 80086ec:	1854      	adds	r4, r2, r1
 80086ee:	4649      	mov	r1, r9
 80086f0:	eb43 0501 	adc.w	r5, r3, r1
 80086f4:	f04f 0200 	mov.w	r2, #0
 80086f8:	f04f 0300 	mov.w	r3, #0
 80086fc:	00eb      	lsls	r3, r5, #3
 80086fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008702:	00e2      	lsls	r2, r4, #3
 8008704:	4614      	mov	r4, r2
 8008706:	461d      	mov	r5, r3
 8008708:	4643      	mov	r3, r8
 800870a:	18e3      	adds	r3, r4, r3
 800870c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008710:	464b      	mov	r3, r9
 8008712:	eb45 0303 	adc.w	r3, r5, r3
 8008716:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800871a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800871e:	685b      	ldr	r3, [r3, #4]
 8008720:	2200      	movs	r2, #0
 8008722:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008726:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800872a:	f04f 0200 	mov.w	r2, #0
 800872e:	f04f 0300 	mov.w	r3, #0
 8008732:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008736:	4629      	mov	r1, r5
 8008738:	008b      	lsls	r3, r1, #2
 800873a:	4621      	mov	r1, r4
 800873c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008740:	4621      	mov	r1, r4
 8008742:	008a      	lsls	r2, r1, #2
 8008744:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008748:	f7f8 fb08 	bl	8000d5c <__aeabi_uldivmod>
 800874c:	4602      	mov	r2, r0
 800874e:	460b      	mov	r3, r1
 8008750:	4b60      	ldr	r3, [pc, #384]	@ (80088d4 <UART_SetConfig+0x4e4>)
 8008752:	fba3 2302 	umull	r2, r3, r3, r2
 8008756:	095b      	lsrs	r3, r3, #5
 8008758:	011c      	lsls	r4, r3, #4
 800875a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800875e:	2200      	movs	r2, #0
 8008760:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008764:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008768:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800876c:	4642      	mov	r2, r8
 800876e:	464b      	mov	r3, r9
 8008770:	1891      	adds	r1, r2, r2
 8008772:	61b9      	str	r1, [r7, #24]
 8008774:	415b      	adcs	r3, r3
 8008776:	61fb      	str	r3, [r7, #28]
 8008778:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800877c:	4641      	mov	r1, r8
 800877e:	1851      	adds	r1, r2, r1
 8008780:	6139      	str	r1, [r7, #16]
 8008782:	4649      	mov	r1, r9
 8008784:	414b      	adcs	r3, r1
 8008786:	617b      	str	r3, [r7, #20]
 8008788:	f04f 0200 	mov.w	r2, #0
 800878c:	f04f 0300 	mov.w	r3, #0
 8008790:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008794:	4659      	mov	r1, fp
 8008796:	00cb      	lsls	r3, r1, #3
 8008798:	4651      	mov	r1, sl
 800879a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800879e:	4651      	mov	r1, sl
 80087a0:	00ca      	lsls	r2, r1, #3
 80087a2:	4610      	mov	r0, r2
 80087a4:	4619      	mov	r1, r3
 80087a6:	4603      	mov	r3, r0
 80087a8:	4642      	mov	r2, r8
 80087aa:	189b      	adds	r3, r3, r2
 80087ac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80087b0:	464b      	mov	r3, r9
 80087b2:	460a      	mov	r2, r1
 80087b4:	eb42 0303 	adc.w	r3, r2, r3
 80087b8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80087bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80087c0:	685b      	ldr	r3, [r3, #4]
 80087c2:	2200      	movs	r2, #0
 80087c4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80087c6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80087c8:	f04f 0200 	mov.w	r2, #0
 80087cc:	f04f 0300 	mov.w	r3, #0
 80087d0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80087d4:	4649      	mov	r1, r9
 80087d6:	008b      	lsls	r3, r1, #2
 80087d8:	4641      	mov	r1, r8
 80087da:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80087de:	4641      	mov	r1, r8
 80087e0:	008a      	lsls	r2, r1, #2
 80087e2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80087e6:	f7f8 fab9 	bl	8000d5c <__aeabi_uldivmod>
 80087ea:	4602      	mov	r2, r0
 80087ec:	460b      	mov	r3, r1
 80087ee:	4611      	mov	r1, r2
 80087f0:	4b38      	ldr	r3, [pc, #224]	@ (80088d4 <UART_SetConfig+0x4e4>)
 80087f2:	fba3 2301 	umull	r2, r3, r3, r1
 80087f6:	095b      	lsrs	r3, r3, #5
 80087f8:	2264      	movs	r2, #100	@ 0x64
 80087fa:	fb02 f303 	mul.w	r3, r2, r3
 80087fe:	1acb      	subs	r3, r1, r3
 8008800:	011b      	lsls	r3, r3, #4
 8008802:	3332      	adds	r3, #50	@ 0x32
 8008804:	4a33      	ldr	r2, [pc, #204]	@ (80088d4 <UART_SetConfig+0x4e4>)
 8008806:	fba2 2303 	umull	r2, r3, r2, r3
 800880a:	095b      	lsrs	r3, r3, #5
 800880c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008810:	441c      	add	r4, r3
 8008812:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008816:	2200      	movs	r2, #0
 8008818:	673b      	str	r3, [r7, #112]	@ 0x70
 800881a:	677a      	str	r2, [r7, #116]	@ 0x74
 800881c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008820:	4642      	mov	r2, r8
 8008822:	464b      	mov	r3, r9
 8008824:	1891      	adds	r1, r2, r2
 8008826:	60b9      	str	r1, [r7, #8]
 8008828:	415b      	adcs	r3, r3
 800882a:	60fb      	str	r3, [r7, #12]
 800882c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008830:	4641      	mov	r1, r8
 8008832:	1851      	adds	r1, r2, r1
 8008834:	6039      	str	r1, [r7, #0]
 8008836:	4649      	mov	r1, r9
 8008838:	414b      	adcs	r3, r1
 800883a:	607b      	str	r3, [r7, #4]
 800883c:	f04f 0200 	mov.w	r2, #0
 8008840:	f04f 0300 	mov.w	r3, #0
 8008844:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008848:	4659      	mov	r1, fp
 800884a:	00cb      	lsls	r3, r1, #3
 800884c:	4651      	mov	r1, sl
 800884e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008852:	4651      	mov	r1, sl
 8008854:	00ca      	lsls	r2, r1, #3
 8008856:	4610      	mov	r0, r2
 8008858:	4619      	mov	r1, r3
 800885a:	4603      	mov	r3, r0
 800885c:	4642      	mov	r2, r8
 800885e:	189b      	adds	r3, r3, r2
 8008860:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008862:	464b      	mov	r3, r9
 8008864:	460a      	mov	r2, r1
 8008866:	eb42 0303 	adc.w	r3, r2, r3
 800886a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800886c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008870:	685b      	ldr	r3, [r3, #4]
 8008872:	2200      	movs	r2, #0
 8008874:	663b      	str	r3, [r7, #96]	@ 0x60
 8008876:	667a      	str	r2, [r7, #100]	@ 0x64
 8008878:	f04f 0200 	mov.w	r2, #0
 800887c:	f04f 0300 	mov.w	r3, #0
 8008880:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008884:	4649      	mov	r1, r9
 8008886:	008b      	lsls	r3, r1, #2
 8008888:	4641      	mov	r1, r8
 800888a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800888e:	4641      	mov	r1, r8
 8008890:	008a      	lsls	r2, r1, #2
 8008892:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008896:	f7f8 fa61 	bl	8000d5c <__aeabi_uldivmod>
 800889a:	4602      	mov	r2, r0
 800889c:	460b      	mov	r3, r1
 800889e:	4b0d      	ldr	r3, [pc, #52]	@ (80088d4 <UART_SetConfig+0x4e4>)
 80088a0:	fba3 1302 	umull	r1, r3, r3, r2
 80088a4:	095b      	lsrs	r3, r3, #5
 80088a6:	2164      	movs	r1, #100	@ 0x64
 80088a8:	fb01 f303 	mul.w	r3, r1, r3
 80088ac:	1ad3      	subs	r3, r2, r3
 80088ae:	011b      	lsls	r3, r3, #4
 80088b0:	3332      	adds	r3, #50	@ 0x32
 80088b2:	4a08      	ldr	r2, [pc, #32]	@ (80088d4 <UART_SetConfig+0x4e4>)
 80088b4:	fba2 2303 	umull	r2, r3, r2, r3
 80088b8:	095b      	lsrs	r3, r3, #5
 80088ba:	f003 020f 	and.w	r2, r3, #15
 80088be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	4422      	add	r2, r4
 80088c6:	609a      	str	r2, [r3, #8]
}
 80088c8:	bf00      	nop
 80088ca:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80088ce:	46bd      	mov	sp, r7
 80088d0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80088d4:	51eb851f 	.word	0x51eb851f

080088d8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80088d8:	b084      	sub	sp, #16
 80088da:	b580      	push	{r7, lr}
 80088dc:	b084      	sub	sp, #16
 80088de:	af00      	add	r7, sp, #0
 80088e0:	6078      	str	r0, [r7, #4]
 80088e2:	f107 001c 	add.w	r0, r7, #28
 80088e6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80088ea:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80088ee:	2b01      	cmp	r3, #1
 80088f0:	d123      	bne.n	800893a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088f6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	68db      	ldr	r3, [r3, #12]
 8008902:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8008906:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800890a:	687a      	ldr	r2, [r7, #4]
 800890c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	68db      	ldr	r3, [r3, #12]
 8008912:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800891a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800891e:	2b01      	cmp	r3, #1
 8008920:	d105      	bne.n	800892e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	68db      	ldr	r3, [r3, #12]
 8008926:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800892e:	6878      	ldr	r0, [r7, #4]
 8008930:	f001 fae8 	bl	8009f04 <USB_CoreReset>
 8008934:	4603      	mov	r3, r0
 8008936:	73fb      	strb	r3, [r7, #15]
 8008938:	e01b      	b.n	8008972 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	68db      	ldr	r3, [r3, #12]
 800893e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008946:	6878      	ldr	r0, [r7, #4]
 8008948:	f001 fadc 	bl	8009f04 <USB_CoreReset>
 800894c:	4603      	mov	r3, r0
 800894e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008950:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8008954:	2b00      	cmp	r3, #0
 8008956:	d106      	bne.n	8008966 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800895c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	639a      	str	r2, [r3, #56]	@ 0x38
 8008964:	e005      	b.n	8008972 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800896a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8008972:	7fbb      	ldrb	r3, [r7, #30]
 8008974:	2b01      	cmp	r3, #1
 8008976:	d10b      	bne.n	8008990 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	689b      	ldr	r3, [r3, #8]
 800897c:	f043 0206 	orr.w	r2, r3, #6
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	689b      	ldr	r3, [r3, #8]
 8008988:	f043 0220 	orr.w	r2, r3, #32
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008990:	7bfb      	ldrb	r3, [r7, #15]
}
 8008992:	4618      	mov	r0, r3
 8008994:	3710      	adds	r7, #16
 8008996:	46bd      	mov	sp, r7
 8008998:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800899c:	b004      	add	sp, #16
 800899e:	4770      	bx	lr

080089a0 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80089a0:	b480      	push	{r7}
 80089a2:	b087      	sub	sp, #28
 80089a4:	af00      	add	r7, sp, #0
 80089a6:	60f8      	str	r0, [r7, #12]
 80089a8:	60b9      	str	r1, [r7, #8]
 80089aa:	4613      	mov	r3, r2
 80089ac:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80089ae:	79fb      	ldrb	r3, [r7, #7]
 80089b0:	2b02      	cmp	r3, #2
 80089b2:	d165      	bne.n	8008a80 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80089b4:	68bb      	ldr	r3, [r7, #8]
 80089b6:	4a41      	ldr	r2, [pc, #260]	@ (8008abc <USB_SetTurnaroundTime+0x11c>)
 80089b8:	4293      	cmp	r3, r2
 80089ba:	d906      	bls.n	80089ca <USB_SetTurnaroundTime+0x2a>
 80089bc:	68bb      	ldr	r3, [r7, #8]
 80089be:	4a40      	ldr	r2, [pc, #256]	@ (8008ac0 <USB_SetTurnaroundTime+0x120>)
 80089c0:	4293      	cmp	r3, r2
 80089c2:	d202      	bcs.n	80089ca <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80089c4:	230f      	movs	r3, #15
 80089c6:	617b      	str	r3, [r7, #20]
 80089c8:	e062      	b.n	8008a90 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80089ca:	68bb      	ldr	r3, [r7, #8]
 80089cc:	4a3c      	ldr	r2, [pc, #240]	@ (8008ac0 <USB_SetTurnaroundTime+0x120>)
 80089ce:	4293      	cmp	r3, r2
 80089d0:	d306      	bcc.n	80089e0 <USB_SetTurnaroundTime+0x40>
 80089d2:	68bb      	ldr	r3, [r7, #8]
 80089d4:	4a3b      	ldr	r2, [pc, #236]	@ (8008ac4 <USB_SetTurnaroundTime+0x124>)
 80089d6:	4293      	cmp	r3, r2
 80089d8:	d202      	bcs.n	80089e0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80089da:	230e      	movs	r3, #14
 80089dc:	617b      	str	r3, [r7, #20]
 80089de:	e057      	b.n	8008a90 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80089e0:	68bb      	ldr	r3, [r7, #8]
 80089e2:	4a38      	ldr	r2, [pc, #224]	@ (8008ac4 <USB_SetTurnaroundTime+0x124>)
 80089e4:	4293      	cmp	r3, r2
 80089e6:	d306      	bcc.n	80089f6 <USB_SetTurnaroundTime+0x56>
 80089e8:	68bb      	ldr	r3, [r7, #8]
 80089ea:	4a37      	ldr	r2, [pc, #220]	@ (8008ac8 <USB_SetTurnaroundTime+0x128>)
 80089ec:	4293      	cmp	r3, r2
 80089ee:	d202      	bcs.n	80089f6 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80089f0:	230d      	movs	r3, #13
 80089f2:	617b      	str	r3, [r7, #20]
 80089f4:	e04c      	b.n	8008a90 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80089f6:	68bb      	ldr	r3, [r7, #8]
 80089f8:	4a33      	ldr	r2, [pc, #204]	@ (8008ac8 <USB_SetTurnaroundTime+0x128>)
 80089fa:	4293      	cmp	r3, r2
 80089fc:	d306      	bcc.n	8008a0c <USB_SetTurnaroundTime+0x6c>
 80089fe:	68bb      	ldr	r3, [r7, #8]
 8008a00:	4a32      	ldr	r2, [pc, #200]	@ (8008acc <USB_SetTurnaroundTime+0x12c>)
 8008a02:	4293      	cmp	r3, r2
 8008a04:	d802      	bhi.n	8008a0c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8008a06:	230c      	movs	r3, #12
 8008a08:	617b      	str	r3, [r7, #20]
 8008a0a:	e041      	b.n	8008a90 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8008a0c:	68bb      	ldr	r3, [r7, #8]
 8008a0e:	4a2f      	ldr	r2, [pc, #188]	@ (8008acc <USB_SetTurnaroundTime+0x12c>)
 8008a10:	4293      	cmp	r3, r2
 8008a12:	d906      	bls.n	8008a22 <USB_SetTurnaroundTime+0x82>
 8008a14:	68bb      	ldr	r3, [r7, #8]
 8008a16:	4a2e      	ldr	r2, [pc, #184]	@ (8008ad0 <USB_SetTurnaroundTime+0x130>)
 8008a18:	4293      	cmp	r3, r2
 8008a1a:	d802      	bhi.n	8008a22 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8008a1c:	230b      	movs	r3, #11
 8008a1e:	617b      	str	r3, [r7, #20]
 8008a20:	e036      	b.n	8008a90 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8008a22:	68bb      	ldr	r3, [r7, #8]
 8008a24:	4a2a      	ldr	r2, [pc, #168]	@ (8008ad0 <USB_SetTurnaroundTime+0x130>)
 8008a26:	4293      	cmp	r3, r2
 8008a28:	d906      	bls.n	8008a38 <USB_SetTurnaroundTime+0x98>
 8008a2a:	68bb      	ldr	r3, [r7, #8]
 8008a2c:	4a29      	ldr	r2, [pc, #164]	@ (8008ad4 <USB_SetTurnaroundTime+0x134>)
 8008a2e:	4293      	cmp	r3, r2
 8008a30:	d802      	bhi.n	8008a38 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8008a32:	230a      	movs	r3, #10
 8008a34:	617b      	str	r3, [r7, #20]
 8008a36:	e02b      	b.n	8008a90 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8008a38:	68bb      	ldr	r3, [r7, #8]
 8008a3a:	4a26      	ldr	r2, [pc, #152]	@ (8008ad4 <USB_SetTurnaroundTime+0x134>)
 8008a3c:	4293      	cmp	r3, r2
 8008a3e:	d906      	bls.n	8008a4e <USB_SetTurnaroundTime+0xae>
 8008a40:	68bb      	ldr	r3, [r7, #8]
 8008a42:	4a25      	ldr	r2, [pc, #148]	@ (8008ad8 <USB_SetTurnaroundTime+0x138>)
 8008a44:	4293      	cmp	r3, r2
 8008a46:	d202      	bcs.n	8008a4e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8008a48:	2309      	movs	r3, #9
 8008a4a:	617b      	str	r3, [r7, #20]
 8008a4c:	e020      	b.n	8008a90 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8008a4e:	68bb      	ldr	r3, [r7, #8]
 8008a50:	4a21      	ldr	r2, [pc, #132]	@ (8008ad8 <USB_SetTurnaroundTime+0x138>)
 8008a52:	4293      	cmp	r3, r2
 8008a54:	d306      	bcc.n	8008a64 <USB_SetTurnaroundTime+0xc4>
 8008a56:	68bb      	ldr	r3, [r7, #8]
 8008a58:	4a20      	ldr	r2, [pc, #128]	@ (8008adc <USB_SetTurnaroundTime+0x13c>)
 8008a5a:	4293      	cmp	r3, r2
 8008a5c:	d802      	bhi.n	8008a64 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8008a5e:	2308      	movs	r3, #8
 8008a60:	617b      	str	r3, [r7, #20]
 8008a62:	e015      	b.n	8008a90 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8008a64:	68bb      	ldr	r3, [r7, #8]
 8008a66:	4a1d      	ldr	r2, [pc, #116]	@ (8008adc <USB_SetTurnaroundTime+0x13c>)
 8008a68:	4293      	cmp	r3, r2
 8008a6a:	d906      	bls.n	8008a7a <USB_SetTurnaroundTime+0xda>
 8008a6c:	68bb      	ldr	r3, [r7, #8]
 8008a6e:	4a1c      	ldr	r2, [pc, #112]	@ (8008ae0 <USB_SetTurnaroundTime+0x140>)
 8008a70:	4293      	cmp	r3, r2
 8008a72:	d202      	bcs.n	8008a7a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8008a74:	2307      	movs	r3, #7
 8008a76:	617b      	str	r3, [r7, #20]
 8008a78:	e00a      	b.n	8008a90 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8008a7a:	2306      	movs	r3, #6
 8008a7c:	617b      	str	r3, [r7, #20]
 8008a7e:	e007      	b.n	8008a90 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8008a80:	79fb      	ldrb	r3, [r7, #7]
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d102      	bne.n	8008a8c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8008a86:	2309      	movs	r3, #9
 8008a88:	617b      	str	r3, [r7, #20]
 8008a8a:	e001      	b.n	8008a90 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8008a8c:	2309      	movs	r3, #9
 8008a8e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	68db      	ldr	r3, [r3, #12]
 8008a94:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	68da      	ldr	r2, [r3, #12]
 8008aa0:	697b      	ldr	r3, [r7, #20]
 8008aa2:	029b      	lsls	r3, r3, #10
 8008aa4:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8008aa8:	431a      	orrs	r2, r3
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008aae:	2300      	movs	r3, #0
}
 8008ab0:	4618      	mov	r0, r3
 8008ab2:	371c      	adds	r7, #28
 8008ab4:	46bd      	mov	sp, r7
 8008ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aba:	4770      	bx	lr
 8008abc:	00d8acbf 	.word	0x00d8acbf
 8008ac0:	00e4e1c0 	.word	0x00e4e1c0
 8008ac4:	00f42400 	.word	0x00f42400
 8008ac8:	01067380 	.word	0x01067380
 8008acc:	011a499f 	.word	0x011a499f
 8008ad0:	01312cff 	.word	0x01312cff
 8008ad4:	014ca43f 	.word	0x014ca43f
 8008ad8:	016e3600 	.word	0x016e3600
 8008adc:	01a6ab1f 	.word	0x01a6ab1f
 8008ae0:	01e84800 	.word	0x01e84800

08008ae4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008ae4:	b480      	push	{r7}
 8008ae6:	b083      	sub	sp, #12
 8008ae8:	af00      	add	r7, sp, #0
 8008aea:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	689b      	ldr	r3, [r3, #8]
 8008af0:	f043 0201 	orr.w	r2, r3, #1
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008af8:	2300      	movs	r3, #0
}
 8008afa:	4618      	mov	r0, r3
 8008afc:	370c      	adds	r7, #12
 8008afe:	46bd      	mov	sp, r7
 8008b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b04:	4770      	bx	lr

08008b06 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008b06:	b480      	push	{r7}
 8008b08:	b083      	sub	sp, #12
 8008b0a:	af00      	add	r7, sp, #0
 8008b0c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	689b      	ldr	r3, [r3, #8]
 8008b12:	f023 0201 	bic.w	r2, r3, #1
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008b1a:	2300      	movs	r3, #0
}
 8008b1c:	4618      	mov	r0, r3
 8008b1e:	370c      	adds	r7, #12
 8008b20:	46bd      	mov	sp, r7
 8008b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b26:	4770      	bx	lr

08008b28 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008b28:	b580      	push	{r7, lr}
 8008b2a:	b084      	sub	sp, #16
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	6078      	str	r0, [r7, #4]
 8008b30:	460b      	mov	r3, r1
 8008b32:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008b34:	2300      	movs	r3, #0
 8008b36:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	68db      	ldr	r3, [r3, #12]
 8008b3c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008b44:	78fb      	ldrb	r3, [r7, #3]
 8008b46:	2b01      	cmp	r3, #1
 8008b48:	d115      	bne.n	8008b76 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	68db      	ldr	r3, [r3, #12]
 8008b4e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008b56:	200a      	movs	r0, #10
 8008b58:	f7f9 fb3c 	bl	80021d4 <HAL_Delay>
      ms += 10U;
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	330a      	adds	r3, #10
 8008b60:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008b62:	6878      	ldr	r0, [r7, #4]
 8008b64:	f001 f93f 	bl	8009de6 <USB_GetMode>
 8008b68:	4603      	mov	r3, r0
 8008b6a:	2b01      	cmp	r3, #1
 8008b6c:	d01e      	beq.n	8008bac <USB_SetCurrentMode+0x84>
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	2bc7      	cmp	r3, #199	@ 0xc7
 8008b72:	d9f0      	bls.n	8008b56 <USB_SetCurrentMode+0x2e>
 8008b74:	e01a      	b.n	8008bac <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008b76:	78fb      	ldrb	r3, [r7, #3]
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d115      	bne.n	8008ba8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	68db      	ldr	r3, [r3, #12]
 8008b80:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008b88:	200a      	movs	r0, #10
 8008b8a:	f7f9 fb23 	bl	80021d4 <HAL_Delay>
      ms += 10U;
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	330a      	adds	r3, #10
 8008b92:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008b94:	6878      	ldr	r0, [r7, #4]
 8008b96:	f001 f926 	bl	8009de6 <USB_GetMode>
 8008b9a:	4603      	mov	r3, r0
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d005      	beq.n	8008bac <USB_SetCurrentMode+0x84>
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	2bc7      	cmp	r3, #199	@ 0xc7
 8008ba4:	d9f0      	bls.n	8008b88 <USB_SetCurrentMode+0x60>
 8008ba6:	e001      	b.n	8008bac <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008ba8:	2301      	movs	r3, #1
 8008baa:	e005      	b.n	8008bb8 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	2bc8      	cmp	r3, #200	@ 0xc8
 8008bb0:	d101      	bne.n	8008bb6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008bb2:	2301      	movs	r3, #1
 8008bb4:	e000      	b.n	8008bb8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008bb6:	2300      	movs	r3, #0
}
 8008bb8:	4618      	mov	r0, r3
 8008bba:	3710      	adds	r7, #16
 8008bbc:	46bd      	mov	sp, r7
 8008bbe:	bd80      	pop	{r7, pc}

08008bc0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008bc0:	b084      	sub	sp, #16
 8008bc2:	b580      	push	{r7, lr}
 8008bc4:	b086      	sub	sp, #24
 8008bc6:	af00      	add	r7, sp, #0
 8008bc8:	6078      	str	r0, [r7, #4]
 8008bca:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8008bce:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008bd2:	2300      	movs	r3, #0
 8008bd4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008bda:	2300      	movs	r3, #0
 8008bdc:	613b      	str	r3, [r7, #16]
 8008bde:	e009      	b.n	8008bf4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008be0:	687a      	ldr	r2, [r7, #4]
 8008be2:	693b      	ldr	r3, [r7, #16]
 8008be4:	3340      	adds	r3, #64	@ 0x40
 8008be6:	009b      	lsls	r3, r3, #2
 8008be8:	4413      	add	r3, r2
 8008bea:	2200      	movs	r2, #0
 8008bec:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008bee:	693b      	ldr	r3, [r7, #16]
 8008bf0:	3301      	adds	r3, #1
 8008bf2:	613b      	str	r3, [r7, #16]
 8008bf4:	693b      	ldr	r3, [r7, #16]
 8008bf6:	2b0e      	cmp	r3, #14
 8008bf8:	d9f2      	bls.n	8008be0 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008bfa:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d11c      	bne.n	8008c3c <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008c08:	685b      	ldr	r3, [r3, #4]
 8008c0a:	68fa      	ldr	r2, [r7, #12]
 8008c0c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008c10:	f043 0302 	orr.w	r3, r3, #2
 8008c14:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c1a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c26:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c32:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	639a      	str	r2, [r3, #56]	@ 0x38
 8008c3a:	e00b      	b.n	8008c54 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c40:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c4c:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008c5a:	461a      	mov	r2, r3
 8008c5c:	2300      	movs	r3, #0
 8008c5e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008c60:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8008c64:	2b01      	cmp	r3, #1
 8008c66:	d10d      	bne.n	8008c84 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008c68:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d104      	bne.n	8008c7a <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008c70:	2100      	movs	r1, #0
 8008c72:	6878      	ldr	r0, [r7, #4]
 8008c74:	f000 f968 	bl	8008f48 <USB_SetDevSpeed>
 8008c78:	e008      	b.n	8008c8c <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008c7a:	2101      	movs	r1, #1
 8008c7c:	6878      	ldr	r0, [r7, #4]
 8008c7e:	f000 f963 	bl	8008f48 <USB_SetDevSpeed>
 8008c82:	e003      	b.n	8008c8c <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008c84:	2103      	movs	r1, #3
 8008c86:	6878      	ldr	r0, [r7, #4]
 8008c88:	f000 f95e 	bl	8008f48 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008c8c:	2110      	movs	r1, #16
 8008c8e:	6878      	ldr	r0, [r7, #4]
 8008c90:	f000 f8fa 	bl	8008e88 <USB_FlushTxFifo>
 8008c94:	4603      	mov	r3, r0
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d001      	beq.n	8008c9e <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8008c9a:	2301      	movs	r3, #1
 8008c9c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008c9e:	6878      	ldr	r0, [r7, #4]
 8008ca0:	f000 f924 	bl	8008eec <USB_FlushRxFifo>
 8008ca4:	4603      	mov	r3, r0
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d001      	beq.n	8008cae <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8008caa:	2301      	movs	r3, #1
 8008cac:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008cb4:	461a      	mov	r2, r3
 8008cb6:	2300      	movs	r3, #0
 8008cb8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008cc0:	461a      	mov	r2, r3
 8008cc2:	2300      	movs	r3, #0
 8008cc4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008ccc:	461a      	mov	r2, r3
 8008cce:	2300      	movs	r3, #0
 8008cd0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008cd2:	2300      	movs	r3, #0
 8008cd4:	613b      	str	r3, [r7, #16]
 8008cd6:	e043      	b.n	8008d60 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008cd8:	693b      	ldr	r3, [r7, #16]
 8008cda:	015a      	lsls	r2, r3, #5
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	4413      	add	r3, r2
 8008ce0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008cea:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008cee:	d118      	bne.n	8008d22 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8008cf0:	693b      	ldr	r3, [r7, #16]
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d10a      	bne.n	8008d0c <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008cf6:	693b      	ldr	r3, [r7, #16]
 8008cf8:	015a      	lsls	r2, r3, #5
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	4413      	add	r3, r2
 8008cfe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d02:	461a      	mov	r2, r3
 8008d04:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008d08:	6013      	str	r3, [r2, #0]
 8008d0a:	e013      	b.n	8008d34 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008d0c:	693b      	ldr	r3, [r7, #16]
 8008d0e:	015a      	lsls	r2, r3, #5
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	4413      	add	r3, r2
 8008d14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d18:	461a      	mov	r2, r3
 8008d1a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008d1e:	6013      	str	r3, [r2, #0]
 8008d20:	e008      	b.n	8008d34 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008d22:	693b      	ldr	r3, [r7, #16]
 8008d24:	015a      	lsls	r2, r3, #5
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	4413      	add	r3, r2
 8008d2a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d2e:	461a      	mov	r2, r3
 8008d30:	2300      	movs	r3, #0
 8008d32:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008d34:	693b      	ldr	r3, [r7, #16]
 8008d36:	015a      	lsls	r2, r3, #5
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	4413      	add	r3, r2
 8008d3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d40:	461a      	mov	r2, r3
 8008d42:	2300      	movs	r3, #0
 8008d44:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008d46:	693b      	ldr	r3, [r7, #16]
 8008d48:	015a      	lsls	r2, r3, #5
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	4413      	add	r3, r2
 8008d4e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d52:	461a      	mov	r2, r3
 8008d54:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008d58:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008d5a:	693b      	ldr	r3, [r7, #16]
 8008d5c:	3301      	adds	r3, #1
 8008d5e:	613b      	str	r3, [r7, #16]
 8008d60:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008d64:	461a      	mov	r2, r3
 8008d66:	693b      	ldr	r3, [r7, #16]
 8008d68:	4293      	cmp	r3, r2
 8008d6a:	d3b5      	bcc.n	8008cd8 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008d6c:	2300      	movs	r3, #0
 8008d6e:	613b      	str	r3, [r7, #16]
 8008d70:	e043      	b.n	8008dfa <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008d72:	693b      	ldr	r3, [r7, #16]
 8008d74:	015a      	lsls	r2, r3, #5
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	4413      	add	r3, r2
 8008d7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008d84:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008d88:	d118      	bne.n	8008dbc <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8008d8a:	693b      	ldr	r3, [r7, #16]
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d10a      	bne.n	8008da6 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008d90:	693b      	ldr	r3, [r7, #16]
 8008d92:	015a      	lsls	r2, r3, #5
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	4413      	add	r3, r2
 8008d98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d9c:	461a      	mov	r2, r3
 8008d9e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008da2:	6013      	str	r3, [r2, #0]
 8008da4:	e013      	b.n	8008dce <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008da6:	693b      	ldr	r3, [r7, #16]
 8008da8:	015a      	lsls	r2, r3, #5
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	4413      	add	r3, r2
 8008dae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008db2:	461a      	mov	r2, r3
 8008db4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008db8:	6013      	str	r3, [r2, #0]
 8008dba:	e008      	b.n	8008dce <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008dbc:	693b      	ldr	r3, [r7, #16]
 8008dbe:	015a      	lsls	r2, r3, #5
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	4413      	add	r3, r2
 8008dc4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008dc8:	461a      	mov	r2, r3
 8008dca:	2300      	movs	r3, #0
 8008dcc:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008dce:	693b      	ldr	r3, [r7, #16]
 8008dd0:	015a      	lsls	r2, r3, #5
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	4413      	add	r3, r2
 8008dd6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008dda:	461a      	mov	r2, r3
 8008ddc:	2300      	movs	r3, #0
 8008dde:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008de0:	693b      	ldr	r3, [r7, #16]
 8008de2:	015a      	lsls	r2, r3, #5
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	4413      	add	r3, r2
 8008de8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008dec:	461a      	mov	r2, r3
 8008dee:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008df2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008df4:	693b      	ldr	r3, [r7, #16]
 8008df6:	3301      	adds	r3, #1
 8008df8:	613b      	str	r3, [r7, #16]
 8008dfa:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008dfe:	461a      	mov	r2, r3
 8008e00:	693b      	ldr	r3, [r7, #16]
 8008e02:	4293      	cmp	r3, r2
 8008e04:	d3b5      	bcc.n	8008d72 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008e0c:	691b      	ldr	r3, [r3, #16]
 8008e0e:	68fa      	ldr	r2, [r7, #12]
 8008e10:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008e14:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008e18:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	2200      	movs	r2, #0
 8008e1e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8008e26:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008e28:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d105      	bne.n	8008e3c <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	699b      	ldr	r3, [r3, #24]
 8008e34:	f043 0210 	orr.w	r2, r3, #16
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	699a      	ldr	r2, [r3, #24]
 8008e40:	4b10      	ldr	r3, [pc, #64]	@ (8008e84 <USB_DevInit+0x2c4>)
 8008e42:	4313      	orrs	r3, r2
 8008e44:	687a      	ldr	r2, [r7, #4]
 8008e46:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008e48:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d005      	beq.n	8008e5c <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	699b      	ldr	r3, [r3, #24]
 8008e54:	f043 0208 	orr.w	r2, r3, #8
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008e5c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008e60:	2b01      	cmp	r3, #1
 8008e62:	d107      	bne.n	8008e74 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	699b      	ldr	r3, [r3, #24]
 8008e68:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008e6c:	f043 0304 	orr.w	r3, r3, #4
 8008e70:	687a      	ldr	r2, [r7, #4]
 8008e72:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008e74:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e76:	4618      	mov	r0, r3
 8008e78:	3718      	adds	r7, #24
 8008e7a:	46bd      	mov	sp, r7
 8008e7c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008e80:	b004      	add	sp, #16
 8008e82:	4770      	bx	lr
 8008e84:	803c3800 	.word	0x803c3800

08008e88 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008e88:	b480      	push	{r7}
 8008e8a:	b085      	sub	sp, #20
 8008e8c:	af00      	add	r7, sp, #0
 8008e8e:	6078      	str	r0, [r7, #4]
 8008e90:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008e92:	2300      	movs	r3, #0
 8008e94:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	3301      	adds	r3, #1
 8008e9a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008ea2:	d901      	bls.n	8008ea8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008ea4:	2303      	movs	r3, #3
 8008ea6:	e01b      	b.n	8008ee0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	691b      	ldr	r3, [r3, #16]
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	daf2      	bge.n	8008e96 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008eb0:	2300      	movs	r3, #0
 8008eb2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008eb4:	683b      	ldr	r3, [r7, #0]
 8008eb6:	019b      	lsls	r3, r3, #6
 8008eb8:	f043 0220 	orr.w	r2, r3, #32
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	3301      	adds	r3, #1
 8008ec4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008ecc:	d901      	bls.n	8008ed2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008ece:	2303      	movs	r3, #3
 8008ed0:	e006      	b.n	8008ee0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	691b      	ldr	r3, [r3, #16]
 8008ed6:	f003 0320 	and.w	r3, r3, #32
 8008eda:	2b20      	cmp	r3, #32
 8008edc:	d0f0      	beq.n	8008ec0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8008ede:	2300      	movs	r3, #0
}
 8008ee0:	4618      	mov	r0, r3
 8008ee2:	3714      	adds	r7, #20
 8008ee4:	46bd      	mov	sp, r7
 8008ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eea:	4770      	bx	lr

08008eec <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008eec:	b480      	push	{r7}
 8008eee:	b085      	sub	sp, #20
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008ef4:	2300      	movs	r3, #0
 8008ef6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	3301      	adds	r3, #1
 8008efc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008f04:	d901      	bls.n	8008f0a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008f06:	2303      	movs	r3, #3
 8008f08:	e018      	b.n	8008f3c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	691b      	ldr	r3, [r3, #16]
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	daf2      	bge.n	8008ef8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008f12:	2300      	movs	r3, #0
 8008f14:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	2210      	movs	r2, #16
 8008f1a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	3301      	adds	r3, #1
 8008f20:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008f28:	d901      	bls.n	8008f2e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008f2a:	2303      	movs	r3, #3
 8008f2c:	e006      	b.n	8008f3c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	691b      	ldr	r3, [r3, #16]
 8008f32:	f003 0310 	and.w	r3, r3, #16
 8008f36:	2b10      	cmp	r3, #16
 8008f38:	d0f0      	beq.n	8008f1c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008f3a:	2300      	movs	r3, #0
}
 8008f3c:	4618      	mov	r0, r3
 8008f3e:	3714      	adds	r7, #20
 8008f40:	46bd      	mov	sp, r7
 8008f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f46:	4770      	bx	lr

08008f48 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008f48:	b480      	push	{r7}
 8008f4a:	b085      	sub	sp, #20
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	6078      	str	r0, [r7, #4]
 8008f50:	460b      	mov	r3, r1
 8008f52:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f5e:	681a      	ldr	r2, [r3, #0]
 8008f60:	78fb      	ldrb	r3, [r7, #3]
 8008f62:	68f9      	ldr	r1, [r7, #12]
 8008f64:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008f68:	4313      	orrs	r3, r2
 8008f6a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008f6c:	2300      	movs	r3, #0
}
 8008f6e:	4618      	mov	r0, r3
 8008f70:	3714      	adds	r7, #20
 8008f72:	46bd      	mov	sp, r7
 8008f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f78:	4770      	bx	lr

08008f7a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8008f7a:	b480      	push	{r7}
 8008f7c:	b087      	sub	sp, #28
 8008f7e:	af00      	add	r7, sp, #0
 8008f80:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8008f86:	693b      	ldr	r3, [r7, #16]
 8008f88:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f8c:	689b      	ldr	r3, [r3, #8]
 8008f8e:	f003 0306 	and.w	r3, r3, #6
 8008f92:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d102      	bne.n	8008fa0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8008f9a:	2300      	movs	r3, #0
 8008f9c:	75fb      	strb	r3, [r7, #23]
 8008f9e:	e00a      	b.n	8008fb6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	2b02      	cmp	r3, #2
 8008fa4:	d002      	beq.n	8008fac <USB_GetDevSpeed+0x32>
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	2b06      	cmp	r3, #6
 8008faa:	d102      	bne.n	8008fb2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8008fac:	2302      	movs	r3, #2
 8008fae:	75fb      	strb	r3, [r7, #23]
 8008fb0:	e001      	b.n	8008fb6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8008fb2:	230f      	movs	r3, #15
 8008fb4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8008fb6:	7dfb      	ldrb	r3, [r7, #23]
}
 8008fb8:	4618      	mov	r0, r3
 8008fba:	371c      	adds	r7, #28
 8008fbc:	46bd      	mov	sp, r7
 8008fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc2:	4770      	bx	lr

08008fc4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008fc4:	b480      	push	{r7}
 8008fc6:	b085      	sub	sp, #20
 8008fc8:	af00      	add	r7, sp, #0
 8008fca:	6078      	str	r0, [r7, #4]
 8008fcc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008fd2:	683b      	ldr	r3, [r7, #0]
 8008fd4:	781b      	ldrb	r3, [r3, #0]
 8008fd6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008fd8:	683b      	ldr	r3, [r7, #0]
 8008fda:	785b      	ldrb	r3, [r3, #1]
 8008fdc:	2b01      	cmp	r3, #1
 8008fde:	d13a      	bne.n	8009056 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008fe6:	69da      	ldr	r2, [r3, #28]
 8008fe8:	683b      	ldr	r3, [r7, #0]
 8008fea:	781b      	ldrb	r3, [r3, #0]
 8008fec:	f003 030f 	and.w	r3, r3, #15
 8008ff0:	2101      	movs	r1, #1
 8008ff2:	fa01 f303 	lsl.w	r3, r1, r3
 8008ff6:	b29b      	uxth	r3, r3
 8008ff8:	68f9      	ldr	r1, [r7, #12]
 8008ffa:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008ffe:	4313      	orrs	r3, r2
 8009000:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8009002:	68bb      	ldr	r3, [r7, #8]
 8009004:	015a      	lsls	r2, r3, #5
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	4413      	add	r3, r2
 800900a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009014:	2b00      	cmp	r3, #0
 8009016:	d155      	bne.n	80090c4 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009018:	68bb      	ldr	r3, [r7, #8]
 800901a:	015a      	lsls	r2, r3, #5
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	4413      	add	r3, r2
 8009020:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009024:	681a      	ldr	r2, [r3, #0]
 8009026:	683b      	ldr	r3, [r7, #0]
 8009028:	689b      	ldr	r3, [r3, #8]
 800902a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800902e:	683b      	ldr	r3, [r7, #0]
 8009030:	791b      	ldrb	r3, [r3, #4]
 8009032:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009034:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009036:	68bb      	ldr	r3, [r7, #8]
 8009038:	059b      	lsls	r3, r3, #22
 800903a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800903c:	4313      	orrs	r3, r2
 800903e:	68ba      	ldr	r2, [r7, #8]
 8009040:	0151      	lsls	r1, r2, #5
 8009042:	68fa      	ldr	r2, [r7, #12]
 8009044:	440a      	add	r2, r1
 8009046:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800904a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800904e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009052:	6013      	str	r3, [r2, #0]
 8009054:	e036      	b.n	80090c4 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800905c:	69da      	ldr	r2, [r3, #28]
 800905e:	683b      	ldr	r3, [r7, #0]
 8009060:	781b      	ldrb	r3, [r3, #0]
 8009062:	f003 030f 	and.w	r3, r3, #15
 8009066:	2101      	movs	r1, #1
 8009068:	fa01 f303 	lsl.w	r3, r1, r3
 800906c:	041b      	lsls	r3, r3, #16
 800906e:	68f9      	ldr	r1, [r7, #12]
 8009070:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009074:	4313      	orrs	r3, r2
 8009076:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8009078:	68bb      	ldr	r3, [r7, #8]
 800907a:	015a      	lsls	r2, r3, #5
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	4413      	add	r3, r2
 8009080:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800908a:	2b00      	cmp	r3, #0
 800908c:	d11a      	bne.n	80090c4 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800908e:	68bb      	ldr	r3, [r7, #8]
 8009090:	015a      	lsls	r2, r3, #5
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	4413      	add	r3, r2
 8009096:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800909a:	681a      	ldr	r2, [r3, #0]
 800909c:	683b      	ldr	r3, [r7, #0]
 800909e:	689b      	ldr	r3, [r3, #8]
 80090a0:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80090a4:	683b      	ldr	r3, [r7, #0]
 80090a6:	791b      	ldrb	r3, [r3, #4]
 80090a8:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80090aa:	430b      	orrs	r3, r1
 80090ac:	4313      	orrs	r3, r2
 80090ae:	68ba      	ldr	r2, [r7, #8]
 80090b0:	0151      	lsls	r1, r2, #5
 80090b2:	68fa      	ldr	r2, [r7, #12]
 80090b4:	440a      	add	r2, r1
 80090b6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80090ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80090be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80090c2:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80090c4:	2300      	movs	r3, #0
}
 80090c6:	4618      	mov	r0, r3
 80090c8:	3714      	adds	r7, #20
 80090ca:	46bd      	mov	sp, r7
 80090cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d0:	4770      	bx	lr
	...

080090d4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80090d4:	b480      	push	{r7}
 80090d6:	b085      	sub	sp, #20
 80090d8:	af00      	add	r7, sp, #0
 80090da:	6078      	str	r0, [r7, #4]
 80090dc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80090e2:	683b      	ldr	r3, [r7, #0]
 80090e4:	781b      	ldrb	r3, [r3, #0]
 80090e6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80090e8:	683b      	ldr	r3, [r7, #0]
 80090ea:	785b      	ldrb	r3, [r3, #1]
 80090ec:	2b01      	cmp	r3, #1
 80090ee:	d161      	bne.n	80091b4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80090f0:	68bb      	ldr	r3, [r7, #8]
 80090f2:	015a      	lsls	r2, r3, #5
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	4413      	add	r3, r2
 80090f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009102:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009106:	d11f      	bne.n	8009148 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8009108:	68bb      	ldr	r3, [r7, #8]
 800910a:	015a      	lsls	r2, r3, #5
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	4413      	add	r3, r2
 8009110:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	68ba      	ldr	r2, [r7, #8]
 8009118:	0151      	lsls	r1, r2, #5
 800911a:	68fa      	ldr	r2, [r7, #12]
 800911c:	440a      	add	r2, r1
 800911e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009122:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009126:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8009128:	68bb      	ldr	r3, [r7, #8]
 800912a:	015a      	lsls	r2, r3, #5
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	4413      	add	r3, r2
 8009130:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	68ba      	ldr	r2, [r7, #8]
 8009138:	0151      	lsls	r1, r2, #5
 800913a:	68fa      	ldr	r2, [r7, #12]
 800913c:	440a      	add	r2, r1
 800913e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009142:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009146:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800914e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009150:	683b      	ldr	r3, [r7, #0]
 8009152:	781b      	ldrb	r3, [r3, #0]
 8009154:	f003 030f 	and.w	r3, r3, #15
 8009158:	2101      	movs	r1, #1
 800915a:	fa01 f303 	lsl.w	r3, r1, r3
 800915e:	b29b      	uxth	r3, r3
 8009160:	43db      	mvns	r3, r3
 8009162:	68f9      	ldr	r1, [r7, #12]
 8009164:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009168:	4013      	ands	r3, r2
 800916a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009172:	69da      	ldr	r2, [r3, #28]
 8009174:	683b      	ldr	r3, [r7, #0]
 8009176:	781b      	ldrb	r3, [r3, #0]
 8009178:	f003 030f 	and.w	r3, r3, #15
 800917c:	2101      	movs	r1, #1
 800917e:	fa01 f303 	lsl.w	r3, r1, r3
 8009182:	b29b      	uxth	r3, r3
 8009184:	43db      	mvns	r3, r3
 8009186:	68f9      	ldr	r1, [r7, #12]
 8009188:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800918c:	4013      	ands	r3, r2
 800918e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8009190:	68bb      	ldr	r3, [r7, #8]
 8009192:	015a      	lsls	r2, r3, #5
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	4413      	add	r3, r2
 8009198:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800919c:	681a      	ldr	r2, [r3, #0]
 800919e:	68bb      	ldr	r3, [r7, #8]
 80091a0:	0159      	lsls	r1, r3, #5
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	440b      	add	r3, r1
 80091a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80091aa:	4619      	mov	r1, r3
 80091ac:	4b35      	ldr	r3, [pc, #212]	@ (8009284 <USB_DeactivateEndpoint+0x1b0>)
 80091ae:	4013      	ands	r3, r2
 80091b0:	600b      	str	r3, [r1, #0]
 80091b2:	e060      	b.n	8009276 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80091b4:	68bb      	ldr	r3, [r7, #8]
 80091b6:	015a      	lsls	r2, r3, #5
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	4413      	add	r3, r2
 80091bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80091c6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80091ca:	d11f      	bne.n	800920c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80091cc:	68bb      	ldr	r3, [r7, #8]
 80091ce:	015a      	lsls	r2, r3, #5
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	4413      	add	r3, r2
 80091d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	68ba      	ldr	r2, [r7, #8]
 80091dc:	0151      	lsls	r1, r2, #5
 80091de:	68fa      	ldr	r2, [r7, #12]
 80091e0:	440a      	add	r2, r1
 80091e2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80091e6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80091ea:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80091ec:	68bb      	ldr	r3, [r7, #8]
 80091ee:	015a      	lsls	r2, r3, #5
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	4413      	add	r3, r2
 80091f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	68ba      	ldr	r2, [r7, #8]
 80091fc:	0151      	lsls	r1, r2, #5
 80091fe:	68fa      	ldr	r2, [r7, #12]
 8009200:	440a      	add	r2, r1
 8009202:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009206:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800920a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009212:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009214:	683b      	ldr	r3, [r7, #0]
 8009216:	781b      	ldrb	r3, [r3, #0]
 8009218:	f003 030f 	and.w	r3, r3, #15
 800921c:	2101      	movs	r1, #1
 800921e:	fa01 f303 	lsl.w	r3, r1, r3
 8009222:	041b      	lsls	r3, r3, #16
 8009224:	43db      	mvns	r3, r3
 8009226:	68f9      	ldr	r1, [r7, #12]
 8009228:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800922c:	4013      	ands	r3, r2
 800922e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009236:	69da      	ldr	r2, [r3, #28]
 8009238:	683b      	ldr	r3, [r7, #0]
 800923a:	781b      	ldrb	r3, [r3, #0]
 800923c:	f003 030f 	and.w	r3, r3, #15
 8009240:	2101      	movs	r1, #1
 8009242:	fa01 f303 	lsl.w	r3, r1, r3
 8009246:	041b      	lsls	r3, r3, #16
 8009248:	43db      	mvns	r3, r3
 800924a:	68f9      	ldr	r1, [r7, #12]
 800924c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009250:	4013      	ands	r3, r2
 8009252:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8009254:	68bb      	ldr	r3, [r7, #8]
 8009256:	015a      	lsls	r2, r3, #5
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	4413      	add	r3, r2
 800925c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009260:	681a      	ldr	r2, [r3, #0]
 8009262:	68bb      	ldr	r3, [r7, #8]
 8009264:	0159      	lsls	r1, r3, #5
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	440b      	add	r3, r1
 800926a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800926e:	4619      	mov	r1, r3
 8009270:	4b05      	ldr	r3, [pc, #20]	@ (8009288 <USB_DeactivateEndpoint+0x1b4>)
 8009272:	4013      	ands	r3, r2
 8009274:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8009276:	2300      	movs	r3, #0
}
 8009278:	4618      	mov	r0, r3
 800927a:	3714      	adds	r7, #20
 800927c:	46bd      	mov	sp, r7
 800927e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009282:	4770      	bx	lr
 8009284:	ec337800 	.word	0xec337800
 8009288:	eff37800 	.word	0xeff37800

0800928c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800928c:	b580      	push	{r7, lr}
 800928e:	b08a      	sub	sp, #40	@ 0x28
 8009290:	af02      	add	r7, sp, #8
 8009292:	60f8      	str	r0, [r7, #12]
 8009294:	60b9      	str	r1, [r7, #8]
 8009296:	4613      	mov	r3, r2
 8009298:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800929e:	68bb      	ldr	r3, [r7, #8]
 80092a0:	781b      	ldrb	r3, [r3, #0]
 80092a2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80092a4:	68bb      	ldr	r3, [r7, #8]
 80092a6:	785b      	ldrb	r3, [r3, #1]
 80092a8:	2b01      	cmp	r3, #1
 80092aa:	f040 817f 	bne.w	80095ac <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80092ae:	68bb      	ldr	r3, [r7, #8]
 80092b0:	691b      	ldr	r3, [r3, #16]
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d132      	bne.n	800931c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80092b6:	69bb      	ldr	r3, [r7, #24]
 80092b8:	015a      	lsls	r2, r3, #5
 80092ba:	69fb      	ldr	r3, [r7, #28]
 80092bc:	4413      	add	r3, r2
 80092be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80092c2:	691b      	ldr	r3, [r3, #16]
 80092c4:	69ba      	ldr	r2, [r7, #24]
 80092c6:	0151      	lsls	r1, r2, #5
 80092c8:	69fa      	ldr	r2, [r7, #28]
 80092ca:	440a      	add	r2, r1
 80092cc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80092d0:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80092d4:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80092d8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80092da:	69bb      	ldr	r3, [r7, #24]
 80092dc:	015a      	lsls	r2, r3, #5
 80092de:	69fb      	ldr	r3, [r7, #28]
 80092e0:	4413      	add	r3, r2
 80092e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80092e6:	691b      	ldr	r3, [r3, #16]
 80092e8:	69ba      	ldr	r2, [r7, #24]
 80092ea:	0151      	lsls	r1, r2, #5
 80092ec:	69fa      	ldr	r2, [r7, #28]
 80092ee:	440a      	add	r2, r1
 80092f0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80092f4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80092f8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80092fa:	69bb      	ldr	r3, [r7, #24]
 80092fc:	015a      	lsls	r2, r3, #5
 80092fe:	69fb      	ldr	r3, [r7, #28]
 8009300:	4413      	add	r3, r2
 8009302:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009306:	691b      	ldr	r3, [r3, #16]
 8009308:	69ba      	ldr	r2, [r7, #24]
 800930a:	0151      	lsls	r1, r2, #5
 800930c:	69fa      	ldr	r2, [r7, #28]
 800930e:	440a      	add	r2, r1
 8009310:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009314:	0cdb      	lsrs	r3, r3, #19
 8009316:	04db      	lsls	r3, r3, #19
 8009318:	6113      	str	r3, [r2, #16]
 800931a:	e097      	b.n	800944c <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800931c:	69bb      	ldr	r3, [r7, #24]
 800931e:	015a      	lsls	r2, r3, #5
 8009320:	69fb      	ldr	r3, [r7, #28]
 8009322:	4413      	add	r3, r2
 8009324:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009328:	691b      	ldr	r3, [r3, #16]
 800932a:	69ba      	ldr	r2, [r7, #24]
 800932c:	0151      	lsls	r1, r2, #5
 800932e:	69fa      	ldr	r2, [r7, #28]
 8009330:	440a      	add	r2, r1
 8009332:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009336:	0cdb      	lsrs	r3, r3, #19
 8009338:	04db      	lsls	r3, r3, #19
 800933a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800933c:	69bb      	ldr	r3, [r7, #24]
 800933e:	015a      	lsls	r2, r3, #5
 8009340:	69fb      	ldr	r3, [r7, #28]
 8009342:	4413      	add	r3, r2
 8009344:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009348:	691b      	ldr	r3, [r3, #16]
 800934a:	69ba      	ldr	r2, [r7, #24]
 800934c:	0151      	lsls	r1, r2, #5
 800934e:	69fa      	ldr	r2, [r7, #28]
 8009350:	440a      	add	r2, r1
 8009352:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009356:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800935a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800935e:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8009360:	69bb      	ldr	r3, [r7, #24]
 8009362:	2b00      	cmp	r3, #0
 8009364:	d11a      	bne.n	800939c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8009366:	68bb      	ldr	r3, [r7, #8]
 8009368:	691a      	ldr	r2, [r3, #16]
 800936a:	68bb      	ldr	r3, [r7, #8]
 800936c:	689b      	ldr	r3, [r3, #8]
 800936e:	429a      	cmp	r2, r3
 8009370:	d903      	bls.n	800937a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8009372:	68bb      	ldr	r3, [r7, #8]
 8009374:	689a      	ldr	r2, [r3, #8]
 8009376:	68bb      	ldr	r3, [r7, #8]
 8009378:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800937a:	69bb      	ldr	r3, [r7, #24]
 800937c:	015a      	lsls	r2, r3, #5
 800937e:	69fb      	ldr	r3, [r7, #28]
 8009380:	4413      	add	r3, r2
 8009382:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009386:	691b      	ldr	r3, [r3, #16]
 8009388:	69ba      	ldr	r2, [r7, #24]
 800938a:	0151      	lsls	r1, r2, #5
 800938c:	69fa      	ldr	r2, [r7, #28]
 800938e:	440a      	add	r2, r1
 8009390:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009394:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009398:	6113      	str	r3, [r2, #16]
 800939a:	e044      	b.n	8009426 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800939c:	68bb      	ldr	r3, [r7, #8]
 800939e:	691a      	ldr	r2, [r3, #16]
 80093a0:	68bb      	ldr	r3, [r7, #8]
 80093a2:	689b      	ldr	r3, [r3, #8]
 80093a4:	4413      	add	r3, r2
 80093a6:	1e5a      	subs	r2, r3, #1
 80093a8:	68bb      	ldr	r3, [r7, #8]
 80093aa:	689b      	ldr	r3, [r3, #8]
 80093ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80093b0:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 80093b2:	69bb      	ldr	r3, [r7, #24]
 80093b4:	015a      	lsls	r2, r3, #5
 80093b6:	69fb      	ldr	r3, [r7, #28]
 80093b8:	4413      	add	r3, r2
 80093ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80093be:	691a      	ldr	r2, [r3, #16]
 80093c0:	8afb      	ldrh	r3, [r7, #22]
 80093c2:	04d9      	lsls	r1, r3, #19
 80093c4:	4ba4      	ldr	r3, [pc, #656]	@ (8009658 <USB_EPStartXfer+0x3cc>)
 80093c6:	400b      	ands	r3, r1
 80093c8:	69b9      	ldr	r1, [r7, #24]
 80093ca:	0148      	lsls	r0, r1, #5
 80093cc:	69f9      	ldr	r1, [r7, #28]
 80093ce:	4401      	add	r1, r0
 80093d0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80093d4:	4313      	orrs	r3, r2
 80093d6:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80093d8:	68bb      	ldr	r3, [r7, #8]
 80093da:	791b      	ldrb	r3, [r3, #4]
 80093dc:	2b01      	cmp	r3, #1
 80093de:	d122      	bne.n	8009426 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80093e0:	69bb      	ldr	r3, [r7, #24]
 80093e2:	015a      	lsls	r2, r3, #5
 80093e4:	69fb      	ldr	r3, [r7, #28]
 80093e6:	4413      	add	r3, r2
 80093e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80093ec:	691b      	ldr	r3, [r3, #16]
 80093ee:	69ba      	ldr	r2, [r7, #24]
 80093f0:	0151      	lsls	r1, r2, #5
 80093f2:	69fa      	ldr	r2, [r7, #28]
 80093f4:	440a      	add	r2, r1
 80093f6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80093fa:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80093fe:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 8009400:	69bb      	ldr	r3, [r7, #24]
 8009402:	015a      	lsls	r2, r3, #5
 8009404:	69fb      	ldr	r3, [r7, #28]
 8009406:	4413      	add	r3, r2
 8009408:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800940c:	691a      	ldr	r2, [r3, #16]
 800940e:	8afb      	ldrh	r3, [r7, #22]
 8009410:	075b      	lsls	r3, r3, #29
 8009412:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8009416:	69b9      	ldr	r1, [r7, #24]
 8009418:	0148      	lsls	r0, r1, #5
 800941a:	69f9      	ldr	r1, [r7, #28]
 800941c:	4401      	add	r1, r0
 800941e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009422:	4313      	orrs	r3, r2
 8009424:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009426:	69bb      	ldr	r3, [r7, #24]
 8009428:	015a      	lsls	r2, r3, #5
 800942a:	69fb      	ldr	r3, [r7, #28]
 800942c:	4413      	add	r3, r2
 800942e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009432:	691a      	ldr	r2, [r3, #16]
 8009434:	68bb      	ldr	r3, [r7, #8]
 8009436:	691b      	ldr	r3, [r3, #16]
 8009438:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800943c:	69b9      	ldr	r1, [r7, #24]
 800943e:	0148      	lsls	r0, r1, #5
 8009440:	69f9      	ldr	r1, [r7, #28]
 8009442:	4401      	add	r1, r0
 8009444:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009448:	4313      	orrs	r3, r2
 800944a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800944c:	79fb      	ldrb	r3, [r7, #7]
 800944e:	2b01      	cmp	r3, #1
 8009450:	d14b      	bne.n	80094ea <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8009452:	68bb      	ldr	r3, [r7, #8]
 8009454:	69db      	ldr	r3, [r3, #28]
 8009456:	2b00      	cmp	r3, #0
 8009458:	d009      	beq.n	800946e <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800945a:	69bb      	ldr	r3, [r7, #24]
 800945c:	015a      	lsls	r2, r3, #5
 800945e:	69fb      	ldr	r3, [r7, #28]
 8009460:	4413      	add	r3, r2
 8009462:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009466:	461a      	mov	r2, r3
 8009468:	68bb      	ldr	r3, [r7, #8]
 800946a:	69db      	ldr	r3, [r3, #28]
 800946c:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800946e:	68bb      	ldr	r3, [r7, #8]
 8009470:	791b      	ldrb	r3, [r3, #4]
 8009472:	2b01      	cmp	r3, #1
 8009474:	d128      	bne.n	80094c8 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009476:	69fb      	ldr	r3, [r7, #28]
 8009478:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800947c:	689b      	ldr	r3, [r3, #8]
 800947e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009482:	2b00      	cmp	r3, #0
 8009484:	d110      	bne.n	80094a8 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009486:	69bb      	ldr	r3, [r7, #24]
 8009488:	015a      	lsls	r2, r3, #5
 800948a:	69fb      	ldr	r3, [r7, #28]
 800948c:	4413      	add	r3, r2
 800948e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	69ba      	ldr	r2, [r7, #24]
 8009496:	0151      	lsls	r1, r2, #5
 8009498:	69fa      	ldr	r2, [r7, #28]
 800949a:	440a      	add	r2, r1
 800949c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80094a0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80094a4:	6013      	str	r3, [r2, #0]
 80094a6:	e00f      	b.n	80094c8 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80094a8:	69bb      	ldr	r3, [r7, #24]
 80094aa:	015a      	lsls	r2, r3, #5
 80094ac:	69fb      	ldr	r3, [r7, #28]
 80094ae:	4413      	add	r3, r2
 80094b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	69ba      	ldr	r2, [r7, #24]
 80094b8:	0151      	lsls	r1, r2, #5
 80094ba:	69fa      	ldr	r2, [r7, #28]
 80094bc:	440a      	add	r2, r1
 80094be:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80094c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80094c6:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80094c8:	69bb      	ldr	r3, [r7, #24]
 80094ca:	015a      	lsls	r2, r3, #5
 80094cc:	69fb      	ldr	r3, [r7, #28]
 80094ce:	4413      	add	r3, r2
 80094d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	69ba      	ldr	r2, [r7, #24]
 80094d8:	0151      	lsls	r1, r2, #5
 80094da:	69fa      	ldr	r2, [r7, #28]
 80094dc:	440a      	add	r2, r1
 80094de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80094e2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80094e6:	6013      	str	r3, [r2, #0]
 80094e8:	e166      	b.n	80097b8 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80094ea:	69bb      	ldr	r3, [r7, #24]
 80094ec:	015a      	lsls	r2, r3, #5
 80094ee:	69fb      	ldr	r3, [r7, #28]
 80094f0:	4413      	add	r3, r2
 80094f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	69ba      	ldr	r2, [r7, #24]
 80094fa:	0151      	lsls	r1, r2, #5
 80094fc:	69fa      	ldr	r2, [r7, #28]
 80094fe:	440a      	add	r2, r1
 8009500:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009504:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8009508:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800950a:	68bb      	ldr	r3, [r7, #8]
 800950c:	791b      	ldrb	r3, [r3, #4]
 800950e:	2b01      	cmp	r3, #1
 8009510:	d015      	beq.n	800953e <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8009512:	68bb      	ldr	r3, [r7, #8]
 8009514:	691b      	ldr	r3, [r3, #16]
 8009516:	2b00      	cmp	r3, #0
 8009518:	f000 814e 	beq.w	80097b8 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800951c:	69fb      	ldr	r3, [r7, #28]
 800951e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009522:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009524:	68bb      	ldr	r3, [r7, #8]
 8009526:	781b      	ldrb	r3, [r3, #0]
 8009528:	f003 030f 	and.w	r3, r3, #15
 800952c:	2101      	movs	r1, #1
 800952e:	fa01 f303 	lsl.w	r3, r1, r3
 8009532:	69f9      	ldr	r1, [r7, #28]
 8009534:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009538:	4313      	orrs	r3, r2
 800953a:	634b      	str	r3, [r1, #52]	@ 0x34
 800953c:	e13c      	b.n	80097b8 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800953e:	69fb      	ldr	r3, [r7, #28]
 8009540:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009544:	689b      	ldr	r3, [r3, #8]
 8009546:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800954a:	2b00      	cmp	r3, #0
 800954c:	d110      	bne.n	8009570 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800954e:	69bb      	ldr	r3, [r7, #24]
 8009550:	015a      	lsls	r2, r3, #5
 8009552:	69fb      	ldr	r3, [r7, #28]
 8009554:	4413      	add	r3, r2
 8009556:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	69ba      	ldr	r2, [r7, #24]
 800955e:	0151      	lsls	r1, r2, #5
 8009560:	69fa      	ldr	r2, [r7, #28]
 8009562:	440a      	add	r2, r1
 8009564:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009568:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800956c:	6013      	str	r3, [r2, #0]
 800956e:	e00f      	b.n	8009590 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009570:	69bb      	ldr	r3, [r7, #24]
 8009572:	015a      	lsls	r2, r3, #5
 8009574:	69fb      	ldr	r3, [r7, #28]
 8009576:	4413      	add	r3, r2
 8009578:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	69ba      	ldr	r2, [r7, #24]
 8009580:	0151      	lsls	r1, r2, #5
 8009582:	69fa      	ldr	r2, [r7, #28]
 8009584:	440a      	add	r2, r1
 8009586:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800958a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800958e:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8009590:	68bb      	ldr	r3, [r7, #8]
 8009592:	68d9      	ldr	r1, [r3, #12]
 8009594:	68bb      	ldr	r3, [r7, #8]
 8009596:	781a      	ldrb	r2, [r3, #0]
 8009598:	68bb      	ldr	r3, [r7, #8]
 800959a:	691b      	ldr	r3, [r3, #16]
 800959c:	b298      	uxth	r0, r3
 800959e:	79fb      	ldrb	r3, [r7, #7]
 80095a0:	9300      	str	r3, [sp, #0]
 80095a2:	4603      	mov	r3, r0
 80095a4:	68f8      	ldr	r0, [r7, #12]
 80095a6:	f000 f9b9 	bl	800991c <USB_WritePacket>
 80095aa:	e105      	b.n	80097b8 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80095ac:	69bb      	ldr	r3, [r7, #24]
 80095ae:	015a      	lsls	r2, r3, #5
 80095b0:	69fb      	ldr	r3, [r7, #28]
 80095b2:	4413      	add	r3, r2
 80095b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80095b8:	691b      	ldr	r3, [r3, #16]
 80095ba:	69ba      	ldr	r2, [r7, #24]
 80095bc:	0151      	lsls	r1, r2, #5
 80095be:	69fa      	ldr	r2, [r7, #28]
 80095c0:	440a      	add	r2, r1
 80095c2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80095c6:	0cdb      	lsrs	r3, r3, #19
 80095c8:	04db      	lsls	r3, r3, #19
 80095ca:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80095cc:	69bb      	ldr	r3, [r7, #24]
 80095ce:	015a      	lsls	r2, r3, #5
 80095d0:	69fb      	ldr	r3, [r7, #28]
 80095d2:	4413      	add	r3, r2
 80095d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80095d8:	691b      	ldr	r3, [r3, #16]
 80095da:	69ba      	ldr	r2, [r7, #24]
 80095dc:	0151      	lsls	r1, r2, #5
 80095de:	69fa      	ldr	r2, [r7, #28]
 80095e0:	440a      	add	r2, r1
 80095e2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80095e6:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80095ea:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80095ee:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 80095f0:	69bb      	ldr	r3, [r7, #24]
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d132      	bne.n	800965c <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 80095f6:	68bb      	ldr	r3, [r7, #8]
 80095f8:	691b      	ldr	r3, [r3, #16]
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d003      	beq.n	8009606 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 80095fe:	68bb      	ldr	r3, [r7, #8]
 8009600:	689a      	ldr	r2, [r3, #8]
 8009602:	68bb      	ldr	r3, [r7, #8]
 8009604:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8009606:	68bb      	ldr	r3, [r7, #8]
 8009608:	689a      	ldr	r2, [r3, #8]
 800960a:	68bb      	ldr	r3, [r7, #8]
 800960c:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800960e:	69bb      	ldr	r3, [r7, #24]
 8009610:	015a      	lsls	r2, r3, #5
 8009612:	69fb      	ldr	r3, [r7, #28]
 8009614:	4413      	add	r3, r2
 8009616:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800961a:	691a      	ldr	r2, [r3, #16]
 800961c:	68bb      	ldr	r3, [r7, #8]
 800961e:	6a1b      	ldr	r3, [r3, #32]
 8009620:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009624:	69b9      	ldr	r1, [r7, #24]
 8009626:	0148      	lsls	r0, r1, #5
 8009628:	69f9      	ldr	r1, [r7, #28]
 800962a:	4401      	add	r1, r0
 800962c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009630:	4313      	orrs	r3, r2
 8009632:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009634:	69bb      	ldr	r3, [r7, #24]
 8009636:	015a      	lsls	r2, r3, #5
 8009638:	69fb      	ldr	r3, [r7, #28]
 800963a:	4413      	add	r3, r2
 800963c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009640:	691b      	ldr	r3, [r3, #16]
 8009642:	69ba      	ldr	r2, [r7, #24]
 8009644:	0151      	lsls	r1, r2, #5
 8009646:	69fa      	ldr	r2, [r7, #28]
 8009648:	440a      	add	r2, r1
 800964a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800964e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009652:	6113      	str	r3, [r2, #16]
 8009654:	e062      	b.n	800971c <USB_EPStartXfer+0x490>
 8009656:	bf00      	nop
 8009658:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800965c:	68bb      	ldr	r3, [r7, #8]
 800965e:	691b      	ldr	r3, [r3, #16]
 8009660:	2b00      	cmp	r3, #0
 8009662:	d123      	bne.n	80096ac <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8009664:	69bb      	ldr	r3, [r7, #24]
 8009666:	015a      	lsls	r2, r3, #5
 8009668:	69fb      	ldr	r3, [r7, #28]
 800966a:	4413      	add	r3, r2
 800966c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009670:	691a      	ldr	r2, [r3, #16]
 8009672:	68bb      	ldr	r3, [r7, #8]
 8009674:	689b      	ldr	r3, [r3, #8]
 8009676:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800967a:	69b9      	ldr	r1, [r7, #24]
 800967c:	0148      	lsls	r0, r1, #5
 800967e:	69f9      	ldr	r1, [r7, #28]
 8009680:	4401      	add	r1, r0
 8009682:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009686:	4313      	orrs	r3, r2
 8009688:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800968a:	69bb      	ldr	r3, [r7, #24]
 800968c:	015a      	lsls	r2, r3, #5
 800968e:	69fb      	ldr	r3, [r7, #28]
 8009690:	4413      	add	r3, r2
 8009692:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009696:	691b      	ldr	r3, [r3, #16]
 8009698:	69ba      	ldr	r2, [r7, #24]
 800969a:	0151      	lsls	r1, r2, #5
 800969c:	69fa      	ldr	r2, [r7, #28]
 800969e:	440a      	add	r2, r1
 80096a0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80096a4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80096a8:	6113      	str	r3, [r2, #16]
 80096aa:	e037      	b.n	800971c <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80096ac:	68bb      	ldr	r3, [r7, #8]
 80096ae:	691a      	ldr	r2, [r3, #16]
 80096b0:	68bb      	ldr	r3, [r7, #8]
 80096b2:	689b      	ldr	r3, [r3, #8]
 80096b4:	4413      	add	r3, r2
 80096b6:	1e5a      	subs	r2, r3, #1
 80096b8:	68bb      	ldr	r3, [r7, #8]
 80096ba:	689b      	ldr	r3, [r3, #8]
 80096bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80096c0:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80096c2:	68bb      	ldr	r3, [r7, #8]
 80096c4:	689b      	ldr	r3, [r3, #8]
 80096c6:	8afa      	ldrh	r2, [r7, #22]
 80096c8:	fb03 f202 	mul.w	r2, r3, r2
 80096cc:	68bb      	ldr	r3, [r7, #8]
 80096ce:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80096d0:	69bb      	ldr	r3, [r7, #24]
 80096d2:	015a      	lsls	r2, r3, #5
 80096d4:	69fb      	ldr	r3, [r7, #28]
 80096d6:	4413      	add	r3, r2
 80096d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80096dc:	691a      	ldr	r2, [r3, #16]
 80096de:	8afb      	ldrh	r3, [r7, #22]
 80096e0:	04d9      	lsls	r1, r3, #19
 80096e2:	4b38      	ldr	r3, [pc, #224]	@ (80097c4 <USB_EPStartXfer+0x538>)
 80096e4:	400b      	ands	r3, r1
 80096e6:	69b9      	ldr	r1, [r7, #24]
 80096e8:	0148      	lsls	r0, r1, #5
 80096ea:	69f9      	ldr	r1, [r7, #28]
 80096ec:	4401      	add	r1, r0
 80096ee:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80096f2:	4313      	orrs	r3, r2
 80096f4:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80096f6:	69bb      	ldr	r3, [r7, #24]
 80096f8:	015a      	lsls	r2, r3, #5
 80096fa:	69fb      	ldr	r3, [r7, #28]
 80096fc:	4413      	add	r3, r2
 80096fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009702:	691a      	ldr	r2, [r3, #16]
 8009704:	68bb      	ldr	r3, [r7, #8]
 8009706:	6a1b      	ldr	r3, [r3, #32]
 8009708:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800970c:	69b9      	ldr	r1, [r7, #24]
 800970e:	0148      	lsls	r0, r1, #5
 8009710:	69f9      	ldr	r1, [r7, #28]
 8009712:	4401      	add	r1, r0
 8009714:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009718:	4313      	orrs	r3, r2
 800971a:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800971c:	79fb      	ldrb	r3, [r7, #7]
 800971e:	2b01      	cmp	r3, #1
 8009720:	d10d      	bne.n	800973e <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8009722:	68bb      	ldr	r3, [r7, #8]
 8009724:	68db      	ldr	r3, [r3, #12]
 8009726:	2b00      	cmp	r3, #0
 8009728:	d009      	beq.n	800973e <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800972a:	68bb      	ldr	r3, [r7, #8]
 800972c:	68d9      	ldr	r1, [r3, #12]
 800972e:	69bb      	ldr	r3, [r7, #24]
 8009730:	015a      	lsls	r2, r3, #5
 8009732:	69fb      	ldr	r3, [r7, #28]
 8009734:	4413      	add	r3, r2
 8009736:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800973a:	460a      	mov	r2, r1
 800973c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800973e:	68bb      	ldr	r3, [r7, #8]
 8009740:	791b      	ldrb	r3, [r3, #4]
 8009742:	2b01      	cmp	r3, #1
 8009744:	d128      	bne.n	8009798 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009746:	69fb      	ldr	r3, [r7, #28]
 8009748:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800974c:	689b      	ldr	r3, [r3, #8]
 800974e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009752:	2b00      	cmp	r3, #0
 8009754:	d110      	bne.n	8009778 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8009756:	69bb      	ldr	r3, [r7, #24]
 8009758:	015a      	lsls	r2, r3, #5
 800975a:	69fb      	ldr	r3, [r7, #28]
 800975c:	4413      	add	r3, r2
 800975e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	69ba      	ldr	r2, [r7, #24]
 8009766:	0151      	lsls	r1, r2, #5
 8009768:	69fa      	ldr	r2, [r7, #28]
 800976a:	440a      	add	r2, r1
 800976c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009770:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009774:	6013      	str	r3, [r2, #0]
 8009776:	e00f      	b.n	8009798 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8009778:	69bb      	ldr	r3, [r7, #24]
 800977a:	015a      	lsls	r2, r3, #5
 800977c:	69fb      	ldr	r3, [r7, #28]
 800977e:	4413      	add	r3, r2
 8009780:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	69ba      	ldr	r2, [r7, #24]
 8009788:	0151      	lsls	r1, r2, #5
 800978a:	69fa      	ldr	r2, [r7, #28]
 800978c:	440a      	add	r2, r1
 800978e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009792:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009796:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8009798:	69bb      	ldr	r3, [r7, #24]
 800979a:	015a      	lsls	r2, r3, #5
 800979c:	69fb      	ldr	r3, [r7, #28]
 800979e:	4413      	add	r3, r2
 80097a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	69ba      	ldr	r2, [r7, #24]
 80097a8:	0151      	lsls	r1, r2, #5
 80097aa:	69fa      	ldr	r2, [r7, #28]
 80097ac:	440a      	add	r2, r1
 80097ae:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80097b2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80097b6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80097b8:	2300      	movs	r3, #0
}
 80097ba:	4618      	mov	r0, r3
 80097bc:	3720      	adds	r7, #32
 80097be:	46bd      	mov	sp, r7
 80097c0:	bd80      	pop	{r7, pc}
 80097c2:	bf00      	nop
 80097c4:	1ff80000 	.word	0x1ff80000

080097c8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80097c8:	b480      	push	{r7}
 80097ca:	b087      	sub	sp, #28
 80097cc:	af00      	add	r7, sp, #0
 80097ce:	6078      	str	r0, [r7, #4]
 80097d0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80097d2:	2300      	movs	r3, #0
 80097d4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80097d6:	2300      	movs	r3, #0
 80097d8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80097de:	683b      	ldr	r3, [r7, #0]
 80097e0:	785b      	ldrb	r3, [r3, #1]
 80097e2:	2b01      	cmp	r3, #1
 80097e4:	d14a      	bne.n	800987c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80097e6:	683b      	ldr	r3, [r7, #0]
 80097e8:	781b      	ldrb	r3, [r3, #0]
 80097ea:	015a      	lsls	r2, r3, #5
 80097ec:	693b      	ldr	r3, [r7, #16]
 80097ee:	4413      	add	r3, r2
 80097f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80097fa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80097fe:	f040 8086 	bne.w	800990e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8009802:	683b      	ldr	r3, [r7, #0]
 8009804:	781b      	ldrb	r3, [r3, #0]
 8009806:	015a      	lsls	r2, r3, #5
 8009808:	693b      	ldr	r3, [r7, #16]
 800980a:	4413      	add	r3, r2
 800980c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	683a      	ldr	r2, [r7, #0]
 8009814:	7812      	ldrb	r2, [r2, #0]
 8009816:	0151      	lsls	r1, r2, #5
 8009818:	693a      	ldr	r2, [r7, #16]
 800981a:	440a      	add	r2, r1
 800981c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009820:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009824:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8009826:	683b      	ldr	r3, [r7, #0]
 8009828:	781b      	ldrb	r3, [r3, #0]
 800982a:	015a      	lsls	r2, r3, #5
 800982c:	693b      	ldr	r3, [r7, #16]
 800982e:	4413      	add	r3, r2
 8009830:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	683a      	ldr	r2, [r7, #0]
 8009838:	7812      	ldrb	r2, [r2, #0]
 800983a:	0151      	lsls	r1, r2, #5
 800983c:	693a      	ldr	r2, [r7, #16]
 800983e:	440a      	add	r2, r1
 8009840:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009844:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009848:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	3301      	adds	r3, #1
 800984e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	f242 7210 	movw	r2, #10000	@ 0x2710
 8009856:	4293      	cmp	r3, r2
 8009858:	d902      	bls.n	8009860 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800985a:	2301      	movs	r3, #1
 800985c:	75fb      	strb	r3, [r7, #23]
          break;
 800985e:	e056      	b.n	800990e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8009860:	683b      	ldr	r3, [r7, #0]
 8009862:	781b      	ldrb	r3, [r3, #0]
 8009864:	015a      	lsls	r2, r3, #5
 8009866:	693b      	ldr	r3, [r7, #16]
 8009868:	4413      	add	r3, r2
 800986a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009874:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009878:	d0e7      	beq.n	800984a <USB_EPStopXfer+0x82>
 800987a:	e048      	b.n	800990e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800987c:	683b      	ldr	r3, [r7, #0]
 800987e:	781b      	ldrb	r3, [r3, #0]
 8009880:	015a      	lsls	r2, r3, #5
 8009882:	693b      	ldr	r3, [r7, #16]
 8009884:	4413      	add	r3, r2
 8009886:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009890:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009894:	d13b      	bne.n	800990e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8009896:	683b      	ldr	r3, [r7, #0]
 8009898:	781b      	ldrb	r3, [r3, #0]
 800989a:	015a      	lsls	r2, r3, #5
 800989c:	693b      	ldr	r3, [r7, #16]
 800989e:	4413      	add	r3, r2
 80098a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	683a      	ldr	r2, [r7, #0]
 80098a8:	7812      	ldrb	r2, [r2, #0]
 80098aa:	0151      	lsls	r1, r2, #5
 80098ac:	693a      	ldr	r2, [r7, #16]
 80098ae:	440a      	add	r2, r1
 80098b0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80098b4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80098b8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80098ba:	683b      	ldr	r3, [r7, #0]
 80098bc:	781b      	ldrb	r3, [r3, #0]
 80098be:	015a      	lsls	r2, r3, #5
 80098c0:	693b      	ldr	r3, [r7, #16]
 80098c2:	4413      	add	r3, r2
 80098c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	683a      	ldr	r2, [r7, #0]
 80098cc:	7812      	ldrb	r2, [r2, #0]
 80098ce:	0151      	lsls	r1, r2, #5
 80098d0:	693a      	ldr	r2, [r7, #16]
 80098d2:	440a      	add	r2, r1
 80098d4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80098d8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80098dc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	3301      	adds	r3, #1
 80098e2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	f242 7210 	movw	r2, #10000	@ 0x2710
 80098ea:	4293      	cmp	r3, r2
 80098ec:	d902      	bls.n	80098f4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80098ee:	2301      	movs	r3, #1
 80098f0:	75fb      	strb	r3, [r7, #23]
          break;
 80098f2:	e00c      	b.n	800990e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80098f4:	683b      	ldr	r3, [r7, #0]
 80098f6:	781b      	ldrb	r3, [r3, #0]
 80098f8:	015a      	lsls	r2, r3, #5
 80098fa:	693b      	ldr	r3, [r7, #16]
 80098fc:	4413      	add	r3, r2
 80098fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009908:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800990c:	d0e7      	beq.n	80098de <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800990e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009910:	4618      	mov	r0, r3
 8009912:	371c      	adds	r7, #28
 8009914:	46bd      	mov	sp, r7
 8009916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800991a:	4770      	bx	lr

0800991c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800991c:	b480      	push	{r7}
 800991e:	b089      	sub	sp, #36	@ 0x24
 8009920:	af00      	add	r7, sp, #0
 8009922:	60f8      	str	r0, [r7, #12]
 8009924:	60b9      	str	r1, [r7, #8]
 8009926:	4611      	mov	r1, r2
 8009928:	461a      	mov	r2, r3
 800992a:	460b      	mov	r3, r1
 800992c:	71fb      	strb	r3, [r7, #7]
 800992e:	4613      	mov	r3, r2
 8009930:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8009936:	68bb      	ldr	r3, [r7, #8]
 8009938:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800993a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800993e:	2b00      	cmp	r3, #0
 8009940:	d123      	bne.n	800998a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8009942:	88bb      	ldrh	r3, [r7, #4]
 8009944:	3303      	adds	r3, #3
 8009946:	089b      	lsrs	r3, r3, #2
 8009948:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800994a:	2300      	movs	r3, #0
 800994c:	61bb      	str	r3, [r7, #24]
 800994e:	e018      	b.n	8009982 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009950:	79fb      	ldrb	r3, [r7, #7]
 8009952:	031a      	lsls	r2, r3, #12
 8009954:	697b      	ldr	r3, [r7, #20]
 8009956:	4413      	add	r3, r2
 8009958:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800995c:	461a      	mov	r2, r3
 800995e:	69fb      	ldr	r3, [r7, #28]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	6013      	str	r3, [r2, #0]
      pSrc++;
 8009964:	69fb      	ldr	r3, [r7, #28]
 8009966:	3301      	adds	r3, #1
 8009968:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800996a:	69fb      	ldr	r3, [r7, #28]
 800996c:	3301      	adds	r3, #1
 800996e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009970:	69fb      	ldr	r3, [r7, #28]
 8009972:	3301      	adds	r3, #1
 8009974:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009976:	69fb      	ldr	r3, [r7, #28]
 8009978:	3301      	adds	r3, #1
 800997a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800997c:	69bb      	ldr	r3, [r7, #24]
 800997e:	3301      	adds	r3, #1
 8009980:	61bb      	str	r3, [r7, #24]
 8009982:	69ba      	ldr	r2, [r7, #24]
 8009984:	693b      	ldr	r3, [r7, #16]
 8009986:	429a      	cmp	r2, r3
 8009988:	d3e2      	bcc.n	8009950 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800998a:	2300      	movs	r3, #0
}
 800998c:	4618      	mov	r0, r3
 800998e:	3724      	adds	r7, #36	@ 0x24
 8009990:	46bd      	mov	sp, r7
 8009992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009996:	4770      	bx	lr

08009998 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009998:	b480      	push	{r7}
 800999a:	b08b      	sub	sp, #44	@ 0x2c
 800999c:	af00      	add	r7, sp, #0
 800999e:	60f8      	str	r0, [r7, #12]
 80099a0:	60b9      	str	r1, [r7, #8]
 80099a2:	4613      	mov	r3, r2
 80099a4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80099aa:	68bb      	ldr	r3, [r7, #8]
 80099ac:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80099ae:	88fb      	ldrh	r3, [r7, #6]
 80099b0:	089b      	lsrs	r3, r3, #2
 80099b2:	b29b      	uxth	r3, r3
 80099b4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80099b6:	88fb      	ldrh	r3, [r7, #6]
 80099b8:	f003 0303 	and.w	r3, r3, #3
 80099bc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80099be:	2300      	movs	r3, #0
 80099c0:	623b      	str	r3, [r7, #32]
 80099c2:	e014      	b.n	80099ee <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80099c4:	69bb      	ldr	r3, [r7, #24]
 80099c6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80099ca:	681a      	ldr	r2, [r3, #0]
 80099cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099ce:	601a      	str	r2, [r3, #0]
    pDest++;
 80099d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099d2:	3301      	adds	r3, #1
 80099d4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80099d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099d8:	3301      	adds	r3, #1
 80099da:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80099dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099de:	3301      	adds	r3, #1
 80099e0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80099e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099e4:	3301      	adds	r3, #1
 80099e6:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80099e8:	6a3b      	ldr	r3, [r7, #32]
 80099ea:	3301      	adds	r3, #1
 80099ec:	623b      	str	r3, [r7, #32]
 80099ee:	6a3a      	ldr	r2, [r7, #32]
 80099f0:	697b      	ldr	r3, [r7, #20]
 80099f2:	429a      	cmp	r2, r3
 80099f4:	d3e6      	bcc.n	80099c4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80099f6:	8bfb      	ldrh	r3, [r7, #30]
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d01e      	beq.n	8009a3a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80099fc:	2300      	movs	r3, #0
 80099fe:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8009a00:	69bb      	ldr	r3, [r7, #24]
 8009a02:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009a06:	461a      	mov	r2, r3
 8009a08:	f107 0310 	add.w	r3, r7, #16
 8009a0c:	6812      	ldr	r2, [r2, #0]
 8009a0e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8009a10:	693a      	ldr	r2, [r7, #16]
 8009a12:	6a3b      	ldr	r3, [r7, #32]
 8009a14:	b2db      	uxtb	r3, r3
 8009a16:	00db      	lsls	r3, r3, #3
 8009a18:	fa22 f303 	lsr.w	r3, r2, r3
 8009a1c:	b2da      	uxtb	r2, r3
 8009a1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a20:	701a      	strb	r2, [r3, #0]
      i++;
 8009a22:	6a3b      	ldr	r3, [r7, #32]
 8009a24:	3301      	adds	r3, #1
 8009a26:	623b      	str	r3, [r7, #32]
      pDest++;
 8009a28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a2a:	3301      	adds	r3, #1
 8009a2c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8009a2e:	8bfb      	ldrh	r3, [r7, #30]
 8009a30:	3b01      	subs	r3, #1
 8009a32:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8009a34:	8bfb      	ldrh	r3, [r7, #30]
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d1ea      	bne.n	8009a10 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8009a3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009a3c:	4618      	mov	r0, r3
 8009a3e:	372c      	adds	r7, #44	@ 0x2c
 8009a40:	46bd      	mov	sp, r7
 8009a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a46:	4770      	bx	lr

08009a48 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009a48:	b480      	push	{r7}
 8009a4a:	b085      	sub	sp, #20
 8009a4c:	af00      	add	r7, sp, #0
 8009a4e:	6078      	str	r0, [r7, #4]
 8009a50:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009a56:	683b      	ldr	r3, [r7, #0]
 8009a58:	781b      	ldrb	r3, [r3, #0]
 8009a5a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009a5c:	683b      	ldr	r3, [r7, #0]
 8009a5e:	785b      	ldrb	r3, [r3, #1]
 8009a60:	2b01      	cmp	r3, #1
 8009a62:	d12c      	bne.n	8009abe <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009a64:	68bb      	ldr	r3, [r7, #8]
 8009a66:	015a      	lsls	r2, r3, #5
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	4413      	add	r3, r2
 8009a6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	db12      	blt.n	8009a9c <USB_EPSetStall+0x54>
 8009a76:	68bb      	ldr	r3, [r7, #8]
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d00f      	beq.n	8009a9c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8009a7c:	68bb      	ldr	r3, [r7, #8]
 8009a7e:	015a      	lsls	r2, r3, #5
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	4413      	add	r3, r2
 8009a84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	68ba      	ldr	r2, [r7, #8]
 8009a8c:	0151      	lsls	r1, r2, #5
 8009a8e:	68fa      	ldr	r2, [r7, #12]
 8009a90:	440a      	add	r2, r1
 8009a92:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009a96:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009a9a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8009a9c:	68bb      	ldr	r3, [r7, #8]
 8009a9e:	015a      	lsls	r2, r3, #5
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	4413      	add	r3, r2
 8009aa4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	68ba      	ldr	r2, [r7, #8]
 8009aac:	0151      	lsls	r1, r2, #5
 8009aae:	68fa      	ldr	r2, [r7, #12]
 8009ab0:	440a      	add	r2, r1
 8009ab2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009ab6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009aba:	6013      	str	r3, [r2, #0]
 8009abc:	e02b      	b.n	8009b16 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009abe:	68bb      	ldr	r3, [r7, #8]
 8009ac0:	015a      	lsls	r2, r3, #5
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	4413      	add	r3, r2
 8009ac6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	db12      	blt.n	8009af6 <USB_EPSetStall+0xae>
 8009ad0:	68bb      	ldr	r3, [r7, #8]
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d00f      	beq.n	8009af6 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8009ad6:	68bb      	ldr	r3, [r7, #8]
 8009ad8:	015a      	lsls	r2, r3, #5
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	4413      	add	r3, r2
 8009ade:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	68ba      	ldr	r2, [r7, #8]
 8009ae6:	0151      	lsls	r1, r2, #5
 8009ae8:	68fa      	ldr	r2, [r7, #12]
 8009aea:	440a      	add	r2, r1
 8009aec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009af0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009af4:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8009af6:	68bb      	ldr	r3, [r7, #8]
 8009af8:	015a      	lsls	r2, r3, #5
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	4413      	add	r3, r2
 8009afe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	68ba      	ldr	r2, [r7, #8]
 8009b06:	0151      	lsls	r1, r2, #5
 8009b08:	68fa      	ldr	r2, [r7, #12]
 8009b0a:	440a      	add	r2, r1
 8009b0c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009b10:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009b14:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009b16:	2300      	movs	r3, #0
}
 8009b18:	4618      	mov	r0, r3
 8009b1a:	3714      	adds	r7, #20
 8009b1c:	46bd      	mov	sp, r7
 8009b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b22:	4770      	bx	lr

08009b24 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009b24:	b480      	push	{r7}
 8009b26:	b085      	sub	sp, #20
 8009b28:	af00      	add	r7, sp, #0
 8009b2a:	6078      	str	r0, [r7, #4]
 8009b2c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009b32:	683b      	ldr	r3, [r7, #0]
 8009b34:	781b      	ldrb	r3, [r3, #0]
 8009b36:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009b38:	683b      	ldr	r3, [r7, #0]
 8009b3a:	785b      	ldrb	r3, [r3, #1]
 8009b3c:	2b01      	cmp	r3, #1
 8009b3e:	d128      	bne.n	8009b92 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009b40:	68bb      	ldr	r3, [r7, #8]
 8009b42:	015a      	lsls	r2, r3, #5
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	4413      	add	r3, r2
 8009b48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	68ba      	ldr	r2, [r7, #8]
 8009b50:	0151      	lsls	r1, r2, #5
 8009b52:	68fa      	ldr	r2, [r7, #12]
 8009b54:	440a      	add	r2, r1
 8009b56:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009b5a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009b5e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009b60:	683b      	ldr	r3, [r7, #0]
 8009b62:	791b      	ldrb	r3, [r3, #4]
 8009b64:	2b03      	cmp	r3, #3
 8009b66:	d003      	beq.n	8009b70 <USB_EPClearStall+0x4c>
 8009b68:	683b      	ldr	r3, [r7, #0]
 8009b6a:	791b      	ldrb	r3, [r3, #4]
 8009b6c:	2b02      	cmp	r3, #2
 8009b6e:	d138      	bne.n	8009be2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009b70:	68bb      	ldr	r3, [r7, #8]
 8009b72:	015a      	lsls	r2, r3, #5
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	4413      	add	r3, r2
 8009b78:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	68ba      	ldr	r2, [r7, #8]
 8009b80:	0151      	lsls	r1, r2, #5
 8009b82:	68fa      	ldr	r2, [r7, #12]
 8009b84:	440a      	add	r2, r1
 8009b86:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009b8a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009b8e:	6013      	str	r3, [r2, #0]
 8009b90:	e027      	b.n	8009be2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009b92:	68bb      	ldr	r3, [r7, #8]
 8009b94:	015a      	lsls	r2, r3, #5
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	4413      	add	r3, r2
 8009b9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	68ba      	ldr	r2, [r7, #8]
 8009ba2:	0151      	lsls	r1, r2, #5
 8009ba4:	68fa      	ldr	r2, [r7, #12]
 8009ba6:	440a      	add	r2, r1
 8009ba8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009bac:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009bb0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009bb2:	683b      	ldr	r3, [r7, #0]
 8009bb4:	791b      	ldrb	r3, [r3, #4]
 8009bb6:	2b03      	cmp	r3, #3
 8009bb8:	d003      	beq.n	8009bc2 <USB_EPClearStall+0x9e>
 8009bba:	683b      	ldr	r3, [r7, #0]
 8009bbc:	791b      	ldrb	r3, [r3, #4]
 8009bbe:	2b02      	cmp	r3, #2
 8009bc0:	d10f      	bne.n	8009be2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009bc2:	68bb      	ldr	r3, [r7, #8]
 8009bc4:	015a      	lsls	r2, r3, #5
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	4413      	add	r3, r2
 8009bca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	68ba      	ldr	r2, [r7, #8]
 8009bd2:	0151      	lsls	r1, r2, #5
 8009bd4:	68fa      	ldr	r2, [r7, #12]
 8009bd6:	440a      	add	r2, r1
 8009bd8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009bdc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009be0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8009be2:	2300      	movs	r3, #0
}
 8009be4:	4618      	mov	r0, r3
 8009be6:	3714      	adds	r7, #20
 8009be8:	46bd      	mov	sp, r7
 8009bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bee:	4770      	bx	lr

08009bf0 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8009bf0:	b480      	push	{r7}
 8009bf2:	b085      	sub	sp, #20
 8009bf4:	af00      	add	r7, sp, #0
 8009bf6:	6078      	str	r0, [r7, #4]
 8009bf8:	460b      	mov	r3, r1
 8009bfa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	68fa      	ldr	r2, [r7, #12]
 8009c0a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009c0e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8009c12:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009c1a:	681a      	ldr	r2, [r3, #0]
 8009c1c:	78fb      	ldrb	r3, [r7, #3]
 8009c1e:	011b      	lsls	r3, r3, #4
 8009c20:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8009c24:	68f9      	ldr	r1, [r7, #12]
 8009c26:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009c2a:	4313      	orrs	r3, r2
 8009c2c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8009c2e:	2300      	movs	r3, #0
}
 8009c30:	4618      	mov	r0, r3
 8009c32:	3714      	adds	r7, #20
 8009c34:	46bd      	mov	sp, r7
 8009c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c3a:	4770      	bx	lr

08009c3c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009c3c:	b480      	push	{r7}
 8009c3e:	b085      	sub	sp, #20
 8009c40:	af00      	add	r7, sp, #0
 8009c42:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	68fa      	ldr	r2, [r7, #12]
 8009c52:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009c56:	f023 0303 	bic.w	r3, r3, #3
 8009c5a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009c62:	685b      	ldr	r3, [r3, #4]
 8009c64:	68fa      	ldr	r2, [r7, #12]
 8009c66:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009c6a:	f023 0302 	bic.w	r3, r3, #2
 8009c6e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009c70:	2300      	movs	r3, #0
}
 8009c72:	4618      	mov	r0, r3
 8009c74:	3714      	adds	r7, #20
 8009c76:	46bd      	mov	sp, r7
 8009c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c7c:	4770      	bx	lr

08009c7e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009c7e:	b480      	push	{r7}
 8009c80:	b085      	sub	sp, #20
 8009c82:	af00      	add	r7, sp, #0
 8009c84:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	68fa      	ldr	r2, [r7, #12]
 8009c94:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009c98:	f023 0303 	bic.w	r3, r3, #3
 8009c9c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009ca4:	685b      	ldr	r3, [r3, #4]
 8009ca6:	68fa      	ldr	r2, [r7, #12]
 8009ca8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009cac:	f043 0302 	orr.w	r3, r3, #2
 8009cb0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009cb2:	2300      	movs	r3, #0
}
 8009cb4:	4618      	mov	r0, r3
 8009cb6:	3714      	adds	r7, #20
 8009cb8:	46bd      	mov	sp, r7
 8009cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cbe:	4770      	bx	lr

08009cc0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8009cc0:	b480      	push	{r7}
 8009cc2:	b085      	sub	sp, #20
 8009cc4:	af00      	add	r7, sp, #0
 8009cc6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	695b      	ldr	r3, [r3, #20]
 8009ccc:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	699b      	ldr	r3, [r3, #24]
 8009cd2:	68fa      	ldr	r2, [r7, #12]
 8009cd4:	4013      	ands	r3, r2
 8009cd6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8009cd8:	68fb      	ldr	r3, [r7, #12]
}
 8009cda:	4618      	mov	r0, r3
 8009cdc:	3714      	adds	r7, #20
 8009cde:	46bd      	mov	sp, r7
 8009ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ce4:	4770      	bx	lr

08009ce6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8009ce6:	b480      	push	{r7}
 8009ce8:	b085      	sub	sp, #20
 8009cea:	af00      	add	r7, sp, #0
 8009cec:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009cf8:	699b      	ldr	r3, [r3, #24]
 8009cfa:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009cfc:	68fb      	ldr	r3, [r7, #12]
 8009cfe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009d02:	69db      	ldr	r3, [r3, #28]
 8009d04:	68ba      	ldr	r2, [r7, #8]
 8009d06:	4013      	ands	r3, r2
 8009d08:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8009d0a:	68bb      	ldr	r3, [r7, #8]
 8009d0c:	0c1b      	lsrs	r3, r3, #16
}
 8009d0e:	4618      	mov	r0, r3
 8009d10:	3714      	adds	r7, #20
 8009d12:	46bd      	mov	sp, r7
 8009d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d18:	4770      	bx	lr

08009d1a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8009d1a:	b480      	push	{r7}
 8009d1c:	b085      	sub	sp, #20
 8009d1e:	af00      	add	r7, sp, #0
 8009d20:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009d2c:	699b      	ldr	r3, [r3, #24]
 8009d2e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009d36:	69db      	ldr	r3, [r3, #28]
 8009d38:	68ba      	ldr	r2, [r7, #8]
 8009d3a:	4013      	ands	r3, r2
 8009d3c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8009d3e:	68bb      	ldr	r3, [r7, #8]
 8009d40:	b29b      	uxth	r3, r3
}
 8009d42:	4618      	mov	r0, r3
 8009d44:	3714      	adds	r7, #20
 8009d46:	46bd      	mov	sp, r7
 8009d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d4c:	4770      	bx	lr

08009d4e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009d4e:	b480      	push	{r7}
 8009d50:	b085      	sub	sp, #20
 8009d52:	af00      	add	r7, sp, #0
 8009d54:	6078      	str	r0, [r7, #4]
 8009d56:	460b      	mov	r3, r1
 8009d58:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8009d5e:	78fb      	ldrb	r3, [r7, #3]
 8009d60:	015a      	lsls	r2, r3, #5
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	4413      	add	r3, r2
 8009d66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d6a:	689b      	ldr	r3, [r3, #8]
 8009d6c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009d74:	695b      	ldr	r3, [r3, #20]
 8009d76:	68ba      	ldr	r2, [r7, #8]
 8009d78:	4013      	ands	r3, r2
 8009d7a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009d7c:	68bb      	ldr	r3, [r7, #8]
}
 8009d7e:	4618      	mov	r0, r3
 8009d80:	3714      	adds	r7, #20
 8009d82:	46bd      	mov	sp, r7
 8009d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d88:	4770      	bx	lr

08009d8a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009d8a:	b480      	push	{r7}
 8009d8c:	b087      	sub	sp, #28
 8009d8e:	af00      	add	r7, sp, #0
 8009d90:	6078      	str	r0, [r7, #4]
 8009d92:	460b      	mov	r3, r1
 8009d94:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8009d9a:	697b      	ldr	r3, [r7, #20]
 8009d9c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009da0:	691b      	ldr	r3, [r3, #16]
 8009da2:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8009da4:	697b      	ldr	r3, [r7, #20]
 8009da6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009daa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009dac:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8009dae:	78fb      	ldrb	r3, [r7, #3]
 8009db0:	f003 030f 	and.w	r3, r3, #15
 8009db4:	68fa      	ldr	r2, [r7, #12]
 8009db6:	fa22 f303 	lsr.w	r3, r2, r3
 8009dba:	01db      	lsls	r3, r3, #7
 8009dbc:	b2db      	uxtb	r3, r3
 8009dbe:	693a      	ldr	r2, [r7, #16]
 8009dc0:	4313      	orrs	r3, r2
 8009dc2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8009dc4:	78fb      	ldrb	r3, [r7, #3]
 8009dc6:	015a      	lsls	r2, r3, #5
 8009dc8:	697b      	ldr	r3, [r7, #20]
 8009dca:	4413      	add	r3, r2
 8009dcc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009dd0:	689b      	ldr	r3, [r3, #8]
 8009dd2:	693a      	ldr	r2, [r7, #16]
 8009dd4:	4013      	ands	r3, r2
 8009dd6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009dd8:	68bb      	ldr	r3, [r7, #8]
}
 8009dda:	4618      	mov	r0, r3
 8009ddc:	371c      	adds	r7, #28
 8009dde:	46bd      	mov	sp, r7
 8009de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009de4:	4770      	bx	lr

08009de6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8009de6:	b480      	push	{r7}
 8009de8:	b083      	sub	sp, #12
 8009dea:	af00      	add	r7, sp, #0
 8009dec:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	695b      	ldr	r3, [r3, #20]
 8009df2:	f003 0301 	and.w	r3, r3, #1
}
 8009df6:	4618      	mov	r0, r3
 8009df8:	370c      	adds	r7, #12
 8009dfa:	46bd      	mov	sp, r7
 8009dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e00:	4770      	bx	lr

08009e02 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8009e02:	b480      	push	{r7}
 8009e04:	b085      	sub	sp, #20
 8009e06:	af00      	add	r7, sp, #0
 8009e08:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	68fa      	ldr	r2, [r7, #12]
 8009e18:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009e1c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8009e20:	f023 0307 	bic.w	r3, r3, #7
 8009e24:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009e2c:	685b      	ldr	r3, [r3, #4]
 8009e2e:	68fa      	ldr	r2, [r7, #12]
 8009e30:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009e34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009e38:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009e3a:	2300      	movs	r3, #0
}
 8009e3c:	4618      	mov	r0, r3
 8009e3e:	3714      	adds	r7, #20
 8009e40:	46bd      	mov	sp, r7
 8009e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e46:	4770      	bx	lr

08009e48 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8009e48:	b480      	push	{r7}
 8009e4a:	b087      	sub	sp, #28
 8009e4c:	af00      	add	r7, sp, #0
 8009e4e:	60f8      	str	r0, [r7, #12]
 8009e50:	460b      	mov	r3, r1
 8009e52:	607a      	str	r2, [r7, #4]
 8009e54:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	333c      	adds	r3, #60	@ 0x3c
 8009e5e:	3304      	adds	r3, #4
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8009e64:	693b      	ldr	r3, [r7, #16]
 8009e66:	4a26      	ldr	r2, [pc, #152]	@ (8009f00 <USB_EP0_OutStart+0xb8>)
 8009e68:	4293      	cmp	r3, r2
 8009e6a:	d90a      	bls.n	8009e82 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009e6c:	697b      	ldr	r3, [r7, #20]
 8009e6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009e78:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009e7c:	d101      	bne.n	8009e82 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8009e7e:	2300      	movs	r3, #0
 8009e80:	e037      	b.n	8009ef2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8009e82:	697b      	ldr	r3, [r7, #20]
 8009e84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e88:	461a      	mov	r2, r3
 8009e8a:	2300      	movs	r3, #0
 8009e8c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009e8e:	697b      	ldr	r3, [r7, #20]
 8009e90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e94:	691b      	ldr	r3, [r3, #16]
 8009e96:	697a      	ldr	r2, [r7, #20]
 8009e98:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009e9c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009ea0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8009ea2:	697b      	ldr	r3, [r7, #20]
 8009ea4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009ea8:	691b      	ldr	r3, [r3, #16]
 8009eaa:	697a      	ldr	r2, [r7, #20]
 8009eac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009eb0:	f043 0318 	orr.w	r3, r3, #24
 8009eb4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8009eb6:	697b      	ldr	r3, [r7, #20]
 8009eb8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009ebc:	691b      	ldr	r3, [r3, #16]
 8009ebe:	697a      	ldr	r2, [r7, #20]
 8009ec0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009ec4:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8009ec8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8009eca:	7afb      	ldrb	r3, [r7, #11]
 8009ecc:	2b01      	cmp	r3, #1
 8009ece:	d10f      	bne.n	8009ef0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8009ed0:	697b      	ldr	r3, [r7, #20]
 8009ed2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009ed6:	461a      	mov	r2, r3
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8009edc:	697b      	ldr	r3, [r7, #20]
 8009ede:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	697a      	ldr	r2, [r7, #20]
 8009ee6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009eea:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8009eee:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009ef0:	2300      	movs	r3, #0
}
 8009ef2:	4618      	mov	r0, r3
 8009ef4:	371c      	adds	r7, #28
 8009ef6:	46bd      	mov	sp, r7
 8009ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009efc:	4770      	bx	lr
 8009efe:	bf00      	nop
 8009f00:	4f54300a 	.word	0x4f54300a

08009f04 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009f04:	b480      	push	{r7}
 8009f06:	b085      	sub	sp, #20
 8009f08:	af00      	add	r7, sp, #0
 8009f0a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009f0c:	2300      	movs	r3, #0
 8009f0e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	3301      	adds	r3, #1
 8009f14:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009f1c:	d901      	bls.n	8009f22 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009f1e:	2303      	movs	r3, #3
 8009f20:	e01b      	b.n	8009f5a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	691b      	ldr	r3, [r3, #16]
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	daf2      	bge.n	8009f10 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8009f2a:	2300      	movs	r3, #0
 8009f2c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	691b      	ldr	r3, [r3, #16]
 8009f32:	f043 0201 	orr.w	r2, r3, #1
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	3301      	adds	r3, #1
 8009f3e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009f46:	d901      	bls.n	8009f4c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8009f48:	2303      	movs	r3, #3
 8009f4a:	e006      	b.n	8009f5a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	691b      	ldr	r3, [r3, #16]
 8009f50:	f003 0301 	and.w	r3, r3, #1
 8009f54:	2b01      	cmp	r3, #1
 8009f56:	d0f0      	beq.n	8009f3a <USB_CoreReset+0x36>

  return HAL_OK;
 8009f58:	2300      	movs	r3, #0
}
 8009f5a:	4618      	mov	r0, r3
 8009f5c:	3714      	adds	r7, #20
 8009f5e:	46bd      	mov	sp, r7
 8009f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f64:	4770      	bx	lr
	...

08009f68 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8009f68:	b580      	push	{r7, lr}
 8009f6a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8009f6c:	4904      	ldr	r1, [pc, #16]	@ (8009f80 <MX_FATFS_Init+0x18>)
 8009f6e:	4805      	ldr	r0, [pc, #20]	@ (8009f84 <MX_FATFS_Init+0x1c>)
 8009f70:	f002 f882 	bl	800c078 <FATFS_LinkDriver>
 8009f74:	4603      	mov	r3, r0
 8009f76:	461a      	mov	r2, r3
 8009f78:	4b03      	ldr	r3, [pc, #12]	@ (8009f88 <MX_FATFS_Init+0x20>)
 8009f7a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8009f7c:	bf00      	nop
 8009f7e:	bd80      	pop	{r7, pc}
 8009f80:	2000ee70 	.word	0x2000ee70
 8009f84:	20000014 	.word	0x20000014
 8009f88:	2000ee6c 	.word	0x2000ee6c

08009f8c <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8009f8c:	b480      	push	{r7}
 8009f8e:	b083      	sub	sp, #12
 8009f90:	af00      	add	r7, sp, #0
 8009f92:	4603      	mov	r3, r0
 8009f94:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 8009f96:	4b06      	ldr	r3, [pc, #24]	@ (8009fb0 <USER_initialize+0x24>)
 8009f98:	2201      	movs	r2, #1
 8009f9a:	701a      	strb	r2, [r3, #0]
    return Stat;
 8009f9c:	4b04      	ldr	r3, [pc, #16]	@ (8009fb0 <USER_initialize+0x24>)
 8009f9e:	781b      	ldrb	r3, [r3, #0]
 8009fa0:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 8009fa2:	4618      	mov	r0, r3
 8009fa4:	370c      	adds	r7, #12
 8009fa6:	46bd      	mov	sp, r7
 8009fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fac:	4770      	bx	lr
 8009fae:	bf00      	nop
 8009fb0:	20000011 	.word	0x20000011

08009fb4 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8009fb4:	b480      	push	{r7}
 8009fb6:	b083      	sub	sp, #12
 8009fb8:	af00      	add	r7, sp, #0
 8009fba:	4603      	mov	r3, r0
 8009fbc:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 8009fbe:	4b06      	ldr	r3, [pc, #24]	@ (8009fd8 <USER_status+0x24>)
 8009fc0:	2201      	movs	r2, #1
 8009fc2:	701a      	strb	r2, [r3, #0]
    return Stat;
 8009fc4:	4b04      	ldr	r3, [pc, #16]	@ (8009fd8 <USER_status+0x24>)
 8009fc6:	781b      	ldrb	r3, [r3, #0]
 8009fc8:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 8009fca:	4618      	mov	r0, r3
 8009fcc:	370c      	adds	r7, #12
 8009fce:	46bd      	mov	sp, r7
 8009fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fd4:	4770      	bx	lr
 8009fd6:	bf00      	nop
 8009fd8:	20000011 	.word	0x20000011

08009fdc <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8009fdc:	b480      	push	{r7}
 8009fde:	b085      	sub	sp, #20
 8009fe0:	af00      	add	r7, sp, #0
 8009fe2:	60b9      	str	r1, [r7, #8]
 8009fe4:	607a      	str	r2, [r7, #4]
 8009fe6:	603b      	str	r3, [r7, #0]
 8009fe8:	4603      	mov	r3, r0
 8009fea:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 8009fec:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 8009fee:	4618      	mov	r0, r3
 8009ff0:	3714      	adds	r7, #20
 8009ff2:	46bd      	mov	sp, r7
 8009ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ff8:	4770      	bx	lr

08009ffa <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8009ffa:	b480      	push	{r7}
 8009ffc:	b085      	sub	sp, #20
 8009ffe:	af00      	add	r7, sp, #0
 800a000:	60b9      	str	r1, [r7, #8]
 800a002:	607a      	str	r2, [r7, #4]
 800a004:	603b      	str	r3, [r7, #0]
 800a006:	4603      	mov	r3, r0
 800a008:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 800a00a:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 800a00c:	4618      	mov	r0, r3
 800a00e:	3714      	adds	r7, #20
 800a010:	46bd      	mov	sp, r7
 800a012:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a016:	4770      	bx	lr

0800a018 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800a018:	b480      	push	{r7}
 800a01a:	b085      	sub	sp, #20
 800a01c:	af00      	add	r7, sp, #0
 800a01e:	4603      	mov	r3, r0
 800a020:	603a      	str	r2, [r7, #0]
 800a022:	71fb      	strb	r3, [r7, #7]
 800a024:	460b      	mov	r3, r1
 800a026:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 800a028:	2301      	movs	r3, #1
 800a02a:	73fb      	strb	r3, [r7, #15]
    return res;
 800a02c:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800a02e:	4618      	mov	r0, r3
 800a030:	3714      	adds	r7, #20
 800a032:	46bd      	mov	sp, r7
 800a034:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a038:	4770      	bx	lr
	...

0800a03c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a03c:	b580      	push	{r7, lr}
 800a03e:	b084      	sub	sp, #16
 800a040:	af00      	add	r7, sp, #0
 800a042:	6078      	str	r0, [r7, #4]
 800a044:	460b      	mov	r3, r1
 800a046:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800a048:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800a04c:	f002 fcfa 	bl	800ca44 <USBD_static_malloc>
 800a050:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	2b00      	cmp	r3, #0
 800a056:	d109      	bne.n	800a06c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	32b0      	adds	r2, #176	@ 0xb0
 800a062:	2100      	movs	r1, #0
 800a064:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800a068:	2302      	movs	r3, #2
 800a06a:	e0d4      	b.n	800a216 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800a06c:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800a070:	2100      	movs	r1, #0
 800a072:	68f8      	ldr	r0, [r7, #12]
 800a074:	f009 fa8a 	bl	801358c <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	32b0      	adds	r2, #176	@ 0xb0
 800a082:	68f9      	ldr	r1, [r7, #12]
 800a084:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	32b0      	adds	r2, #176	@ 0xb0
 800a092:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	7c1b      	ldrb	r3, [r3, #16]
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d138      	bne.n	800a116 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800a0a4:	4b5e      	ldr	r3, [pc, #376]	@ (800a220 <USBD_CDC_Init+0x1e4>)
 800a0a6:	7819      	ldrb	r1, [r3, #0]
 800a0a8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a0ac:	2202      	movs	r2, #2
 800a0ae:	6878      	ldr	r0, [r7, #4]
 800a0b0:	f002 fba5 	bl	800c7fe <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800a0b4:	4b5a      	ldr	r3, [pc, #360]	@ (800a220 <USBD_CDC_Init+0x1e4>)
 800a0b6:	781b      	ldrb	r3, [r3, #0]
 800a0b8:	f003 020f 	and.w	r2, r3, #15
 800a0bc:	6879      	ldr	r1, [r7, #4]
 800a0be:	4613      	mov	r3, r2
 800a0c0:	009b      	lsls	r3, r3, #2
 800a0c2:	4413      	add	r3, r2
 800a0c4:	009b      	lsls	r3, r3, #2
 800a0c6:	440b      	add	r3, r1
 800a0c8:	3324      	adds	r3, #36	@ 0x24
 800a0ca:	2201      	movs	r2, #1
 800a0cc:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800a0ce:	4b55      	ldr	r3, [pc, #340]	@ (800a224 <USBD_CDC_Init+0x1e8>)
 800a0d0:	7819      	ldrb	r1, [r3, #0]
 800a0d2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a0d6:	2202      	movs	r2, #2
 800a0d8:	6878      	ldr	r0, [r7, #4]
 800a0da:	f002 fb90 	bl	800c7fe <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800a0de:	4b51      	ldr	r3, [pc, #324]	@ (800a224 <USBD_CDC_Init+0x1e8>)
 800a0e0:	781b      	ldrb	r3, [r3, #0]
 800a0e2:	f003 020f 	and.w	r2, r3, #15
 800a0e6:	6879      	ldr	r1, [r7, #4]
 800a0e8:	4613      	mov	r3, r2
 800a0ea:	009b      	lsls	r3, r3, #2
 800a0ec:	4413      	add	r3, r2
 800a0ee:	009b      	lsls	r3, r3, #2
 800a0f0:	440b      	add	r3, r1
 800a0f2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a0f6:	2201      	movs	r2, #1
 800a0f8:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800a0fa:	4b4b      	ldr	r3, [pc, #300]	@ (800a228 <USBD_CDC_Init+0x1ec>)
 800a0fc:	781b      	ldrb	r3, [r3, #0]
 800a0fe:	f003 020f 	and.w	r2, r3, #15
 800a102:	6879      	ldr	r1, [r7, #4]
 800a104:	4613      	mov	r3, r2
 800a106:	009b      	lsls	r3, r3, #2
 800a108:	4413      	add	r3, r2
 800a10a:	009b      	lsls	r3, r3, #2
 800a10c:	440b      	add	r3, r1
 800a10e:	3326      	adds	r3, #38	@ 0x26
 800a110:	2210      	movs	r2, #16
 800a112:	801a      	strh	r2, [r3, #0]
 800a114:	e035      	b.n	800a182 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800a116:	4b42      	ldr	r3, [pc, #264]	@ (800a220 <USBD_CDC_Init+0x1e4>)
 800a118:	7819      	ldrb	r1, [r3, #0]
 800a11a:	2340      	movs	r3, #64	@ 0x40
 800a11c:	2202      	movs	r2, #2
 800a11e:	6878      	ldr	r0, [r7, #4]
 800a120:	f002 fb6d 	bl	800c7fe <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800a124:	4b3e      	ldr	r3, [pc, #248]	@ (800a220 <USBD_CDC_Init+0x1e4>)
 800a126:	781b      	ldrb	r3, [r3, #0]
 800a128:	f003 020f 	and.w	r2, r3, #15
 800a12c:	6879      	ldr	r1, [r7, #4]
 800a12e:	4613      	mov	r3, r2
 800a130:	009b      	lsls	r3, r3, #2
 800a132:	4413      	add	r3, r2
 800a134:	009b      	lsls	r3, r3, #2
 800a136:	440b      	add	r3, r1
 800a138:	3324      	adds	r3, #36	@ 0x24
 800a13a:	2201      	movs	r2, #1
 800a13c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800a13e:	4b39      	ldr	r3, [pc, #228]	@ (800a224 <USBD_CDC_Init+0x1e8>)
 800a140:	7819      	ldrb	r1, [r3, #0]
 800a142:	2340      	movs	r3, #64	@ 0x40
 800a144:	2202      	movs	r2, #2
 800a146:	6878      	ldr	r0, [r7, #4]
 800a148:	f002 fb59 	bl	800c7fe <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800a14c:	4b35      	ldr	r3, [pc, #212]	@ (800a224 <USBD_CDC_Init+0x1e8>)
 800a14e:	781b      	ldrb	r3, [r3, #0]
 800a150:	f003 020f 	and.w	r2, r3, #15
 800a154:	6879      	ldr	r1, [r7, #4]
 800a156:	4613      	mov	r3, r2
 800a158:	009b      	lsls	r3, r3, #2
 800a15a:	4413      	add	r3, r2
 800a15c:	009b      	lsls	r3, r3, #2
 800a15e:	440b      	add	r3, r1
 800a160:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a164:	2201      	movs	r2, #1
 800a166:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800a168:	4b2f      	ldr	r3, [pc, #188]	@ (800a228 <USBD_CDC_Init+0x1ec>)
 800a16a:	781b      	ldrb	r3, [r3, #0]
 800a16c:	f003 020f 	and.w	r2, r3, #15
 800a170:	6879      	ldr	r1, [r7, #4]
 800a172:	4613      	mov	r3, r2
 800a174:	009b      	lsls	r3, r3, #2
 800a176:	4413      	add	r3, r2
 800a178:	009b      	lsls	r3, r3, #2
 800a17a:	440b      	add	r3, r1
 800a17c:	3326      	adds	r3, #38	@ 0x26
 800a17e:	2210      	movs	r2, #16
 800a180:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800a182:	4b29      	ldr	r3, [pc, #164]	@ (800a228 <USBD_CDC_Init+0x1ec>)
 800a184:	7819      	ldrb	r1, [r3, #0]
 800a186:	2308      	movs	r3, #8
 800a188:	2203      	movs	r2, #3
 800a18a:	6878      	ldr	r0, [r7, #4]
 800a18c:	f002 fb37 	bl	800c7fe <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800a190:	4b25      	ldr	r3, [pc, #148]	@ (800a228 <USBD_CDC_Init+0x1ec>)
 800a192:	781b      	ldrb	r3, [r3, #0]
 800a194:	f003 020f 	and.w	r2, r3, #15
 800a198:	6879      	ldr	r1, [r7, #4]
 800a19a:	4613      	mov	r3, r2
 800a19c:	009b      	lsls	r3, r3, #2
 800a19e:	4413      	add	r3, r2
 800a1a0:	009b      	lsls	r3, r3, #2
 800a1a2:	440b      	add	r3, r1
 800a1a4:	3324      	adds	r3, #36	@ 0x24
 800a1a6:	2201      	movs	r2, #1
 800a1a8:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	2200      	movs	r2, #0
 800a1ae:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a1b8:	687a      	ldr	r2, [r7, #4]
 800a1ba:	33b0      	adds	r3, #176	@ 0xb0
 800a1bc:	009b      	lsls	r3, r3, #2
 800a1be:	4413      	add	r3, r2
 800a1c0:	685b      	ldr	r3, [r3, #4]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	2200      	movs	r2, #0
 800a1ca:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	2200      	movs	r2, #0
 800a1d2:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d101      	bne.n	800a1e4 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800a1e0:	2302      	movs	r3, #2
 800a1e2:	e018      	b.n	800a216 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	7c1b      	ldrb	r3, [r3, #16]
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d10a      	bne.n	800a202 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a1ec:	4b0d      	ldr	r3, [pc, #52]	@ (800a224 <USBD_CDC_Init+0x1e8>)
 800a1ee:	7819      	ldrb	r1, [r3, #0]
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a1f6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a1fa:	6878      	ldr	r0, [r7, #4]
 800a1fc:	f002 fbee 	bl	800c9dc <USBD_LL_PrepareReceive>
 800a200:	e008      	b.n	800a214 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a202:	4b08      	ldr	r3, [pc, #32]	@ (800a224 <USBD_CDC_Init+0x1e8>)
 800a204:	7819      	ldrb	r1, [r3, #0]
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a20c:	2340      	movs	r3, #64	@ 0x40
 800a20e:	6878      	ldr	r0, [r7, #4]
 800a210:	f002 fbe4 	bl	800c9dc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a214:	2300      	movs	r3, #0
}
 800a216:	4618      	mov	r0, r3
 800a218:	3710      	adds	r7, #16
 800a21a:	46bd      	mov	sp, r7
 800a21c:	bd80      	pop	{r7, pc}
 800a21e:	bf00      	nop
 800a220:	200000af 	.word	0x200000af
 800a224:	200000b0 	.word	0x200000b0
 800a228:	200000b1 	.word	0x200000b1

0800a22c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a22c:	b580      	push	{r7, lr}
 800a22e:	b082      	sub	sp, #8
 800a230:	af00      	add	r7, sp, #0
 800a232:	6078      	str	r0, [r7, #4]
 800a234:	460b      	mov	r3, r1
 800a236:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800a238:	4b3a      	ldr	r3, [pc, #232]	@ (800a324 <USBD_CDC_DeInit+0xf8>)
 800a23a:	781b      	ldrb	r3, [r3, #0]
 800a23c:	4619      	mov	r1, r3
 800a23e:	6878      	ldr	r0, [r7, #4]
 800a240:	f002 fb03 	bl	800c84a <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800a244:	4b37      	ldr	r3, [pc, #220]	@ (800a324 <USBD_CDC_DeInit+0xf8>)
 800a246:	781b      	ldrb	r3, [r3, #0]
 800a248:	f003 020f 	and.w	r2, r3, #15
 800a24c:	6879      	ldr	r1, [r7, #4]
 800a24e:	4613      	mov	r3, r2
 800a250:	009b      	lsls	r3, r3, #2
 800a252:	4413      	add	r3, r2
 800a254:	009b      	lsls	r3, r3, #2
 800a256:	440b      	add	r3, r1
 800a258:	3324      	adds	r3, #36	@ 0x24
 800a25a:	2200      	movs	r2, #0
 800a25c:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800a25e:	4b32      	ldr	r3, [pc, #200]	@ (800a328 <USBD_CDC_DeInit+0xfc>)
 800a260:	781b      	ldrb	r3, [r3, #0]
 800a262:	4619      	mov	r1, r3
 800a264:	6878      	ldr	r0, [r7, #4]
 800a266:	f002 faf0 	bl	800c84a <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800a26a:	4b2f      	ldr	r3, [pc, #188]	@ (800a328 <USBD_CDC_DeInit+0xfc>)
 800a26c:	781b      	ldrb	r3, [r3, #0]
 800a26e:	f003 020f 	and.w	r2, r3, #15
 800a272:	6879      	ldr	r1, [r7, #4]
 800a274:	4613      	mov	r3, r2
 800a276:	009b      	lsls	r3, r3, #2
 800a278:	4413      	add	r3, r2
 800a27a:	009b      	lsls	r3, r3, #2
 800a27c:	440b      	add	r3, r1
 800a27e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a282:	2200      	movs	r2, #0
 800a284:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800a286:	4b29      	ldr	r3, [pc, #164]	@ (800a32c <USBD_CDC_DeInit+0x100>)
 800a288:	781b      	ldrb	r3, [r3, #0]
 800a28a:	4619      	mov	r1, r3
 800a28c:	6878      	ldr	r0, [r7, #4]
 800a28e:	f002 fadc 	bl	800c84a <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800a292:	4b26      	ldr	r3, [pc, #152]	@ (800a32c <USBD_CDC_DeInit+0x100>)
 800a294:	781b      	ldrb	r3, [r3, #0]
 800a296:	f003 020f 	and.w	r2, r3, #15
 800a29a:	6879      	ldr	r1, [r7, #4]
 800a29c:	4613      	mov	r3, r2
 800a29e:	009b      	lsls	r3, r3, #2
 800a2a0:	4413      	add	r3, r2
 800a2a2:	009b      	lsls	r3, r3, #2
 800a2a4:	440b      	add	r3, r1
 800a2a6:	3324      	adds	r3, #36	@ 0x24
 800a2a8:	2200      	movs	r2, #0
 800a2aa:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800a2ac:	4b1f      	ldr	r3, [pc, #124]	@ (800a32c <USBD_CDC_DeInit+0x100>)
 800a2ae:	781b      	ldrb	r3, [r3, #0]
 800a2b0:	f003 020f 	and.w	r2, r3, #15
 800a2b4:	6879      	ldr	r1, [r7, #4]
 800a2b6:	4613      	mov	r3, r2
 800a2b8:	009b      	lsls	r3, r3, #2
 800a2ba:	4413      	add	r3, r2
 800a2bc:	009b      	lsls	r3, r3, #2
 800a2be:	440b      	add	r3, r1
 800a2c0:	3326      	adds	r3, #38	@ 0x26
 800a2c2:	2200      	movs	r2, #0
 800a2c4:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	32b0      	adds	r2, #176	@ 0xb0
 800a2d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d01f      	beq.n	800a318 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a2de:	687a      	ldr	r2, [r7, #4]
 800a2e0:	33b0      	adds	r3, #176	@ 0xb0
 800a2e2:	009b      	lsls	r3, r3, #2
 800a2e4:	4413      	add	r3, r2
 800a2e6:	685b      	ldr	r3, [r3, #4]
 800a2e8:	685b      	ldr	r3, [r3, #4]
 800a2ea:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	32b0      	adds	r2, #176	@ 0xb0
 800a2f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a2fa:	4618      	mov	r0, r3
 800a2fc:	f002 fbb0 	bl	800ca60 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	32b0      	adds	r2, #176	@ 0xb0
 800a30a:	2100      	movs	r1, #0
 800a30c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	2200      	movs	r2, #0
 800a314:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800a318:	2300      	movs	r3, #0
}
 800a31a:	4618      	mov	r0, r3
 800a31c:	3708      	adds	r7, #8
 800a31e:	46bd      	mov	sp, r7
 800a320:	bd80      	pop	{r7, pc}
 800a322:	bf00      	nop
 800a324:	200000af 	.word	0x200000af
 800a328:	200000b0 	.word	0x200000b0
 800a32c:	200000b1 	.word	0x200000b1

0800a330 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800a330:	b580      	push	{r7, lr}
 800a332:	b086      	sub	sp, #24
 800a334:	af00      	add	r7, sp, #0
 800a336:	6078      	str	r0, [r7, #4]
 800a338:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	32b0      	adds	r2, #176	@ 0xb0
 800a344:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a348:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800a34a:	2300      	movs	r3, #0
 800a34c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800a34e:	2300      	movs	r3, #0
 800a350:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800a352:	2300      	movs	r3, #0
 800a354:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800a356:	693b      	ldr	r3, [r7, #16]
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d101      	bne.n	800a360 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800a35c:	2303      	movs	r3, #3
 800a35e:	e0bf      	b.n	800a4e0 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a360:	683b      	ldr	r3, [r7, #0]
 800a362:	781b      	ldrb	r3, [r3, #0]
 800a364:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a368:	2b00      	cmp	r3, #0
 800a36a:	d050      	beq.n	800a40e <USBD_CDC_Setup+0xde>
 800a36c:	2b20      	cmp	r3, #32
 800a36e:	f040 80af 	bne.w	800a4d0 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800a372:	683b      	ldr	r3, [r7, #0]
 800a374:	88db      	ldrh	r3, [r3, #6]
 800a376:	2b00      	cmp	r3, #0
 800a378:	d03a      	beq.n	800a3f0 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800a37a:	683b      	ldr	r3, [r7, #0]
 800a37c:	781b      	ldrb	r3, [r3, #0]
 800a37e:	b25b      	sxtb	r3, r3
 800a380:	2b00      	cmp	r3, #0
 800a382:	da1b      	bge.n	800a3bc <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a38a:	687a      	ldr	r2, [r7, #4]
 800a38c:	33b0      	adds	r3, #176	@ 0xb0
 800a38e:	009b      	lsls	r3, r3, #2
 800a390:	4413      	add	r3, r2
 800a392:	685b      	ldr	r3, [r3, #4]
 800a394:	689b      	ldr	r3, [r3, #8]
 800a396:	683a      	ldr	r2, [r7, #0]
 800a398:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800a39a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a39c:	683a      	ldr	r2, [r7, #0]
 800a39e:	88d2      	ldrh	r2, [r2, #6]
 800a3a0:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800a3a2:	683b      	ldr	r3, [r7, #0]
 800a3a4:	88db      	ldrh	r3, [r3, #6]
 800a3a6:	2b07      	cmp	r3, #7
 800a3a8:	bf28      	it	cs
 800a3aa:	2307      	movcs	r3, #7
 800a3ac:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800a3ae:	693b      	ldr	r3, [r7, #16]
 800a3b0:	89fa      	ldrh	r2, [r7, #14]
 800a3b2:	4619      	mov	r1, r3
 800a3b4:	6878      	ldr	r0, [r7, #4]
 800a3b6:	f001 fd93 	bl	800bee0 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800a3ba:	e090      	b.n	800a4de <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800a3bc:	683b      	ldr	r3, [r7, #0]
 800a3be:	785a      	ldrb	r2, [r3, #1]
 800a3c0:	693b      	ldr	r3, [r7, #16]
 800a3c2:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800a3c6:	683b      	ldr	r3, [r7, #0]
 800a3c8:	88db      	ldrh	r3, [r3, #6]
 800a3ca:	2b3f      	cmp	r3, #63	@ 0x3f
 800a3cc:	d803      	bhi.n	800a3d6 <USBD_CDC_Setup+0xa6>
 800a3ce:	683b      	ldr	r3, [r7, #0]
 800a3d0:	88db      	ldrh	r3, [r3, #6]
 800a3d2:	b2da      	uxtb	r2, r3
 800a3d4:	e000      	b.n	800a3d8 <USBD_CDC_Setup+0xa8>
 800a3d6:	2240      	movs	r2, #64	@ 0x40
 800a3d8:	693b      	ldr	r3, [r7, #16]
 800a3da:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800a3de:	6939      	ldr	r1, [r7, #16]
 800a3e0:	693b      	ldr	r3, [r7, #16]
 800a3e2:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800a3e6:	461a      	mov	r2, r3
 800a3e8:	6878      	ldr	r0, [r7, #4]
 800a3ea:	f001 fda5 	bl	800bf38 <USBD_CtlPrepareRx>
      break;
 800a3ee:	e076      	b.n	800a4de <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a3f6:	687a      	ldr	r2, [r7, #4]
 800a3f8:	33b0      	adds	r3, #176	@ 0xb0
 800a3fa:	009b      	lsls	r3, r3, #2
 800a3fc:	4413      	add	r3, r2
 800a3fe:	685b      	ldr	r3, [r3, #4]
 800a400:	689b      	ldr	r3, [r3, #8]
 800a402:	683a      	ldr	r2, [r7, #0]
 800a404:	7850      	ldrb	r0, [r2, #1]
 800a406:	2200      	movs	r2, #0
 800a408:	6839      	ldr	r1, [r7, #0]
 800a40a:	4798      	blx	r3
      break;
 800a40c:	e067      	b.n	800a4de <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a40e:	683b      	ldr	r3, [r7, #0]
 800a410:	785b      	ldrb	r3, [r3, #1]
 800a412:	2b0b      	cmp	r3, #11
 800a414:	d851      	bhi.n	800a4ba <USBD_CDC_Setup+0x18a>
 800a416:	a201      	add	r2, pc, #4	@ (adr r2, 800a41c <USBD_CDC_Setup+0xec>)
 800a418:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a41c:	0800a44d 	.word	0x0800a44d
 800a420:	0800a4c9 	.word	0x0800a4c9
 800a424:	0800a4bb 	.word	0x0800a4bb
 800a428:	0800a4bb 	.word	0x0800a4bb
 800a42c:	0800a4bb 	.word	0x0800a4bb
 800a430:	0800a4bb 	.word	0x0800a4bb
 800a434:	0800a4bb 	.word	0x0800a4bb
 800a438:	0800a4bb 	.word	0x0800a4bb
 800a43c:	0800a4bb 	.word	0x0800a4bb
 800a440:	0800a4bb 	.word	0x0800a4bb
 800a444:	0800a477 	.word	0x0800a477
 800a448:	0800a4a1 	.word	0x0800a4a1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a452:	b2db      	uxtb	r3, r3
 800a454:	2b03      	cmp	r3, #3
 800a456:	d107      	bne.n	800a468 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800a458:	f107 030a 	add.w	r3, r7, #10
 800a45c:	2202      	movs	r2, #2
 800a45e:	4619      	mov	r1, r3
 800a460:	6878      	ldr	r0, [r7, #4]
 800a462:	f001 fd3d 	bl	800bee0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a466:	e032      	b.n	800a4ce <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800a468:	6839      	ldr	r1, [r7, #0]
 800a46a:	6878      	ldr	r0, [r7, #4]
 800a46c:	f001 fcbb 	bl	800bde6 <USBD_CtlError>
            ret = USBD_FAIL;
 800a470:	2303      	movs	r3, #3
 800a472:	75fb      	strb	r3, [r7, #23]
          break;
 800a474:	e02b      	b.n	800a4ce <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a47c:	b2db      	uxtb	r3, r3
 800a47e:	2b03      	cmp	r3, #3
 800a480:	d107      	bne.n	800a492 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800a482:	f107 030d 	add.w	r3, r7, #13
 800a486:	2201      	movs	r2, #1
 800a488:	4619      	mov	r1, r3
 800a48a:	6878      	ldr	r0, [r7, #4]
 800a48c:	f001 fd28 	bl	800bee0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a490:	e01d      	b.n	800a4ce <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800a492:	6839      	ldr	r1, [r7, #0]
 800a494:	6878      	ldr	r0, [r7, #4]
 800a496:	f001 fca6 	bl	800bde6 <USBD_CtlError>
            ret = USBD_FAIL;
 800a49a:	2303      	movs	r3, #3
 800a49c:	75fb      	strb	r3, [r7, #23]
          break;
 800a49e:	e016      	b.n	800a4ce <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a4a6:	b2db      	uxtb	r3, r3
 800a4a8:	2b03      	cmp	r3, #3
 800a4aa:	d00f      	beq.n	800a4cc <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800a4ac:	6839      	ldr	r1, [r7, #0]
 800a4ae:	6878      	ldr	r0, [r7, #4]
 800a4b0:	f001 fc99 	bl	800bde6 <USBD_CtlError>
            ret = USBD_FAIL;
 800a4b4:	2303      	movs	r3, #3
 800a4b6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800a4b8:	e008      	b.n	800a4cc <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800a4ba:	6839      	ldr	r1, [r7, #0]
 800a4bc:	6878      	ldr	r0, [r7, #4]
 800a4be:	f001 fc92 	bl	800bde6 <USBD_CtlError>
          ret = USBD_FAIL;
 800a4c2:	2303      	movs	r3, #3
 800a4c4:	75fb      	strb	r3, [r7, #23]
          break;
 800a4c6:	e002      	b.n	800a4ce <USBD_CDC_Setup+0x19e>
          break;
 800a4c8:	bf00      	nop
 800a4ca:	e008      	b.n	800a4de <USBD_CDC_Setup+0x1ae>
          break;
 800a4cc:	bf00      	nop
      }
      break;
 800a4ce:	e006      	b.n	800a4de <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800a4d0:	6839      	ldr	r1, [r7, #0]
 800a4d2:	6878      	ldr	r0, [r7, #4]
 800a4d4:	f001 fc87 	bl	800bde6 <USBD_CtlError>
      ret = USBD_FAIL;
 800a4d8:	2303      	movs	r3, #3
 800a4da:	75fb      	strb	r3, [r7, #23]
      break;
 800a4dc:	bf00      	nop
  }

  return (uint8_t)ret;
 800a4de:	7dfb      	ldrb	r3, [r7, #23]
}
 800a4e0:	4618      	mov	r0, r3
 800a4e2:	3718      	adds	r7, #24
 800a4e4:	46bd      	mov	sp, r7
 800a4e6:	bd80      	pop	{r7, pc}

0800a4e8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a4e8:	b580      	push	{r7, lr}
 800a4ea:	b084      	sub	sp, #16
 800a4ec:	af00      	add	r7, sp, #0
 800a4ee:	6078      	str	r0, [r7, #4]
 800a4f0:	460b      	mov	r3, r1
 800a4f2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a4fa:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	32b0      	adds	r2, #176	@ 0xb0
 800a506:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d101      	bne.n	800a512 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800a50e:	2303      	movs	r3, #3
 800a510:	e065      	b.n	800a5de <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	32b0      	adds	r2, #176	@ 0xb0
 800a51c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a520:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800a522:	78fb      	ldrb	r3, [r7, #3]
 800a524:	f003 020f 	and.w	r2, r3, #15
 800a528:	6879      	ldr	r1, [r7, #4]
 800a52a:	4613      	mov	r3, r2
 800a52c:	009b      	lsls	r3, r3, #2
 800a52e:	4413      	add	r3, r2
 800a530:	009b      	lsls	r3, r3, #2
 800a532:	440b      	add	r3, r1
 800a534:	3318      	adds	r3, #24
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d02f      	beq.n	800a59c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800a53c:	78fb      	ldrb	r3, [r7, #3]
 800a53e:	f003 020f 	and.w	r2, r3, #15
 800a542:	6879      	ldr	r1, [r7, #4]
 800a544:	4613      	mov	r3, r2
 800a546:	009b      	lsls	r3, r3, #2
 800a548:	4413      	add	r3, r2
 800a54a:	009b      	lsls	r3, r3, #2
 800a54c:	440b      	add	r3, r1
 800a54e:	3318      	adds	r3, #24
 800a550:	681a      	ldr	r2, [r3, #0]
 800a552:	78fb      	ldrb	r3, [r7, #3]
 800a554:	f003 010f 	and.w	r1, r3, #15
 800a558:	68f8      	ldr	r0, [r7, #12]
 800a55a:	460b      	mov	r3, r1
 800a55c:	00db      	lsls	r3, r3, #3
 800a55e:	440b      	add	r3, r1
 800a560:	009b      	lsls	r3, r3, #2
 800a562:	4403      	add	r3, r0
 800a564:	331c      	adds	r3, #28
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	fbb2 f1f3 	udiv	r1, r2, r3
 800a56c:	fb01 f303 	mul.w	r3, r1, r3
 800a570:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800a572:	2b00      	cmp	r3, #0
 800a574:	d112      	bne.n	800a59c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800a576:	78fb      	ldrb	r3, [r7, #3]
 800a578:	f003 020f 	and.w	r2, r3, #15
 800a57c:	6879      	ldr	r1, [r7, #4]
 800a57e:	4613      	mov	r3, r2
 800a580:	009b      	lsls	r3, r3, #2
 800a582:	4413      	add	r3, r2
 800a584:	009b      	lsls	r3, r3, #2
 800a586:	440b      	add	r3, r1
 800a588:	3318      	adds	r3, #24
 800a58a:	2200      	movs	r2, #0
 800a58c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800a58e:	78f9      	ldrb	r1, [r7, #3]
 800a590:	2300      	movs	r3, #0
 800a592:	2200      	movs	r2, #0
 800a594:	6878      	ldr	r0, [r7, #4]
 800a596:	f002 fa00 	bl	800c99a <USBD_LL_Transmit>
 800a59a:	e01f      	b.n	800a5dc <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800a59c:	68bb      	ldr	r3, [r7, #8]
 800a59e:	2200      	movs	r2, #0
 800a5a0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a5aa:	687a      	ldr	r2, [r7, #4]
 800a5ac:	33b0      	adds	r3, #176	@ 0xb0
 800a5ae:	009b      	lsls	r3, r3, #2
 800a5b0:	4413      	add	r3, r2
 800a5b2:	685b      	ldr	r3, [r3, #4]
 800a5b4:	691b      	ldr	r3, [r3, #16]
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d010      	beq.n	800a5dc <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a5c0:	687a      	ldr	r2, [r7, #4]
 800a5c2:	33b0      	adds	r3, #176	@ 0xb0
 800a5c4:	009b      	lsls	r3, r3, #2
 800a5c6:	4413      	add	r3, r2
 800a5c8:	685b      	ldr	r3, [r3, #4]
 800a5ca:	691b      	ldr	r3, [r3, #16]
 800a5cc:	68ba      	ldr	r2, [r7, #8]
 800a5ce:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800a5d2:	68ba      	ldr	r2, [r7, #8]
 800a5d4:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800a5d8:	78fa      	ldrb	r2, [r7, #3]
 800a5da:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800a5dc:	2300      	movs	r3, #0
}
 800a5de:	4618      	mov	r0, r3
 800a5e0:	3710      	adds	r7, #16
 800a5e2:	46bd      	mov	sp, r7
 800a5e4:	bd80      	pop	{r7, pc}

0800a5e6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a5e6:	b580      	push	{r7, lr}
 800a5e8:	b084      	sub	sp, #16
 800a5ea:	af00      	add	r7, sp, #0
 800a5ec:	6078      	str	r0, [r7, #4]
 800a5ee:	460b      	mov	r3, r1
 800a5f0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	32b0      	adds	r2, #176	@ 0xb0
 800a5fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a600:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	32b0      	adds	r2, #176	@ 0xb0
 800a60c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a610:	2b00      	cmp	r3, #0
 800a612:	d101      	bne.n	800a618 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800a614:	2303      	movs	r3, #3
 800a616:	e01a      	b.n	800a64e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a618:	78fb      	ldrb	r3, [r7, #3]
 800a61a:	4619      	mov	r1, r3
 800a61c:	6878      	ldr	r0, [r7, #4]
 800a61e:	f002 f9fe 	bl	800ca1e <USBD_LL_GetRxDataSize>
 800a622:	4602      	mov	r2, r0
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a630:	687a      	ldr	r2, [r7, #4]
 800a632:	33b0      	adds	r3, #176	@ 0xb0
 800a634:	009b      	lsls	r3, r3, #2
 800a636:	4413      	add	r3, r2
 800a638:	685b      	ldr	r3, [r3, #4]
 800a63a:	68db      	ldr	r3, [r3, #12]
 800a63c:	68fa      	ldr	r2, [r7, #12]
 800a63e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800a642:	68fa      	ldr	r2, [r7, #12]
 800a644:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800a648:	4611      	mov	r1, r2
 800a64a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800a64c:	2300      	movs	r3, #0
}
 800a64e:	4618      	mov	r0, r3
 800a650:	3710      	adds	r7, #16
 800a652:	46bd      	mov	sp, r7
 800a654:	bd80      	pop	{r7, pc}

0800a656 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a656:	b580      	push	{r7, lr}
 800a658:	b084      	sub	sp, #16
 800a65a:	af00      	add	r7, sp, #0
 800a65c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	32b0      	adds	r2, #176	@ 0xb0
 800a668:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a66c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	2b00      	cmp	r3, #0
 800a672:	d101      	bne.n	800a678 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800a674:	2303      	movs	r3, #3
 800a676:	e024      	b.n	800a6c2 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a67e:	687a      	ldr	r2, [r7, #4]
 800a680:	33b0      	adds	r3, #176	@ 0xb0
 800a682:	009b      	lsls	r3, r3, #2
 800a684:	4413      	add	r3, r2
 800a686:	685b      	ldr	r3, [r3, #4]
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d019      	beq.n	800a6c0 <USBD_CDC_EP0_RxReady+0x6a>
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800a692:	2bff      	cmp	r3, #255	@ 0xff
 800a694:	d014      	beq.n	800a6c0 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a69c:	687a      	ldr	r2, [r7, #4]
 800a69e:	33b0      	adds	r3, #176	@ 0xb0
 800a6a0:	009b      	lsls	r3, r3, #2
 800a6a2:	4413      	add	r3, r2
 800a6a4:	685b      	ldr	r3, [r3, #4]
 800a6a6:	689b      	ldr	r3, [r3, #8]
 800a6a8:	68fa      	ldr	r2, [r7, #12]
 800a6aa:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800a6ae:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800a6b0:	68fa      	ldr	r2, [r7, #12]
 800a6b2:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800a6b6:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	22ff      	movs	r2, #255	@ 0xff
 800a6bc:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800a6c0:	2300      	movs	r3, #0
}
 800a6c2:	4618      	mov	r0, r3
 800a6c4:	3710      	adds	r7, #16
 800a6c6:	46bd      	mov	sp, r7
 800a6c8:	bd80      	pop	{r7, pc}
	...

0800a6cc <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800a6cc:	b580      	push	{r7, lr}
 800a6ce:	b086      	sub	sp, #24
 800a6d0:	af00      	add	r7, sp, #0
 800a6d2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a6d4:	2182      	movs	r1, #130	@ 0x82
 800a6d6:	4818      	ldr	r0, [pc, #96]	@ (800a738 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a6d8:	f000 fd4f 	bl	800b17a <USBD_GetEpDesc>
 800a6dc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a6de:	2101      	movs	r1, #1
 800a6e0:	4815      	ldr	r0, [pc, #84]	@ (800a738 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a6e2:	f000 fd4a 	bl	800b17a <USBD_GetEpDesc>
 800a6e6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a6e8:	2181      	movs	r1, #129	@ 0x81
 800a6ea:	4813      	ldr	r0, [pc, #76]	@ (800a738 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a6ec:	f000 fd45 	bl	800b17a <USBD_GetEpDesc>
 800a6f0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a6f2:	697b      	ldr	r3, [r7, #20]
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	d002      	beq.n	800a6fe <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800a6f8:	697b      	ldr	r3, [r7, #20]
 800a6fa:	2210      	movs	r2, #16
 800a6fc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a6fe:	693b      	ldr	r3, [r7, #16]
 800a700:	2b00      	cmp	r3, #0
 800a702:	d006      	beq.n	800a712 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a704:	693b      	ldr	r3, [r7, #16]
 800a706:	2200      	movs	r2, #0
 800a708:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a70c:	711a      	strb	r2, [r3, #4]
 800a70e:	2200      	movs	r2, #0
 800a710:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	2b00      	cmp	r3, #0
 800a716:	d006      	beq.n	800a726 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a718:	68fb      	ldr	r3, [r7, #12]
 800a71a:	2200      	movs	r2, #0
 800a71c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a720:	711a      	strb	r2, [r3, #4]
 800a722:	2200      	movs	r2, #0
 800a724:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	2243      	movs	r2, #67	@ 0x43
 800a72a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a72c:	4b02      	ldr	r3, [pc, #8]	@ (800a738 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800a72e:	4618      	mov	r0, r3
 800a730:	3718      	adds	r7, #24
 800a732:	46bd      	mov	sp, r7
 800a734:	bd80      	pop	{r7, pc}
 800a736:	bf00      	nop
 800a738:	2000006c 	.word	0x2000006c

0800a73c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800a73c:	b580      	push	{r7, lr}
 800a73e:	b086      	sub	sp, #24
 800a740:	af00      	add	r7, sp, #0
 800a742:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a744:	2182      	movs	r1, #130	@ 0x82
 800a746:	4818      	ldr	r0, [pc, #96]	@ (800a7a8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a748:	f000 fd17 	bl	800b17a <USBD_GetEpDesc>
 800a74c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a74e:	2101      	movs	r1, #1
 800a750:	4815      	ldr	r0, [pc, #84]	@ (800a7a8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a752:	f000 fd12 	bl	800b17a <USBD_GetEpDesc>
 800a756:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a758:	2181      	movs	r1, #129	@ 0x81
 800a75a:	4813      	ldr	r0, [pc, #76]	@ (800a7a8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a75c:	f000 fd0d 	bl	800b17a <USBD_GetEpDesc>
 800a760:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a762:	697b      	ldr	r3, [r7, #20]
 800a764:	2b00      	cmp	r3, #0
 800a766:	d002      	beq.n	800a76e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800a768:	697b      	ldr	r3, [r7, #20]
 800a76a:	2210      	movs	r2, #16
 800a76c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a76e:	693b      	ldr	r3, [r7, #16]
 800a770:	2b00      	cmp	r3, #0
 800a772:	d006      	beq.n	800a782 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800a774:	693b      	ldr	r3, [r7, #16]
 800a776:	2200      	movs	r2, #0
 800a778:	711a      	strb	r2, [r3, #4]
 800a77a:	2200      	movs	r2, #0
 800a77c:	f042 0202 	orr.w	r2, r2, #2
 800a780:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	2b00      	cmp	r3, #0
 800a786:	d006      	beq.n	800a796 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800a788:	68fb      	ldr	r3, [r7, #12]
 800a78a:	2200      	movs	r2, #0
 800a78c:	711a      	strb	r2, [r3, #4]
 800a78e:	2200      	movs	r2, #0
 800a790:	f042 0202 	orr.w	r2, r2, #2
 800a794:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	2243      	movs	r2, #67	@ 0x43
 800a79a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a79c:	4b02      	ldr	r3, [pc, #8]	@ (800a7a8 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800a79e:	4618      	mov	r0, r3
 800a7a0:	3718      	adds	r7, #24
 800a7a2:	46bd      	mov	sp, r7
 800a7a4:	bd80      	pop	{r7, pc}
 800a7a6:	bf00      	nop
 800a7a8:	2000006c 	.word	0x2000006c

0800a7ac <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800a7ac:	b580      	push	{r7, lr}
 800a7ae:	b086      	sub	sp, #24
 800a7b0:	af00      	add	r7, sp, #0
 800a7b2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a7b4:	2182      	movs	r1, #130	@ 0x82
 800a7b6:	4818      	ldr	r0, [pc, #96]	@ (800a818 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800a7b8:	f000 fcdf 	bl	800b17a <USBD_GetEpDesc>
 800a7bc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a7be:	2101      	movs	r1, #1
 800a7c0:	4815      	ldr	r0, [pc, #84]	@ (800a818 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800a7c2:	f000 fcda 	bl	800b17a <USBD_GetEpDesc>
 800a7c6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a7c8:	2181      	movs	r1, #129	@ 0x81
 800a7ca:	4813      	ldr	r0, [pc, #76]	@ (800a818 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800a7cc:	f000 fcd5 	bl	800b17a <USBD_GetEpDesc>
 800a7d0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a7d2:	697b      	ldr	r3, [r7, #20]
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	d002      	beq.n	800a7de <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800a7d8:	697b      	ldr	r3, [r7, #20]
 800a7da:	2210      	movs	r2, #16
 800a7dc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a7de:	693b      	ldr	r3, [r7, #16]
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d006      	beq.n	800a7f2 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a7e4:	693b      	ldr	r3, [r7, #16]
 800a7e6:	2200      	movs	r2, #0
 800a7e8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a7ec:	711a      	strb	r2, [r3, #4]
 800a7ee:	2200      	movs	r2, #0
 800a7f0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	d006      	beq.n	800a806 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a7f8:	68fb      	ldr	r3, [r7, #12]
 800a7fa:	2200      	movs	r2, #0
 800a7fc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a800:	711a      	strb	r2, [r3, #4]
 800a802:	2200      	movs	r2, #0
 800a804:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	2243      	movs	r2, #67	@ 0x43
 800a80a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a80c:	4b02      	ldr	r3, [pc, #8]	@ (800a818 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800a80e:	4618      	mov	r0, r3
 800a810:	3718      	adds	r7, #24
 800a812:	46bd      	mov	sp, r7
 800a814:	bd80      	pop	{r7, pc}
 800a816:	bf00      	nop
 800a818:	2000006c 	.word	0x2000006c

0800a81c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800a81c:	b480      	push	{r7}
 800a81e:	b083      	sub	sp, #12
 800a820:	af00      	add	r7, sp, #0
 800a822:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	220a      	movs	r2, #10
 800a828:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800a82a:	4b03      	ldr	r3, [pc, #12]	@ (800a838 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800a82c:	4618      	mov	r0, r3
 800a82e:	370c      	adds	r7, #12
 800a830:	46bd      	mov	sp, r7
 800a832:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a836:	4770      	bx	lr
 800a838:	20000028 	.word	0x20000028

0800a83c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800a83c:	b480      	push	{r7}
 800a83e:	b083      	sub	sp, #12
 800a840:	af00      	add	r7, sp, #0
 800a842:	6078      	str	r0, [r7, #4]
 800a844:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800a846:	683b      	ldr	r3, [r7, #0]
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d101      	bne.n	800a850 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800a84c:	2303      	movs	r3, #3
 800a84e:	e009      	b.n	800a864 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a856:	687a      	ldr	r2, [r7, #4]
 800a858:	33b0      	adds	r3, #176	@ 0xb0
 800a85a:	009b      	lsls	r3, r3, #2
 800a85c:	4413      	add	r3, r2
 800a85e:	683a      	ldr	r2, [r7, #0]
 800a860:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800a862:	2300      	movs	r3, #0
}
 800a864:	4618      	mov	r0, r3
 800a866:	370c      	adds	r7, #12
 800a868:	46bd      	mov	sp, r7
 800a86a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a86e:	4770      	bx	lr

0800a870 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800a870:	b480      	push	{r7}
 800a872:	b087      	sub	sp, #28
 800a874:	af00      	add	r7, sp, #0
 800a876:	60f8      	str	r0, [r7, #12]
 800a878:	60b9      	str	r1, [r7, #8]
 800a87a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	32b0      	adds	r2, #176	@ 0xb0
 800a886:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a88a:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800a88c:	697b      	ldr	r3, [r7, #20]
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d101      	bne.n	800a896 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800a892:	2303      	movs	r3, #3
 800a894:	e008      	b.n	800a8a8 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800a896:	697b      	ldr	r3, [r7, #20]
 800a898:	68ba      	ldr	r2, [r7, #8]
 800a89a:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800a89e:	697b      	ldr	r3, [r7, #20]
 800a8a0:	687a      	ldr	r2, [r7, #4]
 800a8a2:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800a8a6:	2300      	movs	r3, #0
}
 800a8a8:	4618      	mov	r0, r3
 800a8aa:	371c      	adds	r7, #28
 800a8ac:	46bd      	mov	sp, r7
 800a8ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b2:	4770      	bx	lr

0800a8b4 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800a8b4:	b480      	push	{r7}
 800a8b6:	b085      	sub	sp, #20
 800a8b8:	af00      	add	r7, sp, #0
 800a8ba:	6078      	str	r0, [r7, #4]
 800a8bc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	32b0      	adds	r2, #176	@ 0xb0
 800a8c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a8cc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d101      	bne.n	800a8d8 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800a8d4:	2303      	movs	r3, #3
 800a8d6:	e004      	b.n	800a8e2 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800a8d8:	68fb      	ldr	r3, [r7, #12]
 800a8da:	683a      	ldr	r2, [r7, #0]
 800a8dc:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800a8e0:	2300      	movs	r3, #0
}
 800a8e2:	4618      	mov	r0, r3
 800a8e4:	3714      	adds	r7, #20
 800a8e6:	46bd      	mov	sp, r7
 800a8e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ec:	4770      	bx	lr
	...

0800a8f0 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800a8f0:	b580      	push	{r7, lr}
 800a8f2:	b084      	sub	sp, #16
 800a8f4:	af00      	add	r7, sp, #0
 800a8f6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	32b0      	adds	r2, #176	@ 0xb0
 800a902:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a906:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800a908:	2301      	movs	r3, #1
 800a90a:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800a90c:	68bb      	ldr	r3, [r7, #8]
 800a90e:	2b00      	cmp	r3, #0
 800a910:	d101      	bne.n	800a916 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800a912:	2303      	movs	r3, #3
 800a914:	e025      	b.n	800a962 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800a916:	68bb      	ldr	r3, [r7, #8]
 800a918:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d11f      	bne.n	800a960 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800a920:	68bb      	ldr	r3, [r7, #8]
 800a922:	2201      	movs	r2, #1
 800a924:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800a928:	4b10      	ldr	r3, [pc, #64]	@ (800a96c <USBD_CDC_TransmitPacket+0x7c>)
 800a92a:	781b      	ldrb	r3, [r3, #0]
 800a92c:	f003 020f 	and.w	r2, r3, #15
 800a930:	68bb      	ldr	r3, [r7, #8]
 800a932:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800a936:	6878      	ldr	r0, [r7, #4]
 800a938:	4613      	mov	r3, r2
 800a93a:	009b      	lsls	r3, r3, #2
 800a93c:	4413      	add	r3, r2
 800a93e:	009b      	lsls	r3, r3, #2
 800a940:	4403      	add	r3, r0
 800a942:	3318      	adds	r3, #24
 800a944:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800a946:	4b09      	ldr	r3, [pc, #36]	@ (800a96c <USBD_CDC_TransmitPacket+0x7c>)
 800a948:	7819      	ldrb	r1, [r3, #0]
 800a94a:	68bb      	ldr	r3, [r7, #8]
 800a94c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800a950:	68bb      	ldr	r3, [r7, #8]
 800a952:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800a956:	6878      	ldr	r0, [r7, #4]
 800a958:	f002 f81f 	bl	800c99a <USBD_LL_Transmit>

    ret = USBD_OK;
 800a95c:	2300      	movs	r3, #0
 800a95e:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800a960:	7bfb      	ldrb	r3, [r7, #15]
}
 800a962:	4618      	mov	r0, r3
 800a964:	3710      	adds	r7, #16
 800a966:	46bd      	mov	sp, r7
 800a968:	bd80      	pop	{r7, pc}
 800a96a:	bf00      	nop
 800a96c:	200000af 	.word	0x200000af

0800a970 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800a970:	b580      	push	{r7, lr}
 800a972:	b084      	sub	sp, #16
 800a974:	af00      	add	r7, sp, #0
 800a976:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	32b0      	adds	r2, #176	@ 0xb0
 800a982:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a986:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	32b0      	adds	r2, #176	@ 0xb0
 800a992:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a996:	2b00      	cmp	r3, #0
 800a998:	d101      	bne.n	800a99e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800a99a:	2303      	movs	r3, #3
 800a99c:	e018      	b.n	800a9d0 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	7c1b      	ldrb	r3, [r3, #16]
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	d10a      	bne.n	800a9bc <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a9a6:	4b0c      	ldr	r3, [pc, #48]	@ (800a9d8 <USBD_CDC_ReceivePacket+0x68>)
 800a9a8:	7819      	ldrb	r1, [r3, #0]
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a9b0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a9b4:	6878      	ldr	r0, [r7, #4]
 800a9b6:	f002 f811 	bl	800c9dc <USBD_LL_PrepareReceive>
 800a9ba:	e008      	b.n	800a9ce <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a9bc:	4b06      	ldr	r3, [pc, #24]	@ (800a9d8 <USBD_CDC_ReceivePacket+0x68>)
 800a9be:	7819      	ldrb	r1, [r3, #0]
 800a9c0:	68fb      	ldr	r3, [r7, #12]
 800a9c2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a9c6:	2340      	movs	r3, #64	@ 0x40
 800a9c8:	6878      	ldr	r0, [r7, #4]
 800a9ca:	f002 f807 	bl	800c9dc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a9ce:	2300      	movs	r3, #0
}
 800a9d0:	4618      	mov	r0, r3
 800a9d2:	3710      	adds	r7, #16
 800a9d4:	46bd      	mov	sp, r7
 800a9d6:	bd80      	pop	{r7, pc}
 800a9d8:	200000b0 	.word	0x200000b0

0800a9dc <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a9dc:	b580      	push	{r7, lr}
 800a9de:	b086      	sub	sp, #24
 800a9e0:	af00      	add	r7, sp, #0
 800a9e2:	60f8      	str	r0, [r7, #12]
 800a9e4:	60b9      	str	r1, [r7, #8]
 800a9e6:	4613      	mov	r3, r2
 800a9e8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	d101      	bne.n	800a9f4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a9f0:	2303      	movs	r3, #3
 800a9f2:	e01f      	b.n	800aa34 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800a9f4:	68fb      	ldr	r3, [r7, #12]
 800a9f6:	2200      	movs	r2, #0
 800a9f8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800a9fc:	68fb      	ldr	r3, [r7, #12]
 800a9fe:	2200      	movs	r2, #0
 800aa00:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800aa04:	68fb      	ldr	r3, [r7, #12]
 800aa06:	2200      	movs	r2, #0
 800aa08:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800aa0c:	68bb      	ldr	r3, [r7, #8]
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	d003      	beq.n	800aa1a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800aa12:	68fb      	ldr	r3, [r7, #12]
 800aa14:	68ba      	ldr	r2, [r7, #8]
 800aa16:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	2201      	movs	r2, #1
 800aa1e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	79fa      	ldrb	r2, [r7, #7]
 800aa26:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800aa28:	68f8      	ldr	r0, [r7, #12]
 800aa2a:	f001 fe81 	bl	800c730 <USBD_LL_Init>
 800aa2e:	4603      	mov	r3, r0
 800aa30:	75fb      	strb	r3, [r7, #23]

  return ret;
 800aa32:	7dfb      	ldrb	r3, [r7, #23]
}
 800aa34:	4618      	mov	r0, r3
 800aa36:	3718      	adds	r7, #24
 800aa38:	46bd      	mov	sp, r7
 800aa3a:	bd80      	pop	{r7, pc}

0800aa3c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800aa3c:	b580      	push	{r7, lr}
 800aa3e:	b084      	sub	sp, #16
 800aa40:	af00      	add	r7, sp, #0
 800aa42:	6078      	str	r0, [r7, #4]
 800aa44:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800aa46:	2300      	movs	r3, #0
 800aa48:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800aa4a:	683b      	ldr	r3, [r7, #0]
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d101      	bne.n	800aa54 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800aa50:	2303      	movs	r3, #3
 800aa52:	e025      	b.n	800aaa0 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	683a      	ldr	r2, [r7, #0]
 800aa58:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	32ae      	adds	r2, #174	@ 0xae
 800aa66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d00f      	beq.n	800aa90 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	32ae      	adds	r2, #174	@ 0xae
 800aa7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa80:	f107 020e 	add.w	r2, r7, #14
 800aa84:	4610      	mov	r0, r2
 800aa86:	4798      	blx	r3
 800aa88:	4602      	mov	r2, r0
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800aa96:	1c5a      	adds	r2, r3, #1
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800aa9e:	2300      	movs	r3, #0
}
 800aaa0:	4618      	mov	r0, r3
 800aaa2:	3710      	adds	r7, #16
 800aaa4:	46bd      	mov	sp, r7
 800aaa6:	bd80      	pop	{r7, pc}

0800aaa8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800aaa8:	b580      	push	{r7, lr}
 800aaaa:	b082      	sub	sp, #8
 800aaac:	af00      	add	r7, sp, #0
 800aaae:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800aab0:	6878      	ldr	r0, [r7, #4]
 800aab2:	f001 fe89 	bl	800c7c8 <USBD_LL_Start>
 800aab6:	4603      	mov	r3, r0
}
 800aab8:	4618      	mov	r0, r3
 800aaba:	3708      	adds	r7, #8
 800aabc:	46bd      	mov	sp, r7
 800aabe:	bd80      	pop	{r7, pc}

0800aac0 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800aac0:	b480      	push	{r7}
 800aac2:	b083      	sub	sp, #12
 800aac4:	af00      	add	r7, sp, #0
 800aac6:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800aac8:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800aaca:	4618      	mov	r0, r3
 800aacc:	370c      	adds	r7, #12
 800aace:	46bd      	mov	sp, r7
 800aad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad4:	4770      	bx	lr

0800aad6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800aad6:	b580      	push	{r7, lr}
 800aad8:	b084      	sub	sp, #16
 800aada:	af00      	add	r7, sp, #0
 800aadc:	6078      	str	r0, [r7, #4]
 800aade:	460b      	mov	r3, r1
 800aae0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800aae2:	2300      	movs	r3, #0
 800aae4:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	d009      	beq.n	800ab04 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	78fa      	ldrb	r2, [r7, #3]
 800aafa:	4611      	mov	r1, r2
 800aafc:	6878      	ldr	r0, [r7, #4]
 800aafe:	4798      	blx	r3
 800ab00:	4603      	mov	r3, r0
 800ab02:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800ab04:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab06:	4618      	mov	r0, r3
 800ab08:	3710      	adds	r7, #16
 800ab0a:	46bd      	mov	sp, r7
 800ab0c:	bd80      	pop	{r7, pc}

0800ab0e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ab0e:	b580      	push	{r7, lr}
 800ab10:	b084      	sub	sp, #16
 800ab12:	af00      	add	r7, sp, #0
 800ab14:	6078      	str	r0, [r7, #4]
 800ab16:	460b      	mov	r3, r1
 800ab18:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800ab1a:	2300      	movs	r3, #0
 800ab1c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ab24:	685b      	ldr	r3, [r3, #4]
 800ab26:	78fa      	ldrb	r2, [r7, #3]
 800ab28:	4611      	mov	r1, r2
 800ab2a:	6878      	ldr	r0, [r7, #4]
 800ab2c:	4798      	blx	r3
 800ab2e:	4603      	mov	r3, r0
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d001      	beq.n	800ab38 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800ab34:	2303      	movs	r3, #3
 800ab36:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800ab38:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab3a:	4618      	mov	r0, r3
 800ab3c:	3710      	adds	r7, #16
 800ab3e:	46bd      	mov	sp, r7
 800ab40:	bd80      	pop	{r7, pc}

0800ab42 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800ab42:	b580      	push	{r7, lr}
 800ab44:	b084      	sub	sp, #16
 800ab46:	af00      	add	r7, sp, #0
 800ab48:	6078      	str	r0, [r7, #4]
 800ab4a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ab52:	6839      	ldr	r1, [r7, #0]
 800ab54:	4618      	mov	r0, r3
 800ab56:	f001 f90c 	bl	800bd72 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	2201      	movs	r2, #1
 800ab5e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800ab68:	461a      	mov	r2, r3
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ab76:	f003 031f 	and.w	r3, r3, #31
 800ab7a:	2b02      	cmp	r3, #2
 800ab7c:	d01a      	beq.n	800abb4 <USBD_LL_SetupStage+0x72>
 800ab7e:	2b02      	cmp	r3, #2
 800ab80:	d822      	bhi.n	800abc8 <USBD_LL_SetupStage+0x86>
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d002      	beq.n	800ab8c <USBD_LL_SetupStage+0x4a>
 800ab86:	2b01      	cmp	r3, #1
 800ab88:	d00a      	beq.n	800aba0 <USBD_LL_SetupStage+0x5e>
 800ab8a:	e01d      	b.n	800abc8 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ab92:	4619      	mov	r1, r3
 800ab94:	6878      	ldr	r0, [r7, #4]
 800ab96:	f000 fb63 	bl	800b260 <USBD_StdDevReq>
 800ab9a:	4603      	mov	r3, r0
 800ab9c:	73fb      	strb	r3, [r7, #15]
      break;
 800ab9e:	e020      	b.n	800abe2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800aba6:	4619      	mov	r1, r3
 800aba8:	6878      	ldr	r0, [r7, #4]
 800abaa:	f000 fbcb 	bl	800b344 <USBD_StdItfReq>
 800abae:	4603      	mov	r3, r0
 800abb0:	73fb      	strb	r3, [r7, #15]
      break;
 800abb2:	e016      	b.n	800abe2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800abba:	4619      	mov	r1, r3
 800abbc:	6878      	ldr	r0, [r7, #4]
 800abbe:	f000 fc2d 	bl	800b41c <USBD_StdEPReq>
 800abc2:	4603      	mov	r3, r0
 800abc4:	73fb      	strb	r3, [r7, #15]
      break;
 800abc6:	e00c      	b.n	800abe2 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800abce:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800abd2:	b2db      	uxtb	r3, r3
 800abd4:	4619      	mov	r1, r3
 800abd6:	6878      	ldr	r0, [r7, #4]
 800abd8:	f001 fe56 	bl	800c888 <USBD_LL_StallEP>
 800abdc:	4603      	mov	r3, r0
 800abde:	73fb      	strb	r3, [r7, #15]
      break;
 800abe0:	bf00      	nop
  }

  return ret;
 800abe2:	7bfb      	ldrb	r3, [r7, #15]
}
 800abe4:	4618      	mov	r0, r3
 800abe6:	3710      	adds	r7, #16
 800abe8:	46bd      	mov	sp, r7
 800abea:	bd80      	pop	{r7, pc}

0800abec <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800abec:	b580      	push	{r7, lr}
 800abee:	b086      	sub	sp, #24
 800abf0:	af00      	add	r7, sp, #0
 800abf2:	60f8      	str	r0, [r7, #12]
 800abf4:	460b      	mov	r3, r1
 800abf6:	607a      	str	r2, [r7, #4]
 800abf8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800abfa:	2300      	movs	r3, #0
 800abfc:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800abfe:	7afb      	ldrb	r3, [r7, #11]
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	d16e      	bne.n	800ace2 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800ac0a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800ac0c:	68fb      	ldr	r3, [r7, #12]
 800ac0e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800ac12:	2b03      	cmp	r3, #3
 800ac14:	f040 8098 	bne.w	800ad48 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800ac18:	693b      	ldr	r3, [r7, #16]
 800ac1a:	689a      	ldr	r2, [r3, #8]
 800ac1c:	693b      	ldr	r3, [r7, #16]
 800ac1e:	68db      	ldr	r3, [r3, #12]
 800ac20:	429a      	cmp	r2, r3
 800ac22:	d913      	bls.n	800ac4c <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800ac24:	693b      	ldr	r3, [r7, #16]
 800ac26:	689a      	ldr	r2, [r3, #8]
 800ac28:	693b      	ldr	r3, [r7, #16]
 800ac2a:	68db      	ldr	r3, [r3, #12]
 800ac2c:	1ad2      	subs	r2, r2, r3
 800ac2e:	693b      	ldr	r3, [r7, #16]
 800ac30:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800ac32:	693b      	ldr	r3, [r7, #16]
 800ac34:	68da      	ldr	r2, [r3, #12]
 800ac36:	693b      	ldr	r3, [r7, #16]
 800ac38:	689b      	ldr	r3, [r3, #8]
 800ac3a:	4293      	cmp	r3, r2
 800ac3c:	bf28      	it	cs
 800ac3e:	4613      	movcs	r3, r2
 800ac40:	461a      	mov	r2, r3
 800ac42:	6879      	ldr	r1, [r7, #4]
 800ac44:	68f8      	ldr	r0, [r7, #12]
 800ac46:	f001 f994 	bl	800bf72 <USBD_CtlContinueRx>
 800ac4a:	e07d      	b.n	800ad48 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ac52:	f003 031f 	and.w	r3, r3, #31
 800ac56:	2b02      	cmp	r3, #2
 800ac58:	d014      	beq.n	800ac84 <USBD_LL_DataOutStage+0x98>
 800ac5a:	2b02      	cmp	r3, #2
 800ac5c:	d81d      	bhi.n	800ac9a <USBD_LL_DataOutStage+0xae>
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d002      	beq.n	800ac68 <USBD_LL_DataOutStage+0x7c>
 800ac62:	2b01      	cmp	r3, #1
 800ac64:	d003      	beq.n	800ac6e <USBD_LL_DataOutStage+0x82>
 800ac66:	e018      	b.n	800ac9a <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800ac68:	2300      	movs	r3, #0
 800ac6a:	75bb      	strb	r3, [r7, #22]
            break;
 800ac6c:	e018      	b.n	800aca0 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800ac74:	b2db      	uxtb	r3, r3
 800ac76:	4619      	mov	r1, r3
 800ac78:	68f8      	ldr	r0, [r7, #12]
 800ac7a:	f000 fa64 	bl	800b146 <USBD_CoreFindIF>
 800ac7e:	4603      	mov	r3, r0
 800ac80:	75bb      	strb	r3, [r7, #22]
            break;
 800ac82:	e00d      	b.n	800aca0 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800ac8a:	b2db      	uxtb	r3, r3
 800ac8c:	4619      	mov	r1, r3
 800ac8e:	68f8      	ldr	r0, [r7, #12]
 800ac90:	f000 fa66 	bl	800b160 <USBD_CoreFindEP>
 800ac94:	4603      	mov	r3, r0
 800ac96:	75bb      	strb	r3, [r7, #22]
            break;
 800ac98:	e002      	b.n	800aca0 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800ac9a:	2300      	movs	r3, #0
 800ac9c:	75bb      	strb	r3, [r7, #22]
            break;
 800ac9e:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800aca0:	7dbb      	ldrb	r3, [r7, #22]
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d119      	bne.n	800acda <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aca6:	68fb      	ldr	r3, [r7, #12]
 800aca8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800acac:	b2db      	uxtb	r3, r3
 800acae:	2b03      	cmp	r3, #3
 800acb0:	d113      	bne.n	800acda <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800acb2:	7dba      	ldrb	r2, [r7, #22]
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	32ae      	adds	r2, #174	@ 0xae
 800acb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800acbc:	691b      	ldr	r3, [r3, #16]
 800acbe:	2b00      	cmp	r3, #0
 800acc0:	d00b      	beq.n	800acda <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800acc2:	7dba      	ldrb	r2, [r7, #22]
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800acca:	7dba      	ldrb	r2, [r7, #22]
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	32ae      	adds	r2, #174	@ 0xae
 800acd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800acd4:	691b      	ldr	r3, [r3, #16]
 800acd6:	68f8      	ldr	r0, [r7, #12]
 800acd8:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800acda:	68f8      	ldr	r0, [r7, #12]
 800acdc:	f001 f95a 	bl	800bf94 <USBD_CtlSendStatus>
 800ace0:	e032      	b.n	800ad48 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800ace2:	7afb      	ldrb	r3, [r7, #11]
 800ace4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ace8:	b2db      	uxtb	r3, r3
 800acea:	4619      	mov	r1, r3
 800acec:	68f8      	ldr	r0, [r7, #12]
 800acee:	f000 fa37 	bl	800b160 <USBD_CoreFindEP>
 800acf2:	4603      	mov	r3, r0
 800acf4:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800acf6:	7dbb      	ldrb	r3, [r7, #22]
 800acf8:	2bff      	cmp	r3, #255	@ 0xff
 800acfa:	d025      	beq.n	800ad48 <USBD_LL_DataOutStage+0x15c>
 800acfc:	7dbb      	ldrb	r3, [r7, #22]
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	d122      	bne.n	800ad48 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ad08:	b2db      	uxtb	r3, r3
 800ad0a:	2b03      	cmp	r3, #3
 800ad0c:	d117      	bne.n	800ad3e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800ad0e:	7dba      	ldrb	r2, [r7, #22]
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	32ae      	adds	r2, #174	@ 0xae
 800ad14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad18:	699b      	ldr	r3, [r3, #24]
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	d00f      	beq.n	800ad3e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800ad1e:	7dba      	ldrb	r2, [r7, #22]
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800ad26:	7dba      	ldrb	r2, [r7, #22]
 800ad28:	68fb      	ldr	r3, [r7, #12]
 800ad2a:	32ae      	adds	r2, #174	@ 0xae
 800ad2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad30:	699b      	ldr	r3, [r3, #24]
 800ad32:	7afa      	ldrb	r2, [r7, #11]
 800ad34:	4611      	mov	r1, r2
 800ad36:	68f8      	ldr	r0, [r7, #12]
 800ad38:	4798      	blx	r3
 800ad3a:	4603      	mov	r3, r0
 800ad3c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800ad3e:	7dfb      	ldrb	r3, [r7, #23]
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d001      	beq.n	800ad48 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800ad44:	7dfb      	ldrb	r3, [r7, #23]
 800ad46:	e000      	b.n	800ad4a <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800ad48:	2300      	movs	r3, #0
}
 800ad4a:	4618      	mov	r0, r3
 800ad4c:	3718      	adds	r7, #24
 800ad4e:	46bd      	mov	sp, r7
 800ad50:	bd80      	pop	{r7, pc}

0800ad52 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800ad52:	b580      	push	{r7, lr}
 800ad54:	b086      	sub	sp, #24
 800ad56:	af00      	add	r7, sp, #0
 800ad58:	60f8      	str	r0, [r7, #12]
 800ad5a:	460b      	mov	r3, r1
 800ad5c:	607a      	str	r2, [r7, #4]
 800ad5e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800ad60:	7afb      	ldrb	r3, [r7, #11]
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d16f      	bne.n	800ae46 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800ad66:	68fb      	ldr	r3, [r7, #12]
 800ad68:	3314      	adds	r3, #20
 800ad6a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800ad6c:	68fb      	ldr	r3, [r7, #12]
 800ad6e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800ad72:	2b02      	cmp	r3, #2
 800ad74:	d15a      	bne.n	800ae2c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800ad76:	693b      	ldr	r3, [r7, #16]
 800ad78:	689a      	ldr	r2, [r3, #8]
 800ad7a:	693b      	ldr	r3, [r7, #16]
 800ad7c:	68db      	ldr	r3, [r3, #12]
 800ad7e:	429a      	cmp	r2, r3
 800ad80:	d914      	bls.n	800adac <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800ad82:	693b      	ldr	r3, [r7, #16]
 800ad84:	689a      	ldr	r2, [r3, #8]
 800ad86:	693b      	ldr	r3, [r7, #16]
 800ad88:	68db      	ldr	r3, [r3, #12]
 800ad8a:	1ad2      	subs	r2, r2, r3
 800ad8c:	693b      	ldr	r3, [r7, #16]
 800ad8e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800ad90:	693b      	ldr	r3, [r7, #16]
 800ad92:	689b      	ldr	r3, [r3, #8]
 800ad94:	461a      	mov	r2, r3
 800ad96:	6879      	ldr	r1, [r7, #4]
 800ad98:	68f8      	ldr	r0, [r7, #12]
 800ad9a:	f001 f8bc 	bl	800bf16 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ad9e:	2300      	movs	r3, #0
 800ada0:	2200      	movs	r2, #0
 800ada2:	2100      	movs	r1, #0
 800ada4:	68f8      	ldr	r0, [r7, #12]
 800ada6:	f001 fe19 	bl	800c9dc <USBD_LL_PrepareReceive>
 800adaa:	e03f      	b.n	800ae2c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800adac:	693b      	ldr	r3, [r7, #16]
 800adae:	68da      	ldr	r2, [r3, #12]
 800adb0:	693b      	ldr	r3, [r7, #16]
 800adb2:	689b      	ldr	r3, [r3, #8]
 800adb4:	429a      	cmp	r2, r3
 800adb6:	d11c      	bne.n	800adf2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800adb8:	693b      	ldr	r3, [r7, #16]
 800adba:	685a      	ldr	r2, [r3, #4]
 800adbc:	693b      	ldr	r3, [r7, #16]
 800adbe:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800adc0:	429a      	cmp	r2, r3
 800adc2:	d316      	bcc.n	800adf2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800adc4:	693b      	ldr	r3, [r7, #16]
 800adc6:	685a      	ldr	r2, [r3, #4]
 800adc8:	68fb      	ldr	r3, [r7, #12]
 800adca:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800adce:	429a      	cmp	r2, r3
 800add0:	d20f      	bcs.n	800adf2 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800add2:	2200      	movs	r2, #0
 800add4:	2100      	movs	r1, #0
 800add6:	68f8      	ldr	r0, [r7, #12]
 800add8:	f001 f89d 	bl	800bf16 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800addc:	68fb      	ldr	r3, [r7, #12]
 800adde:	2200      	movs	r2, #0
 800ade0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ade4:	2300      	movs	r3, #0
 800ade6:	2200      	movs	r2, #0
 800ade8:	2100      	movs	r1, #0
 800adea:	68f8      	ldr	r0, [r7, #12]
 800adec:	f001 fdf6 	bl	800c9dc <USBD_LL_PrepareReceive>
 800adf0:	e01c      	b.n	800ae2c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800adf2:	68fb      	ldr	r3, [r7, #12]
 800adf4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800adf8:	b2db      	uxtb	r3, r3
 800adfa:	2b03      	cmp	r3, #3
 800adfc:	d10f      	bne.n	800ae1e <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ae04:	68db      	ldr	r3, [r3, #12]
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d009      	beq.n	800ae1e <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800ae0a:	68fb      	ldr	r3, [r7, #12]
 800ae0c:	2200      	movs	r2, #0
 800ae0e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ae18:	68db      	ldr	r3, [r3, #12]
 800ae1a:	68f8      	ldr	r0, [r7, #12]
 800ae1c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800ae1e:	2180      	movs	r1, #128	@ 0x80
 800ae20:	68f8      	ldr	r0, [r7, #12]
 800ae22:	f001 fd31 	bl	800c888 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800ae26:	68f8      	ldr	r0, [r7, #12]
 800ae28:	f001 f8c7 	bl	800bfba <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800ae2c:	68fb      	ldr	r3, [r7, #12]
 800ae2e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d03a      	beq.n	800aeac <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800ae36:	68f8      	ldr	r0, [r7, #12]
 800ae38:	f7ff fe42 	bl	800aac0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	2200      	movs	r2, #0
 800ae40:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800ae44:	e032      	b.n	800aeac <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800ae46:	7afb      	ldrb	r3, [r7, #11]
 800ae48:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ae4c:	b2db      	uxtb	r3, r3
 800ae4e:	4619      	mov	r1, r3
 800ae50:	68f8      	ldr	r0, [r7, #12]
 800ae52:	f000 f985 	bl	800b160 <USBD_CoreFindEP>
 800ae56:	4603      	mov	r3, r0
 800ae58:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ae5a:	7dfb      	ldrb	r3, [r7, #23]
 800ae5c:	2bff      	cmp	r3, #255	@ 0xff
 800ae5e:	d025      	beq.n	800aeac <USBD_LL_DataInStage+0x15a>
 800ae60:	7dfb      	ldrb	r3, [r7, #23]
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d122      	bne.n	800aeac <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ae66:	68fb      	ldr	r3, [r7, #12]
 800ae68:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ae6c:	b2db      	uxtb	r3, r3
 800ae6e:	2b03      	cmp	r3, #3
 800ae70:	d11c      	bne.n	800aeac <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800ae72:	7dfa      	ldrb	r2, [r7, #23]
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	32ae      	adds	r2, #174	@ 0xae
 800ae78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae7c:	695b      	ldr	r3, [r3, #20]
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d014      	beq.n	800aeac <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800ae82:	7dfa      	ldrb	r2, [r7, #23]
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800ae8a:	7dfa      	ldrb	r2, [r7, #23]
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	32ae      	adds	r2, #174	@ 0xae
 800ae90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae94:	695b      	ldr	r3, [r3, #20]
 800ae96:	7afa      	ldrb	r2, [r7, #11]
 800ae98:	4611      	mov	r1, r2
 800ae9a:	68f8      	ldr	r0, [r7, #12]
 800ae9c:	4798      	blx	r3
 800ae9e:	4603      	mov	r3, r0
 800aea0:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800aea2:	7dbb      	ldrb	r3, [r7, #22]
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	d001      	beq.n	800aeac <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800aea8:	7dbb      	ldrb	r3, [r7, #22]
 800aeaa:	e000      	b.n	800aeae <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800aeac:	2300      	movs	r3, #0
}
 800aeae:	4618      	mov	r0, r3
 800aeb0:	3718      	adds	r7, #24
 800aeb2:	46bd      	mov	sp, r7
 800aeb4:	bd80      	pop	{r7, pc}

0800aeb6 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800aeb6:	b580      	push	{r7, lr}
 800aeb8:	b084      	sub	sp, #16
 800aeba:	af00      	add	r7, sp, #0
 800aebc:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800aebe:	2300      	movs	r3, #0
 800aec0:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	2201      	movs	r2, #1
 800aec6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	2200      	movs	r2, #0
 800aece:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	2200      	movs	r2, #0
 800aed6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	2200      	movs	r2, #0
 800aedc:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	2200      	movs	r2, #0
 800aee4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	d014      	beq.n	800af1c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aef8:	685b      	ldr	r3, [r3, #4]
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d00e      	beq.n	800af1c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800af04:	685b      	ldr	r3, [r3, #4]
 800af06:	687a      	ldr	r2, [r7, #4]
 800af08:	6852      	ldr	r2, [r2, #4]
 800af0a:	b2d2      	uxtb	r2, r2
 800af0c:	4611      	mov	r1, r2
 800af0e:	6878      	ldr	r0, [r7, #4]
 800af10:	4798      	blx	r3
 800af12:	4603      	mov	r3, r0
 800af14:	2b00      	cmp	r3, #0
 800af16:	d001      	beq.n	800af1c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800af18:	2303      	movs	r3, #3
 800af1a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800af1c:	2340      	movs	r3, #64	@ 0x40
 800af1e:	2200      	movs	r2, #0
 800af20:	2100      	movs	r1, #0
 800af22:	6878      	ldr	r0, [r7, #4]
 800af24:	f001 fc6b 	bl	800c7fe <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	2201      	movs	r2, #1
 800af2c:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	2240      	movs	r2, #64	@ 0x40
 800af34:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800af38:	2340      	movs	r3, #64	@ 0x40
 800af3a:	2200      	movs	r2, #0
 800af3c:	2180      	movs	r1, #128	@ 0x80
 800af3e:	6878      	ldr	r0, [r7, #4]
 800af40:	f001 fc5d 	bl	800c7fe <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	2201      	movs	r2, #1
 800af48:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	2240      	movs	r2, #64	@ 0x40
 800af4e:	621a      	str	r2, [r3, #32]

  return ret;
 800af50:	7bfb      	ldrb	r3, [r7, #15]
}
 800af52:	4618      	mov	r0, r3
 800af54:	3710      	adds	r7, #16
 800af56:	46bd      	mov	sp, r7
 800af58:	bd80      	pop	{r7, pc}

0800af5a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800af5a:	b480      	push	{r7}
 800af5c:	b083      	sub	sp, #12
 800af5e:	af00      	add	r7, sp, #0
 800af60:	6078      	str	r0, [r7, #4]
 800af62:	460b      	mov	r3, r1
 800af64:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	78fa      	ldrb	r2, [r7, #3]
 800af6a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800af6c:	2300      	movs	r3, #0
}
 800af6e:	4618      	mov	r0, r3
 800af70:	370c      	adds	r7, #12
 800af72:	46bd      	mov	sp, r7
 800af74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af78:	4770      	bx	lr

0800af7a <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800af7a:	b480      	push	{r7}
 800af7c:	b083      	sub	sp, #12
 800af7e:	af00      	add	r7, sp, #0
 800af80:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800af88:	b2db      	uxtb	r3, r3
 800af8a:	2b04      	cmp	r3, #4
 800af8c:	d006      	beq.n	800af9c <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800af94:	b2da      	uxtb	r2, r3
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	2204      	movs	r2, #4
 800afa0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800afa4:	2300      	movs	r3, #0
}
 800afa6:	4618      	mov	r0, r3
 800afa8:	370c      	adds	r7, #12
 800afaa:	46bd      	mov	sp, r7
 800afac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afb0:	4770      	bx	lr

0800afb2 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800afb2:	b480      	push	{r7}
 800afb4:	b083      	sub	sp, #12
 800afb6:	af00      	add	r7, sp, #0
 800afb8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800afc0:	b2db      	uxtb	r3, r3
 800afc2:	2b04      	cmp	r3, #4
 800afc4:	d106      	bne.n	800afd4 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800afcc:	b2da      	uxtb	r2, r3
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800afd4:	2300      	movs	r3, #0
}
 800afd6:	4618      	mov	r0, r3
 800afd8:	370c      	adds	r7, #12
 800afda:	46bd      	mov	sp, r7
 800afdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afe0:	4770      	bx	lr

0800afe2 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800afe2:	b580      	push	{r7, lr}
 800afe4:	b082      	sub	sp, #8
 800afe6:	af00      	add	r7, sp, #0
 800afe8:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aff0:	b2db      	uxtb	r3, r3
 800aff2:	2b03      	cmp	r3, #3
 800aff4:	d110      	bne.n	800b018 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800affc:	2b00      	cmp	r3, #0
 800affe:	d00b      	beq.n	800b018 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b006:	69db      	ldr	r3, [r3, #28]
 800b008:	2b00      	cmp	r3, #0
 800b00a:	d005      	beq.n	800b018 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b012:	69db      	ldr	r3, [r3, #28]
 800b014:	6878      	ldr	r0, [r7, #4]
 800b016:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800b018:	2300      	movs	r3, #0
}
 800b01a:	4618      	mov	r0, r3
 800b01c:	3708      	adds	r7, #8
 800b01e:	46bd      	mov	sp, r7
 800b020:	bd80      	pop	{r7, pc}

0800b022 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800b022:	b580      	push	{r7, lr}
 800b024:	b082      	sub	sp, #8
 800b026:	af00      	add	r7, sp, #0
 800b028:	6078      	str	r0, [r7, #4]
 800b02a:	460b      	mov	r3, r1
 800b02c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	32ae      	adds	r2, #174	@ 0xae
 800b038:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	d101      	bne.n	800b044 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800b040:	2303      	movs	r3, #3
 800b042:	e01c      	b.n	800b07e <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b04a:	b2db      	uxtb	r3, r3
 800b04c:	2b03      	cmp	r3, #3
 800b04e:	d115      	bne.n	800b07c <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	32ae      	adds	r2, #174	@ 0xae
 800b05a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b05e:	6a1b      	ldr	r3, [r3, #32]
 800b060:	2b00      	cmp	r3, #0
 800b062:	d00b      	beq.n	800b07c <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	32ae      	adds	r2, #174	@ 0xae
 800b06e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b072:	6a1b      	ldr	r3, [r3, #32]
 800b074:	78fa      	ldrb	r2, [r7, #3]
 800b076:	4611      	mov	r1, r2
 800b078:	6878      	ldr	r0, [r7, #4]
 800b07a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b07c:	2300      	movs	r3, #0
}
 800b07e:	4618      	mov	r0, r3
 800b080:	3708      	adds	r7, #8
 800b082:	46bd      	mov	sp, r7
 800b084:	bd80      	pop	{r7, pc}

0800b086 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800b086:	b580      	push	{r7, lr}
 800b088:	b082      	sub	sp, #8
 800b08a:	af00      	add	r7, sp, #0
 800b08c:	6078      	str	r0, [r7, #4]
 800b08e:	460b      	mov	r3, r1
 800b090:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	32ae      	adds	r2, #174	@ 0xae
 800b09c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	d101      	bne.n	800b0a8 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800b0a4:	2303      	movs	r3, #3
 800b0a6:	e01c      	b.n	800b0e2 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b0ae:	b2db      	uxtb	r3, r3
 800b0b0:	2b03      	cmp	r3, #3
 800b0b2:	d115      	bne.n	800b0e0 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	32ae      	adds	r2, #174	@ 0xae
 800b0be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b0c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	d00b      	beq.n	800b0e0 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	32ae      	adds	r2, #174	@ 0xae
 800b0d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b0d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b0d8:	78fa      	ldrb	r2, [r7, #3]
 800b0da:	4611      	mov	r1, r2
 800b0dc:	6878      	ldr	r0, [r7, #4]
 800b0de:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b0e0:	2300      	movs	r3, #0
}
 800b0e2:	4618      	mov	r0, r3
 800b0e4:	3708      	adds	r7, #8
 800b0e6:	46bd      	mov	sp, r7
 800b0e8:	bd80      	pop	{r7, pc}

0800b0ea <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800b0ea:	b480      	push	{r7}
 800b0ec:	b083      	sub	sp, #12
 800b0ee:	af00      	add	r7, sp, #0
 800b0f0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b0f2:	2300      	movs	r3, #0
}
 800b0f4:	4618      	mov	r0, r3
 800b0f6:	370c      	adds	r7, #12
 800b0f8:	46bd      	mov	sp, r7
 800b0fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0fe:	4770      	bx	lr

0800b100 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800b100:	b580      	push	{r7, lr}
 800b102:	b084      	sub	sp, #16
 800b104:	af00      	add	r7, sp, #0
 800b106:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800b108:	2300      	movs	r3, #0
 800b10a:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	2201      	movs	r2, #1
 800b110:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	d00e      	beq.n	800b13c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b124:	685b      	ldr	r3, [r3, #4]
 800b126:	687a      	ldr	r2, [r7, #4]
 800b128:	6852      	ldr	r2, [r2, #4]
 800b12a:	b2d2      	uxtb	r2, r2
 800b12c:	4611      	mov	r1, r2
 800b12e:	6878      	ldr	r0, [r7, #4]
 800b130:	4798      	blx	r3
 800b132:	4603      	mov	r3, r0
 800b134:	2b00      	cmp	r3, #0
 800b136:	d001      	beq.n	800b13c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800b138:	2303      	movs	r3, #3
 800b13a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b13c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b13e:	4618      	mov	r0, r3
 800b140:	3710      	adds	r7, #16
 800b142:	46bd      	mov	sp, r7
 800b144:	bd80      	pop	{r7, pc}

0800b146 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800b146:	b480      	push	{r7}
 800b148:	b083      	sub	sp, #12
 800b14a:	af00      	add	r7, sp, #0
 800b14c:	6078      	str	r0, [r7, #4]
 800b14e:	460b      	mov	r3, r1
 800b150:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800b152:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800b154:	4618      	mov	r0, r3
 800b156:	370c      	adds	r7, #12
 800b158:	46bd      	mov	sp, r7
 800b15a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b15e:	4770      	bx	lr

0800b160 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800b160:	b480      	push	{r7}
 800b162:	b083      	sub	sp, #12
 800b164:	af00      	add	r7, sp, #0
 800b166:	6078      	str	r0, [r7, #4]
 800b168:	460b      	mov	r3, r1
 800b16a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800b16c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800b16e:	4618      	mov	r0, r3
 800b170:	370c      	adds	r7, #12
 800b172:	46bd      	mov	sp, r7
 800b174:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b178:	4770      	bx	lr

0800b17a <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800b17a:	b580      	push	{r7, lr}
 800b17c:	b086      	sub	sp, #24
 800b17e:	af00      	add	r7, sp, #0
 800b180:	6078      	str	r0, [r7, #4]
 800b182:	460b      	mov	r3, r1
 800b184:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800b18e:	2300      	movs	r3, #0
 800b190:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	885b      	ldrh	r3, [r3, #2]
 800b196:	b29b      	uxth	r3, r3
 800b198:	68fa      	ldr	r2, [r7, #12]
 800b19a:	7812      	ldrb	r2, [r2, #0]
 800b19c:	4293      	cmp	r3, r2
 800b19e:	d91f      	bls.n	800b1e0 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	781b      	ldrb	r3, [r3, #0]
 800b1a4:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800b1a6:	e013      	b.n	800b1d0 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800b1a8:	f107 030a 	add.w	r3, r7, #10
 800b1ac:	4619      	mov	r1, r3
 800b1ae:	6978      	ldr	r0, [r7, #20]
 800b1b0:	f000 f81b 	bl	800b1ea <USBD_GetNextDesc>
 800b1b4:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800b1b6:	697b      	ldr	r3, [r7, #20]
 800b1b8:	785b      	ldrb	r3, [r3, #1]
 800b1ba:	2b05      	cmp	r3, #5
 800b1bc:	d108      	bne.n	800b1d0 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800b1be:	697b      	ldr	r3, [r7, #20]
 800b1c0:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800b1c2:	693b      	ldr	r3, [r7, #16]
 800b1c4:	789b      	ldrb	r3, [r3, #2]
 800b1c6:	78fa      	ldrb	r2, [r7, #3]
 800b1c8:	429a      	cmp	r2, r3
 800b1ca:	d008      	beq.n	800b1de <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800b1cc:	2300      	movs	r3, #0
 800b1ce:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800b1d0:	68fb      	ldr	r3, [r7, #12]
 800b1d2:	885b      	ldrh	r3, [r3, #2]
 800b1d4:	b29a      	uxth	r2, r3
 800b1d6:	897b      	ldrh	r3, [r7, #10]
 800b1d8:	429a      	cmp	r2, r3
 800b1da:	d8e5      	bhi.n	800b1a8 <USBD_GetEpDesc+0x2e>
 800b1dc:	e000      	b.n	800b1e0 <USBD_GetEpDesc+0x66>
          break;
 800b1de:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800b1e0:	693b      	ldr	r3, [r7, #16]
}
 800b1e2:	4618      	mov	r0, r3
 800b1e4:	3718      	adds	r7, #24
 800b1e6:	46bd      	mov	sp, r7
 800b1e8:	bd80      	pop	{r7, pc}

0800b1ea <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800b1ea:	b480      	push	{r7}
 800b1ec:	b085      	sub	sp, #20
 800b1ee:	af00      	add	r7, sp, #0
 800b1f0:	6078      	str	r0, [r7, #4]
 800b1f2:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800b1f8:	683b      	ldr	r3, [r7, #0]
 800b1fa:	881b      	ldrh	r3, [r3, #0]
 800b1fc:	68fa      	ldr	r2, [r7, #12]
 800b1fe:	7812      	ldrb	r2, [r2, #0]
 800b200:	4413      	add	r3, r2
 800b202:	b29a      	uxth	r2, r3
 800b204:	683b      	ldr	r3, [r7, #0]
 800b206:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800b208:	68fb      	ldr	r3, [r7, #12]
 800b20a:	781b      	ldrb	r3, [r3, #0]
 800b20c:	461a      	mov	r2, r3
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	4413      	add	r3, r2
 800b212:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800b214:	68fb      	ldr	r3, [r7, #12]
}
 800b216:	4618      	mov	r0, r3
 800b218:	3714      	adds	r7, #20
 800b21a:	46bd      	mov	sp, r7
 800b21c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b220:	4770      	bx	lr

0800b222 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800b222:	b480      	push	{r7}
 800b224:	b087      	sub	sp, #28
 800b226:	af00      	add	r7, sp, #0
 800b228:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800b22e:	697b      	ldr	r3, [r7, #20]
 800b230:	781b      	ldrb	r3, [r3, #0]
 800b232:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800b234:	697b      	ldr	r3, [r7, #20]
 800b236:	3301      	adds	r3, #1
 800b238:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800b23a:	697b      	ldr	r3, [r7, #20]
 800b23c:	781b      	ldrb	r3, [r3, #0]
 800b23e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800b240:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800b244:	021b      	lsls	r3, r3, #8
 800b246:	b21a      	sxth	r2, r3
 800b248:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800b24c:	4313      	orrs	r3, r2
 800b24e:	b21b      	sxth	r3, r3
 800b250:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800b252:	89fb      	ldrh	r3, [r7, #14]
}
 800b254:	4618      	mov	r0, r3
 800b256:	371c      	adds	r7, #28
 800b258:	46bd      	mov	sp, r7
 800b25a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b25e:	4770      	bx	lr

0800b260 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b260:	b580      	push	{r7, lr}
 800b262:	b084      	sub	sp, #16
 800b264:	af00      	add	r7, sp, #0
 800b266:	6078      	str	r0, [r7, #4]
 800b268:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b26a:	2300      	movs	r3, #0
 800b26c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b26e:	683b      	ldr	r3, [r7, #0]
 800b270:	781b      	ldrb	r3, [r3, #0]
 800b272:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b276:	2b40      	cmp	r3, #64	@ 0x40
 800b278:	d005      	beq.n	800b286 <USBD_StdDevReq+0x26>
 800b27a:	2b40      	cmp	r3, #64	@ 0x40
 800b27c:	d857      	bhi.n	800b32e <USBD_StdDevReq+0xce>
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d00f      	beq.n	800b2a2 <USBD_StdDevReq+0x42>
 800b282:	2b20      	cmp	r3, #32
 800b284:	d153      	bne.n	800b32e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	32ae      	adds	r2, #174	@ 0xae
 800b290:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b294:	689b      	ldr	r3, [r3, #8]
 800b296:	6839      	ldr	r1, [r7, #0]
 800b298:	6878      	ldr	r0, [r7, #4]
 800b29a:	4798      	blx	r3
 800b29c:	4603      	mov	r3, r0
 800b29e:	73fb      	strb	r3, [r7, #15]
      break;
 800b2a0:	e04a      	b.n	800b338 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b2a2:	683b      	ldr	r3, [r7, #0]
 800b2a4:	785b      	ldrb	r3, [r3, #1]
 800b2a6:	2b09      	cmp	r3, #9
 800b2a8:	d83b      	bhi.n	800b322 <USBD_StdDevReq+0xc2>
 800b2aa:	a201      	add	r2, pc, #4	@ (adr r2, 800b2b0 <USBD_StdDevReq+0x50>)
 800b2ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b2b0:	0800b305 	.word	0x0800b305
 800b2b4:	0800b319 	.word	0x0800b319
 800b2b8:	0800b323 	.word	0x0800b323
 800b2bc:	0800b30f 	.word	0x0800b30f
 800b2c0:	0800b323 	.word	0x0800b323
 800b2c4:	0800b2e3 	.word	0x0800b2e3
 800b2c8:	0800b2d9 	.word	0x0800b2d9
 800b2cc:	0800b323 	.word	0x0800b323
 800b2d0:	0800b2fb 	.word	0x0800b2fb
 800b2d4:	0800b2ed 	.word	0x0800b2ed
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800b2d8:	6839      	ldr	r1, [r7, #0]
 800b2da:	6878      	ldr	r0, [r7, #4]
 800b2dc:	f000 fa3c 	bl	800b758 <USBD_GetDescriptor>
          break;
 800b2e0:	e024      	b.n	800b32c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800b2e2:	6839      	ldr	r1, [r7, #0]
 800b2e4:	6878      	ldr	r0, [r7, #4]
 800b2e6:	f000 fba1 	bl	800ba2c <USBD_SetAddress>
          break;
 800b2ea:	e01f      	b.n	800b32c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800b2ec:	6839      	ldr	r1, [r7, #0]
 800b2ee:	6878      	ldr	r0, [r7, #4]
 800b2f0:	f000 fbe0 	bl	800bab4 <USBD_SetConfig>
 800b2f4:	4603      	mov	r3, r0
 800b2f6:	73fb      	strb	r3, [r7, #15]
          break;
 800b2f8:	e018      	b.n	800b32c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800b2fa:	6839      	ldr	r1, [r7, #0]
 800b2fc:	6878      	ldr	r0, [r7, #4]
 800b2fe:	f000 fc83 	bl	800bc08 <USBD_GetConfig>
          break;
 800b302:	e013      	b.n	800b32c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800b304:	6839      	ldr	r1, [r7, #0]
 800b306:	6878      	ldr	r0, [r7, #4]
 800b308:	f000 fcb4 	bl	800bc74 <USBD_GetStatus>
          break;
 800b30c:	e00e      	b.n	800b32c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800b30e:	6839      	ldr	r1, [r7, #0]
 800b310:	6878      	ldr	r0, [r7, #4]
 800b312:	f000 fce3 	bl	800bcdc <USBD_SetFeature>
          break;
 800b316:	e009      	b.n	800b32c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800b318:	6839      	ldr	r1, [r7, #0]
 800b31a:	6878      	ldr	r0, [r7, #4]
 800b31c:	f000 fd07 	bl	800bd2e <USBD_ClrFeature>
          break;
 800b320:	e004      	b.n	800b32c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800b322:	6839      	ldr	r1, [r7, #0]
 800b324:	6878      	ldr	r0, [r7, #4]
 800b326:	f000 fd5e 	bl	800bde6 <USBD_CtlError>
          break;
 800b32a:	bf00      	nop
      }
      break;
 800b32c:	e004      	b.n	800b338 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800b32e:	6839      	ldr	r1, [r7, #0]
 800b330:	6878      	ldr	r0, [r7, #4]
 800b332:	f000 fd58 	bl	800bde6 <USBD_CtlError>
      break;
 800b336:	bf00      	nop
  }

  return ret;
 800b338:	7bfb      	ldrb	r3, [r7, #15]
}
 800b33a:	4618      	mov	r0, r3
 800b33c:	3710      	adds	r7, #16
 800b33e:	46bd      	mov	sp, r7
 800b340:	bd80      	pop	{r7, pc}
 800b342:	bf00      	nop

0800b344 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b344:	b580      	push	{r7, lr}
 800b346:	b084      	sub	sp, #16
 800b348:	af00      	add	r7, sp, #0
 800b34a:	6078      	str	r0, [r7, #4]
 800b34c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b34e:	2300      	movs	r3, #0
 800b350:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b352:	683b      	ldr	r3, [r7, #0]
 800b354:	781b      	ldrb	r3, [r3, #0]
 800b356:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b35a:	2b40      	cmp	r3, #64	@ 0x40
 800b35c:	d005      	beq.n	800b36a <USBD_StdItfReq+0x26>
 800b35e:	2b40      	cmp	r3, #64	@ 0x40
 800b360:	d852      	bhi.n	800b408 <USBD_StdItfReq+0xc4>
 800b362:	2b00      	cmp	r3, #0
 800b364:	d001      	beq.n	800b36a <USBD_StdItfReq+0x26>
 800b366:	2b20      	cmp	r3, #32
 800b368:	d14e      	bne.n	800b408 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b370:	b2db      	uxtb	r3, r3
 800b372:	3b01      	subs	r3, #1
 800b374:	2b02      	cmp	r3, #2
 800b376:	d840      	bhi.n	800b3fa <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800b378:	683b      	ldr	r3, [r7, #0]
 800b37a:	889b      	ldrh	r3, [r3, #4]
 800b37c:	b2db      	uxtb	r3, r3
 800b37e:	2b01      	cmp	r3, #1
 800b380:	d836      	bhi.n	800b3f0 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800b382:	683b      	ldr	r3, [r7, #0]
 800b384:	889b      	ldrh	r3, [r3, #4]
 800b386:	b2db      	uxtb	r3, r3
 800b388:	4619      	mov	r1, r3
 800b38a:	6878      	ldr	r0, [r7, #4]
 800b38c:	f7ff fedb 	bl	800b146 <USBD_CoreFindIF>
 800b390:	4603      	mov	r3, r0
 800b392:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b394:	7bbb      	ldrb	r3, [r7, #14]
 800b396:	2bff      	cmp	r3, #255	@ 0xff
 800b398:	d01d      	beq.n	800b3d6 <USBD_StdItfReq+0x92>
 800b39a:	7bbb      	ldrb	r3, [r7, #14]
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	d11a      	bne.n	800b3d6 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800b3a0:	7bba      	ldrb	r2, [r7, #14]
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	32ae      	adds	r2, #174	@ 0xae
 800b3a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b3aa:	689b      	ldr	r3, [r3, #8]
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	d00f      	beq.n	800b3d0 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800b3b0:	7bba      	ldrb	r2, [r7, #14]
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b3b8:	7bba      	ldrb	r2, [r7, #14]
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	32ae      	adds	r2, #174	@ 0xae
 800b3be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b3c2:	689b      	ldr	r3, [r3, #8]
 800b3c4:	6839      	ldr	r1, [r7, #0]
 800b3c6:	6878      	ldr	r0, [r7, #4]
 800b3c8:	4798      	blx	r3
 800b3ca:	4603      	mov	r3, r0
 800b3cc:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800b3ce:	e004      	b.n	800b3da <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800b3d0:	2303      	movs	r3, #3
 800b3d2:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800b3d4:	e001      	b.n	800b3da <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800b3d6:	2303      	movs	r3, #3
 800b3d8:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800b3da:	683b      	ldr	r3, [r7, #0]
 800b3dc:	88db      	ldrh	r3, [r3, #6]
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	d110      	bne.n	800b404 <USBD_StdItfReq+0xc0>
 800b3e2:	7bfb      	ldrb	r3, [r7, #15]
 800b3e4:	2b00      	cmp	r3, #0
 800b3e6:	d10d      	bne.n	800b404 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800b3e8:	6878      	ldr	r0, [r7, #4]
 800b3ea:	f000 fdd3 	bl	800bf94 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800b3ee:	e009      	b.n	800b404 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800b3f0:	6839      	ldr	r1, [r7, #0]
 800b3f2:	6878      	ldr	r0, [r7, #4]
 800b3f4:	f000 fcf7 	bl	800bde6 <USBD_CtlError>
          break;
 800b3f8:	e004      	b.n	800b404 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800b3fa:	6839      	ldr	r1, [r7, #0]
 800b3fc:	6878      	ldr	r0, [r7, #4]
 800b3fe:	f000 fcf2 	bl	800bde6 <USBD_CtlError>
          break;
 800b402:	e000      	b.n	800b406 <USBD_StdItfReq+0xc2>
          break;
 800b404:	bf00      	nop
      }
      break;
 800b406:	e004      	b.n	800b412 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800b408:	6839      	ldr	r1, [r7, #0]
 800b40a:	6878      	ldr	r0, [r7, #4]
 800b40c:	f000 fceb 	bl	800bde6 <USBD_CtlError>
      break;
 800b410:	bf00      	nop
  }

  return ret;
 800b412:	7bfb      	ldrb	r3, [r7, #15]
}
 800b414:	4618      	mov	r0, r3
 800b416:	3710      	adds	r7, #16
 800b418:	46bd      	mov	sp, r7
 800b41a:	bd80      	pop	{r7, pc}

0800b41c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b41c:	b580      	push	{r7, lr}
 800b41e:	b084      	sub	sp, #16
 800b420:	af00      	add	r7, sp, #0
 800b422:	6078      	str	r0, [r7, #4]
 800b424:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800b426:	2300      	movs	r3, #0
 800b428:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800b42a:	683b      	ldr	r3, [r7, #0]
 800b42c:	889b      	ldrh	r3, [r3, #4]
 800b42e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b430:	683b      	ldr	r3, [r7, #0]
 800b432:	781b      	ldrb	r3, [r3, #0]
 800b434:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b438:	2b40      	cmp	r3, #64	@ 0x40
 800b43a:	d007      	beq.n	800b44c <USBD_StdEPReq+0x30>
 800b43c:	2b40      	cmp	r3, #64	@ 0x40
 800b43e:	f200 817f 	bhi.w	800b740 <USBD_StdEPReq+0x324>
 800b442:	2b00      	cmp	r3, #0
 800b444:	d02a      	beq.n	800b49c <USBD_StdEPReq+0x80>
 800b446:	2b20      	cmp	r3, #32
 800b448:	f040 817a 	bne.w	800b740 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800b44c:	7bbb      	ldrb	r3, [r7, #14]
 800b44e:	4619      	mov	r1, r3
 800b450:	6878      	ldr	r0, [r7, #4]
 800b452:	f7ff fe85 	bl	800b160 <USBD_CoreFindEP>
 800b456:	4603      	mov	r3, r0
 800b458:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b45a:	7b7b      	ldrb	r3, [r7, #13]
 800b45c:	2bff      	cmp	r3, #255	@ 0xff
 800b45e:	f000 8174 	beq.w	800b74a <USBD_StdEPReq+0x32e>
 800b462:	7b7b      	ldrb	r3, [r7, #13]
 800b464:	2b00      	cmp	r3, #0
 800b466:	f040 8170 	bne.w	800b74a <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800b46a:	7b7a      	ldrb	r2, [r7, #13]
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800b472:	7b7a      	ldrb	r2, [r7, #13]
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	32ae      	adds	r2, #174	@ 0xae
 800b478:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b47c:	689b      	ldr	r3, [r3, #8]
 800b47e:	2b00      	cmp	r3, #0
 800b480:	f000 8163 	beq.w	800b74a <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800b484:	7b7a      	ldrb	r2, [r7, #13]
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	32ae      	adds	r2, #174	@ 0xae
 800b48a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b48e:	689b      	ldr	r3, [r3, #8]
 800b490:	6839      	ldr	r1, [r7, #0]
 800b492:	6878      	ldr	r0, [r7, #4]
 800b494:	4798      	blx	r3
 800b496:	4603      	mov	r3, r0
 800b498:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800b49a:	e156      	b.n	800b74a <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b49c:	683b      	ldr	r3, [r7, #0]
 800b49e:	785b      	ldrb	r3, [r3, #1]
 800b4a0:	2b03      	cmp	r3, #3
 800b4a2:	d008      	beq.n	800b4b6 <USBD_StdEPReq+0x9a>
 800b4a4:	2b03      	cmp	r3, #3
 800b4a6:	f300 8145 	bgt.w	800b734 <USBD_StdEPReq+0x318>
 800b4aa:	2b00      	cmp	r3, #0
 800b4ac:	f000 809b 	beq.w	800b5e6 <USBD_StdEPReq+0x1ca>
 800b4b0:	2b01      	cmp	r3, #1
 800b4b2:	d03c      	beq.n	800b52e <USBD_StdEPReq+0x112>
 800b4b4:	e13e      	b.n	800b734 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b4bc:	b2db      	uxtb	r3, r3
 800b4be:	2b02      	cmp	r3, #2
 800b4c0:	d002      	beq.n	800b4c8 <USBD_StdEPReq+0xac>
 800b4c2:	2b03      	cmp	r3, #3
 800b4c4:	d016      	beq.n	800b4f4 <USBD_StdEPReq+0xd8>
 800b4c6:	e02c      	b.n	800b522 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b4c8:	7bbb      	ldrb	r3, [r7, #14]
 800b4ca:	2b00      	cmp	r3, #0
 800b4cc:	d00d      	beq.n	800b4ea <USBD_StdEPReq+0xce>
 800b4ce:	7bbb      	ldrb	r3, [r7, #14]
 800b4d0:	2b80      	cmp	r3, #128	@ 0x80
 800b4d2:	d00a      	beq.n	800b4ea <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b4d4:	7bbb      	ldrb	r3, [r7, #14]
 800b4d6:	4619      	mov	r1, r3
 800b4d8:	6878      	ldr	r0, [r7, #4]
 800b4da:	f001 f9d5 	bl	800c888 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b4de:	2180      	movs	r1, #128	@ 0x80
 800b4e0:	6878      	ldr	r0, [r7, #4]
 800b4e2:	f001 f9d1 	bl	800c888 <USBD_LL_StallEP>
 800b4e6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b4e8:	e020      	b.n	800b52c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800b4ea:	6839      	ldr	r1, [r7, #0]
 800b4ec:	6878      	ldr	r0, [r7, #4]
 800b4ee:	f000 fc7a 	bl	800bde6 <USBD_CtlError>
              break;
 800b4f2:	e01b      	b.n	800b52c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b4f4:	683b      	ldr	r3, [r7, #0]
 800b4f6:	885b      	ldrh	r3, [r3, #2]
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	d10e      	bne.n	800b51a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800b4fc:	7bbb      	ldrb	r3, [r7, #14]
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d00b      	beq.n	800b51a <USBD_StdEPReq+0xfe>
 800b502:	7bbb      	ldrb	r3, [r7, #14]
 800b504:	2b80      	cmp	r3, #128	@ 0x80
 800b506:	d008      	beq.n	800b51a <USBD_StdEPReq+0xfe>
 800b508:	683b      	ldr	r3, [r7, #0]
 800b50a:	88db      	ldrh	r3, [r3, #6]
 800b50c:	2b00      	cmp	r3, #0
 800b50e:	d104      	bne.n	800b51a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800b510:	7bbb      	ldrb	r3, [r7, #14]
 800b512:	4619      	mov	r1, r3
 800b514:	6878      	ldr	r0, [r7, #4]
 800b516:	f001 f9b7 	bl	800c888 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800b51a:	6878      	ldr	r0, [r7, #4]
 800b51c:	f000 fd3a 	bl	800bf94 <USBD_CtlSendStatus>

              break;
 800b520:	e004      	b.n	800b52c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800b522:	6839      	ldr	r1, [r7, #0]
 800b524:	6878      	ldr	r0, [r7, #4]
 800b526:	f000 fc5e 	bl	800bde6 <USBD_CtlError>
              break;
 800b52a:	bf00      	nop
          }
          break;
 800b52c:	e107      	b.n	800b73e <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b534:	b2db      	uxtb	r3, r3
 800b536:	2b02      	cmp	r3, #2
 800b538:	d002      	beq.n	800b540 <USBD_StdEPReq+0x124>
 800b53a:	2b03      	cmp	r3, #3
 800b53c:	d016      	beq.n	800b56c <USBD_StdEPReq+0x150>
 800b53e:	e04b      	b.n	800b5d8 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b540:	7bbb      	ldrb	r3, [r7, #14]
 800b542:	2b00      	cmp	r3, #0
 800b544:	d00d      	beq.n	800b562 <USBD_StdEPReq+0x146>
 800b546:	7bbb      	ldrb	r3, [r7, #14]
 800b548:	2b80      	cmp	r3, #128	@ 0x80
 800b54a:	d00a      	beq.n	800b562 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b54c:	7bbb      	ldrb	r3, [r7, #14]
 800b54e:	4619      	mov	r1, r3
 800b550:	6878      	ldr	r0, [r7, #4]
 800b552:	f001 f999 	bl	800c888 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b556:	2180      	movs	r1, #128	@ 0x80
 800b558:	6878      	ldr	r0, [r7, #4]
 800b55a:	f001 f995 	bl	800c888 <USBD_LL_StallEP>
 800b55e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b560:	e040      	b.n	800b5e4 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800b562:	6839      	ldr	r1, [r7, #0]
 800b564:	6878      	ldr	r0, [r7, #4]
 800b566:	f000 fc3e 	bl	800bde6 <USBD_CtlError>
              break;
 800b56a:	e03b      	b.n	800b5e4 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b56c:	683b      	ldr	r3, [r7, #0]
 800b56e:	885b      	ldrh	r3, [r3, #2]
 800b570:	2b00      	cmp	r3, #0
 800b572:	d136      	bne.n	800b5e2 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800b574:	7bbb      	ldrb	r3, [r7, #14]
 800b576:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	d004      	beq.n	800b588 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800b57e:	7bbb      	ldrb	r3, [r7, #14]
 800b580:	4619      	mov	r1, r3
 800b582:	6878      	ldr	r0, [r7, #4]
 800b584:	f001 f99f 	bl	800c8c6 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800b588:	6878      	ldr	r0, [r7, #4]
 800b58a:	f000 fd03 	bl	800bf94 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800b58e:	7bbb      	ldrb	r3, [r7, #14]
 800b590:	4619      	mov	r1, r3
 800b592:	6878      	ldr	r0, [r7, #4]
 800b594:	f7ff fde4 	bl	800b160 <USBD_CoreFindEP>
 800b598:	4603      	mov	r3, r0
 800b59a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b59c:	7b7b      	ldrb	r3, [r7, #13]
 800b59e:	2bff      	cmp	r3, #255	@ 0xff
 800b5a0:	d01f      	beq.n	800b5e2 <USBD_StdEPReq+0x1c6>
 800b5a2:	7b7b      	ldrb	r3, [r7, #13]
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d11c      	bne.n	800b5e2 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800b5a8:	7b7a      	ldrb	r2, [r7, #13]
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800b5b0:	7b7a      	ldrb	r2, [r7, #13]
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	32ae      	adds	r2, #174	@ 0xae
 800b5b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b5ba:	689b      	ldr	r3, [r3, #8]
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	d010      	beq.n	800b5e2 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b5c0:	7b7a      	ldrb	r2, [r7, #13]
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	32ae      	adds	r2, #174	@ 0xae
 800b5c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b5ca:	689b      	ldr	r3, [r3, #8]
 800b5cc:	6839      	ldr	r1, [r7, #0]
 800b5ce:	6878      	ldr	r0, [r7, #4]
 800b5d0:	4798      	blx	r3
 800b5d2:	4603      	mov	r3, r0
 800b5d4:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800b5d6:	e004      	b.n	800b5e2 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800b5d8:	6839      	ldr	r1, [r7, #0]
 800b5da:	6878      	ldr	r0, [r7, #4]
 800b5dc:	f000 fc03 	bl	800bde6 <USBD_CtlError>
              break;
 800b5e0:	e000      	b.n	800b5e4 <USBD_StdEPReq+0x1c8>
              break;
 800b5e2:	bf00      	nop
          }
          break;
 800b5e4:	e0ab      	b.n	800b73e <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b5ec:	b2db      	uxtb	r3, r3
 800b5ee:	2b02      	cmp	r3, #2
 800b5f0:	d002      	beq.n	800b5f8 <USBD_StdEPReq+0x1dc>
 800b5f2:	2b03      	cmp	r3, #3
 800b5f4:	d032      	beq.n	800b65c <USBD_StdEPReq+0x240>
 800b5f6:	e097      	b.n	800b728 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b5f8:	7bbb      	ldrb	r3, [r7, #14]
 800b5fa:	2b00      	cmp	r3, #0
 800b5fc:	d007      	beq.n	800b60e <USBD_StdEPReq+0x1f2>
 800b5fe:	7bbb      	ldrb	r3, [r7, #14]
 800b600:	2b80      	cmp	r3, #128	@ 0x80
 800b602:	d004      	beq.n	800b60e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800b604:	6839      	ldr	r1, [r7, #0]
 800b606:	6878      	ldr	r0, [r7, #4]
 800b608:	f000 fbed 	bl	800bde6 <USBD_CtlError>
                break;
 800b60c:	e091      	b.n	800b732 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b60e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b612:	2b00      	cmp	r3, #0
 800b614:	da0b      	bge.n	800b62e <USBD_StdEPReq+0x212>
 800b616:	7bbb      	ldrb	r3, [r7, #14]
 800b618:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b61c:	4613      	mov	r3, r2
 800b61e:	009b      	lsls	r3, r3, #2
 800b620:	4413      	add	r3, r2
 800b622:	009b      	lsls	r3, r3, #2
 800b624:	3310      	adds	r3, #16
 800b626:	687a      	ldr	r2, [r7, #4]
 800b628:	4413      	add	r3, r2
 800b62a:	3304      	adds	r3, #4
 800b62c:	e00b      	b.n	800b646 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b62e:	7bbb      	ldrb	r3, [r7, #14]
 800b630:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b634:	4613      	mov	r3, r2
 800b636:	009b      	lsls	r3, r3, #2
 800b638:	4413      	add	r3, r2
 800b63a:	009b      	lsls	r3, r3, #2
 800b63c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b640:	687a      	ldr	r2, [r7, #4]
 800b642:	4413      	add	r3, r2
 800b644:	3304      	adds	r3, #4
 800b646:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800b648:	68bb      	ldr	r3, [r7, #8]
 800b64a:	2200      	movs	r2, #0
 800b64c:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b64e:	68bb      	ldr	r3, [r7, #8]
 800b650:	2202      	movs	r2, #2
 800b652:	4619      	mov	r1, r3
 800b654:	6878      	ldr	r0, [r7, #4]
 800b656:	f000 fc43 	bl	800bee0 <USBD_CtlSendData>
              break;
 800b65a:	e06a      	b.n	800b732 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800b65c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b660:	2b00      	cmp	r3, #0
 800b662:	da11      	bge.n	800b688 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b664:	7bbb      	ldrb	r3, [r7, #14]
 800b666:	f003 020f 	and.w	r2, r3, #15
 800b66a:	6879      	ldr	r1, [r7, #4]
 800b66c:	4613      	mov	r3, r2
 800b66e:	009b      	lsls	r3, r3, #2
 800b670:	4413      	add	r3, r2
 800b672:	009b      	lsls	r3, r3, #2
 800b674:	440b      	add	r3, r1
 800b676:	3324      	adds	r3, #36	@ 0x24
 800b678:	881b      	ldrh	r3, [r3, #0]
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d117      	bne.n	800b6ae <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800b67e:	6839      	ldr	r1, [r7, #0]
 800b680:	6878      	ldr	r0, [r7, #4]
 800b682:	f000 fbb0 	bl	800bde6 <USBD_CtlError>
                  break;
 800b686:	e054      	b.n	800b732 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800b688:	7bbb      	ldrb	r3, [r7, #14]
 800b68a:	f003 020f 	and.w	r2, r3, #15
 800b68e:	6879      	ldr	r1, [r7, #4]
 800b690:	4613      	mov	r3, r2
 800b692:	009b      	lsls	r3, r3, #2
 800b694:	4413      	add	r3, r2
 800b696:	009b      	lsls	r3, r3, #2
 800b698:	440b      	add	r3, r1
 800b69a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800b69e:	881b      	ldrh	r3, [r3, #0]
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	d104      	bne.n	800b6ae <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800b6a4:	6839      	ldr	r1, [r7, #0]
 800b6a6:	6878      	ldr	r0, [r7, #4]
 800b6a8:	f000 fb9d 	bl	800bde6 <USBD_CtlError>
                  break;
 800b6ac:	e041      	b.n	800b732 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b6ae:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	da0b      	bge.n	800b6ce <USBD_StdEPReq+0x2b2>
 800b6b6:	7bbb      	ldrb	r3, [r7, #14]
 800b6b8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b6bc:	4613      	mov	r3, r2
 800b6be:	009b      	lsls	r3, r3, #2
 800b6c0:	4413      	add	r3, r2
 800b6c2:	009b      	lsls	r3, r3, #2
 800b6c4:	3310      	adds	r3, #16
 800b6c6:	687a      	ldr	r2, [r7, #4]
 800b6c8:	4413      	add	r3, r2
 800b6ca:	3304      	adds	r3, #4
 800b6cc:	e00b      	b.n	800b6e6 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b6ce:	7bbb      	ldrb	r3, [r7, #14]
 800b6d0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b6d4:	4613      	mov	r3, r2
 800b6d6:	009b      	lsls	r3, r3, #2
 800b6d8:	4413      	add	r3, r2
 800b6da:	009b      	lsls	r3, r3, #2
 800b6dc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b6e0:	687a      	ldr	r2, [r7, #4]
 800b6e2:	4413      	add	r3, r2
 800b6e4:	3304      	adds	r3, #4
 800b6e6:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b6e8:	7bbb      	ldrb	r3, [r7, #14]
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	d002      	beq.n	800b6f4 <USBD_StdEPReq+0x2d8>
 800b6ee:	7bbb      	ldrb	r3, [r7, #14]
 800b6f0:	2b80      	cmp	r3, #128	@ 0x80
 800b6f2:	d103      	bne.n	800b6fc <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800b6f4:	68bb      	ldr	r3, [r7, #8]
 800b6f6:	2200      	movs	r2, #0
 800b6f8:	601a      	str	r2, [r3, #0]
 800b6fa:	e00e      	b.n	800b71a <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800b6fc:	7bbb      	ldrb	r3, [r7, #14]
 800b6fe:	4619      	mov	r1, r3
 800b700:	6878      	ldr	r0, [r7, #4]
 800b702:	f001 f8ff 	bl	800c904 <USBD_LL_IsStallEP>
 800b706:	4603      	mov	r3, r0
 800b708:	2b00      	cmp	r3, #0
 800b70a:	d003      	beq.n	800b714 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800b70c:	68bb      	ldr	r3, [r7, #8]
 800b70e:	2201      	movs	r2, #1
 800b710:	601a      	str	r2, [r3, #0]
 800b712:	e002      	b.n	800b71a <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800b714:	68bb      	ldr	r3, [r7, #8]
 800b716:	2200      	movs	r2, #0
 800b718:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b71a:	68bb      	ldr	r3, [r7, #8]
 800b71c:	2202      	movs	r2, #2
 800b71e:	4619      	mov	r1, r3
 800b720:	6878      	ldr	r0, [r7, #4]
 800b722:	f000 fbdd 	bl	800bee0 <USBD_CtlSendData>
              break;
 800b726:	e004      	b.n	800b732 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800b728:	6839      	ldr	r1, [r7, #0]
 800b72a:	6878      	ldr	r0, [r7, #4]
 800b72c:	f000 fb5b 	bl	800bde6 <USBD_CtlError>
              break;
 800b730:	bf00      	nop
          }
          break;
 800b732:	e004      	b.n	800b73e <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800b734:	6839      	ldr	r1, [r7, #0]
 800b736:	6878      	ldr	r0, [r7, #4]
 800b738:	f000 fb55 	bl	800bde6 <USBD_CtlError>
          break;
 800b73c:	bf00      	nop
      }
      break;
 800b73e:	e005      	b.n	800b74c <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800b740:	6839      	ldr	r1, [r7, #0]
 800b742:	6878      	ldr	r0, [r7, #4]
 800b744:	f000 fb4f 	bl	800bde6 <USBD_CtlError>
      break;
 800b748:	e000      	b.n	800b74c <USBD_StdEPReq+0x330>
      break;
 800b74a:	bf00      	nop
  }

  return ret;
 800b74c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b74e:	4618      	mov	r0, r3
 800b750:	3710      	adds	r7, #16
 800b752:	46bd      	mov	sp, r7
 800b754:	bd80      	pop	{r7, pc}
	...

0800b758 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b758:	b580      	push	{r7, lr}
 800b75a:	b084      	sub	sp, #16
 800b75c:	af00      	add	r7, sp, #0
 800b75e:	6078      	str	r0, [r7, #4]
 800b760:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b762:	2300      	movs	r3, #0
 800b764:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800b766:	2300      	movs	r3, #0
 800b768:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800b76a:	2300      	movs	r3, #0
 800b76c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800b76e:	683b      	ldr	r3, [r7, #0]
 800b770:	885b      	ldrh	r3, [r3, #2]
 800b772:	0a1b      	lsrs	r3, r3, #8
 800b774:	b29b      	uxth	r3, r3
 800b776:	3b01      	subs	r3, #1
 800b778:	2b06      	cmp	r3, #6
 800b77a:	f200 8128 	bhi.w	800b9ce <USBD_GetDescriptor+0x276>
 800b77e:	a201      	add	r2, pc, #4	@ (adr r2, 800b784 <USBD_GetDescriptor+0x2c>)
 800b780:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b784:	0800b7a1 	.word	0x0800b7a1
 800b788:	0800b7b9 	.word	0x0800b7b9
 800b78c:	0800b7f9 	.word	0x0800b7f9
 800b790:	0800b9cf 	.word	0x0800b9cf
 800b794:	0800b9cf 	.word	0x0800b9cf
 800b798:	0800b96f 	.word	0x0800b96f
 800b79c:	0800b99b 	.word	0x0800b99b
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b7a6:	681b      	ldr	r3, [r3, #0]
 800b7a8:	687a      	ldr	r2, [r7, #4]
 800b7aa:	7c12      	ldrb	r2, [r2, #16]
 800b7ac:	f107 0108 	add.w	r1, r7, #8
 800b7b0:	4610      	mov	r0, r2
 800b7b2:	4798      	blx	r3
 800b7b4:	60f8      	str	r0, [r7, #12]
      break;
 800b7b6:	e112      	b.n	800b9de <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	7c1b      	ldrb	r3, [r3, #16]
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	d10d      	bne.n	800b7dc <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b7c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b7c8:	f107 0208 	add.w	r2, r7, #8
 800b7cc:	4610      	mov	r0, r2
 800b7ce:	4798      	blx	r3
 800b7d0:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b7d2:	68fb      	ldr	r3, [r7, #12]
 800b7d4:	3301      	adds	r3, #1
 800b7d6:	2202      	movs	r2, #2
 800b7d8:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800b7da:	e100      	b.n	800b9de <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b7e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7e4:	f107 0208 	add.w	r2, r7, #8
 800b7e8:	4610      	mov	r0, r2
 800b7ea:	4798      	blx	r3
 800b7ec:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	3301      	adds	r3, #1
 800b7f2:	2202      	movs	r2, #2
 800b7f4:	701a      	strb	r2, [r3, #0]
      break;
 800b7f6:	e0f2      	b.n	800b9de <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800b7f8:	683b      	ldr	r3, [r7, #0]
 800b7fa:	885b      	ldrh	r3, [r3, #2]
 800b7fc:	b2db      	uxtb	r3, r3
 800b7fe:	2b05      	cmp	r3, #5
 800b800:	f200 80ac 	bhi.w	800b95c <USBD_GetDescriptor+0x204>
 800b804:	a201      	add	r2, pc, #4	@ (adr r2, 800b80c <USBD_GetDescriptor+0xb4>)
 800b806:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b80a:	bf00      	nop
 800b80c:	0800b825 	.word	0x0800b825
 800b810:	0800b859 	.word	0x0800b859
 800b814:	0800b88d 	.word	0x0800b88d
 800b818:	0800b8c1 	.word	0x0800b8c1
 800b81c:	0800b8f5 	.word	0x0800b8f5
 800b820:	0800b929 	.word	0x0800b929
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b82a:	685b      	ldr	r3, [r3, #4]
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	d00b      	beq.n	800b848 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b836:	685b      	ldr	r3, [r3, #4]
 800b838:	687a      	ldr	r2, [r7, #4]
 800b83a:	7c12      	ldrb	r2, [r2, #16]
 800b83c:	f107 0108 	add.w	r1, r7, #8
 800b840:	4610      	mov	r0, r2
 800b842:	4798      	blx	r3
 800b844:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b846:	e091      	b.n	800b96c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b848:	6839      	ldr	r1, [r7, #0]
 800b84a:	6878      	ldr	r0, [r7, #4]
 800b84c:	f000 facb 	bl	800bde6 <USBD_CtlError>
            err++;
 800b850:	7afb      	ldrb	r3, [r7, #11]
 800b852:	3301      	adds	r3, #1
 800b854:	72fb      	strb	r3, [r7, #11]
          break;
 800b856:	e089      	b.n	800b96c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b85e:	689b      	ldr	r3, [r3, #8]
 800b860:	2b00      	cmp	r3, #0
 800b862:	d00b      	beq.n	800b87c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b86a:	689b      	ldr	r3, [r3, #8]
 800b86c:	687a      	ldr	r2, [r7, #4]
 800b86e:	7c12      	ldrb	r2, [r2, #16]
 800b870:	f107 0108 	add.w	r1, r7, #8
 800b874:	4610      	mov	r0, r2
 800b876:	4798      	blx	r3
 800b878:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b87a:	e077      	b.n	800b96c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b87c:	6839      	ldr	r1, [r7, #0]
 800b87e:	6878      	ldr	r0, [r7, #4]
 800b880:	f000 fab1 	bl	800bde6 <USBD_CtlError>
            err++;
 800b884:	7afb      	ldrb	r3, [r7, #11]
 800b886:	3301      	adds	r3, #1
 800b888:	72fb      	strb	r3, [r7, #11]
          break;
 800b88a:	e06f      	b.n	800b96c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b892:	68db      	ldr	r3, [r3, #12]
 800b894:	2b00      	cmp	r3, #0
 800b896:	d00b      	beq.n	800b8b0 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b89e:	68db      	ldr	r3, [r3, #12]
 800b8a0:	687a      	ldr	r2, [r7, #4]
 800b8a2:	7c12      	ldrb	r2, [r2, #16]
 800b8a4:	f107 0108 	add.w	r1, r7, #8
 800b8a8:	4610      	mov	r0, r2
 800b8aa:	4798      	blx	r3
 800b8ac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b8ae:	e05d      	b.n	800b96c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b8b0:	6839      	ldr	r1, [r7, #0]
 800b8b2:	6878      	ldr	r0, [r7, #4]
 800b8b4:	f000 fa97 	bl	800bde6 <USBD_CtlError>
            err++;
 800b8b8:	7afb      	ldrb	r3, [r7, #11]
 800b8ba:	3301      	adds	r3, #1
 800b8bc:	72fb      	strb	r3, [r7, #11]
          break;
 800b8be:	e055      	b.n	800b96c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b8c6:	691b      	ldr	r3, [r3, #16]
 800b8c8:	2b00      	cmp	r3, #0
 800b8ca:	d00b      	beq.n	800b8e4 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b8d2:	691b      	ldr	r3, [r3, #16]
 800b8d4:	687a      	ldr	r2, [r7, #4]
 800b8d6:	7c12      	ldrb	r2, [r2, #16]
 800b8d8:	f107 0108 	add.w	r1, r7, #8
 800b8dc:	4610      	mov	r0, r2
 800b8de:	4798      	blx	r3
 800b8e0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b8e2:	e043      	b.n	800b96c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b8e4:	6839      	ldr	r1, [r7, #0]
 800b8e6:	6878      	ldr	r0, [r7, #4]
 800b8e8:	f000 fa7d 	bl	800bde6 <USBD_CtlError>
            err++;
 800b8ec:	7afb      	ldrb	r3, [r7, #11]
 800b8ee:	3301      	adds	r3, #1
 800b8f0:	72fb      	strb	r3, [r7, #11]
          break;
 800b8f2:	e03b      	b.n	800b96c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b8fa:	695b      	ldr	r3, [r3, #20]
 800b8fc:	2b00      	cmp	r3, #0
 800b8fe:	d00b      	beq.n	800b918 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b906:	695b      	ldr	r3, [r3, #20]
 800b908:	687a      	ldr	r2, [r7, #4]
 800b90a:	7c12      	ldrb	r2, [r2, #16]
 800b90c:	f107 0108 	add.w	r1, r7, #8
 800b910:	4610      	mov	r0, r2
 800b912:	4798      	blx	r3
 800b914:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b916:	e029      	b.n	800b96c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b918:	6839      	ldr	r1, [r7, #0]
 800b91a:	6878      	ldr	r0, [r7, #4]
 800b91c:	f000 fa63 	bl	800bde6 <USBD_CtlError>
            err++;
 800b920:	7afb      	ldrb	r3, [r7, #11]
 800b922:	3301      	adds	r3, #1
 800b924:	72fb      	strb	r3, [r7, #11]
          break;
 800b926:	e021      	b.n	800b96c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b92e:	699b      	ldr	r3, [r3, #24]
 800b930:	2b00      	cmp	r3, #0
 800b932:	d00b      	beq.n	800b94c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b93a:	699b      	ldr	r3, [r3, #24]
 800b93c:	687a      	ldr	r2, [r7, #4]
 800b93e:	7c12      	ldrb	r2, [r2, #16]
 800b940:	f107 0108 	add.w	r1, r7, #8
 800b944:	4610      	mov	r0, r2
 800b946:	4798      	blx	r3
 800b948:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b94a:	e00f      	b.n	800b96c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b94c:	6839      	ldr	r1, [r7, #0]
 800b94e:	6878      	ldr	r0, [r7, #4]
 800b950:	f000 fa49 	bl	800bde6 <USBD_CtlError>
            err++;
 800b954:	7afb      	ldrb	r3, [r7, #11]
 800b956:	3301      	adds	r3, #1
 800b958:	72fb      	strb	r3, [r7, #11]
          break;
 800b95a:	e007      	b.n	800b96c <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800b95c:	6839      	ldr	r1, [r7, #0]
 800b95e:	6878      	ldr	r0, [r7, #4]
 800b960:	f000 fa41 	bl	800bde6 <USBD_CtlError>
          err++;
 800b964:	7afb      	ldrb	r3, [r7, #11]
 800b966:	3301      	adds	r3, #1
 800b968:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800b96a:	bf00      	nop
      }
      break;
 800b96c:	e037      	b.n	800b9de <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	7c1b      	ldrb	r3, [r3, #16]
 800b972:	2b00      	cmp	r3, #0
 800b974:	d109      	bne.n	800b98a <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b97c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b97e:	f107 0208 	add.w	r2, r7, #8
 800b982:	4610      	mov	r0, r2
 800b984:	4798      	blx	r3
 800b986:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b988:	e029      	b.n	800b9de <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b98a:	6839      	ldr	r1, [r7, #0]
 800b98c:	6878      	ldr	r0, [r7, #4]
 800b98e:	f000 fa2a 	bl	800bde6 <USBD_CtlError>
        err++;
 800b992:	7afb      	ldrb	r3, [r7, #11]
 800b994:	3301      	adds	r3, #1
 800b996:	72fb      	strb	r3, [r7, #11]
      break;
 800b998:	e021      	b.n	800b9de <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	7c1b      	ldrb	r3, [r3, #16]
 800b99e:	2b00      	cmp	r3, #0
 800b9a0:	d10d      	bne.n	800b9be <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b9a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b9aa:	f107 0208 	add.w	r2, r7, #8
 800b9ae:	4610      	mov	r0, r2
 800b9b0:	4798      	blx	r3
 800b9b2:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b9b4:	68fb      	ldr	r3, [r7, #12]
 800b9b6:	3301      	adds	r3, #1
 800b9b8:	2207      	movs	r2, #7
 800b9ba:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b9bc:	e00f      	b.n	800b9de <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b9be:	6839      	ldr	r1, [r7, #0]
 800b9c0:	6878      	ldr	r0, [r7, #4]
 800b9c2:	f000 fa10 	bl	800bde6 <USBD_CtlError>
        err++;
 800b9c6:	7afb      	ldrb	r3, [r7, #11]
 800b9c8:	3301      	adds	r3, #1
 800b9ca:	72fb      	strb	r3, [r7, #11]
      break;
 800b9cc:	e007      	b.n	800b9de <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800b9ce:	6839      	ldr	r1, [r7, #0]
 800b9d0:	6878      	ldr	r0, [r7, #4]
 800b9d2:	f000 fa08 	bl	800bde6 <USBD_CtlError>
      err++;
 800b9d6:	7afb      	ldrb	r3, [r7, #11]
 800b9d8:	3301      	adds	r3, #1
 800b9da:	72fb      	strb	r3, [r7, #11]
      break;
 800b9dc:	bf00      	nop
  }

  if (err != 0U)
 800b9de:	7afb      	ldrb	r3, [r7, #11]
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	d11e      	bne.n	800ba22 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800b9e4:	683b      	ldr	r3, [r7, #0]
 800b9e6:	88db      	ldrh	r3, [r3, #6]
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	d016      	beq.n	800ba1a <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800b9ec:	893b      	ldrh	r3, [r7, #8]
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d00e      	beq.n	800ba10 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800b9f2:	683b      	ldr	r3, [r7, #0]
 800b9f4:	88da      	ldrh	r2, [r3, #6]
 800b9f6:	893b      	ldrh	r3, [r7, #8]
 800b9f8:	4293      	cmp	r3, r2
 800b9fa:	bf28      	it	cs
 800b9fc:	4613      	movcs	r3, r2
 800b9fe:	b29b      	uxth	r3, r3
 800ba00:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800ba02:	893b      	ldrh	r3, [r7, #8]
 800ba04:	461a      	mov	r2, r3
 800ba06:	68f9      	ldr	r1, [r7, #12]
 800ba08:	6878      	ldr	r0, [r7, #4]
 800ba0a:	f000 fa69 	bl	800bee0 <USBD_CtlSendData>
 800ba0e:	e009      	b.n	800ba24 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800ba10:	6839      	ldr	r1, [r7, #0]
 800ba12:	6878      	ldr	r0, [r7, #4]
 800ba14:	f000 f9e7 	bl	800bde6 <USBD_CtlError>
 800ba18:	e004      	b.n	800ba24 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800ba1a:	6878      	ldr	r0, [r7, #4]
 800ba1c:	f000 faba 	bl	800bf94 <USBD_CtlSendStatus>
 800ba20:	e000      	b.n	800ba24 <USBD_GetDescriptor+0x2cc>
    return;
 800ba22:	bf00      	nop
  }
}
 800ba24:	3710      	adds	r7, #16
 800ba26:	46bd      	mov	sp, r7
 800ba28:	bd80      	pop	{r7, pc}
 800ba2a:	bf00      	nop

0800ba2c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ba2c:	b580      	push	{r7, lr}
 800ba2e:	b084      	sub	sp, #16
 800ba30:	af00      	add	r7, sp, #0
 800ba32:	6078      	str	r0, [r7, #4]
 800ba34:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800ba36:	683b      	ldr	r3, [r7, #0]
 800ba38:	889b      	ldrh	r3, [r3, #4]
 800ba3a:	2b00      	cmp	r3, #0
 800ba3c:	d131      	bne.n	800baa2 <USBD_SetAddress+0x76>
 800ba3e:	683b      	ldr	r3, [r7, #0]
 800ba40:	88db      	ldrh	r3, [r3, #6]
 800ba42:	2b00      	cmp	r3, #0
 800ba44:	d12d      	bne.n	800baa2 <USBD_SetAddress+0x76>
 800ba46:	683b      	ldr	r3, [r7, #0]
 800ba48:	885b      	ldrh	r3, [r3, #2]
 800ba4a:	2b7f      	cmp	r3, #127	@ 0x7f
 800ba4c:	d829      	bhi.n	800baa2 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800ba4e:	683b      	ldr	r3, [r7, #0]
 800ba50:	885b      	ldrh	r3, [r3, #2]
 800ba52:	b2db      	uxtb	r3, r3
 800ba54:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ba58:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ba60:	b2db      	uxtb	r3, r3
 800ba62:	2b03      	cmp	r3, #3
 800ba64:	d104      	bne.n	800ba70 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800ba66:	6839      	ldr	r1, [r7, #0]
 800ba68:	6878      	ldr	r0, [r7, #4]
 800ba6a:	f000 f9bc 	bl	800bde6 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ba6e:	e01d      	b.n	800baac <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	7bfa      	ldrb	r2, [r7, #15]
 800ba74:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800ba78:	7bfb      	ldrb	r3, [r7, #15]
 800ba7a:	4619      	mov	r1, r3
 800ba7c:	6878      	ldr	r0, [r7, #4]
 800ba7e:	f000 ff6d 	bl	800c95c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800ba82:	6878      	ldr	r0, [r7, #4]
 800ba84:	f000 fa86 	bl	800bf94 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800ba88:	7bfb      	ldrb	r3, [r7, #15]
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	d004      	beq.n	800ba98 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	2202      	movs	r2, #2
 800ba92:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ba96:	e009      	b.n	800baac <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	2201      	movs	r2, #1
 800ba9c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800baa0:	e004      	b.n	800baac <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800baa2:	6839      	ldr	r1, [r7, #0]
 800baa4:	6878      	ldr	r0, [r7, #4]
 800baa6:	f000 f99e 	bl	800bde6 <USBD_CtlError>
  }
}
 800baaa:	bf00      	nop
 800baac:	bf00      	nop
 800baae:	3710      	adds	r7, #16
 800bab0:	46bd      	mov	sp, r7
 800bab2:	bd80      	pop	{r7, pc}

0800bab4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bab4:	b580      	push	{r7, lr}
 800bab6:	b084      	sub	sp, #16
 800bab8:	af00      	add	r7, sp, #0
 800baba:	6078      	str	r0, [r7, #4]
 800babc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800babe:	2300      	movs	r3, #0
 800bac0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800bac2:	683b      	ldr	r3, [r7, #0]
 800bac4:	885b      	ldrh	r3, [r3, #2]
 800bac6:	b2da      	uxtb	r2, r3
 800bac8:	4b4e      	ldr	r3, [pc, #312]	@ (800bc04 <USBD_SetConfig+0x150>)
 800baca:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800bacc:	4b4d      	ldr	r3, [pc, #308]	@ (800bc04 <USBD_SetConfig+0x150>)
 800bace:	781b      	ldrb	r3, [r3, #0]
 800bad0:	2b01      	cmp	r3, #1
 800bad2:	d905      	bls.n	800bae0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800bad4:	6839      	ldr	r1, [r7, #0]
 800bad6:	6878      	ldr	r0, [r7, #4]
 800bad8:	f000 f985 	bl	800bde6 <USBD_CtlError>
    return USBD_FAIL;
 800badc:	2303      	movs	r3, #3
 800bade:	e08c      	b.n	800bbfa <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bae6:	b2db      	uxtb	r3, r3
 800bae8:	2b02      	cmp	r3, #2
 800baea:	d002      	beq.n	800baf2 <USBD_SetConfig+0x3e>
 800baec:	2b03      	cmp	r3, #3
 800baee:	d029      	beq.n	800bb44 <USBD_SetConfig+0x90>
 800baf0:	e075      	b.n	800bbde <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800baf2:	4b44      	ldr	r3, [pc, #272]	@ (800bc04 <USBD_SetConfig+0x150>)
 800baf4:	781b      	ldrb	r3, [r3, #0]
 800baf6:	2b00      	cmp	r3, #0
 800baf8:	d020      	beq.n	800bb3c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800bafa:	4b42      	ldr	r3, [pc, #264]	@ (800bc04 <USBD_SetConfig+0x150>)
 800bafc:	781b      	ldrb	r3, [r3, #0]
 800bafe:	461a      	mov	r2, r3
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800bb04:	4b3f      	ldr	r3, [pc, #252]	@ (800bc04 <USBD_SetConfig+0x150>)
 800bb06:	781b      	ldrb	r3, [r3, #0]
 800bb08:	4619      	mov	r1, r3
 800bb0a:	6878      	ldr	r0, [r7, #4]
 800bb0c:	f7fe ffe3 	bl	800aad6 <USBD_SetClassConfig>
 800bb10:	4603      	mov	r3, r0
 800bb12:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800bb14:	7bfb      	ldrb	r3, [r7, #15]
 800bb16:	2b00      	cmp	r3, #0
 800bb18:	d008      	beq.n	800bb2c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800bb1a:	6839      	ldr	r1, [r7, #0]
 800bb1c:	6878      	ldr	r0, [r7, #4]
 800bb1e:	f000 f962 	bl	800bde6 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	2202      	movs	r2, #2
 800bb26:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800bb2a:	e065      	b.n	800bbf8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800bb2c:	6878      	ldr	r0, [r7, #4]
 800bb2e:	f000 fa31 	bl	800bf94 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	2203      	movs	r2, #3
 800bb36:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800bb3a:	e05d      	b.n	800bbf8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800bb3c:	6878      	ldr	r0, [r7, #4]
 800bb3e:	f000 fa29 	bl	800bf94 <USBD_CtlSendStatus>
      break;
 800bb42:	e059      	b.n	800bbf8 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800bb44:	4b2f      	ldr	r3, [pc, #188]	@ (800bc04 <USBD_SetConfig+0x150>)
 800bb46:	781b      	ldrb	r3, [r3, #0]
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	d112      	bne.n	800bb72 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	2202      	movs	r2, #2
 800bb50:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800bb54:	4b2b      	ldr	r3, [pc, #172]	@ (800bc04 <USBD_SetConfig+0x150>)
 800bb56:	781b      	ldrb	r3, [r3, #0]
 800bb58:	461a      	mov	r2, r3
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800bb5e:	4b29      	ldr	r3, [pc, #164]	@ (800bc04 <USBD_SetConfig+0x150>)
 800bb60:	781b      	ldrb	r3, [r3, #0]
 800bb62:	4619      	mov	r1, r3
 800bb64:	6878      	ldr	r0, [r7, #4]
 800bb66:	f7fe ffd2 	bl	800ab0e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800bb6a:	6878      	ldr	r0, [r7, #4]
 800bb6c:	f000 fa12 	bl	800bf94 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800bb70:	e042      	b.n	800bbf8 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800bb72:	4b24      	ldr	r3, [pc, #144]	@ (800bc04 <USBD_SetConfig+0x150>)
 800bb74:	781b      	ldrb	r3, [r3, #0]
 800bb76:	461a      	mov	r2, r3
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	685b      	ldr	r3, [r3, #4]
 800bb7c:	429a      	cmp	r2, r3
 800bb7e:	d02a      	beq.n	800bbd6 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	685b      	ldr	r3, [r3, #4]
 800bb84:	b2db      	uxtb	r3, r3
 800bb86:	4619      	mov	r1, r3
 800bb88:	6878      	ldr	r0, [r7, #4]
 800bb8a:	f7fe ffc0 	bl	800ab0e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800bb8e:	4b1d      	ldr	r3, [pc, #116]	@ (800bc04 <USBD_SetConfig+0x150>)
 800bb90:	781b      	ldrb	r3, [r3, #0]
 800bb92:	461a      	mov	r2, r3
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800bb98:	4b1a      	ldr	r3, [pc, #104]	@ (800bc04 <USBD_SetConfig+0x150>)
 800bb9a:	781b      	ldrb	r3, [r3, #0]
 800bb9c:	4619      	mov	r1, r3
 800bb9e:	6878      	ldr	r0, [r7, #4]
 800bba0:	f7fe ff99 	bl	800aad6 <USBD_SetClassConfig>
 800bba4:	4603      	mov	r3, r0
 800bba6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800bba8:	7bfb      	ldrb	r3, [r7, #15]
 800bbaa:	2b00      	cmp	r3, #0
 800bbac:	d00f      	beq.n	800bbce <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800bbae:	6839      	ldr	r1, [r7, #0]
 800bbb0:	6878      	ldr	r0, [r7, #4]
 800bbb2:	f000 f918 	bl	800bde6 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	685b      	ldr	r3, [r3, #4]
 800bbba:	b2db      	uxtb	r3, r3
 800bbbc:	4619      	mov	r1, r3
 800bbbe:	6878      	ldr	r0, [r7, #4]
 800bbc0:	f7fe ffa5 	bl	800ab0e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	2202      	movs	r2, #2
 800bbc8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800bbcc:	e014      	b.n	800bbf8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800bbce:	6878      	ldr	r0, [r7, #4]
 800bbd0:	f000 f9e0 	bl	800bf94 <USBD_CtlSendStatus>
      break;
 800bbd4:	e010      	b.n	800bbf8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800bbd6:	6878      	ldr	r0, [r7, #4]
 800bbd8:	f000 f9dc 	bl	800bf94 <USBD_CtlSendStatus>
      break;
 800bbdc:	e00c      	b.n	800bbf8 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800bbde:	6839      	ldr	r1, [r7, #0]
 800bbe0:	6878      	ldr	r0, [r7, #4]
 800bbe2:	f000 f900 	bl	800bde6 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800bbe6:	4b07      	ldr	r3, [pc, #28]	@ (800bc04 <USBD_SetConfig+0x150>)
 800bbe8:	781b      	ldrb	r3, [r3, #0]
 800bbea:	4619      	mov	r1, r3
 800bbec:	6878      	ldr	r0, [r7, #4]
 800bbee:	f7fe ff8e 	bl	800ab0e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800bbf2:	2303      	movs	r3, #3
 800bbf4:	73fb      	strb	r3, [r7, #15]
      break;
 800bbf6:	bf00      	nop
  }

  return ret;
 800bbf8:	7bfb      	ldrb	r3, [r7, #15]
}
 800bbfa:	4618      	mov	r0, r3
 800bbfc:	3710      	adds	r7, #16
 800bbfe:	46bd      	mov	sp, r7
 800bc00:	bd80      	pop	{r7, pc}
 800bc02:	bf00      	nop
 800bc04:	2000ee74 	.word	0x2000ee74

0800bc08 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bc08:	b580      	push	{r7, lr}
 800bc0a:	b082      	sub	sp, #8
 800bc0c:	af00      	add	r7, sp, #0
 800bc0e:	6078      	str	r0, [r7, #4]
 800bc10:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800bc12:	683b      	ldr	r3, [r7, #0]
 800bc14:	88db      	ldrh	r3, [r3, #6]
 800bc16:	2b01      	cmp	r3, #1
 800bc18:	d004      	beq.n	800bc24 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800bc1a:	6839      	ldr	r1, [r7, #0]
 800bc1c:	6878      	ldr	r0, [r7, #4]
 800bc1e:	f000 f8e2 	bl	800bde6 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800bc22:	e023      	b.n	800bc6c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bc2a:	b2db      	uxtb	r3, r3
 800bc2c:	2b02      	cmp	r3, #2
 800bc2e:	dc02      	bgt.n	800bc36 <USBD_GetConfig+0x2e>
 800bc30:	2b00      	cmp	r3, #0
 800bc32:	dc03      	bgt.n	800bc3c <USBD_GetConfig+0x34>
 800bc34:	e015      	b.n	800bc62 <USBD_GetConfig+0x5a>
 800bc36:	2b03      	cmp	r3, #3
 800bc38:	d00b      	beq.n	800bc52 <USBD_GetConfig+0x4a>
 800bc3a:	e012      	b.n	800bc62 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	2200      	movs	r2, #0
 800bc40:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	3308      	adds	r3, #8
 800bc46:	2201      	movs	r2, #1
 800bc48:	4619      	mov	r1, r3
 800bc4a:	6878      	ldr	r0, [r7, #4]
 800bc4c:	f000 f948 	bl	800bee0 <USBD_CtlSendData>
        break;
 800bc50:	e00c      	b.n	800bc6c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	3304      	adds	r3, #4
 800bc56:	2201      	movs	r2, #1
 800bc58:	4619      	mov	r1, r3
 800bc5a:	6878      	ldr	r0, [r7, #4]
 800bc5c:	f000 f940 	bl	800bee0 <USBD_CtlSendData>
        break;
 800bc60:	e004      	b.n	800bc6c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800bc62:	6839      	ldr	r1, [r7, #0]
 800bc64:	6878      	ldr	r0, [r7, #4]
 800bc66:	f000 f8be 	bl	800bde6 <USBD_CtlError>
        break;
 800bc6a:	bf00      	nop
}
 800bc6c:	bf00      	nop
 800bc6e:	3708      	adds	r7, #8
 800bc70:	46bd      	mov	sp, r7
 800bc72:	bd80      	pop	{r7, pc}

0800bc74 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bc74:	b580      	push	{r7, lr}
 800bc76:	b082      	sub	sp, #8
 800bc78:	af00      	add	r7, sp, #0
 800bc7a:	6078      	str	r0, [r7, #4]
 800bc7c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bc84:	b2db      	uxtb	r3, r3
 800bc86:	3b01      	subs	r3, #1
 800bc88:	2b02      	cmp	r3, #2
 800bc8a:	d81e      	bhi.n	800bcca <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800bc8c:	683b      	ldr	r3, [r7, #0]
 800bc8e:	88db      	ldrh	r3, [r3, #6]
 800bc90:	2b02      	cmp	r3, #2
 800bc92:	d004      	beq.n	800bc9e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800bc94:	6839      	ldr	r1, [r7, #0]
 800bc96:	6878      	ldr	r0, [r7, #4]
 800bc98:	f000 f8a5 	bl	800bde6 <USBD_CtlError>
        break;
 800bc9c:	e01a      	b.n	800bcd4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	2201      	movs	r2, #1
 800bca2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	d005      	beq.n	800bcba <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	68db      	ldr	r3, [r3, #12]
 800bcb2:	f043 0202 	orr.w	r2, r3, #2
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	330c      	adds	r3, #12
 800bcbe:	2202      	movs	r2, #2
 800bcc0:	4619      	mov	r1, r3
 800bcc2:	6878      	ldr	r0, [r7, #4]
 800bcc4:	f000 f90c 	bl	800bee0 <USBD_CtlSendData>
      break;
 800bcc8:	e004      	b.n	800bcd4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800bcca:	6839      	ldr	r1, [r7, #0]
 800bccc:	6878      	ldr	r0, [r7, #4]
 800bcce:	f000 f88a 	bl	800bde6 <USBD_CtlError>
      break;
 800bcd2:	bf00      	nop
  }
}
 800bcd4:	bf00      	nop
 800bcd6:	3708      	adds	r7, #8
 800bcd8:	46bd      	mov	sp, r7
 800bcda:	bd80      	pop	{r7, pc}

0800bcdc <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bcdc:	b580      	push	{r7, lr}
 800bcde:	b082      	sub	sp, #8
 800bce0:	af00      	add	r7, sp, #0
 800bce2:	6078      	str	r0, [r7, #4]
 800bce4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800bce6:	683b      	ldr	r3, [r7, #0]
 800bce8:	885b      	ldrh	r3, [r3, #2]
 800bcea:	2b01      	cmp	r3, #1
 800bcec:	d107      	bne.n	800bcfe <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	2201      	movs	r2, #1
 800bcf2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800bcf6:	6878      	ldr	r0, [r7, #4]
 800bcf8:	f000 f94c 	bl	800bf94 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800bcfc:	e013      	b.n	800bd26 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800bcfe:	683b      	ldr	r3, [r7, #0]
 800bd00:	885b      	ldrh	r3, [r3, #2]
 800bd02:	2b02      	cmp	r3, #2
 800bd04:	d10b      	bne.n	800bd1e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800bd06:	683b      	ldr	r3, [r7, #0]
 800bd08:	889b      	ldrh	r3, [r3, #4]
 800bd0a:	0a1b      	lsrs	r3, r3, #8
 800bd0c:	b29b      	uxth	r3, r3
 800bd0e:	b2da      	uxtb	r2, r3
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800bd16:	6878      	ldr	r0, [r7, #4]
 800bd18:	f000 f93c 	bl	800bf94 <USBD_CtlSendStatus>
}
 800bd1c:	e003      	b.n	800bd26 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800bd1e:	6839      	ldr	r1, [r7, #0]
 800bd20:	6878      	ldr	r0, [r7, #4]
 800bd22:	f000 f860 	bl	800bde6 <USBD_CtlError>
}
 800bd26:	bf00      	nop
 800bd28:	3708      	adds	r7, #8
 800bd2a:	46bd      	mov	sp, r7
 800bd2c:	bd80      	pop	{r7, pc}

0800bd2e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bd2e:	b580      	push	{r7, lr}
 800bd30:	b082      	sub	sp, #8
 800bd32:	af00      	add	r7, sp, #0
 800bd34:	6078      	str	r0, [r7, #4]
 800bd36:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bd3e:	b2db      	uxtb	r3, r3
 800bd40:	3b01      	subs	r3, #1
 800bd42:	2b02      	cmp	r3, #2
 800bd44:	d80b      	bhi.n	800bd5e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800bd46:	683b      	ldr	r3, [r7, #0]
 800bd48:	885b      	ldrh	r3, [r3, #2]
 800bd4a:	2b01      	cmp	r3, #1
 800bd4c:	d10c      	bne.n	800bd68 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	2200      	movs	r2, #0
 800bd52:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800bd56:	6878      	ldr	r0, [r7, #4]
 800bd58:	f000 f91c 	bl	800bf94 <USBD_CtlSendStatus>
      }
      break;
 800bd5c:	e004      	b.n	800bd68 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800bd5e:	6839      	ldr	r1, [r7, #0]
 800bd60:	6878      	ldr	r0, [r7, #4]
 800bd62:	f000 f840 	bl	800bde6 <USBD_CtlError>
      break;
 800bd66:	e000      	b.n	800bd6a <USBD_ClrFeature+0x3c>
      break;
 800bd68:	bf00      	nop
  }
}
 800bd6a:	bf00      	nop
 800bd6c:	3708      	adds	r7, #8
 800bd6e:	46bd      	mov	sp, r7
 800bd70:	bd80      	pop	{r7, pc}

0800bd72 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800bd72:	b580      	push	{r7, lr}
 800bd74:	b084      	sub	sp, #16
 800bd76:	af00      	add	r7, sp, #0
 800bd78:	6078      	str	r0, [r7, #4]
 800bd7a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800bd7c:	683b      	ldr	r3, [r7, #0]
 800bd7e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800bd80:	68fb      	ldr	r3, [r7, #12]
 800bd82:	781a      	ldrb	r2, [r3, #0]
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800bd88:	68fb      	ldr	r3, [r7, #12]
 800bd8a:	3301      	adds	r3, #1
 800bd8c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800bd8e:	68fb      	ldr	r3, [r7, #12]
 800bd90:	781a      	ldrb	r2, [r3, #0]
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800bd96:	68fb      	ldr	r3, [r7, #12]
 800bd98:	3301      	adds	r3, #1
 800bd9a:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800bd9c:	68f8      	ldr	r0, [r7, #12]
 800bd9e:	f7ff fa40 	bl	800b222 <SWAPBYTE>
 800bda2:	4603      	mov	r3, r0
 800bda4:	461a      	mov	r2, r3
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800bdaa:	68fb      	ldr	r3, [r7, #12]
 800bdac:	3301      	adds	r3, #1
 800bdae:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800bdb0:	68fb      	ldr	r3, [r7, #12]
 800bdb2:	3301      	adds	r3, #1
 800bdb4:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800bdb6:	68f8      	ldr	r0, [r7, #12]
 800bdb8:	f7ff fa33 	bl	800b222 <SWAPBYTE>
 800bdbc:	4603      	mov	r3, r0
 800bdbe:	461a      	mov	r2, r3
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	3301      	adds	r3, #1
 800bdc8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800bdca:	68fb      	ldr	r3, [r7, #12]
 800bdcc:	3301      	adds	r3, #1
 800bdce:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800bdd0:	68f8      	ldr	r0, [r7, #12]
 800bdd2:	f7ff fa26 	bl	800b222 <SWAPBYTE>
 800bdd6:	4603      	mov	r3, r0
 800bdd8:	461a      	mov	r2, r3
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	80da      	strh	r2, [r3, #6]
}
 800bdde:	bf00      	nop
 800bde0:	3710      	adds	r7, #16
 800bde2:	46bd      	mov	sp, r7
 800bde4:	bd80      	pop	{r7, pc}

0800bde6 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bde6:	b580      	push	{r7, lr}
 800bde8:	b082      	sub	sp, #8
 800bdea:	af00      	add	r7, sp, #0
 800bdec:	6078      	str	r0, [r7, #4]
 800bdee:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800bdf0:	2180      	movs	r1, #128	@ 0x80
 800bdf2:	6878      	ldr	r0, [r7, #4]
 800bdf4:	f000 fd48 	bl	800c888 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800bdf8:	2100      	movs	r1, #0
 800bdfa:	6878      	ldr	r0, [r7, #4]
 800bdfc:	f000 fd44 	bl	800c888 <USBD_LL_StallEP>
}
 800be00:	bf00      	nop
 800be02:	3708      	adds	r7, #8
 800be04:	46bd      	mov	sp, r7
 800be06:	bd80      	pop	{r7, pc}

0800be08 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800be08:	b580      	push	{r7, lr}
 800be0a:	b086      	sub	sp, #24
 800be0c:	af00      	add	r7, sp, #0
 800be0e:	60f8      	str	r0, [r7, #12]
 800be10:	60b9      	str	r1, [r7, #8]
 800be12:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800be14:	2300      	movs	r3, #0
 800be16:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800be18:	68fb      	ldr	r3, [r7, #12]
 800be1a:	2b00      	cmp	r3, #0
 800be1c:	d042      	beq.n	800bea4 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800be22:	6938      	ldr	r0, [r7, #16]
 800be24:	f000 f842 	bl	800beac <USBD_GetLen>
 800be28:	4603      	mov	r3, r0
 800be2a:	3301      	adds	r3, #1
 800be2c:	005b      	lsls	r3, r3, #1
 800be2e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800be32:	d808      	bhi.n	800be46 <USBD_GetString+0x3e>
 800be34:	6938      	ldr	r0, [r7, #16]
 800be36:	f000 f839 	bl	800beac <USBD_GetLen>
 800be3a:	4603      	mov	r3, r0
 800be3c:	3301      	adds	r3, #1
 800be3e:	b29b      	uxth	r3, r3
 800be40:	005b      	lsls	r3, r3, #1
 800be42:	b29a      	uxth	r2, r3
 800be44:	e001      	b.n	800be4a <USBD_GetString+0x42>
 800be46:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800be4e:	7dfb      	ldrb	r3, [r7, #23]
 800be50:	68ba      	ldr	r2, [r7, #8]
 800be52:	4413      	add	r3, r2
 800be54:	687a      	ldr	r2, [r7, #4]
 800be56:	7812      	ldrb	r2, [r2, #0]
 800be58:	701a      	strb	r2, [r3, #0]
  idx++;
 800be5a:	7dfb      	ldrb	r3, [r7, #23]
 800be5c:	3301      	adds	r3, #1
 800be5e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800be60:	7dfb      	ldrb	r3, [r7, #23]
 800be62:	68ba      	ldr	r2, [r7, #8]
 800be64:	4413      	add	r3, r2
 800be66:	2203      	movs	r2, #3
 800be68:	701a      	strb	r2, [r3, #0]
  idx++;
 800be6a:	7dfb      	ldrb	r3, [r7, #23]
 800be6c:	3301      	adds	r3, #1
 800be6e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800be70:	e013      	b.n	800be9a <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800be72:	7dfb      	ldrb	r3, [r7, #23]
 800be74:	68ba      	ldr	r2, [r7, #8]
 800be76:	4413      	add	r3, r2
 800be78:	693a      	ldr	r2, [r7, #16]
 800be7a:	7812      	ldrb	r2, [r2, #0]
 800be7c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800be7e:	693b      	ldr	r3, [r7, #16]
 800be80:	3301      	adds	r3, #1
 800be82:	613b      	str	r3, [r7, #16]
    idx++;
 800be84:	7dfb      	ldrb	r3, [r7, #23]
 800be86:	3301      	adds	r3, #1
 800be88:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800be8a:	7dfb      	ldrb	r3, [r7, #23]
 800be8c:	68ba      	ldr	r2, [r7, #8]
 800be8e:	4413      	add	r3, r2
 800be90:	2200      	movs	r2, #0
 800be92:	701a      	strb	r2, [r3, #0]
    idx++;
 800be94:	7dfb      	ldrb	r3, [r7, #23]
 800be96:	3301      	adds	r3, #1
 800be98:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800be9a:	693b      	ldr	r3, [r7, #16]
 800be9c:	781b      	ldrb	r3, [r3, #0]
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	d1e7      	bne.n	800be72 <USBD_GetString+0x6a>
 800bea2:	e000      	b.n	800bea6 <USBD_GetString+0x9e>
    return;
 800bea4:	bf00      	nop
  }
}
 800bea6:	3718      	adds	r7, #24
 800bea8:	46bd      	mov	sp, r7
 800beaa:	bd80      	pop	{r7, pc}

0800beac <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800beac:	b480      	push	{r7}
 800beae:	b085      	sub	sp, #20
 800beb0:	af00      	add	r7, sp, #0
 800beb2:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800beb4:	2300      	movs	r3, #0
 800beb6:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800bebc:	e005      	b.n	800beca <USBD_GetLen+0x1e>
  {
    len++;
 800bebe:	7bfb      	ldrb	r3, [r7, #15]
 800bec0:	3301      	adds	r3, #1
 800bec2:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800bec4:	68bb      	ldr	r3, [r7, #8]
 800bec6:	3301      	adds	r3, #1
 800bec8:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800beca:	68bb      	ldr	r3, [r7, #8]
 800becc:	781b      	ldrb	r3, [r3, #0]
 800bece:	2b00      	cmp	r3, #0
 800bed0:	d1f5      	bne.n	800bebe <USBD_GetLen+0x12>
  }

  return len;
 800bed2:	7bfb      	ldrb	r3, [r7, #15]
}
 800bed4:	4618      	mov	r0, r3
 800bed6:	3714      	adds	r7, #20
 800bed8:	46bd      	mov	sp, r7
 800beda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bede:	4770      	bx	lr

0800bee0 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800bee0:	b580      	push	{r7, lr}
 800bee2:	b084      	sub	sp, #16
 800bee4:	af00      	add	r7, sp, #0
 800bee6:	60f8      	str	r0, [r7, #12]
 800bee8:	60b9      	str	r1, [r7, #8]
 800beea:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800beec:	68fb      	ldr	r3, [r7, #12]
 800beee:	2202      	movs	r2, #2
 800bef0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800bef4:	68fb      	ldr	r3, [r7, #12]
 800bef6:	687a      	ldr	r2, [r7, #4]
 800bef8:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800befa:	68fb      	ldr	r3, [r7, #12]
 800befc:	687a      	ldr	r2, [r7, #4]
 800befe:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	68ba      	ldr	r2, [r7, #8]
 800bf04:	2100      	movs	r1, #0
 800bf06:	68f8      	ldr	r0, [r7, #12]
 800bf08:	f000 fd47 	bl	800c99a <USBD_LL_Transmit>

  return USBD_OK;
 800bf0c:	2300      	movs	r3, #0
}
 800bf0e:	4618      	mov	r0, r3
 800bf10:	3710      	adds	r7, #16
 800bf12:	46bd      	mov	sp, r7
 800bf14:	bd80      	pop	{r7, pc}

0800bf16 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800bf16:	b580      	push	{r7, lr}
 800bf18:	b084      	sub	sp, #16
 800bf1a:	af00      	add	r7, sp, #0
 800bf1c:	60f8      	str	r0, [r7, #12]
 800bf1e:	60b9      	str	r1, [r7, #8]
 800bf20:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	68ba      	ldr	r2, [r7, #8]
 800bf26:	2100      	movs	r1, #0
 800bf28:	68f8      	ldr	r0, [r7, #12]
 800bf2a:	f000 fd36 	bl	800c99a <USBD_LL_Transmit>

  return USBD_OK;
 800bf2e:	2300      	movs	r3, #0
}
 800bf30:	4618      	mov	r0, r3
 800bf32:	3710      	adds	r7, #16
 800bf34:	46bd      	mov	sp, r7
 800bf36:	bd80      	pop	{r7, pc}

0800bf38 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800bf38:	b580      	push	{r7, lr}
 800bf3a:	b084      	sub	sp, #16
 800bf3c:	af00      	add	r7, sp, #0
 800bf3e:	60f8      	str	r0, [r7, #12]
 800bf40:	60b9      	str	r1, [r7, #8]
 800bf42:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800bf44:	68fb      	ldr	r3, [r7, #12]
 800bf46:	2203      	movs	r2, #3
 800bf48:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800bf4c:	68fb      	ldr	r3, [r7, #12]
 800bf4e:	687a      	ldr	r2, [r7, #4]
 800bf50:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800bf54:	68fb      	ldr	r3, [r7, #12]
 800bf56:	687a      	ldr	r2, [r7, #4]
 800bf58:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	68ba      	ldr	r2, [r7, #8]
 800bf60:	2100      	movs	r1, #0
 800bf62:	68f8      	ldr	r0, [r7, #12]
 800bf64:	f000 fd3a 	bl	800c9dc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bf68:	2300      	movs	r3, #0
}
 800bf6a:	4618      	mov	r0, r3
 800bf6c:	3710      	adds	r7, #16
 800bf6e:	46bd      	mov	sp, r7
 800bf70:	bd80      	pop	{r7, pc}

0800bf72 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800bf72:	b580      	push	{r7, lr}
 800bf74:	b084      	sub	sp, #16
 800bf76:	af00      	add	r7, sp, #0
 800bf78:	60f8      	str	r0, [r7, #12]
 800bf7a:	60b9      	str	r1, [r7, #8]
 800bf7c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	68ba      	ldr	r2, [r7, #8]
 800bf82:	2100      	movs	r1, #0
 800bf84:	68f8      	ldr	r0, [r7, #12]
 800bf86:	f000 fd29 	bl	800c9dc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bf8a:	2300      	movs	r3, #0
}
 800bf8c:	4618      	mov	r0, r3
 800bf8e:	3710      	adds	r7, #16
 800bf90:	46bd      	mov	sp, r7
 800bf92:	bd80      	pop	{r7, pc}

0800bf94 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800bf94:	b580      	push	{r7, lr}
 800bf96:	b082      	sub	sp, #8
 800bf98:	af00      	add	r7, sp, #0
 800bf9a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	2204      	movs	r2, #4
 800bfa0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800bfa4:	2300      	movs	r3, #0
 800bfa6:	2200      	movs	r2, #0
 800bfa8:	2100      	movs	r1, #0
 800bfaa:	6878      	ldr	r0, [r7, #4]
 800bfac:	f000 fcf5 	bl	800c99a <USBD_LL_Transmit>

  return USBD_OK;
 800bfb0:	2300      	movs	r3, #0
}
 800bfb2:	4618      	mov	r0, r3
 800bfb4:	3708      	adds	r7, #8
 800bfb6:	46bd      	mov	sp, r7
 800bfb8:	bd80      	pop	{r7, pc}

0800bfba <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800bfba:	b580      	push	{r7, lr}
 800bfbc:	b082      	sub	sp, #8
 800bfbe:	af00      	add	r7, sp, #0
 800bfc0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	2205      	movs	r2, #5
 800bfc6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800bfca:	2300      	movs	r3, #0
 800bfcc:	2200      	movs	r2, #0
 800bfce:	2100      	movs	r1, #0
 800bfd0:	6878      	ldr	r0, [r7, #4]
 800bfd2:	f000 fd03 	bl	800c9dc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bfd6:	2300      	movs	r3, #0
}
 800bfd8:	4618      	mov	r0, r3
 800bfda:	3708      	adds	r7, #8
 800bfdc:	46bd      	mov	sp, r7
 800bfde:	bd80      	pop	{r7, pc}

0800bfe0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800bfe0:	b480      	push	{r7}
 800bfe2:	b087      	sub	sp, #28
 800bfe4:	af00      	add	r7, sp, #0
 800bfe6:	60f8      	str	r0, [r7, #12]
 800bfe8:	60b9      	str	r1, [r7, #8]
 800bfea:	4613      	mov	r3, r2
 800bfec:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800bfee:	2301      	movs	r3, #1
 800bff0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800bff2:	2300      	movs	r3, #0
 800bff4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800bff6:	4b1f      	ldr	r3, [pc, #124]	@ (800c074 <FATFS_LinkDriverEx+0x94>)
 800bff8:	7a5b      	ldrb	r3, [r3, #9]
 800bffa:	b2db      	uxtb	r3, r3
 800bffc:	2b00      	cmp	r3, #0
 800bffe:	d131      	bne.n	800c064 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800c000:	4b1c      	ldr	r3, [pc, #112]	@ (800c074 <FATFS_LinkDriverEx+0x94>)
 800c002:	7a5b      	ldrb	r3, [r3, #9]
 800c004:	b2db      	uxtb	r3, r3
 800c006:	461a      	mov	r2, r3
 800c008:	4b1a      	ldr	r3, [pc, #104]	@ (800c074 <FATFS_LinkDriverEx+0x94>)
 800c00a:	2100      	movs	r1, #0
 800c00c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800c00e:	4b19      	ldr	r3, [pc, #100]	@ (800c074 <FATFS_LinkDriverEx+0x94>)
 800c010:	7a5b      	ldrb	r3, [r3, #9]
 800c012:	b2db      	uxtb	r3, r3
 800c014:	4a17      	ldr	r2, [pc, #92]	@ (800c074 <FATFS_LinkDriverEx+0x94>)
 800c016:	009b      	lsls	r3, r3, #2
 800c018:	4413      	add	r3, r2
 800c01a:	68fa      	ldr	r2, [r7, #12]
 800c01c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800c01e:	4b15      	ldr	r3, [pc, #84]	@ (800c074 <FATFS_LinkDriverEx+0x94>)
 800c020:	7a5b      	ldrb	r3, [r3, #9]
 800c022:	b2db      	uxtb	r3, r3
 800c024:	461a      	mov	r2, r3
 800c026:	4b13      	ldr	r3, [pc, #76]	@ (800c074 <FATFS_LinkDriverEx+0x94>)
 800c028:	4413      	add	r3, r2
 800c02a:	79fa      	ldrb	r2, [r7, #7]
 800c02c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800c02e:	4b11      	ldr	r3, [pc, #68]	@ (800c074 <FATFS_LinkDriverEx+0x94>)
 800c030:	7a5b      	ldrb	r3, [r3, #9]
 800c032:	b2db      	uxtb	r3, r3
 800c034:	1c5a      	adds	r2, r3, #1
 800c036:	b2d1      	uxtb	r1, r2
 800c038:	4a0e      	ldr	r2, [pc, #56]	@ (800c074 <FATFS_LinkDriverEx+0x94>)
 800c03a:	7251      	strb	r1, [r2, #9]
 800c03c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800c03e:	7dbb      	ldrb	r3, [r7, #22]
 800c040:	3330      	adds	r3, #48	@ 0x30
 800c042:	b2da      	uxtb	r2, r3
 800c044:	68bb      	ldr	r3, [r7, #8]
 800c046:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800c048:	68bb      	ldr	r3, [r7, #8]
 800c04a:	3301      	adds	r3, #1
 800c04c:	223a      	movs	r2, #58	@ 0x3a
 800c04e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800c050:	68bb      	ldr	r3, [r7, #8]
 800c052:	3302      	adds	r3, #2
 800c054:	222f      	movs	r2, #47	@ 0x2f
 800c056:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800c058:	68bb      	ldr	r3, [r7, #8]
 800c05a:	3303      	adds	r3, #3
 800c05c:	2200      	movs	r2, #0
 800c05e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800c060:	2300      	movs	r3, #0
 800c062:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800c064:	7dfb      	ldrb	r3, [r7, #23]
}
 800c066:	4618      	mov	r0, r3
 800c068:	371c      	adds	r7, #28
 800c06a:	46bd      	mov	sp, r7
 800c06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c070:	4770      	bx	lr
 800c072:	bf00      	nop
 800c074:	2000ee78 	.word	0x2000ee78

0800c078 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800c078:	b580      	push	{r7, lr}
 800c07a:	b082      	sub	sp, #8
 800c07c:	af00      	add	r7, sp, #0
 800c07e:	6078      	str	r0, [r7, #4]
 800c080:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800c082:	2200      	movs	r2, #0
 800c084:	6839      	ldr	r1, [r7, #0]
 800c086:	6878      	ldr	r0, [r7, #4]
 800c088:	f7ff ffaa 	bl	800bfe0 <FATFS_LinkDriverEx>
 800c08c:	4603      	mov	r3, r0
}
 800c08e:	4618      	mov	r0, r3
 800c090:	3708      	adds	r7, #8
 800c092:	46bd      	mov	sp, r7
 800c094:	bd80      	pop	{r7, pc}
	...

0800c098 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800c098:	b580      	push	{r7, lr}
 800c09a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800c09c:	2200      	movs	r2, #0
 800c09e:	4912      	ldr	r1, [pc, #72]	@ (800c0e8 <MX_USB_DEVICE_Init+0x50>)
 800c0a0:	4812      	ldr	r0, [pc, #72]	@ (800c0ec <MX_USB_DEVICE_Init+0x54>)
 800c0a2:	f7fe fc9b 	bl	800a9dc <USBD_Init>
 800c0a6:	4603      	mov	r3, r0
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	d001      	beq.n	800c0b0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800c0ac:	f7f5 fc6c 	bl	8001988 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800c0b0:	490f      	ldr	r1, [pc, #60]	@ (800c0f0 <MX_USB_DEVICE_Init+0x58>)
 800c0b2:	480e      	ldr	r0, [pc, #56]	@ (800c0ec <MX_USB_DEVICE_Init+0x54>)
 800c0b4:	f7fe fcc2 	bl	800aa3c <USBD_RegisterClass>
 800c0b8:	4603      	mov	r3, r0
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	d001      	beq.n	800c0c2 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800c0be:	f7f5 fc63 	bl	8001988 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800c0c2:	490c      	ldr	r1, [pc, #48]	@ (800c0f4 <MX_USB_DEVICE_Init+0x5c>)
 800c0c4:	4809      	ldr	r0, [pc, #36]	@ (800c0ec <MX_USB_DEVICE_Init+0x54>)
 800c0c6:	f7fe fbb9 	bl	800a83c <USBD_CDC_RegisterInterface>
 800c0ca:	4603      	mov	r3, r0
 800c0cc:	2b00      	cmp	r3, #0
 800c0ce:	d001      	beq.n	800c0d4 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800c0d0:	f7f5 fc5a 	bl	8001988 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800c0d4:	4805      	ldr	r0, [pc, #20]	@ (800c0ec <MX_USB_DEVICE_Init+0x54>)
 800c0d6:	f7fe fce7 	bl	800aaa8 <USBD_Start>
 800c0da:	4603      	mov	r3, r0
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	d001      	beq.n	800c0e4 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800c0e0:	f7f5 fc52 	bl	8001988 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800c0e4:	bf00      	nop
 800c0e6:	bd80      	pop	{r7, pc}
 800c0e8:	200000c8 	.word	0x200000c8
 800c0ec:	2000ee84 	.word	0x2000ee84
 800c0f0:	20000034 	.word	0x20000034
 800c0f4:	200000b4 	.word	0x200000b4

0800c0f8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800c0f8:	b580      	push	{r7, lr}
 800c0fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800c0fc:	2200      	movs	r2, #0
 800c0fe:	4905      	ldr	r1, [pc, #20]	@ (800c114 <CDC_Init_FS+0x1c>)
 800c100:	4805      	ldr	r0, [pc, #20]	@ (800c118 <CDC_Init_FS+0x20>)
 800c102:	f7fe fbb5 	bl	800a870 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800c106:	4905      	ldr	r1, [pc, #20]	@ (800c11c <CDC_Init_FS+0x24>)
 800c108:	4803      	ldr	r0, [pc, #12]	@ (800c118 <CDC_Init_FS+0x20>)
 800c10a:	f7fe fbd3 	bl	800a8b4 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800c10e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800c110:	4618      	mov	r0, r3
 800c112:	bd80      	pop	{r7, pc}
 800c114:	2000f960 	.word	0x2000f960
 800c118:	2000ee84 	.word	0x2000ee84
 800c11c:	2000f160 	.word	0x2000f160

0800c120 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800c120:	b480      	push	{r7}
 800c122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800c124:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800c126:	4618      	mov	r0, r3
 800c128:	46bd      	mov	sp, r7
 800c12a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c12e:	4770      	bx	lr

0800c130 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800c130:	b480      	push	{r7}
 800c132:	b083      	sub	sp, #12
 800c134:	af00      	add	r7, sp, #0
 800c136:	4603      	mov	r3, r0
 800c138:	6039      	str	r1, [r7, #0]
 800c13a:	71fb      	strb	r3, [r7, #7]
 800c13c:	4613      	mov	r3, r2
 800c13e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800c140:	79fb      	ldrb	r3, [r7, #7]
 800c142:	2b23      	cmp	r3, #35	@ 0x23
 800c144:	d84a      	bhi.n	800c1dc <CDC_Control_FS+0xac>
 800c146:	a201      	add	r2, pc, #4	@ (adr r2, 800c14c <CDC_Control_FS+0x1c>)
 800c148:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c14c:	0800c1dd 	.word	0x0800c1dd
 800c150:	0800c1dd 	.word	0x0800c1dd
 800c154:	0800c1dd 	.word	0x0800c1dd
 800c158:	0800c1dd 	.word	0x0800c1dd
 800c15c:	0800c1dd 	.word	0x0800c1dd
 800c160:	0800c1dd 	.word	0x0800c1dd
 800c164:	0800c1dd 	.word	0x0800c1dd
 800c168:	0800c1dd 	.word	0x0800c1dd
 800c16c:	0800c1dd 	.word	0x0800c1dd
 800c170:	0800c1dd 	.word	0x0800c1dd
 800c174:	0800c1dd 	.word	0x0800c1dd
 800c178:	0800c1dd 	.word	0x0800c1dd
 800c17c:	0800c1dd 	.word	0x0800c1dd
 800c180:	0800c1dd 	.word	0x0800c1dd
 800c184:	0800c1dd 	.word	0x0800c1dd
 800c188:	0800c1dd 	.word	0x0800c1dd
 800c18c:	0800c1dd 	.word	0x0800c1dd
 800c190:	0800c1dd 	.word	0x0800c1dd
 800c194:	0800c1dd 	.word	0x0800c1dd
 800c198:	0800c1dd 	.word	0x0800c1dd
 800c19c:	0800c1dd 	.word	0x0800c1dd
 800c1a0:	0800c1dd 	.word	0x0800c1dd
 800c1a4:	0800c1dd 	.word	0x0800c1dd
 800c1a8:	0800c1dd 	.word	0x0800c1dd
 800c1ac:	0800c1dd 	.word	0x0800c1dd
 800c1b0:	0800c1dd 	.word	0x0800c1dd
 800c1b4:	0800c1dd 	.word	0x0800c1dd
 800c1b8:	0800c1dd 	.word	0x0800c1dd
 800c1bc:	0800c1dd 	.word	0x0800c1dd
 800c1c0:	0800c1dd 	.word	0x0800c1dd
 800c1c4:	0800c1dd 	.word	0x0800c1dd
 800c1c8:	0800c1dd 	.word	0x0800c1dd
 800c1cc:	0800c1dd 	.word	0x0800c1dd
 800c1d0:	0800c1dd 	.word	0x0800c1dd
 800c1d4:	0800c1dd 	.word	0x0800c1dd
 800c1d8:	0800c1dd 	.word	0x0800c1dd
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800c1dc:	bf00      	nop
  }

  return (USBD_OK);
 800c1de:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800c1e0:	4618      	mov	r0, r3
 800c1e2:	370c      	adds	r7, #12
 800c1e4:	46bd      	mov	sp, r7
 800c1e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1ea:	4770      	bx	lr

0800c1ec <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800c1ec:	b580      	push	{r7, lr}
 800c1ee:	b082      	sub	sp, #8
 800c1f0:	af00      	add	r7, sp, #0
 800c1f2:	6078      	str	r0, [r7, #4]
 800c1f4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800c1f6:	6879      	ldr	r1, [r7, #4]
 800c1f8:	4805      	ldr	r0, [pc, #20]	@ (800c210 <CDC_Receive_FS+0x24>)
 800c1fa:	f7fe fb5b 	bl	800a8b4 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800c1fe:	4804      	ldr	r0, [pc, #16]	@ (800c210 <CDC_Receive_FS+0x24>)
 800c200:	f7fe fbb6 	bl	800a970 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800c204:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800c206:	4618      	mov	r0, r3
 800c208:	3708      	adds	r7, #8
 800c20a:	46bd      	mov	sp, r7
 800c20c:	bd80      	pop	{r7, pc}
 800c20e:	bf00      	nop
 800c210:	2000ee84 	.word	0x2000ee84

0800c214 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800c214:	b580      	push	{r7, lr}
 800c216:	b084      	sub	sp, #16
 800c218:	af00      	add	r7, sp, #0
 800c21a:	6078      	str	r0, [r7, #4]
 800c21c:	460b      	mov	r3, r1
 800c21e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800c220:	2300      	movs	r3, #0
 800c222:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800c224:	4b0d      	ldr	r3, [pc, #52]	@ (800c25c <CDC_Transmit_FS+0x48>)
 800c226:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c22a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800c22c:	68bb      	ldr	r3, [r7, #8]
 800c22e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800c232:	2b00      	cmp	r3, #0
 800c234:	d001      	beq.n	800c23a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800c236:	2301      	movs	r3, #1
 800c238:	e00b      	b.n	800c252 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800c23a:	887b      	ldrh	r3, [r7, #2]
 800c23c:	461a      	mov	r2, r3
 800c23e:	6879      	ldr	r1, [r7, #4]
 800c240:	4806      	ldr	r0, [pc, #24]	@ (800c25c <CDC_Transmit_FS+0x48>)
 800c242:	f7fe fb15 	bl	800a870 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800c246:	4805      	ldr	r0, [pc, #20]	@ (800c25c <CDC_Transmit_FS+0x48>)
 800c248:	f7fe fb52 	bl	800a8f0 <USBD_CDC_TransmitPacket>
 800c24c:	4603      	mov	r3, r0
 800c24e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800c250:	7bfb      	ldrb	r3, [r7, #15]
}
 800c252:	4618      	mov	r0, r3
 800c254:	3710      	adds	r7, #16
 800c256:	46bd      	mov	sp, r7
 800c258:	bd80      	pop	{r7, pc}
 800c25a:	bf00      	nop
 800c25c:	2000ee84 	.word	0x2000ee84

0800c260 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800c260:	b480      	push	{r7}
 800c262:	b087      	sub	sp, #28
 800c264:	af00      	add	r7, sp, #0
 800c266:	60f8      	str	r0, [r7, #12]
 800c268:	60b9      	str	r1, [r7, #8]
 800c26a:	4613      	mov	r3, r2
 800c26c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800c26e:	2300      	movs	r3, #0
 800c270:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800c272:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c276:	4618      	mov	r0, r3
 800c278:	371c      	adds	r7, #28
 800c27a:	46bd      	mov	sp, r7
 800c27c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c280:	4770      	bx	lr
	...

0800c284 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c284:	b480      	push	{r7}
 800c286:	b083      	sub	sp, #12
 800c288:	af00      	add	r7, sp, #0
 800c28a:	4603      	mov	r3, r0
 800c28c:	6039      	str	r1, [r7, #0]
 800c28e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800c290:	683b      	ldr	r3, [r7, #0]
 800c292:	2212      	movs	r2, #18
 800c294:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800c296:	4b03      	ldr	r3, [pc, #12]	@ (800c2a4 <USBD_FS_DeviceDescriptor+0x20>)
}
 800c298:	4618      	mov	r0, r3
 800c29a:	370c      	adds	r7, #12
 800c29c:	46bd      	mov	sp, r7
 800c29e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2a2:	4770      	bx	lr
 800c2a4:	200000e4 	.word	0x200000e4

0800c2a8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c2a8:	b480      	push	{r7}
 800c2aa:	b083      	sub	sp, #12
 800c2ac:	af00      	add	r7, sp, #0
 800c2ae:	4603      	mov	r3, r0
 800c2b0:	6039      	str	r1, [r7, #0]
 800c2b2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800c2b4:	683b      	ldr	r3, [r7, #0]
 800c2b6:	2204      	movs	r2, #4
 800c2b8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800c2ba:	4b03      	ldr	r3, [pc, #12]	@ (800c2c8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800c2bc:	4618      	mov	r0, r3
 800c2be:	370c      	adds	r7, #12
 800c2c0:	46bd      	mov	sp, r7
 800c2c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2c6:	4770      	bx	lr
 800c2c8:	200000f8 	.word	0x200000f8

0800c2cc <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c2cc:	b580      	push	{r7, lr}
 800c2ce:	b082      	sub	sp, #8
 800c2d0:	af00      	add	r7, sp, #0
 800c2d2:	4603      	mov	r3, r0
 800c2d4:	6039      	str	r1, [r7, #0]
 800c2d6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c2d8:	79fb      	ldrb	r3, [r7, #7]
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	d105      	bne.n	800c2ea <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c2de:	683a      	ldr	r2, [r7, #0]
 800c2e0:	4907      	ldr	r1, [pc, #28]	@ (800c300 <USBD_FS_ProductStrDescriptor+0x34>)
 800c2e2:	4808      	ldr	r0, [pc, #32]	@ (800c304 <USBD_FS_ProductStrDescriptor+0x38>)
 800c2e4:	f7ff fd90 	bl	800be08 <USBD_GetString>
 800c2e8:	e004      	b.n	800c2f4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c2ea:	683a      	ldr	r2, [r7, #0]
 800c2ec:	4904      	ldr	r1, [pc, #16]	@ (800c300 <USBD_FS_ProductStrDescriptor+0x34>)
 800c2ee:	4805      	ldr	r0, [pc, #20]	@ (800c304 <USBD_FS_ProductStrDescriptor+0x38>)
 800c2f0:	f7ff fd8a 	bl	800be08 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c2f4:	4b02      	ldr	r3, [pc, #8]	@ (800c300 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800c2f6:	4618      	mov	r0, r3
 800c2f8:	3708      	adds	r7, #8
 800c2fa:	46bd      	mov	sp, r7
 800c2fc:	bd80      	pop	{r7, pc}
 800c2fe:	bf00      	nop
 800c300:	20010160 	.word	0x20010160
 800c304:	08015110 	.word	0x08015110

0800c308 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c308:	b580      	push	{r7, lr}
 800c30a:	b082      	sub	sp, #8
 800c30c:	af00      	add	r7, sp, #0
 800c30e:	4603      	mov	r3, r0
 800c310:	6039      	str	r1, [r7, #0]
 800c312:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800c314:	683a      	ldr	r2, [r7, #0]
 800c316:	4904      	ldr	r1, [pc, #16]	@ (800c328 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800c318:	4804      	ldr	r0, [pc, #16]	@ (800c32c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800c31a:	f7ff fd75 	bl	800be08 <USBD_GetString>
  return USBD_StrDesc;
 800c31e:	4b02      	ldr	r3, [pc, #8]	@ (800c328 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800c320:	4618      	mov	r0, r3
 800c322:	3708      	adds	r7, #8
 800c324:	46bd      	mov	sp, r7
 800c326:	bd80      	pop	{r7, pc}
 800c328:	20010160 	.word	0x20010160
 800c32c:	08015128 	.word	0x08015128

0800c330 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c330:	b580      	push	{r7, lr}
 800c332:	b082      	sub	sp, #8
 800c334:	af00      	add	r7, sp, #0
 800c336:	4603      	mov	r3, r0
 800c338:	6039      	str	r1, [r7, #0]
 800c33a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800c33c:	683b      	ldr	r3, [r7, #0]
 800c33e:	221a      	movs	r2, #26
 800c340:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800c342:	f000 f843 	bl	800c3cc <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800c346:	4b02      	ldr	r3, [pc, #8]	@ (800c350 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800c348:	4618      	mov	r0, r3
 800c34a:	3708      	adds	r7, #8
 800c34c:	46bd      	mov	sp, r7
 800c34e:	bd80      	pop	{r7, pc}
 800c350:	200000fc 	.word	0x200000fc

0800c354 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c354:	b580      	push	{r7, lr}
 800c356:	b082      	sub	sp, #8
 800c358:	af00      	add	r7, sp, #0
 800c35a:	4603      	mov	r3, r0
 800c35c:	6039      	str	r1, [r7, #0]
 800c35e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800c360:	79fb      	ldrb	r3, [r7, #7]
 800c362:	2b00      	cmp	r3, #0
 800c364:	d105      	bne.n	800c372 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c366:	683a      	ldr	r2, [r7, #0]
 800c368:	4907      	ldr	r1, [pc, #28]	@ (800c388 <USBD_FS_ConfigStrDescriptor+0x34>)
 800c36a:	4808      	ldr	r0, [pc, #32]	@ (800c38c <USBD_FS_ConfigStrDescriptor+0x38>)
 800c36c:	f7ff fd4c 	bl	800be08 <USBD_GetString>
 800c370:	e004      	b.n	800c37c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c372:	683a      	ldr	r2, [r7, #0]
 800c374:	4904      	ldr	r1, [pc, #16]	@ (800c388 <USBD_FS_ConfigStrDescriptor+0x34>)
 800c376:	4805      	ldr	r0, [pc, #20]	@ (800c38c <USBD_FS_ConfigStrDescriptor+0x38>)
 800c378:	f7ff fd46 	bl	800be08 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c37c:	4b02      	ldr	r3, [pc, #8]	@ (800c388 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800c37e:	4618      	mov	r0, r3
 800c380:	3708      	adds	r7, #8
 800c382:	46bd      	mov	sp, r7
 800c384:	bd80      	pop	{r7, pc}
 800c386:	bf00      	nop
 800c388:	20010160 	.word	0x20010160
 800c38c:	0801513c 	.word	0x0801513c

0800c390 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c390:	b580      	push	{r7, lr}
 800c392:	b082      	sub	sp, #8
 800c394:	af00      	add	r7, sp, #0
 800c396:	4603      	mov	r3, r0
 800c398:	6039      	str	r1, [r7, #0]
 800c39a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c39c:	79fb      	ldrb	r3, [r7, #7]
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	d105      	bne.n	800c3ae <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c3a2:	683a      	ldr	r2, [r7, #0]
 800c3a4:	4907      	ldr	r1, [pc, #28]	@ (800c3c4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c3a6:	4808      	ldr	r0, [pc, #32]	@ (800c3c8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c3a8:	f7ff fd2e 	bl	800be08 <USBD_GetString>
 800c3ac:	e004      	b.n	800c3b8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c3ae:	683a      	ldr	r2, [r7, #0]
 800c3b0:	4904      	ldr	r1, [pc, #16]	@ (800c3c4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c3b2:	4805      	ldr	r0, [pc, #20]	@ (800c3c8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c3b4:	f7ff fd28 	bl	800be08 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c3b8:	4b02      	ldr	r3, [pc, #8]	@ (800c3c4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800c3ba:	4618      	mov	r0, r3
 800c3bc:	3708      	adds	r7, #8
 800c3be:	46bd      	mov	sp, r7
 800c3c0:	bd80      	pop	{r7, pc}
 800c3c2:	bf00      	nop
 800c3c4:	20010160 	.word	0x20010160
 800c3c8:	08015148 	.word	0x08015148

0800c3cc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800c3cc:	b580      	push	{r7, lr}
 800c3ce:	b084      	sub	sp, #16
 800c3d0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800c3d2:	4b0f      	ldr	r3, [pc, #60]	@ (800c410 <Get_SerialNum+0x44>)
 800c3d4:	681b      	ldr	r3, [r3, #0]
 800c3d6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800c3d8:	4b0e      	ldr	r3, [pc, #56]	@ (800c414 <Get_SerialNum+0x48>)
 800c3da:	681b      	ldr	r3, [r3, #0]
 800c3dc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800c3de:	4b0e      	ldr	r3, [pc, #56]	@ (800c418 <Get_SerialNum+0x4c>)
 800c3e0:	681b      	ldr	r3, [r3, #0]
 800c3e2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800c3e4:	68fa      	ldr	r2, [r7, #12]
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	4413      	add	r3, r2
 800c3ea:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800c3ec:	68fb      	ldr	r3, [r7, #12]
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	d009      	beq.n	800c406 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800c3f2:	2208      	movs	r2, #8
 800c3f4:	4909      	ldr	r1, [pc, #36]	@ (800c41c <Get_SerialNum+0x50>)
 800c3f6:	68f8      	ldr	r0, [r7, #12]
 800c3f8:	f000 f814 	bl	800c424 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800c3fc:	2204      	movs	r2, #4
 800c3fe:	4908      	ldr	r1, [pc, #32]	@ (800c420 <Get_SerialNum+0x54>)
 800c400:	68b8      	ldr	r0, [r7, #8]
 800c402:	f000 f80f 	bl	800c424 <IntToUnicode>
  }
}
 800c406:	bf00      	nop
 800c408:	3710      	adds	r7, #16
 800c40a:	46bd      	mov	sp, r7
 800c40c:	bd80      	pop	{r7, pc}
 800c40e:	bf00      	nop
 800c410:	1fff7a10 	.word	0x1fff7a10
 800c414:	1fff7a14 	.word	0x1fff7a14
 800c418:	1fff7a18 	.word	0x1fff7a18
 800c41c:	200000fe 	.word	0x200000fe
 800c420:	2000010e 	.word	0x2000010e

0800c424 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800c424:	b480      	push	{r7}
 800c426:	b087      	sub	sp, #28
 800c428:	af00      	add	r7, sp, #0
 800c42a:	60f8      	str	r0, [r7, #12]
 800c42c:	60b9      	str	r1, [r7, #8]
 800c42e:	4613      	mov	r3, r2
 800c430:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800c432:	2300      	movs	r3, #0
 800c434:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800c436:	2300      	movs	r3, #0
 800c438:	75fb      	strb	r3, [r7, #23]
 800c43a:	e027      	b.n	800c48c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800c43c:	68fb      	ldr	r3, [r7, #12]
 800c43e:	0f1b      	lsrs	r3, r3, #28
 800c440:	2b09      	cmp	r3, #9
 800c442:	d80b      	bhi.n	800c45c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800c444:	68fb      	ldr	r3, [r7, #12]
 800c446:	0f1b      	lsrs	r3, r3, #28
 800c448:	b2da      	uxtb	r2, r3
 800c44a:	7dfb      	ldrb	r3, [r7, #23]
 800c44c:	005b      	lsls	r3, r3, #1
 800c44e:	4619      	mov	r1, r3
 800c450:	68bb      	ldr	r3, [r7, #8]
 800c452:	440b      	add	r3, r1
 800c454:	3230      	adds	r2, #48	@ 0x30
 800c456:	b2d2      	uxtb	r2, r2
 800c458:	701a      	strb	r2, [r3, #0]
 800c45a:	e00a      	b.n	800c472 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c45c:	68fb      	ldr	r3, [r7, #12]
 800c45e:	0f1b      	lsrs	r3, r3, #28
 800c460:	b2da      	uxtb	r2, r3
 800c462:	7dfb      	ldrb	r3, [r7, #23]
 800c464:	005b      	lsls	r3, r3, #1
 800c466:	4619      	mov	r1, r3
 800c468:	68bb      	ldr	r3, [r7, #8]
 800c46a:	440b      	add	r3, r1
 800c46c:	3237      	adds	r2, #55	@ 0x37
 800c46e:	b2d2      	uxtb	r2, r2
 800c470:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800c472:	68fb      	ldr	r3, [r7, #12]
 800c474:	011b      	lsls	r3, r3, #4
 800c476:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800c478:	7dfb      	ldrb	r3, [r7, #23]
 800c47a:	005b      	lsls	r3, r3, #1
 800c47c:	3301      	adds	r3, #1
 800c47e:	68ba      	ldr	r2, [r7, #8]
 800c480:	4413      	add	r3, r2
 800c482:	2200      	movs	r2, #0
 800c484:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800c486:	7dfb      	ldrb	r3, [r7, #23]
 800c488:	3301      	adds	r3, #1
 800c48a:	75fb      	strb	r3, [r7, #23]
 800c48c:	7dfa      	ldrb	r2, [r7, #23]
 800c48e:	79fb      	ldrb	r3, [r7, #7]
 800c490:	429a      	cmp	r2, r3
 800c492:	d3d3      	bcc.n	800c43c <IntToUnicode+0x18>
  }
}
 800c494:	bf00      	nop
 800c496:	bf00      	nop
 800c498:	371c      	adds	r7, #28
 800c49a:	46bd      	mov	sp, r7
 800c49c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4a0:	4770      	bx	lr
	...

0800c4a4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800c4a4:	b580      	push	{r7, lr}
 800c4a6:	b08a      	sub	sp, #40	@ 0x28
 800c4a8:	af00      	add	r7, sp, #0
 800c4aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c4ac:	f107 0314 	add.w	r3, r7, #20
 800c4b0:	2200      	movs	r2, #0
 800c4b2:	601a      	str	r2, [r3, #0]
 800c4b4:	605a      	str	r2, [r3, #4]
 800c4b6:	609a      	str	r2, [r3, #8]
 800c4b8:	60da      	str	r2, [r3, #12]
 800c4ba:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	681b      	ldr	r3, [r3, #0]
 800c4c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c4c4:	d13a      	bne.n	800c53c <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c4c6:	2300      	movs	r3, #0
 800c4c8:	613b      	str	r3, [r7, #16]
 800c4ca:	4b1e      	ldr	r3, [pc, #120]	@ (800c544 <HAL_PCD_MspInit+0xa0>)
 800c4cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c4ce:	4a1d      	ldr	r2, [pc, #116]	@ (800c544 <HAL_PCD_MspInit+0xa0>)
 800c4d0:	f043 0301 	orr.w	r3, r3, #1
 800c4d4:	6313      	str	r3, [r2, #48]	@ 0x30
 800c4d6:	4b1b      	ldr	r3, [pc, #108]	@ (800c544 <HAL_PCD_MspInit+0xa0>)
 800c4d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c4da:	f003 0301 	and.w	r3, r3, #1
 800c4de:	613b      	str	r3, [r7, #16]
 800c4e0:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800c4e2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800c4e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c4e8:	2302      	movs	r3, #2
 800c4ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c4ec:	2300      	movs	r3, #0
 800c4ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c4f0:	2303      	movs	r3, #3
 800c4f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800c4f4:	230a      	movs	r3, #10
 800c4f6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c4f8:	f107 0314 	add.w	r3, r7, #20
 800c4fc:	4619      	mov	r1, r3
 800c4fe:	4812      	ldr	r0, [pc, #72]	@ (800c548 <HAL_PCD_MspInit+0xa4>)
 800c500:	f7f6 fc08 	bl	8002d14 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800c504:	4b0f      	ldr	r3, [pc, #60]	@ (800c544 <HAL_PCD_MspInit+0xa0>)
 800c506:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c508:	4a0e      	ldr	r2, [pc, #56]	@ (800c544 <HAL_PCD_MspInit+0xa0>)
 800c50a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c50e:	6353      	str	r3, [r2, #52]	@ 0x34
 800c510:	2300      	movs	r3, #0
 800c512:	60fb      	str	r3, [r7, #12]
 800c514:	4b0b      	ldr	r3, [pc, #44]	@ (800c544 <HAL_PCD_MspInit+0xa0>)
 800c516:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c518:	4a0a      	ldr	r2, [pc, #40]	@ (800c544 <HAL_PCD_MspInit+0xa0>)
 800c51a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800c51e:	6453      	str	r3, [r2, #68]	@ 0x44
 800c520:	4b08      	ldr	r3, [pc, #32]	@ (800c544 <HAL_PCD_MspInit+0xa0>)
 800c522:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c524:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c528:	60fb      	str	r3, [r7, #12]
 800c52a:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800c52c:	2200      	movs	r2, #0
 800c52e:	2100      	movs	r1, #0
 800c530:	2043      	movs	r0, #67	@ 0x43
 800c532:	f7f5 ff4e 	bl	80023d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800c536:	2043      	movs	r0, #67	@ 0x43
 800c538:	f7f5 ff67 	bl	800240a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800c53c:	bf00      	nop
 800c53e:	3728      	adds	r7, #40	@ 0x28
 800c540:	46bd      	mov	sp, r7
 800c542:	bd80      	pop	{r7, pc}
 800c544:	40023800 	.word	0x40023800
 800c548:	40020000 	.word	0x40020000

0800c54c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c54c:	b580      	push	{r7, lr}
 800c54e:	b082      	sub	sp, #8
 800c550:	af00      	add	r7, sp, #0
 800c552:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800c560:	4619      	mov	r1, r3
 800c562:	4610      	mov	r0, r2
 800c564:	f7fe faed 	bl	800ab42 <USBD_LL_SetupStage>
}
 800c568:	bf00      	nop
 800c56a:	3708      	adds	r7, #8
 800c56c:	46bd      	mov	sp, r7
 800c56e:	bd80      	pop	{r7, pc}

0800c570 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c570:	b580      	push	{r7, lr}
 800c572:	b082      	sub	sp, #8
 800c574:	af00      	add	r7, sp, #0
 800c576:	6078      	str	r0, [r7, #4]
 800c578:	460b      	mov	r3, r1
 800c57a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800c582:	78fa      	ldrb	r2, [r7, #3]
 800c584:	6879      	ldr	r1, [r7, #4]
 800c586:	4613      	mov	r3, r2
 800c588:	00db      	lsls	r3, r3, #3
 800c58a:	4413      	add	r3, r2
 800c58c:	009b      	lsls	r3, r3, #2
 800c58e:	440b      	add	r3, r1
 800c590:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800c594:	681a      	ldr	r2, [r3, #0]
 800c596:	78fb      	ldrb	r3, [r7, #3]
 800c598:	4619      	mov	r1, r3
 800c59a:	f7fe fb27 	bl	800abec <USBD_LL_DataOutStage>
}
 800c59e:	bf00      	nop
 800c5a0:	3708      	adds	r7, #8
 800c5a2:	46bd      	mov	sp, r7
 800c5a4:	bd80      	pop	{r7, pc}

0800c5a6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c5a6:	b580      	push	{r7, lr}
 800c5a8:	b082      	sub	sp, #8
 800c5aa:	af00      	add	r7, sp, #0
 800c5ac:	6078      	str	r0, [r7, #4]
 800c5ae:	460b      	mov	r3, r1
 800c5b0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800c5b8:	78fa      	ldrb	r2, [r7, #3]
 800c5ba:	6879      	ldr	r1, [r7, #4]
 800c5bc:	4613      	mov	r3, r2
 800c5be:	00db      	lsls	r3, r3, #3
 800c5c0:	4413      	add	r3, r2
 800c5c2:	009b      	lsls	r3, r3, #2
 800c5c4:	440b      	add	r3, r1
 800c5c6:	3320      	adds	r3, #32
 800c5c8:	681a      	ldr	r2, [r3, #0]
 800c5ca:	78fb      	ldrb	r3, [r7, #3]
 800c5cc:	4619      	mov	r1, r3
 800c5ce:	f7fe fbc0 	bl	800ad52 <USBD_LL_DataInStage>
}
 800c5d2:	bf00      	nop
 800c5d4:	3708      	adds	r7, #8
 800c5d6:	46bd      	mov	sp, r7
 800c5d8:	bd80      	pop	{r7, pc}

0800c5da <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c5da:	b580      	push	{r7, lr}
 800c5dc:	b082      	sub	sp, #8
 800c5de:	af00      	add	r7, sp, #0
 800c5e0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c5e8:	4618      	mov	r0, r3
 800c5ea:	f7fe fcfa 	bl	800afe2 <USBD_LL_SOF>
}
 800c5ee:	bf00      	nop
 800c5f0:	3708      	adds	r7, #8
 800c5f2:	46bd      	mov	sp, r7
 800c5f4:	bd80      	pop	{r7, pc}

0800c5f6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c5f6:	b580      	push	{r7, lr}
 800c5f8:	b084      	sub	sp, #16
 800c5fa:	af00      	add	r7, sp, #0
 800c5fc:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800c5fe:	2301      	movs	r3, #1
 800c600:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	79db      	ldrb	r3, [r3, #7]
 800c606:	2b00      	cmp	r3, #0
 800c608:	d102      	bne.n	800c610 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800c60a:	2300      	movs	r3, #0
 800c60c:	73fb      	strb	r3, [r7, #15]
 800c60e:	e008      	b.n	800c622 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	79db      	ldrb	r3, [r3, #7]
 800c614:	2b02      	cmp	r3, #2
 800c616:	d102      	bne.n	800c61e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800c618:	2301      	movs	r3, #1
 800c61a:	73fb      	strb	r3, [r7, #15]
 800c61c:	e001      	b.n	800c622 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800c61e:	f7f5 f9b3 	bl	8001988 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c628:	7bfa      	ldrb	r2, [r7, #15]
 800c62a:	4611      	mov	r1, r2
 800c62c:	4618      	mov	r0, r3
 800c62e:	f7fe fc94 	bl	800af5a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c638:	4618      	mov	r0, r3
 800c63a:	f7fe fc3c 	bl	800aeb6 <USBD_LL_Reset>
}
 800c63e:	bf00      	nop
 800c640:	3710      	adds	r7, #16
 800c642:	46bd      	mov	sp, r7
 800c644:	bd80      	pop	{r7, pc}
	...

0800c648 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c648:	b580      	push	{r7, lr}
 800c64a:	b082      	sub	sp, #8
 800c64c:	af00      	add	r7, sp, #0
 800c64e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c656:	4618      	mov	r0, r3
 800c658:	f7fe fc8f 	bl	800af7a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c664:	681b      	ldr	r3, [r3, #0]
 800c666:	687a      	ldr	r2, [r7, #4]
 800c668:	6812      	ldr	r2, [r2, #0]
 800c66a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800c66e:	f043 0301 	orr.w	r3, r3, #1
 800c672:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	7adb      	ldrb	r3, [r3, #11]
 800c678:	2b00      	cmp	r3, #0
 800c67a:	d005      	beq.n	800c688 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c67c:	4b04      	ldr	r3, [pc, #16]	@ (800c690 <HAL_PCD_SuspendCallback+0x48>)
 800c67e:	691b      	ldr	r3, [r3, #16]
 800c680:	4a03      	ldr	r2, [pc, #12]	@ (800c690 <HAL_PCD_SuspendCallback+0x48>)
 800c682:	f043 0306 	orr.w	r3, r3, #6
 800c686:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800c688:	bf00      	nop
 800c68a:	3708      	adds	r7, #8
 800c68c:	46bd      	mov	sp, r7
 800c68e:	bd80      	pop	{r7, pc}
 800c690:	e000ed00 	.word	0xe000ed00

0800c694 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c694:	b580      	push	{r7, lr}
 800c696:	b082      	sub	sp, #8
 800c698:	af00      	add	r7, sp, #0
 800c69a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c6a2:	4618      	mov	r0, r3
 800c6a4:	f7fe fc85 	bl	800afb2 <USBD_LL_Resume>
}
 800c6a8:	bf00      	nop
 800c6aa:	3708      	adds	r7, #8
 800c6ac:	46bd      	mov	sp, r7
 800c6ae:	bd80      	pop	{r7, pc}

0800c6b0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c6b0:	b580      	push	{r7, lr}
 800c6b2:	b082      	sub	sp, #8
 800c6b4:	af00      	add	r7, sp, #0
 800c6b6:	6078      	str	r0, [r7, #4]
 800c6b8:	460b      	mov	r3, r1
 800c6ba:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c6c2:	78fa      	ldrb	r2, [r7, #3]
 800c6c4:	4611      	mov	r1, r2
 800c6c6:	4618      	mov	r0, r3
 800c6c8:	f7fe fcdd 	bl	800b086 <USBD_LL_IsoOUTIncomplete>
}
 800c6cc:	bf00      	nop
 800c6ce:	3708      	adds	r7, #8
 800c6d0:	46bd      	mov	sp, r7
 800c6d2:	bd80      	pop	{r7, pc}

0800c6d4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c6d4:	b580      	push	{r7, lr}
 800c6d6:	b082      	sub	sp, #8
 800c6d8:	af00      	add	r7, sp, #0
 800c6da:	6078      	str	r0, [r7, #4]
 800c6dc:	460b      	mov	r3, r1
 800c6de:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c6e6:	78fa      	ldrb	r2, [r7, #3]
 800c6e8:	4611      	mov	r1, r2
 800c6ea:	4618      	mov	r0, r3
 800c6ec:	f7fe fc99 	bl	800b022 <USBD_LL_IsoINIncomplete>
}
 800c6f0:	bf00      	nop
 800c6f2:	3708      	adds	r7, #8
 800c6f4:	46bd      	mov	sp, r7
 800c6f6:	bd80      	pop	{r7, pc}

0800c6f8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c6f8:	b580      	push	{r7, lr}
 800c6fa:	b082      	sub	sp, #8
 800c6fc:	af00      	add	r7, sp, #0
 800c6fe:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c706:	4618      	mov	r0, r3
 800c708:	f7fe fcef 	bl	800b0ea <USBD_LL_DevConnected>
}
 800c70c:	bf00      	nop
 800c70e:	3708      	adds	r7, #8
 800c710:	46bd      	mov	sp, r7
 800c712:	bd80      	pop	{r7, pc}

0800c714 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c714:	b580      	push	{r7, lr}
 800c716:	b082      	sub	sp, #8
 800c718:	af00      	add	r7, sp, #0
 800c71a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c722:	4618      	mov	r0, r3
 800c724:	f7fe fcec 	bl	800b100 <USBD_LL_DevDisconnected>
}
 800c728:	bf00      	nop
 800c72a:	3708      	adds	r7, #8
 800c72c:	46bd      	mov	sp, r7
 800c72e:	bd80      	pop	{r7, pc}

0800c730 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800c730:	b580      	push	{r7, lr}
 800c732:	b082      	sub	sp, #8
 800c734:	af00      	add	r7, sp, #0
 800c736:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	781b      	ldrb	r3, [r3, #0]
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d13c      	bne.n	800c7ba <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800c740:	4a20      	ldr	r2, [pc, #128]	@ (800c7c4 <USBD_LL_Init+0x94>)
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	4a1e      	ldr	r2, [pc, #120]	@ (800c7c4 <USBD_LL_Init+0x94>)
 800c74c:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800c750:	4b1c      	ldr	r3, [pc, #112]	@ (800c7c4 <USBD_LL_Init+0x94>)
 800c752:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800c756:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800c758:	4b1a      	ldr	r3, [pc, #104]	@ (800c7c4 <USBD_LL_Init+0x94>)
 800c75a:	2204      	movs	r2, #4
 800c75c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800c75e:	4b19      	ldr	r3, [pc, #100]	@ (800c7c4 <USBD_LL_Init+0x94>)
 800c760:	2202      	movs	r2, #2
 800c762:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800c764:	4b17      	ldr	r3, [pc, #92]	@ (800c7c4 <USBD_LL_Init+0x94>)
 800c766:	2200      	movs	r2, #0
 800c768:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800c76a:	4b16      	ldr	r3, [pc, #88]	@ (800c7c4 <USBD_LL_Init+0x94>)
 800c76c:	2202      	movs	r2, #2
 800c76e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800c770:	4b14      	ldr	r3, [pc, #80]	@ (800c7c4 <USBD_LL_Init+0x94>)
 800c772:	2200      	movs	r2, #0
 800c774:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800c776:	4b13      	ldr	r3, [pc, #76]	@ (800c7c4 <USBD_LL_Init+0x94>)
 800c778:	2200      	movs	r2, #0
 800c77a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800c77c:	4b11      	ldr	r3, [pc, #68]	@ (800c7c4 <USBD_LL_Init+0x94>)
 800c77e:	2200      	movs	r2, #0
 800c780:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800c782:	4b10      	ldr	r3, [pc, #64]	@ (800c7c4 <USBD_LL_Init+0x94>)
 800c784:	2200      	movs	r2, #0
 800c786:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800c788:	4b0e      	ldr	r3, [pc, #56]	@ (800c7c4 <USBD_LL_Init+0x94>)
 800c78a:	2200      	movs	r2, #0
 800c78c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800c78e:	480d      	ldr	r0, [pc, #52]	@ (800c7c4 <USBD_LL_Init+0x94>)
 800c790:	f7f8 f9af 	bl	8004af2 <HAL_PCD_Init>
 800c794:	4603      	mov	r3, r0
 800c796:	2b00      	cmp	r3, #0
 800c798:	d001      	beq.n	800c79e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800c79a:	f7f5 f8f5 	bl	8001988 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800c79e:	2180      	movs	r1, #128	@ 0x80
 800c7a0:	4808      	ldr	r0, [pc, #32]	@ (800c7c4 <USBD_LL_Init+0x94>)
 800c7a2:	f7f9 fbdc 	bl	8005f5e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800c7a6:	2240      	movs	r2, #64	@ 0x40
 800c7a8:	2100      	movs	r1, #0
 800c7aa:	4806      	ldr	r0, [pc, #24]	@ (800c7c4 <USBD_LL_Init+0x94>)
 800c7ac:	f7f9 fb90 	bl	8005ed0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800c7b0:	2280      	movs	r2, #128	@ 0x80
 800c7b2:	2101      	movs	r1, #1
 800c7b4:	4803      	ldr	r0, [pc, #12]	@ (800c7c4 <USBD_LL_Init+0x94>)
 800c7b6:	f7f9 fb8b 	bl	8005ed0 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800c7ba:	2300      	movs	r3, #0
}
 800c7bc:	4618      	mov	r0, r3
 800c7be:	3708      	adds	r7, #8
 800c7c0:	46bd      	mov	sp, r7
 800c7c2:	bd80      	pop	{r7, pc}
 800c7c4:	20010360 	.word	0x20010360

0800c7c8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800c7c8:	b580      	push	{r7, lr}
 800c7ca:	b084      	sub	sp, #16
 800c7cc:	af00      	add	r7, sp, #0
 800c7ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c7d0:	2300      	movs	r3, #0
 800c7d2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c7d4:	2300      	movs	r3, #0
 800c7d6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c7de:	4618      	mov	r0, r3
 800c7e0:	f7f8 fa96 	bl	8004d10 <HAL_PCD_Start>
 800c7e4:	4603      	mov	r3, r0
 800c7e6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c7e8:	7bfb      	ldrb	r3, [r7, #15]
 800c7ea:	4618      	mov	r0, r3
 800c7ec:	f000 f942 	bl	800ca74 <USBD_Get_USB_Status>
 800c7f0:	4603      	mov	r3, r0
 800c7f2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c7f4:	7bbb      	ldrb	r3, [r7, #14]
}
 800c7f6:	4618      	mov	r0, r3
 800c7f8:	3710      	adds	r7, #16
 800c7fa:	46bd      	mov	sp, r7
 800c7fc:	bd80      	pop	{r7, pc}

0800c7fe <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800c7fe:	b580      	push	{r7, lr}
 800c800:	b084      	sub	sp, #16
 800c802:	af00      	add	r7, sp, #0
 800c804:	6078      	str	r0, [r7, #4]
 800c806:	4608      	mov	r0, r1
 800c808:	4611      	mov	r1, r2
 800c80a:	461a      	mov	r2, r3
 800c80c:	4603      	mov	r3, r0
 800c80e:	70fb      	strb	r3, [r7, #3]
 800c810:	460b      	mov	r3, r1
 800c812:	70bb      	strb	r3, [r7, #2]
 800c814:	4613      	mov	r3, r2
 800c816:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c818:	2300      	movs	r3, #0
 800c81a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c81c:	2300      	movs	r3, #0
 800c81e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c826:	78bb      	ldrb	r3, [r7, #2]
 800c828:	883a      	ldrh	r2, [r7, #0]
 800c82a:	78f9      	ldrb	r1, [r7, #3]
 800c82c:	f7f8 ff6a 	bl	8005704 <HAL_PCD_EP_Open>
 800c830:	4603      	mov	r3, r0
 800c832:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c834:	7bfb      	ldrb	r3, [r7, #15]
 800c836:	4618      	mov	r0, r3
 800c838:	f000 f91c 	bl	800ca74 <USBD_Get_USB_Status>
 800c83c:	4603      	mov	r3, r0
 800c83e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c840:	7bbb      	ldrb	r3, [r7, #14]
}
 800c842:	4618      	mov	r0, r3
 800c844:	3710      	adds	r7, #16
 800c846:	46bd      	mov	sp, r7
 800c848:	bd80      	pop	{r7, pc}

0800c84a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c84a:	b580      	push	{r7, lr}
 800c84c:	b084      	sub	sp, #16
 800c84e:	af00      	add	r7, sp, #0
 800c850:	6078      	str	r0, [r7, #4]
 800c852:	460b      	mov	r3, r1
 800c854:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c856:	2300      	movs	r3, #0
 800c858:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c85a:	2300      	movs	r3, #0
 800c85c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c864:	78fa      	ldrb	r2, [r7, #3]
 800c866:	4611      	mov	r1, r2
 800c868:	4618      	mov	r0, r3
 800c86a:	f7f8 ffb5 	bl	80057d8 <HAL_PCD_EP_Close>
 800c86e:	4603      	mov	r3, r0
 800c870:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c872:	7bfb      	ldrb	r3, [r7, #15]
 800c874:	4618      	mov	r0, r3
 800c876:	f000 f8fd 	bl	800ca74 <USBD_Get_USB_Status>
 800c87a:	4603      	mov	r3, r0
 800c87c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c87e:	7bbb      	ldrb	r3, [r7, #14]
}
 800c880:	4618      	mov	r0, r3
 800c882:	3710      	adds	r7, #16
 800c884:	46bd      	mov	sp, r7
 800c886:	bd80      	pop	{r7, pc}

0800c888 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c888:	b580      	push	{r7, lr}
 800c88a:	b084      	sub	sp, #16
 800c88c:	af00      	add	r7, sp, #0
 800c88e:	6078      	str	r0, [r7, #4]
 800c890:	460b      	mov	r3, r1
 800c892:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c894:	2300      	movs	r3, #0
 800c896:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c898:	2300      	movs	r3, #0
 800c89a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800c89c:	687b      	ldr	r3, [r7, #4]
 800c89e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c8a2:	78fa      	ldrb	r2, [r7, #3]
 800c8a4:	4611      	mov	r1, r2
 800c8a6:	4618      	mov	r0, r3
 800c8a8:	f7f9 f86d 	bl	8005986 <HAL_PCD_EP_SetStall>
 800c8ac:	4603      	mov	r3, r0
 800c8ae:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c8b0:	7bfb      	ldrb	r3, [r7, #15]
 800c8b2:	4618      	mov	r0, r3
 800c8b4:	f000 f8de 	bl	800ca74 <USBD_Get_USB_Status>
 800c8b8:	4603      	mov	r3, r0
 800c8ba:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c8bc:	7bbb      	ldrb	r3, [r7, #14]
}
 800c8be:	4618      	mov	r0, r3
 800c8c0:	3710      	adds	r7, #16
 800c8c2:	46bd      	mov	sp, r7
 800c8c4:	bd80      	pop	{r7, pc}

0800c8c6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c8c6:	b580      	push	{r7, lr}
 800c8c8:	b084      	sub	sp, #16
 800c8ca:	af00      	add	r7, sp, #0
 800c8cc:	6078      	str	r0, [r7, #4]
 800c8ce:	460b      	mov	r3, r1
 800c8d0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c8d2:	2300      	movs	r3, #0
 800c8d4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c8d6:	2300      	movs	r3, #0
 800c8d8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c8e0:	78fa      	ldrb	r2, [r7, #3]
 800c8e2:	4611      	mov	r1, r2
 800c8e4:	4618      	mov	r0, r3
 800c8e6:	f7f9 f8b1 	bl	8005a4c <HAL_PCD_EP_ClrStall>
 800c8ea:	4603      	mov	r3, r0
 800c8ec:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c8ee:	7bfb      	ldrb	r3, [r7, #15]
 800c8f0:	4618      	mov	r0, r3
 800c8f2:	f000 f8bf 	bl	800ca74 <USBD_Get_USB_Status>
 800c8f6:	4603      	mov	r3, r0
 800c8f8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c8fa:	7bbb      	ldrb	r3, [r7, #14]
}
 800c8fc:	4618      	mov	r0, r3
 800c8fe:	3710      	adds	r7, #16
 800c900:	46bd      	mov	sp, r7
 800c902:	bd80      	pop	{r7, pc}

0800c904 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c904:	b480      	push	{r7}
 800c906:	b085      	sub	sp, #20
 800c908:	af00      	add	r7, sp, #0
 800c90a:	6078      	str	r0, [r7, #4]
 800c90c:	460b      	mov	r3, r1
 800c90e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c916:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800c918:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c91c:	2b00      	cmp	r3, #0
 800c91e:	da0b      	bge.n	800c938 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800c920:	78fb      	ldrb	r3, [r7, #3]
 800c922:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c926:	68f9      	ldr	r1, [r7, #12]
 800c928:	4613      	mov	r3, r2
 800c92a:	00db      	lsls	r3, r3, #3
 800c92c:	4413      	add	r3, r2
 800c92e:	009b      	lsls	r3, r3, #2
 800c930:	440b      	add	r3, r1
 800c932:	3316      	adds	r3, #22
 800c934:	781b      	ldrb	r3, [r3, #0]
 800c936:	e00b      	b.n	800c950 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800c938:	78fb      	ldrb	r3, [r7, #3]
 800c93a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c93e:	68f9      	ldr	r1, [r7, #12]
 800c940:	4613      	mov	r3, r2
 800c942:	00db      	lsls	r3, r3, #3
 800c944:	4413      	add	r3, r2
 800c946:	009b      	lsls	r3, r3, #2
 800c948:	440b      	add	r3, r1
 800c94a:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800c94e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800c950:	4618      	mov	r0, r3
 800c952:	3714      	adds	r7, #20
 800c954:	46bd      	mov	sp, r7
 800c956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c95a:	4770      	bx	lr

0800c95c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800c95c:	b580      	push	{r7, lr}
 800c95e:	b084      	sub	sp, #16
 800c960:	af00      	add	r7, sp, #0
 800c962:	6078      	str	r0, [r7, #4]
 800c964:	460b      	mov	r3, r1
 800c966:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c968:	2300      	movs	r3, #0
 800c96a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c96c:	2300      	movs	r3, #0
 800c96e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c976:	78fa      	ldrb	r2, [r7, #3]
 800c978:	4611      	mov	r1, r2
 800c97a:	4618      	mov	r0, r3
 800c97c:	f7f8 fe9e 	bl	80056bc <HAL_PCD_SetAddress>
 800c980:	4603      	mov	r3, r0
 800c982:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c984:	7bfb      	ldrb	r3, [r7, #15]
 800c986:	4618      	mov	r0, r3
 800c988:	f000 f874 	bl	800ca74 <USBD_Get_USB_Status>
 800c98c:	4603      	mov	r3, r0
 800c98e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c990:	7bbb      	ldrb	r3, [r7, #14]
}
 800c992:	4618      	mov	r0, r3
 800c994:	3710      	adds	r7, #16
 800c996:	46bd      	mov	sp, r7
 800c998:	bd80      	pop	{r7, pc}

0800c99a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c99a:	b580      	push	{r7, lr}
 800c99c:	b086      	sub	sp, #24
 800c99e:	af00      	add	r7, sp, #0
 800c9a0:	60f8      	str	r0, [r7, #12]
 800c9a2:	607a      	str	r2, [r7, #4]
 800c9a4:	603b      	str	r3, [r7, #0]
 800c9a6:	460b      	mov	r3, r1
 800c9a8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c9aa:	2300      	movs	r3, #0
 800c9ac:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c9ae:	2300      	movs	r3, #0
 800c9b0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c9b2:	68fb      	ldr	r3, [r7, #12]
 800c9b4:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c9b8:	7af9      	ldrb	r1, [r7, #11]
 800c9ba:	683b      	ldr	r3, [r7, #0]
 800c9bc:	687a      	ldr	r2, [r7, #4]
 800c9be:	f7f8 ffa8 	bl	8005912 <HAL_PCD_EP_Transmit>
 800c9c2:	4603      	mov	r3, r0
 800c9c4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c9c6:	7dfb      	ldrb	r3, [r7, #23]
 800c9c8:	4618      	mov	r0, r3
 800c9ca:	f000 f853 	bl	800ca74 <USBD_Get_USB_Status>
 800c9ce:	4603      	mov	r3, r0
 800c9d0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c9d2:	7dbb      	ldrb	r3, [r7, #22]
}
 800c9d4:	4618      	mov	r0, r3
 800c9d6:	3718      	adds	r7, #24
 800c9d8:	46bd      	mov	sp, r7
 800c9da:	bd80      	pop	{r7, pc}

0800c9dc <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c9dc:	b580      	push	{r7, lr}
 800c9de:	b086      	sub	sp, #24
 800c9e0:	af00      	add	r7, sp, #0
 800c9e2:	60f8      	str	r0, [r7, #12]
 800c9e4:	607a      	str	r2, [r7, #4]
 800c9e6:	603b      	str	r3, [r7, #0]
 800c9e8:	460b      	mov	r3, r1
 800c9ea:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c9ec:	2300      	movs	r3, #0
 800c9ee:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c9f0:	2300      	movs	r3, #0
 800c9f2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c9f4:	68fb      	ldr	r3, [r7, #12]
 800c9f6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c9fa:	7af9      	ldrb	r1, [r7, #11]
 800c9fc:	683b      	ldr	r3, [r7, #0]
 800c9fe:	687a      	ldr	r2, [r7, #4]
 800ca00:	f7f8 ff34 	bl	800586c <HAL_PCD_EP_Receive>
 800ca04:	4603      	mov	r3, r0
 800ca06:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ca08:	7dfb      	ldrb	r3, [r7, #23]
 800ca0a:	4618      	mov	r0, r3
 800ca0c:	f000 f832 	bl	800ca74 <USBD_Get_USB_Status>
 800ca10:	4603      	mov	r3, r0
 800ca12:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ca14:	7dbb      	ldrb	r3, [r7, #22]
}
 800ca16:	4618      	mov	r0, r3
 800ca18:	3718      	adds	r7, #24
 800ca1a:	46bd      	mov	sp, r7
 800ca1c:	bd80      	pop	{r7, pc}

0800ca1e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ca1e:	b580      	push	{r7, lr}
 800ca20:	b082      	sub	sp, #8
 800ca22:	af00      	add	r7, sp, #0
 800ca24:	6078      	str	r0, [r7, #4]
 800ca26:	460b      	mov	r3, r1
 800ca28:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ca30:	78fa      	ldrb	r2, [r7, #3]
 800ca32:	4611      	mov	r1, r2
 800ca34:	4618      	mov	r0, r3
 800ca36:	f7f8 ff54 	bl	80058e2 <HAL_PCD_EP_GetRxCount>
 800ca3a:	4603      	mov	r3, r0
}
 800ca3c:	4618      	mov	r0, r3
 800ca3e:	3708      	adds	r7, #8
 800ca40:	46bd      	mov	sp, r7
 800ca42:	bd80      	pop	{r7, pc}

0800ca44 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800ca44:	b480      	push	{r7}
 800ca46:	b083      	sub	sp, #12
 800ca48:	af00      	add	r7, sp, #0
 800ca4a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800ca4c:	4b03      	ldr	r3, [pc, #12]	@ (800ca5c <USBD_static_malloc+0x18>)
}
 800ca4e:	4618      	mov	r0, r3
 800ca50:	370c      	adds	r7, #12
 800ca52:	46bd      	mov	sp, r7
 800ca54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca58:	4770      	bx	lr
 800ca5a:	bf00      	nop
 800ca5c:	20010844 	.word	0x20010844

0800ca60 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800ca60:	b480      	push	{r7}
 800ca62:	b083      	sub	sp, #12
 800ca64:	af00      	add	r7, sp, #0
 800ca66:	6078      	str	r0, [r7, #4]

}
 800ca68:	bf00      	nop
 800ca6a:	370c      	adds	r7, #12
 800ca6c:	46bd      	mov	sp, r7
 800ca6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca72:	4770      	bx	lr

0800ca74 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ca74:	b480      	push	{r7}
 800ca76:	b085      	sub	sp, #20
 800ca78:	af00      	add	r7, sp, #0
 800ca7a:	4603      	mov	r3, r0
 800ca7c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ca7e:	2300      	movs	r3, #0
 800ca80:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ca82:	79fb      	ldrb	r3, [r7, #7]
 800ca84:	2b03      	cmp	r3, #3
 800ca86:	d817      	bhi.n	800cab8 <USBD_Get_USB_Status+0x44>
 800ca88:	a201      	add	r2, pc, #4	@ (adr r2, 800ca90 <USBD_Get_USB_Status+0x1c>)
 800ca8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca8e:	bf00      	nop
 800ca90:	0800caa1 	.word	0x0800caa1
 800ca94:	0800caa7 	.word	0x0800caa7
 800ca98:	0800caad 	.word	0x0800caad
 800ca9c:	0800cab3 	.word	0x0800cab3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800caa0:	2300      	movs	r3, #0
 800caa2:	73fb      	strb	r3, [r7, #15]
    break;
 800caa4:	e00b      	b.n	800cabe <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800caa6:	2303      	movs	r3, #3
 800caa8:	73fb      	strb	r3, [r7, #15]
    break;
 800caaa:	e008      	b.n	800cabe <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800caac:	2301      	movs	r3, #1
 800caae:	73fb      	strb	r3, [r7, #15]
    break;
 800cab0:	e005      	b.n	800cabe <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800cab2:	2303      	movs	r3, #3
 800cab4:	73fb      	strb	r3, [r7, #15]
    break;
 800cab6:	e002      	b.n	800cabe <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800cab8:	2303      	movs	r3, #3
 800caba:	73fb      	strb	r3, [r7, #15]
    break;
 800cabc:	bf00      	nop
  }
  return usb_status;
 800cabe:	7bfb      	ldrb	r3, [r7, #15]
}
 800cac0:	4618      	mov	r0, r3
 800cac2:	3714      	adds	r7, #20
 800cac4:	46bd      	mov	sp, r7
 800cac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caca:	4770      	bx	lr

0800cacc <DataHist_parameters>:
 800cacc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cad0:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 800cad2:	9f06      	ldr	r7, [sp, #24]
 800cad4:	7020      	strb	r0, [r4, #0]
 800cad6:	6808      	ldr	r0, [r1, #0]
 800cad8:	6060      	str	r0, [r4, #4]
 800cada:	6848      	ldr	r0, [r1, #4]
 800cadc:	60a0      	str	r0, [r4, #8]
 800cade:	6888      	ldr	r0, [r1, #8]
 800cae0:	60e0      	str	r0, [r4, #12]
 800cae2:	68c8      	ldr	r0, [r1, #12]
 800cae4:	6120      	str	r0, [r4, #16]
 800cae6:	6908      	ldr	r0, [r1, #16]
 800cae8:	6160      	str	r0, [r4, #20]
 800caea:	6948      	ldr	r0, [r1, #20]
 800caec:	61a0      	str	r0, [r4, #24]
 800caee:	6988      	ldr	r0, [r1, #24]
 800caf0:	61e0      	str	r0, [r4, #28]
 800caf2:	69c8      	ldr	r0, [r1, #28]
 800caf4:	6220      	str	r0, [r4, #32]
 800caf6:	6a09      	ldr	r1, [r1, #32]
 800caf8:	6261      	str	r1, [r4, #36]	@ 0x24
 800cafa:	e9dd 6507 	ldrd	r6, r5, [sp, #28]
 800cafe:	8811      	ldrh	r1, [r2, #0]
 800cb00:	edd2 7a01 	vldr	s15, [r2, #4]
 800cb04:	8521      	strh	r1, [r4, #40]	@ 0x28
 800cb06:	3280      	adds	r2, #128	@ 0x80
 800cb08:	f104 0830 	add.w	r8, r4, #48	@ 0x30
 800cb0c:	f04f 0e00 	mov.w	lr, #0
 800cb10:	f1a2 0178 	sub.w	r1, r2, #120	@ 0x78
 800cb14:	4640      	mov	r0, r8
 800cb16:	f851 cb04 	ldr.w	ip, [r1], #4
 800cb1a:	f840 cb04 	str.w	ip, [r0], #4
 800cb1e:	4291      	cmp	r1, r2
 800cb20:	d1f9      	bne.n	800cb16 <DataHist_parameters+0x4a>
 800cb22:	f10e 0e1e 	add.w	lr, lr, #30
 800cb26:	f1be 0f5a 	cmp.w	lr, #90	@ 0x5a
 800cb2a:	f108 0878 	add.w	r8, r8, #120	@ 0x78
 800cb2e:	f101 0278 	add.w	r2, r1, #120	@ 0x78
 800cb32:	d1ed      	bne.n	800cb10 <DataHist_parameters+0x44>
 800cb34:	edc4 7a0b 	vstr	s15, [r4, #44]	@ 0x2c
 800cb38:	881a      	ldrh	r2, [r3, #0]
 800cb3a:	f8d3 8004 	ldr.w	r8, [r3, #4]
 800cb3e:	f8a4 2198 	strh.w	r2, [r4, #408]	@ 0x198
 800cb42:	3380      	adds	r3, #128	@ 0x80
 800cb44:	f504 7ed0 	add.w	lr, r4, #416	@ 0x1a0
 800cb48:	f04f 0c00 	mov.w	ip, #0
 800cb4c:	f1a3 0278 	sub.w	r2, r3, #120	@ 0x78
 800cb50:	4671      	mov	r1, lr
 800cb52:	f852 0b04 	ldr.w	r0, [r2], #4
 800cb56:	f841 0b04 	str.w	r0, [r1], #4
 800cb5a:	429a      	cmp	r2, r3
 800cb5c:	d1f9      	bne.n	800cb52 <DataHist_parameters+0x86>
 800cb5e:	f10c 0c1e 	add.w	ip, ip, #30
 800cb62:	f1bc 0f5a 	cmp.w	ip, #90	@ 0x5a
 800cb66:	f10e 0e78 	add.w	lr, lr, #120	@ 0x78
 800cb6a:	f102 0378 	add.w	r3, r2, #120	@ 0x78
 800cb6e:	d1ed      	bne.n	800cb4c <DataHist_parameters+0x80>
 800cb70:	f8c4 819c 	str.w	r8, [r4, #412]	@ 0x19c
 800cb74:	883b      	ldrh	r3, [r7, #0]
 800cb76:	f8d7 e004 	ldr.w	lr, [r7, #4]
 800cb7a:	f8a4 3308 	strh.w	r3, [r4, #776]	@ 0x308
 800cb7e:	f107 0080 	add.w	r0, r7, #128	@ 0x80
 800cb82:	f504 7c44 	add.w	ip, r4, #784	@ 0x310
 800cb86:	2700      	movs	r7, #0
 800cb88:	f1a0 0378 	sub.w	r3, r0, #120	@ 0x78
 800cb8c:	4662      	mov	r2, ip
 800cb8e:	f853 1b04 	ldr.w	r1, [r3], #4
 800cb92:	f842 1b04 	str.w	r1, [r2], #4
 800cb96:	4298      	cmp	r0, r3
 800cb98:	d1f9      	bne.n	800cb8e <DataHist_parameters+0xc2>
 800cb9a:	371e      	adds	r7, #30
 800cb9c:	2f5a      	cmp	r7, #90	@ 0x5a
 800cb9e:	f10c 0c78 	add.w	ip, ip, #120	@ 0x78
 800cba2:	f100 0078 	add.w	r0, r0, #120	@ 0x78
 800cba6:	d1ef      	bne.n	800cb88 <DataHist_parameters+0xbc>
 800cba8:	f8c4 e30c 	str.w	lr, [r4, #780]	@ 0x30c
 800cbac:	8833      	ldrh	r3, [r6, #0]
 800cbae:	f8d6 c004 	ldr.w	ip, [r6, #4]
 800cbb2:	f8a4 3478 	strh.w	r3, [r4, #1144]	@ 0x478
 800cbb6:	f106 0080 	add.w	r0, r6, #128	@ 0x80
 800cbba:	f504 6790 	add.w	r7, r4, #1152	@ 0x480
 800cbbe:	2600      	movs	r6, #0
 800cbc0:	f1a0 0378 	sub.w	r3, r0, #120	@ 0x78
 800cbc4:	463a      	mov	r2, r7
 800cbc6:	f853 1b04 	ldr.w	r1, [r3], #4
 800cbca:	f842 1b04 	str.w	r1, [r2], #4
 800cbce:	4298      	cmp	r0, r3
 800cbd0:	d1f9      	bne.n	800cbc6 <DataHist_parameters+0xfa>
 800cbd2:	361e      	adds	r6, #30
 800cbd4:	2e5a      	cmp	r6, #90	@ 0x5a
 800cbd6:	f107 0778 	add.w	r7, r7, #120	@ 0x78
 800cbda:	f100 0078 	add.w	r0, r0, #120	@ 0x78
 800cbde:	d1ef      	bne.n	800cbc0 <DataHist_parameters+0xf4>
 800cbe0:	f504 638f 	add.w	r3, r4, #1144	@ 0x478
 800cbe4:	69aa      	ldr	r2, [r5, #24]
 800cbe6:	f8c3 c004 	str.w	ip, [r3, #4]
 800cbea:	f504 63bd 	add.w	r3, r4, #1512	@ 0x5e8
 800cbee:	7829      	ldrb	r1, [r5, #0]
 800cbf0:	f884 15e8 	strb.w	r1, [r4, #1512]	@ 0x5e8
 800cbf4:	619a      	str	r2, [r3, #24]
 800cbf6:	686a      	ldr	r2, [r5, #4]
 800cbf8:	605a      	str	r2, [r3, #4]
 800cbfa:	68aa      	ldr	r2, [r5, #8]
 800cbfc:	609a      	str	r2, [r3, #8]
 800cbfe:	68ea      	ldr	r2, [r5, #12]
 800cc00:	60da      	str	r2, [r3, #12]
 800cc02:	692a      	ldr	r2, [r5, #16]
 800cc04:	611a      	str	r2, [r3, #16]
 800cc06:	696a      	ldr	r2, [r5, #20]
 800cc08:	615a      	str	r2, [r3, #20]
 800cc0a:	69ea      	ldr	r2, [r5, #28]
 800cc0c:	61da      	str	r2, [r3, #28]
 800cc0e:	6a2a      	ldr	r2, [r5, #32]
 800cc10:	621a      	str	r2, [r3, #32]
 800cc12:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 800cc14:	625a      	str	r2, [r3, #36]	@ 0x24
 800cc16:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 800cc18:	629a      	str	r2, [r3, #40]	@ 0x28
 800cc1a:	6aea      	ldr	r2, [r5, #44]	@ 0x2c
 800cc1c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800cc1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cc22:	bf00      	nop

0800cc24 <rotVect>:
 800cc24:	f991 3001 	ldrsb.w	r3, [r1, #1]
 800cc28:	ed92 7a01 	vldr	s14, [r2, #4]
 800cc2c:	ed92 6a00 	vldr	s12, [r2]
 800cc30:	ee07 3a90 	vmov	s15, r3
 800cc34:	f991 3000 	ldrsb.w	r3, [r1]
 800cc38:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cc3c:	ee06 3a90 	vmov	s13, r3
 800cc40:	ee67 7a87 	vmul.f32	s15, s15, s14
 800cc44:	f991 3002 	ldrsb.w	r3, [r1, #2]
 800cc48:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800cc4c:	ee07 3a10 	vmov	s14, r3
 800cc50:	eee6 7a86 	vfma.f32	s15, s13, s12
 800cc54:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800cc58:	edd2 6a02 	vldr	s13, [r2, #8]
 800cc5c:	eee7 7a26 	vfma.f32	s15, s14, s13
 800cc60:	edc0 7a00 	vstr	s15, [r0]
 800cc64:	f991 3004 	ldrsb.w	r3, [r1, #4]
 800cc68:	ed92 7a01 	vldr	s14, [r2, #4]
 800cc6c:	ed92 6a00 	vldr	s12, [r2]
 800cc70:	ee07 3a90 	vmov	s15, r3
 800cc74:	f991 3003 	ldrsb.w	r3, [r1, #3]
 800cc78:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cc7c:	ee06 3a90 	vmov	s13, r3
 800cc80:	ee67 7a87 	vmul.f32	s15, s15, s14
 800cc84:	f991 3005 	ldrsb.w	r3, [r1, #5]
 800cc88:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800cc8c:	ee07 3a10 	vmov	s14, r3
 800cc90:	eee6 7a86 	vfma.f32	s15, s13, s12
 800cc94:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800cc98:	edd2 6a02 	vldr	s13, [r2, #8]
 800cc9c:	eee7 7a26 	vfma.f32	s15, s14, s13
 800cca0:	edc0 7a01 	vstr	s15, [r0, #4]
 800cca4:	f991 3007 	ldrsb.w	r3, [r1, #7]
 800cca8:	ed92 7a01 	vldr	s14, [r2, #4]
 800ccac:	ed92 6a00 	vldr	s12, [r2]
 800ccb0:	ee07 3a90 	vmov	s15, r3
 800ccb4:	f991 3006 	ldrsb.w	r3, [r1, #6]
 800ccb8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ccbc:	ee06 3a90 	vmov	s13, r3
 800ccc0:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ccc4:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800ccc8:	f991 3008 	ldrsb.w	r3, [r1, #8]
 800cccc:	eee6 7a86 	vfma.f32	s15, s13, s12
 800ccd0:	ee07 3a10 	vmov	s14, r3
 800ccd4:	edd2 6a02 	vldr	s13, [r2, #8]
 800ccd8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800ccdc:	eee7 7a26 	vfma.f32	s15, s14, s13
 800cce0:	edc0 7a02 	vstr	s15, [r0, #8]
 800cce4:	4770      	bx	lr
 800cce6:	bf00      	nop

0800cce8 <findAxis>:
 800cce8:	f990 3000 	ldrsb.w	r3, [r0]
 800ccec:	2b01      	cmp	r3, #1
 800ccee:	d027      	beq.n	800cd40 <findAxis+0x58>
 800ccf0:	3301      	adds	r3, #1
 800ccf2:	d00e      	beq.n	800cd12 <findAxis+0x2a>
 800ccf4:	f990 3003 	ldrsb.w	r3, [r0, #3]
 800ccf8:	2b01      	cmp	r3, #1
 800ccfa:	d053      	beq.n	800cda4 <findAxis+0xbc>
 800ccfc:	3301      	adds	r3, #1
 800ccfe:	d048      	beq.n	800cd92 <findAxis+0xaa>
 800cd00:	f990 3006 	ldrsb.w	r3, [r0, #6]
 800cd04:	2b01      	cmp	r3, #1
 800cd06:	d053      	beq.n	800cdb0 <findAxis+0xc8>
 800cd08:	3301      	adds	r3, #1
 800cd0a:	d104      	bne.n	800cd16 <findAxis+0x2e>
 800cd0c:	2364      	movs	r3, #100	@ 0x64
 800cd0e:	700b      	strb	r3, [r1, #0]
 800cd10:	e001      	b.n	800cd16 <findAxis+0x2e>
 800cd12:	2377      	movs	r3, #119	@ 0x77
 800cd14:	700b      	strb	r3, [r1, #0]
 800cd16:	f990 3001 	ldrsb.w	r3, [r0, #1]
 800cd1a:	2b01      	cmp	r3, #1
 800cd1c:	d016      	beq.n	800cd4c <findAxis+0x64>
 800cd1e:	3301      	adds	r3, #1
 800cd20:	d02e      	beq.n	800cd80 <findAxis+0x98>
 800cd22:	f990 3004 	ldrsb.w	r3, [r0, #4]
 800cd26:	2b01      	cmp	r3, #1
 800cd28:	d039      	beq.n	800cd9e <findAxis+0xb6>
 800cd2a:	3301      	adds	r3, #1
 800cd2c:	d034      	beq.n	800cd98 <findAxis+0xb0>
 800cd2e:	f990 3007 	ldrsb.w	r3, [r0, #7]
 800cd32:	2b01      	cmp	r3, #1
 800cd34:	d03f      	beq.n	800cdb6 <findAxis+0xce>
 800cd36:	3301      	adds	r3, #1
 800cd38:	d10a      	bne.n	800cd50 <findAxis+0x68>
 800cd3a:	2364      	movs	r3, #100	@ 0x64
 800cd3c:	704b      	strb	r3, [r1, #1]
 800cd3e:	e007      	b.n	800cd50 <findAxis+0x68>
 800cd40:	2365      	movs	r3, #101	@ 0x65
 800cd42:	700b      	strb	r3, [r1, #0]
 800cd44:	f990 3001 	ldrsb.w	r3, [r0, #1]
 800cd48:	2b01      	cmp	r3, #1
 800cd4a:	d1e8      	bne.n	800cd1e <findAxis+0x36>
 800cd4c:	2365      	movs	r3, #101	@ 0x65
 800cd4e:	704b      	strb	r3, [r1, #1]
 800cd50:	f990 3002 	ldrsb.w	r3, [r0, #2]
 800cd54:	2b01      	cmp	r3, #1
 800cd56:	d010      	beq.n	800cd7a <findAxis+0x92>
 800cd58:	3301      	adds	r3, #1
 800cd5a:	d014      	beq.n	800cd86 <findAxis+0x9e>
 800cd5c:	f990 3005 	ldrsb.w	r3, [r0, #5]
 800cd60:	2b01      	cmp	r3, #1
 800cd62:	d022      	beq.n	800cdaa <findAxis+0xc2>
 800cd64:	3301      	adds	r3, #1
 800cd66:	d011      	beq.n	800cd8c <findAxis+0xa4>
 800cd68:	f990 3008 	ldrsb.w	r3, [r0, #8]
 800cd6c:	2b01      	cmp	r3, #1
 800cd6e:	d025      	beq.n	800cdbc <findAxis+0xd4>
 800cd70:	3301      	adds	r3, #1
 800cd72:	bf04      	itt	eq
 800cd74:	2364      	moveq	r3, #100	@ 0x64
 800cd76:	708b      	strbeq	r3, [r1, #2]
 800cd78:	4770      	bx	lr
 800cd7a:	2365      	movs	r3, #101	@ 0x65
 800cd7c:	708b      	strb	r3, [r1, #2]
 800cd7e:	4770      	bx	lr
 800cd80:	2377      	movs	r3, #119	@ 0x77
 800cd82:	704b      	strb	r3, [r1, #1]
 800cd84:	e7e4      	b.n	800cd50 <findAxis+0x68>
 800cd86:	2377      	movs	r3, #119	@ 0x77
 800cd88:	708b      	strb	r3, [r1, #2]
 800cd8a:	4770      	bx	lr
 800cd8c:	2373      	movs	r3, #115	@ 0x73
 800cd8e:	708b      	strb	r3, [r1, #2]
 800cd90:	4770      	bx	lr
 800cd92:	2373      	movs	r3, #115	@ 0x73
 800cd94:	700b      	strb	r3, [r1, #0]
 800cd96:	e7be      	b.n	800cd16 <findAxis+0x2e>
 800cd98:	2373      	movs	r3, #115	@ 0x73
 800cd9a:	704b      	strb	r3, [r1, #1]
 800cd9c:	e7d8      	b.n	800cd50 <findAxis+0x68>
 800cd9e:	236e      	movs	r3, #110	@ 0x6e
 800cda0:	704b      	strb	r3, [r1, #1]
 800cda2:	e7d5      	b.n	800cd50 <findAxis+0x68>
 800cda4:	236e      	movs	r3, #110	@ 0x6e
 800cda6:	700b      	strb	r3, [r1, #0]
 800cda8:	e7b5      	b.n	800cd16 <findAxis+0x2e>
 800cdaa:	236e      	movs	r3, #110	@ 0x6e
 800cdac:	708b      	strb	r3, [r1, #2]
 800cdae:	4770      	bx	lr
 800cdb0:	2375      	movs	r3, #117	@ 0x75
 800cdb2:	700b      	strb	r3, [r1, #0]
 800cdb4:	e7af      	b.n	800cd16 <findAxis+0x2e>
 800cdb6:	2375      	movs	r3, #117	@ 0x75
 800cdb8:	704b      	strb	r3, [r1, #1]
 800cdba:	e7c9      	b.n	800cd50 <findAxis+0x68>
 800cdbc:	2375      	movs	r3, #117	@ 0x75
 800cdbe:	708b      	strb	r3, [r1, #2]
 800cdc0:	4770      	bx	lr
 800cdc2:	bf00      	nop
 800cdc4:	0000      	movs	r0, r0
	...

0800cdc8 <findDirection>:
 800cdc8:	e92d 43d0 	stmdb	sp!, {r4, r6, r7, r8, r9, lr}
 800cdcc:	ed2d 8b06 	vpush	{d8-d10}
 800cdd0:	eef0 9ae0 	vabs.f32	s19, s1
 800cdd4:	eeb0 9a40 	vmov.f32	s18, s0
 800cdd8:	4604      	mov	r4, r0
 800cdda:	ee19 0a90 	vmov	r0, s19
 800cdde:	eeb0 8a41 	vmov.f32	s16, s2
 800cde2:	eef0 8a60 	vmov.f32	s17, s1
 800cde6:	eeb0 aac9 	vabs.f32	s20, s18
 800cdea:	f7f3 fb51 	bl	8000490 <__aeabi_f2d>
 800cdee:	eeb4 aae9 	vcmpe.f32	s20, s19
 800cdf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cdf6:	4606      	mov	r6, r0
 800cdf8:	460f      	mov	r7, r1
 800cdfa:	eef0 aac8 	vabs.f32	s21, s16
 800cdfe:	dd32      	ble.n	800ce66 <findDirection+0x9e>
 800ce00:	eeb4 aaea 	vcmpe.f32	s20, s21
 800ce04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce08:	dd2d      	ble.n	800ce66 <findDirection+0x9e>
 800ce0a:	a36b      	add	r3, pc, #428	@ (adr r3, 800cfb8 <findDirection+0x1f0>)
 800ce0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce10:	f7f3 fb96 	bl	8000540 <__aeabi_dmul>
 800ce14:	4680      	mov	r8, r0
 800ce16:	ee1a 0a10 	vmov	r0, s20
 800ce1a:	4689      	mov	r9, r1
 800ce1c:	f7f3 fb38 	bl	8000490 <__aeabi_f2d>
 800ce20:	eeb5 9ac0 	vcmpe.f32	s18, #0.0
 800ce24:	4606      	mov	r6, r0
 800ce26:	460f      	mov	r7, r1
 800ce28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce2c:	4640      	mov	r0, r8
 800ce2e:	4649      	mov	r1, r9
 800ce30:	4632      	mov	r2, r6
 800ce32:	463b      	mov	r3, r7
 800ce34:	dd76      	ble.n	800cf24 <findDirection+0x15c>
 800ce36:	f7f3 fdf5 	bl	8000a24 <__aeabi_dcmplt>
 800ce3a:	b178      	cbz	r0, 800ce5c <findDirection+0x94>
 800ce3c:	ee1a 0a90 	vmov	r0, s21
 800ce40:	f7f3 fb26 	bl	8000490 <__aeabi_f2d>
 800ce44:	a35c      	add	r3, pc, #368	@ (adr r3, 800cfb8 <findDirection+0x1f0>)
 800ce46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce4a:	f7f3 fb79 	bl	8000540 <__aeabi_dmul>
 800ce4e:	4632      	mov	r2, r6
 800ce50:	463b      	mov	r3, r7
 800ce52:	f7f3 fde7 	bl	8000a24 <__aeabi_dcmplt>
 800ce56:	2800      	cmp	r0, #0
 800ce58:	bf18      	it	ne
 800ce5a:	2404      	movne	r4, #4
 800ce5c:	ecbd 8b06 	vpop	{d8-d10}
 800ce60:	4620      	mov	r0, r4
 800ce62:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
 800ce66:	eef4 9aea 	vcmpe.f32	s19, s21
 800ce6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce6e:	dd28      	ble.n	800cec2 <findDirection+0xfa>
 800ce70:	ee1a 0a10 	vmov	r0, s20
 800ce74:	f7f3 fb0c 	bl	8000490 <__aeabi_f2d>
 800ce78:	a34f      	add	r3, pc, #316	@ (adr r3, 800cfb8 <findDirection+0x1f0>)
 800ce7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce7e:	f7f3 fb5f 	bl	8000540 <__aeabi_dmul>
 800ce82:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 800ce86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce8a:	4632      	mov	r2, r6
 800ce8c:	463b      	mov	r3, r7
 800ce8e:	dd5e      	ble.n	800cf4e <findDirection+0x186>
 800ce90:	f7f3 fdc8 	bl	8000a24 <__aeabi_dcmplt>
 800ce94:	2800      	cmp	r0, #0
 800ce96:	d0e1      	beq.n	800ce5c <findDirection+0x94>
 800ce98:	ee1a 0a90 	vmov	r0, s21
 800ce9c:	f7f3 faf8 	bl	8000490 <__aeabi_f2d>
 800cea0:	a345      	add	r3, pc, #276	@ (adr r3, 800cfb8 <findDirection+0x1f0>)
 800cea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cea6:	f7f3 fb4b 	bl	8000540 <__aeabi_dmul>
 800ceaa:	4632      	mov	r2, r6
 800ceac:	463b      	mov	r3, r7
 800ceae:	f7f3 fdb9 	bl	8000a24 <__aeabi_dcmplt>
 800ceb2:	ecbd 8b06 	vpop	{d8-d10}
 800ceb6:	2800      	cmp	r0, #0
 800ceb8:	bf18      	it	ne
 800ceba:	2401      	movne	r4, #1
 800cebc:	4620      	mov	r0, r4
 800cebe:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
 800cec2:	ee1a 0a90 	vmov	r0, s21
 800cec6:	f7f3 fae3 	bl	8000490 <__aeabi_f2d>
 800ceca:	4602      	mov	r2, r0
 800cecc:	460b      	mov	r3, r1
 800cece:	4630      	mov	r0, r6
 800ced0:	4639      	mov	r1, r7
 800ced2:	4616      	mov	r6, r2
 800ced4:	461f      	mov	r7, r3
 800ced6:	a338      	add	r3, pc, #224	@ (adr r3, 800cfb8 <findDirection+0x1f0>)
 800ced8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cedc:	f7f3 fb30 	bl	8000540 <__aeabi_dmul>
 800cee0:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800cee4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cee8:	4602      	mov	r2, r0
 800ceea:	460b      	mov	r3, r1
 800ceec:	4630      	mov	r0, r6
 800ceee:	4639      	mov	r1, r7
 800cef0:	dd46      	ble.n	800cf80 <findDirection+0x1b8>
 800cef2:	f7f3 fdb5 	bl	8000a60 <__aeabi_dcmpgt>
 800cef6:	2800      	cmp	r0, #0
 800cef8:	d0b0      	beq.n	800ce5c <findDirection+0x94>
 800cefa:	ee1a 0a10 	vmov	r0, s20
 800cefe:	f7f3 fac7 	bl	8000490 <__aeabi_f2d>
 800cf02:	a32d      	add	r3, pc, #180	@ (adr r3, 800cfb8 <findDirection+0x1f0>)
 800cf04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf08:	f7f3 fb1a 	bl	8000540 <__aeabi_dmul>
 800cf0c:	4632      	mov	r2, r6
 800cf0e:	463b      	mov	r3, r7
 800cf10:	f7f3 fd88 	bl	8000a24 <__aeabi_dcmplt>
 800cf14:	ecbd 8b06 	vpop	{d8-d10}
 800cf18:	2800      	cmp	r0, #0
 800cf1a:	bf18      	it	ne
 800cf1c:	2400      	movne	r4, #0
 800cf1e:	4620      	mov	r0, r4
 800cf20:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
 800cf24:	f7f3 fd7e 	bl	8000a24 <__aeabi_dcmplt>
 800cf28:	2800      	cmp	r0, #0
 800cf2a:	d097      	beq.n	800ce5c <findDirection+0x94>
 800cf2c:	ee1a 0a90 	vmov	r0, s21
 800cf30:	f7f3 faae 	bl	8000490 <__aeabi_f2d>
 800cf34:	a320      	add	r3, pc, #128	@ (adr r3, 800cfb8 <findDirection+0x1f0>)
 800cf36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf3a:	f7f3 fb01 	bl	8000540 <__aeabi_dmul>
 800cf3e:	4632      	mov	r2, r6
 800cf40:	463b      	mov	r3, r7
 800cf42:	f7f3 fd6f 	bl	8000a24 <__aeabi_dcmplt>
 800cf46:	2800      	cmp	r0, #0
 800cf48:	bf18      	it	ne
 800cf4a:	2405      	movne	r4, #5
 800cf4c:	e786      	b.n	800ce5c <findDirection+0x94>
 800cf4e:	f7f3 fd69 	bl	8000a24 <__aeabi_dcmplt>
 800cf52:	2800      	cmp	r0, #0
 800cf54:	d082      	beq.n	800ce5c <findDirection+0x94>
 800cf56:	ee1a 0a90 	vmov	r0, s21
 800cf5a:	f7f3 fa99 	bl	8000490 <__aeabi_f2d>
 800cf5e:	a316      	add	r3, pc, #88	@ (adr r3, 800cfb8 <findDirection+0x1f0>)
 800cf60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf64:	f7f3 faec 	bl	8000540 <__aeabi_dmul>
 800cf68:	4632      	mov	r2, r6
 800cf6a:	463b      	mov	r3, r7
 800cf6c:	f7f3 fd5a 	bl	8000a24 <__aeabi_dcmplt>
 800cf70:	ecbd 8b06 	vpop	{d8-d10}
 800cf74:	2800      	cmp	r0, #0
 800cf76:	bf18      	it	ne
 800cf78:	2403      	movne	r4, #3
 800cf7a:	4620      	mov	r0, r4
 800cf7c:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
 800cf80:	f7f3 fd6e 	bl	8000a60 <__aeabi_dcmpgt>
 800cf84:	2800      	cmp	r0, #0
 800cf86:	f43f af69 	beq.w	800ce5c <findDirection+0x94>
 800cf8a:	ee1a 0a10 	vmov	r0, s20
 800cf8e:	f7f3 fa7f 	bl	8000490 <__aeabi_f2d>
 800cf92:	a309      	add	r3, pc, #36	@ (adr r3, 800cfb8 <findDirection+0x1f0>)
 800cf94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf98:	f7f3 fad2 	bl	8000540 <__aeabi_dmul>
 800cf9c:	4632      	mov	r2, r6
 800cf9e:	463b      	mov	r3, r7
 800cfa0:	f7f3 fd40 	bl	8000a24 <__aeabi_dcmplt>
 800cfa4:	ecbd 8b06 	vpop	{d8-d10}
 800cfa8:	2800      	cmp	r0, #0
 800cfaa:	bf18      	it	ne
 800cfac:	2402      	movne	r4, #2
 800cfae:	4620      	mov	r0, r4
 800cfb0:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
 800cfb4:	f3af 8000 	nop.w
 800cfb8:	e0000000 	.word	0xe0000000
 800cfbc:	3ff6b851 	.word	0x3ff6b851

0800cfc0 <updateOrientation>:
 800cfc0:	2300      	movs	r3, #0
 800cfc2:	6003      	str	r3, [r0, #0]
 800cfc4:	6043      	str	r3, [r0, #4]
 800cfc6:	7203      	strb	r3, [r0, #8]
 800cfc8:	780b      	ldrb	r3, [r1, #0]
 800cfca:	f891 c001 	ldrb.w	ip, [r1, #1]
 800cfce:	f1a3 0242 	sub.w	r2, r3, #66	@ 0x42
 800cfd2:	2a17      	cmp	r2, #23
 800cfd4:	bf98      	it	ls
 800cfd6:	3320      	addls	r3, #32
 800cfd8:	f1ac 0242 	sub.w	r2, ip, #66	@ 0x42
 800cfdc:	bf98      	it	ls
 800cfde:	b2db      	uxtbls	r3, r3
 800cfe0:	2a17      	cmp	r2, #23
 800cfe2:	788a      	ldrb	r2, [r1, #2]
 800cfe4:	bf98      	it	ls
 800cfe6:	f10c 0c20 	addls.w	ip, ip, #32
 800cfea:	f1a2 0142 	sub.w	r1, r2, #66	@ 0x42
 800cfee:	bf98      	it	ls
 800cff0:	fa5f fc8c 	uxtbls.w	ip, ip
 800cff4:	2917      	cmp	r1, #23
 800cff6:	bf98      	it	ls
 800cff8:	3220      	addls	r2, #32
 800cffa:	f1a3 0364 	sub.w	r3, r3, #100	@ 0x64
 800cffe:	bf98      	it	ls
 800d000:	b2d2      	uxtbls	r2, r2
 800d002:	2b13      	cmp	r3, #19
 800d004:	d80d      	bhi.n	800d022 <updateOrientation+0x62>
 800d006:	e8df f003 	tbb	[pc, r3]
 800d00a:	3734      	.short	0x3734
 800d00c:	0c0c0c0c 	.word	0x0c0c0c0c
 800d010:	0c0c0c0c 	.word	0x0c0c0c0c
 800d014:	0c0c0c0a 	.word	0x0c0c0c0a
 800d018:	3d0c3a0c 	.word	0x3d0c3a0c
 800d01c:	310c      	.short	0x310c
 800d01e:	2301      	movs	r3, #1
 800d020:	70c3      	strb	r3, [r0, #3]
 800d022:	f1ac 0c64 	sub.w	ip, ip, #100	@ 0x64
 800d026:	f1bc 0f13 	cmp.w	ip, #19
 800d02a:	d80d      	bhi.n	800d048 <updateOrientation+0x88>
 800d02c:	e8df f00c 	tbb	[pc, ip]
 800d030:	0c0c392d 	.word	0x0c0c392d
 800d034:	0c0c0c0c 	.word	0x0c0c0c0c
 800d038:	0c0a0c0c 	.word	0x0c0a0c0c
 800d03c:	3c0c0c0c 	.word	0x3c0c0c0c
 800d040:	420c3f0c 	.word	0x420c3f0c
 800d044:	2301      	movs	r3, #1
 800d046:	7103      	strb	r3, [r0, #4]
 800d048:	3a64      	subs	r2, #100	@ 0x64
 800d04a:	2a13      	cmp	r2, #19
 800d04c:	d80d      	bhi.n	800d06a <updateOrientation+0xaa>
 800d04e:	e8df f002 	tbb	[pc, r2]
 800d052:	340a      	.short	0x340a
 800d054:	0c0c0c0c 	.word	0x0c0c0c0c
 800d058:	0c0c0c0c 	.word	0x0c0c0c0c
 800d05c:	0c0c0c37 	.word	0x0c0c0c37
 800d060:	250c220c 	.word	0x250c220c
 800d064:	1f0c      	.short	0x1f0c
 800d066:	23ff      	movs	r3, #255	@ 0xff
 800d068:	7203      	strb	r3, [r0, #8]
 800d06a:	4770      	bx	lr
 800d06c:	23ff      	movs	r3, #255	@ 0xff
 800d06e:	7003      	strb	r3, [r0, #0]
 800d070:	e7d7      	b.n	800d022 <updateOrientation+0x62>
 800d072:	23ff      	movs	r3, #255	@ 0xff
 800d074:	7183      	strb	r3, [r0, #6]
 800d076:	e7d4      	b.n	800d022 <updateOrientation+0x62>
 800d078:	2301      	movs	r3, #1
 800d07a:	7003      	strb	r3, [r0, #0]
 800d07c:	e7d1      	b.n	800d022 <updateOrientation+0x62>
 800d07e:	23ff      	movs	r3, #255	@ 0xff
 800d080:	70c3      	strb	r3, [r0, #3]
 800d082:	e7ce      	b.n	800d022 <updateOrientation+0x62>
 800d084:	2301      	movs	r3, #1
 800d086:	7183      	strb	r3, [r0, #6]
 800d088:	e7cb      	b.n	800d022 <updateOrientation+0x62>
 800d08a:	23ff      	movs	r3, #255	@ 0xff
 800d08c:	71c3      	strb	r3, [r0, #7]
 800d08e:	e7db      	b.n	800d048 <updateOrientation+0x88>
 800d090:	23ff      	movs	r3, #255	@ 0xff
 800d092:	7083      	strb	r3, [r0, #2]
 800d094:	4770      	bx	lr
 800d096:	23ff      	movs	r3, #255	@ 0xff
 800d098:	7143      	strb	r3, [r0, #5]
 800d09a:	4770      	bx	lr
 800d09c:	2301      	movs	r3, #1
 800d09e:	7203      	strb	r3, [r0, #8]
 800d0a0:	4770      	bx	lr
 800d0a2:	2301      	movs	r3, #1
 800d0a4:	7043      	strb	r3, [r0, #1]
 800d0a6:	e7cf      	b.n	800d048 <updateOrientation+0x88>
 800d0a8:	23ff      	movs	r3, #255	@ 0xff
 800d0aa:	7103      	strb	r3, [r0, #4]
 800d0ac:	e7cc      	b.n	800d048 <updateOrientation+0x88>
 800d0ae:	2301      	movs	r3, #1
 800d0b0:	71c3      	strb	r3, [r0, #7]
 800d0b2:	e7c9      	b.n	800d048 <updateOrientation+0x88>
 800d0b4:	23ff      	movs	r3, #255	@ 0xff
 800d0b6:	7043      	strb	r3, [r0, #1]
 800d0b8:	e7c6      	b.n	800d048 <updateOrientation+0x88>
 800d0ba:	2301      	movs	r3, #1
 800d0bc:	7083      	strb	r3, [r0, #2]
 800d0be:	4770      	bx	lr
 800d0c0:	2301      	movs	r3, #1
 800d0c2:	7143      	strb	r3, [r0, #5]
 800d0c4:	4770      	bx	lr
 800d0c6:	bf00      	nop

0800d0c8 <qmult>:
 800d0c8:	ed91 2a03 	vldr	s4, [r1, #12]
 800d0cc:	ed90 3a01 	vldr	s6, [r0, #4]
 800d0d0:	edd0 5a02 	vldr	s11, [r0, #8]
 800d0d4:	edd1 4a01 	vldr	s9, [r1, #4]
 800d0d8:	ed90 4a00 	vldr	s8, [r0]
 800d0dc:	ed91 5a02 	vldr	s10, [r1, #8]
 800d0e0:	edd1 3a00 	vldr	s7, [r1]
 800d0e4:	edd0 2a03 	vldr	s5, [r0, #12]
 800d0e8:	ee25 6aa4 	vmul.f32	s12, s11, s9
 800d0ec:	ee62 6a03 	vmul.f32	s13, s4, s6
 800d0f0:	ee22 7a25 	vmul.f32	s14, s4, s11
 800d0f4:	ee64 7ac3 	vnmul.f32	s15, s9, s6
 800d0f8:	eea4 6a02 	vfma.f32	s12, s8, s4
 800d0fc:	eee4 6a05 	vfma.f32	s13, s8, s10
 800d100:	eea3 7a23 	vfma.f32	s14, s6, s7
 800d104:	eee4 7a63 	vfms.f32	s15, s8, s7
 800d108:	eea2 6aa3 	vfma.f32	s12, s5, s7
 800d10c:	eee4 6aa2 	vfma.f32	s13, s9, s5
 800d110:	eea5 7a22 	vfma.f32	s14, s10, s5
 800d114:	eee2 7a22 	vfma.f32	s15, s4, s5
 800d118:	eea3 6a45 	vfms.f32	s12, s6, s10
 800d11c:	eee5 6ae3 	vfms.f32	s13, s11, s7
 800d120:	eea4 7a64 	vfms.f32	s14, s8, s9
 800d124:	eee5 7a65 	vfms.f32	s15, s10, s11
 800d128:	ed82 6a00 	vstr	s12, [r2]
 800d12c:	edc2 6a01 	vstr	s13, [r2, #4]
 800d130:	ed82 7a02 	vstr	s14, [r2, #8]
 800d134:	edc2 7a03 	vstr	s15, [r2, #12]
 800d138:	4770      	bx	lr
 800d13a:	bf00      	nop

0800d13c <dataDerivative5>:
 800d13c:	ed90 7a02 	vldr	s14, [r0, #8]
 800d140:	edd0 7a05 	vldr	s15, [r0, #20]
 800d144:	ed90 5a04 	vldr	s10, [r0, #16]
 800d148:	edd0 3a00 	vldr	s7, [r0]
 800d14c:	edd0 6a09 	vldr	s13, [r0, #36]	@ 0x24
 800d150:	ed90 6a0b 	vldr	s12, [r0, #44]	@ 0x2c
 800d154:	ed90 4a0e 	vldr	s8, [r0, #56]	@ 0x38
 800d158:	eef8 4a00 	vmov.f32	s9, #128	@ 0xc0000000 -2.0
 800d15c:	eed7 7a24 	vfnms.f32	s15, s14, s9
 800d160:	ed90 7a01 	vldr	s14, [r0, #4]
 800d164:	eee3 6aa4 	vfma.f32	s13, s7, s9
 800d168:	ee97 5a24 	vfnms.f32	s10, s14, s9
 800d16c:	ee77 7a86 	vadd.f32	s15, s15, s12
 800d170:	ed90 7a0a 	vldr	s14, [r0, #40]	@ 0x28
 800d174:	eddf 4a13 	vldr	s9, [pc, #76]	@ 800d1c4 <dataDerivative5+0x88>
 800d178:	eef0 5a00 	vmov.f32	s11, #0	@ 0x40000000  2.0
 800d17c:	eee4 7a25 	vfma.f32	s15, s8, s11
 800d180:	eeb0 6a66 	vmov.f32	s12, s13
 800d184:	ee77 6a05 	vadd.f32	s13, s14, s10
 800d188:	ed90 5a0d 	vldr	s10, [r0, #52]	@ 0x34
 800d18c:	ee20 7a24 	vmul.f32	s14, s0, s9
 800d190:	eee5 6a25 	vfma.f32	s13, s10, s11
 800d194:	edd0 4a03 	vldr	s9, [r0, #12]
 800d198:	ed90 5a0c 	vldr	s10, [r0, #48]	@ 0x30
 800d19c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d1a0:	ee36 6a64 	vsub.f32	s12, s12, s9
 800d1a4:	ee66 6a87 	vmul.f32	s13, s13, s14
 800d1a8:	eea5 6a25 	vfma.f32	s12, s10, s11
 800d1ac:	ee27 0aa7 	vmul.f32	s0, s15, s15
 800d1b0:	ee27 7a06 	vmul.f32	s14, s14, s12
 800d1b4:	eea6 0aa6 	vfma.f32	s0, s13, s13
 800d1b8:	eea7 0a07 	vfma.f32	s0, s14, s14
 800d1bc:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800d1c0:	4770      	bx	lr
 800d1c2:	bf00      	nop
 800d1c4:	3dcccccd 	.word	0x3dcccccd

0800d1c8 <b_dcm2q>:
 800d1c8:	ed90 5a08 	vldr	s10, [r0, #32]
 800d1cc:	edd0 7a00 	vldr	s15, [r0]
 800d1d0:	edd0 6a04 	vldr	s13, [r0, #16]
 800d1d4:	ee37 7a85 	vadd.f32	s14, s15, s10
 800d1d8:	eebf 6a00 	vmov.f32	s12, #240	@ 0xbf800000 -1.0
 800d1dc:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800d1e0:	eeff 4a00 	vmov.f32	s9, #240	@ 0xbf800000 -1.0
 800d1e4:	eeb4 7ac6 	vcmpe.f32	s14, s12
 800d1e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d1ec:	bfc5      	ittet	gt
 800d1ee:	eeb7 6a00 	vmovgt.f32	s12, #112	@ 0x3f800000  1.0
 800d1f2:	ee37 7a06 	vaddgt.f32	s14, s14, s12
 800d1f6:	eddf 5a43 	vldrle	s11, [pc, #268]	@ 800d304 <b_dcm2q+0x13c>
 800d1fa:	eef1 5ac7 	vsqrtgt.f32	s11, s14
 800d1fe:	ee36 7aa7 	vadd.f32	s14, s13, s15
 800d202:	ee35 6a47 	vsub.f32	s12, s10, s14
 800d206:	ee35 7a07 	vadd.f32	s14, s10, s14
 800d20a:	eeb4 6ae4 	vcmpe.f32	s12, s9
 800d20e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d212:	bfc5      	ittet	gt
 800d214:	eef7 4a00 	vmovgt.f32	s9, #112	@ 0x3f800000  1.0
 800d218:	ee76 4a24 	vaddgt.f32	s9, s12, s9
 800d21c:	ed9f 6a39 	vldrle	s12, [pc, #228]	@ 800d304 <b_dcm2q+0x13c>
 800d220:	eeb1 6ae4 	vsqrtgt.f32	s12, s9
 800d224:	eeff 4a00 	vmov.f32	s9, #240	@ 0xbf800000 -1.0
 800d228:	eeb4 7ae4 	vcmpe.f32	s14, s9
 800d22c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d230:	dd5b      	ble.n	800d2ea <b_dcm2q+0x122>
 800d232:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 800d236:	ee37 7a24 	vadd.f32	s14, s14, s9
 800d23a:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 800d23e:	eef1 4ac7 	vsqrt.f32	s9, s14
 800d242:	ee64 4a84 	vmul.f32	s9, s9, s8
 800d246:	ee76 6a85 	vadd.f32	s13, s13, s10
 800d24a:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800d24e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d252:	edd0 6a07 	vldr	s13, [r0, #28]
 800d256:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d25a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d25e:	bf85      	ittet	hi
 800d260:	eeb7 7a00 	vmovhi.f32	s14, #112	@ 0x3f800000  1.0
 800d264:	ee77 7a87 	vaddhi.f32	s15, s15, s14
 800d268:	ed9f 7a26 	vldrls	s14, [pc, #152]	@ 800d304 <b_dcm2q+0x13c>
 800d26c:	eeb1 7ae7 	vsqrthi.f32	s14, s15
 800d270:	edd0 7a05 	vldr	s15, [r0, #20]
 800d274:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d278:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d27c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d280:	d43c      	bmi.n	800d2fc <b_dcm2q+0x134>
 800d282:	bfd8      	it	le
 800d284:	ee27 7a27 	vmulle.f32	s14, s14, s15
 800d288:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800d28c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d290:	ed81 7a00 	vstr	s14, [r1]
 800d294:	edd0 7a06 	vldr	s15, [r0, #24]
 800d298:	ed90 7a02 	vldr	s14, [r0, #8]
 800d29c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d2a0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d2a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d2a8:	d425      	bmi.n	800d2f6 <b_dcm2q+0x12e>
 800d2aa:	bfd8      	it	le
 800d2ac:	ee65 5aa7 	vmulle.f32	s11, s11, s15
 800d2b0:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800d2b4:	ee65 5aa7 	vmul.f32	s11, s11, s15
 800d2b8:	edc1 5a01 	vstr	s11, [r1, #4]
 800d2bc:	edd0 7a01 	vldr	s15, [r0, #4]
 800d2c0:	ed90 7a03 	vldr	s14, [r0, #12]
 800d2c4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d2c8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d2cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d2d0:	d40e      	bmi.n	800d2f0 <b_dcm2q+0x128>
 800d2d2:	bfd8      	it	le
 800d2d4:	ee26 6a27 	vmulle.f32	s12, s12, s15
 800d2d8:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800d2dc:	ee26 6a27 	vmul.f32	s12, s12, s15
 800d2e0:	edc1 4a03 	vstr	s9, [r1, #12]
 800d2e4:	ed81 6a02 	vstr	s12, [r1, #8]
 800d2e8:	4770      	bx	lr
 800d2ea:	eddf 4a06 	vldr	s9, [pc, #24]	@ 800d304 <b_dcm2q+0x13c>
 800d2ee:	e7aa      	b.n	800d246 <b_dcm2q+0x7e>
 800d2f0:	eeb1 6a46 	vneg.f32	s12, s12
 800d2f4:	e7f0      	b.n	800d2d8 <b_dcm2q+0x110>
 800d2f6:	eef1 5a65 	vneg.f32	s11, s11
 800d2fa:	e7d9      	b.n	800d2b0 <b_dcm2q+0xe8>
 800d2fc:	eeb1 7a47 	vneg.f32	s14, s14
 800d300:	e7c2      	b.n	800d288 <b_dcm2q+0xc0>
 800d302:	bf00      	nop
 800d304:	00000000 	.word	0x00000000

0800d308 <getRotationMatrix>:
 800d308:	b538      	push	{r3, r4, r5, lr}
 800d30a:	4613      	mov	r3, r2
 800d30c:	4605      	mov	r5, r0
 800d30e:	460c      	mov	r4, r1
 800d310:	4618      	mov	r0, r3
 800d312:	2224      	movs	r2, #36	@ 0x24
 800d314:	2100      	movs	r1, #0
 800d316:	f006 f939 	bl	801358c <memset>
 800d31a:	edd5 5a00 	vldr	s11, [r5]
 800d31e:	ed9f 3a49 	vldr	s6, [pc, #292]	@ 800d444 <getRotationMatrix+0x13c>
 800d322:	edc0 5a02 	vstr	s11, [r0, #8]
 800d326:	edd5 4a01 	vldr	s9, [r5, #4]
 800d32a:	edc0 4a05 	vstr	s9, [r0, #20]
 800d32e:	ed95 5a02 	vldr	s10, [r5, #8]
 800d332:	ed80 5a08 	vstr	s10, [r0, #32]
 800d336:	ed94 4a02 	vldr	s8, [r4, #8]
 800d33a:	edd4 3a01 	vldr	s7, [r4, #4]
 800d33e:	ed94 6a00 	vldr	s12, [r4]
 800d342:	ee64 6ac4 	vnmul.f32	s13, s9, s8
 800d346:	ee65 7ae3 	vnmul.f32	s15, s11, s7
 800d34a:	eee3 6a85 	vfma.f32	s13, s7, s10
 800d34e:	4603      	mov	r3, r0
 800d350:	eee6 7a24 	vfma.f32	s15, s12, s9
 800d354:	ee25 7a46 	vnmul.f32	s14, s10, s12
 800d358:	eeb0 6ae6 	vabs.f32	s12, s13
 800d35c:	eeb4 6ac3 	vcmpe.f32	s12, s6
 800d360:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d364:	eea4 7a25 	vfma.f32	s14, s8, s11
 800d368:	bfdc      	itt	le
 800d36a:	ee86 4a83 	vdivle.f32	s8, s13, s6
 800d36e:	eeb0 6a43 	vmovle.f32	s12, s6
 800d372:	eef0 3ac7 	vabs.f32	s7, s14
 800d376:	eef4 3ac6 	vcmpe.f32	s7, s12
 800d37a:	bfd4      	ite	le
 800d37c:	ee24 4a04 	vmulle.f32	s8, s8, s8
 800d380:	eeb7 4a00 	vmovgt.f32	s8, #112	@ 0x3f800000  1.0
 800d384:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d388:	ed80 7a03 	vstr	s14, [r0, #12]
 800d38c:	edc0 7a06 	vstr	s15, [r0, #24]
 800d390:	dc3f      	bgt.n	800d412 <getRotationMatrix+0x10a>
 800d392:	eec7 3a06 	vdiv.f32	s7, s14, s12
 800d396:	eea3 4aa3 	vfma.f32	s8, s7, s7
 800d39a:	eeb0 3a44 	vmov.f32	s6, s8
 800d39e:	eeb0 4ae7 	vabs.f32	s8, s15
 800d3a2:	eeb4 6ac4 	vcmpe.f32	s12, s8
 800d3a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d3aa:	d543      	bpl.n	800d434 <getRotationMatrix+0x12c>
 800d3ac:	eec6 2a04 	vdiv.f32	s5, s12, s8
 800d3b0:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 800d3b4:	ee62 2aa2 	vmul.f32	s5, s5, s5
 800d3b8:	eeb0 6a44 	vmov.f32	s12, s8
 800d3bc:	eee3 3a22 	vfma.f32	s7, s6, s5
 800d3c0:	eeb1 4ae3 	vsqrt.f32	s8, s7
 800d3c4:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 800d3c8:	ee24 4a06 	vmul.f32	s8, s8, s12
 800d3cc:	ee83 6a84 	vdiv.f32	s12, s7, s8
 800d3d0:	ee27 7a06 	vmul.f32	s14, s14, s12
 800d3d4:	ee67 7a86 	vmul.f32	s15, s15, s12
 800d3d8:	ee66 6a86 	vmul.f32	s13, s13, s12
 800d3dc:	ee65 3a47 	vnmul.f32	s7, s10, s14
 800d3e0:	ee25 4ae7 	vnmul.f32	s8, s11, s15
 800d3e4:	ee24 6ae6 	vnmul.f32	s12, s9, s13
 800d3e8:	eee7 3aa4 	vfma.f32	s7, s15, s9
 800d3ec:	eef0 4a44 	vmov.f32	s9, s8
 800d3f0:	eee6 4a85 	vfma.f32	s9, s13, s10
 800d3f4:	eea7 6a25 	vfma.f32	s12, s14, s11
 800d3f8:	edc3 6a00 	vstr	s13, [r3]
 800d3fc:	ed83 7a03 	vstr	s14, [r3, #12]
 800d400:	edc3 7a06 	vstr	s15, [r3, #24]
 800d404:	edc3 3a01 	vstr	s7, [r3, #4]
 800d408:	edc3 4a04 	vstr	s9, [r3, #16]
 800d40c:	ed83 6a07 	vstr	s12, [r3, #28]
 800d410:	bd38      	pop	{r3, r4, r5, pc}
 800d412:	eec6 2a23 	vdiv.f32	s5, s12, s7
 800d416:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 800d41a:	ee62 2aa2 	vmul.f32	s5, s5, s5
 800d41e:	eeb0 6a63 	vmov.f32	s12, s7
 800d422:	eea2 3a84 	vfma.f32	s6, s5, s8
 800d426:	eeb0 4ae7 	vabs.f32	s8, s15
 800d42a:	eeb4 6ac4 	vcmpe.f32	s12, s8
 800d42e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d432:	d4bb      	bmi.n	800d3ac <getRotationMatrix+0xa4>
 800d434:	ee87 4a86 	vdiv.f32	s8, s15, s12
 800d438:	eef0 3a43 	vmov.f32	s7, s6
 800d43c:	eee4 3a04 	vfma.f32	s7, s8, s8
 800d440:	e7be      	b.n	800d3c0 <getRotationMatrix+0xb8>
 800d442:	bf00      	nop
 800d444:	00000000 	.word	0x00000000

0800d448 <kf_update>:
 800d448:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d44c:	ed2d 8b10 	vpush	{d8-d15}
 800d450:	f2ad 4d2c 	subw	sp, sp, #1068	@ 0x42c
 800d454:	461e      	mov	r6, r3
 800d456:	f8dd 4490 	ldr.w	r4, [sp, #1168]	@ 0x490
 800d45a:	ed9f 8a2a 	vldr	s16, [pc, #168]	@ 800d504 <kf_update+0xbc>
 800d45e:	ed94 2a00 	vldr	s4, [r4]
 800d462:	edd4 2a01 	vldr	s5, [r4, #4]
 800d466:	ed94 3a02 	vldr	s6, [r4, #8]
 800d46a:	edd4 3a03 	vldr	s7, [r4, #12]
 800d46e:	ed94 4a04 	vldr	s8, [r4, #16]
 800d472:	edd4 4a05 	vldr	s9, [r4, #20]
 800d476:	ed94 5a06 	vldr	s10, [r4, #24]
 800d47a:	edd4 5a07 	vldr	s11, [r4, #28]
 800d47e:	ed94 6a08 	vldr	s12, [r4, #32]
 800d482:	edd4 6a09 	vldr	s13, [r4, #36]	@ 0x24
 800d486:	ed94 7a0a 	vldr	s14, [r4, #40]	@ 0x28
 800d48a:	edd4 7a0b 	vldr	s15, [r4, #44]	@ 0x2c
 800d48e:	9201      	str	r2, [sp, #4]
 800d490:	ab0b      	add	r3, sp, #44	@ 0x2c
 800d492:	ee22 2a02 	vmul.f32	s4, s4, s4
 800d496:	ee62 2aa2 	vmul.f32	s5, s5, s5
 800d49a:	ee23 3a03 	vmul.f32	s6, s6, s6
 800d49e:	ee63 3aa3 	vmul.f32	s7, s7, s7
 800d4a2:	ee24 4a04 	vmul.f32	s8, s8, s8
 800d4a6:	ee64 4aa4 	vmul.f32	s9, s9, s9
 800d4aa:	ee25 5a05 	vmul.f32	s10, s10, s10
 800d4ae:	ee65 5aa5 	vmul.f32	s11, s11, s11
 800d4b2:	ee26 6a06 	vmul.f32	s12, s12, s12
 800d4b6:	ee66 6aa6 	vmul.f32	s13, s13, s13
 800d4ba:	ee27 7a07 	vmul.f32	s14, s14, s14
 800d4be:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800d4c2:	3901      	subs	r1, #1
 800d4c4:	9303      	str	r3, [sp, #12]
 800d4c6:	2300      	movs	r3, #0
 800d4c8:	4604      	mov	r4, r0
 800d4ca:	9104      	str	r1, [sp, #16]
 800d4cc:	ed8d 2a0b 	vstr	s4, [sp, #44]	@ 0x2c
 800d4d0:	edcd 2a0c 	vstr	s5, [sp, #48]	@ 0x30
 800d4d4:	ed8d 3a0d 	vstr	s6, [sp, #52]	@ 0x34
 800d4d8:	edcd 3a0e 	vstr	s7, [sp, #56]	@ 0x38
 800d4dc:	ed8d 4a0f 	vstr	s8, [sp, #60]	@ 0x3c
 800d4e0:	edcd 4a10 	vstr	s9, [sp, #64]	@ 0x40
 800d4e4:	ed8d 5a11 	vstr	s10, [sp, #68]	@ 0x44
 800d4e8:	edcd 5a12 	vstr	s11, [sp, #72]	@ 0x48
 800d4ec:	ed8d 6a13 	vstr	s12, [sp, #76]	@ 0x4c
 800d4f0:	edcd 6a14 	vstr	s13, [sp, #80]	@ 0x50
 800d4f4:	ed8d 7a15 	vstr	s14, [sp, #84]	@ 0x54
 800d4f8:	edcd 7a16 	vstr	s15, [sp, #88]	@ 0x58
 800d4fc:	9302      	str	r3, [sp, #8]
 800d4fe:	4637      	mov	r7, r6
 800d500:	e010      	b.n	800d524 <kf_update+0xdc>
 800d502:	bf00      	nop
 800d504:	00000000 	.word	0x00000000
 800d508:	9a01      	ldr	r2, [sp, #4]
 800d50a:	9b02      	ldr	r3, [sp, #8]
 800d50c:	3204      	adds	r2, #4
 800d50e:	9201      	str	r2, [sp, #4]
 800d510:	9a03      	ldr	r2, [sp, #12]
 800d512:	3301      	adds	r3, #1
 800d514:	3204      	adds	r2, #4
 800d516:	2b0c      	cmp	r3, #12
 800d518:	9302      	str	r3, [sp, #8]
 800d51a:	9203      	str	r2, [sp, #12]
 800d51c:	f107 0704 	add.w	r7, r7, #4
 800d520:	f000 85de 	beq.w	800e0e0 <kf_update+0xc98>
 800d524:	9a04      	ldr	r2, [sp, #16]
 800d526:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 800d52a:	9204      	str	r2, [sp, #16]
 800d52c:	2b00      	cmp	r3, #0
 800d52e:	d0eb      	beq.n	800d508 <kf_update+0xc0>
 800d530:	f104 0328 	add.w	r3, r4, #40	@ 0x28
 800d534:	ad17      	add	r5, sp, #92	@ 0x5c
 800d536:	edd7 da00 	vldr	s27, [r7]
 800d53a:	ed97 ea0c 	vldr	s28, [r7, #48]	@ 0x30
 800d53e:	edd7 ea18 	vldr	s29, [r7, #96]	@ 0x60
 800d542:	ed97 fa24 	vldr	s30, [r7, #144]	@ 0x90
 800d546:	edd7 fa30 	vldr	s31, [r7, #192]	@ 0xc0
 800d54a:	edd7 6a3c 	vldr	s13, [r7, #240]	@ 0xf0
 800d54e:	ed97 6a48 	vldr	s12, [r7, #288]	@ 0x120
 800d552:	edd7 5a54 	vldr	s11, [r7, #336]	@ 0x150
 800d556:	ed97 5a60 	vldr	s10, [r7, #384]	@ 0x180
 800d55a:	9307      	str	r3, [sp, #28]
 800d55c:	ed8d 8a17 	vstr	s16, [sp, #92]	@ 0x5c
 800d560:	ed8d 8a18 	vstr	s16, [sp, #96]	@ 0x60
 800d564:	ed8d 8a19 	vstr	s16, [sp, #100]	@ 0x64
 800d568:	ed8d 8a1a 	vstr	s16, [sp, #104]	@ 0x68
 800d56c:	ed8d 8a1b 	vstr	s16, [sp, #108]	@ 0x6c
 800d570:	ed8d 8a1c 	vstr	s16, [sp, #112]	@ 0x70
 800d574:	ed8d 8a1d 	vstr	s16, [sp, #116]	@ 0x74
 800d578:	ed8d 8a1e 	vstr	s16, [sp, #120]	@ 0x78
 800d57c:	ed8d 8a1f 	vstr	s16, [sp, #124]	@ 0x7c
 800d580:	f104 014c 	add.w	r1, r4, #76	@ 0x4c
 800d584:	462a      	mov	r2, r5
 800d586:	ecb3 7a01 	vldmia	r3!, {s14}
 800d58a:	ecf2 7a01 	vldmia	r2!, {s15}
 800d58e:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d592:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d596:	d006      	beq.n	800d5a6 <kf_update+0x15e>
 800d598:	eef5 da40 	vcmp.f32	s27, #0.0
 800d59c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d5a0:	bf18      	it	ne
 800d5a2:	eee7 7a2d 	vfmane.f32	s15, s14, s27
 800d5a6:	ed93 7a08 	vldr	s14, [r3, #32]
 800d5aa:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d5ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d5b2:	d006      	beq.n	800d5c2 <kf_update+0x17a>
 800d5b4:	eeb5 ea40 	vcmp.f32	s28, #0.0
 800d5b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d5bc:	bf18      	it	ne
 800d5be:	eee7 7a0e 	vfmane.f32	s15, s14, s28
 800d5c2:	ed93 7a11 	vldr	s14, [r3, #68]	@ 0x44
 800d5c6:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d5ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d5ce:	d006      	beq.n	800d5de <kf_update+0x196>
 800d5d0:	eef5 ea40 	vcmp.f32	s29, #0.0
 800d5d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d5d8:	bf18      	it	ne
 800d5da:	eee7 7a2e 	vfmane.f32	s15, s14, s29
 800d5de:	ed93 7a1a 	vldr	s14, [r3, #104]	@ 0x68
 800d5e2:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d5e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d5ea:	d006      	beq.n	800d5fa <kf_update+0x1b2>
 800d5ec:	eeb5 fa40 	vcmp.f32	s30, #0.0
 800d5f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d5f4:	bf18      	it	ne
 800d5f6:	eee7 7a0f 	vfmane.f32	s15, s14, s30
 800d5fa:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 800d5fe:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d602:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d606:	d006      	beq.n	800d616 <kf_update+0x1ce>
 800d608:	eef5 fa40 	vcmp.f32	s31, #0.0
 800d60c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d610:	bf18      	it	ne
 800d612:	eee7 7a2f 	vfmane.f32	s15, s14, s31
 800d616:	ed93 7a2c 	vldr	s14, [r3, #176]	@ 0xb0
 800d61a:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d61e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d622:	d006      	beq.n	800d632 <kf_update+0x1ea>
 800d624:	eef5 6a40 	vcmp.f32	s13, #0.0
 800d628:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d62c:	bf18      	it	ne
 800d62e:	eee7 7a26 	vfmane.f32	s15, s14, s13
 800d632:	ed93 7a35 	vldr	s14, [r3, #212]	@ 0xd4
 800d636:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d63a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d63e:	d006      	beq.n	800d64e <kf_update+0x206>
 800d640:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800d644:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d648:	bf18      	it	ne
 800d64a:	eee7 7a06 	vfmane.f32	s15, s14, s12
 800d64e:	ed93 7a3e 	vldr	s14, [r3, #248]	@ 0xf8
 800d652:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d656:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d65a:	d006      	beq.n	800d66a <kf_update+0x222>
 800d65c:	eef5 5a40 	vcmp.f32	s11, #0.0
 800d660:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d664:	bf18      	it	ne
 800d666:	eee7 7a25 	vfmane.f32	s15, s14, s11
 800d66a:	ed93 7a47 	vldr	s14, [r3, #284]	@ 0x11c
 800d66e:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d672:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d676:	d006      	beq.n	800d686 <kf_update+0x23e>
 800d678:	eeb5 5a40 	vcmp.f32	s10, #0.0
 800d67c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d680:	bf18      	it	ne
 800d682:	eee7 7a05 	vfmane.f32	s15, s14, s10
 800d686:	4299      	cmp	r1, r3
 800d688:	ed42 7a01 	vstr	s15, [r2, #-4]
 800d68c:	f47f af7b 	bne.w	800d586 <kf_update+0x13e>
 800d690:	eef5 da40 	vcmp.f32	s27, #0.0
 800d694:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d698:	eddd ba17 	vldr	s23, [sp, #92]	@ 0x5c
 800d69c:	f000 84f8 	beq.w	800e090 <kf_update+0xc48>
 800d6a0:	eef5 ba40 	vcmp.f32	s23, #0.0
 800d6a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6a8:	f000 8520 	beq.w	800e0ec <kf_update+0xca4>
 800d6ac:	ee6b 7aad 	vmul.f32	s15, s23, s27
 800d6b0:	eeb5 ea40 	vcmp.f32	s28, #0.0
 800d6b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6b8:	ed9d ca18 	vldr	s24, [sp, #96]	@ 0x60
 800d6bc:	d006      	beq.n	800d6cc <kf_update+0x284>
 800d6be:	eeb5 ca40 	vcmp.f32	s24, #0.0
 800d6c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6c6:	bf18      	it	ne
 800d6c8:	eeec 7a0e 	vfmane.f32	s15, s24, s28
 800d6cc:	eef5 ea40 	vcmp.f32	s29, #0.0
 800d6d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6d4:	ed9d aa19 	vldr	s20, [sp, #100]	@ 0x64
 800d6d8:	d006      	beq.n	800d6e8 <kf_update+0x2a0>
 800d6da:	eeb5 aa40 	vcmp.f32	s20, #0.0
 800d6de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6e2:	bf18      	it	ne
 800d6e4:	eeea 7a2e 	vfmane.f32	s15, s20, s29
 800d6e8:	eeb5 fa40 	vcmp.f32	s30, #0.0
 800d6ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6f0:	ed9d da1a 	vldr	s26, [sp, #104]	@ 0x68
 800d6f4:	d006      	beq.n	800d704 <kf_update+0x2bc>
 800d6f6:	eeb5 da40 	vcmp.f32	s26, #0.0
 800d6fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6fe:	bf18      	it	ne
 800d700:	eeed 7a0f 	vfmane.f32	s15, s26, s30
 800d704:	eef5 fa40 	vcmp.f32	s31, #0.0
 800d708:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d70c:	eddd ca1b 	vldr	s25, [sp, #108]	@ 0x6c
 800d710:	d006      	beq.n	800d720 <kf_update+0x2d8>
 800d712:	eef5 ca40 	vcmp.f32	s25, #0.0
 800d716:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d71a:	bf18      	it	ne
 800d71c:	eeec 7aaf 	vfmane.f32	s15, s25, s31
 800d720:	eef5 6a40 	vcmp.f32	s13, #0.0
 800d724:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d728:	eddd aa1c 	vldr	s21, [sp, #112]	@ 0x70
 800d72c:	d006      	beq.n	800d73c <kf_update+0x2f4>
 800d72e:	eef5 aa40 	vcmp.f32	s21, #0.0
 800d732:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d736:	bf18      	it	ne
 800d738:	eeea 7aa6 	vfmane.f32	s15, s21, s13
 800d73c:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800d740:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d744:	ed9d ba1d 	vldr	s22, [sp, #116]	@ 0x74
 800d748:	d006      	beq.n	800d758 <kf_update+0x310>
 800d74a:	eeb5 ba40 	vcmp.f32	s22, #0.0
 800d74e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d752:	bf18      	it	ne
 800d754:	eeeb 7a06 	vfmane.f32	s15, s22, s12
 800d758:	eef5 5a40 	vcmp.f32	s11, #0.0
 800d75c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d760:	eddd 9a1e 	vldr	s19, [sp, #120]	@ 0x78
 800d764:	d006      	beq.n	800d774 <kf_update+0x32c>
 800d766:	eef5 9a40 	vcmp.f32	s19, #0.0
 800d76a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d76e:	bf18      	it	ne
 800d770:	eee9 7aa5 	vfmane.f32	s15, s19, s11
 800d774:	eeb5 5a40 	vcmp.f32	s10, #0.0
 800d778:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d77c:	ed9d 7a1f 	vldr	s14, [sp, #124]	@ 0x7c
 800d780:	d006      	beq.n	800d790 <kf_update+0x348>
 800d782:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d786:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d78a:	bf18      	it	ne
 800d78c:	eee7 7a05 	vfmane.f32	s15, s14, s10
 800d790:	9b03      	ldr	r3, [sp, #12]
 800d792:	ed93 4a00 	vldr	s8, [r3]
 800d796:	9b02      	ldr	r3, [sp, #8]
 800d798:	ee77 7a84 	vadd.f32	s15, s15, s8
 800d79c:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 800d7a0:	ee84 9aa7 	vdiv.f32	s18, s9, s15
 800d7a4:	2b05      	cmp	r3, #5
 800d7a6:	ee69 ba2b 	vmul.f32	s23, s18, s23
 800d7aa:	ee29 ca0c 	vmul.f32	s24, s18, s24
 800d7ae:	ee29 aa0a 	vmul.f32	s20, s18, s20
 800d7b2:	ee29 da0d 	vmul.f32	s26, s18, s26
 800d7b6:	ee69 ca2c 	vmul.f32	s25, s18, s25
 800d7ba:	ee69 aa2a 	vmul.f32	s21, s18, s21
 800d7be:	ee29 ba0b 	vmul.f32	s22, s18, s22
 800d7c2:	ee69 9a29 	vmul.f32	s19, s18, s19
 800d7c6:	ee29 9a07 	vmul.f32	s18, s18, s14
 800d7ca:	edcd ba17 	vstr	s23, [sp, #92]	@ 0x5c
 800d7ce:	ed8d ca18 	vstr	s24, [sp, #96]	@ 0x60
 800d7d2:	ed8d aa19 	vstr	s20, [sp, #100]	@ 0x64
 800d7d6:	ed8d da1a 	vstr	s26, [sp, #104]	@ 0x68
 800d7da:	edcd ca1b 	vstr	s25, [sp, #108]	@ 0x6c
 800d7de:	edcd aa1c 	vstr	s21, [sp, #112]	@ 0x70
 800d7e2:	ed8d ba1d 	vstr	s22, [sp, #116]	@ 0x74
 800d7e6:	edcd 9a1e 	vstr	s19, [sp, #120]	@ 0x78
 800d7ea:	ed8d 9a1f 	vstr	s18, [sp, #124]	@ 0x7c
 800d7ee:	f340 844b 	ble.w	800e088 <kf_update+0xc40>
 800d7f2:	eef5 da40 	vcmp.f32	s27, #0.0
 800d7f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d7fa:	f000 847b 	beq.w	800e0f4 <kf_update+0xcac>
 800d7fe:	edd4 7a01 	vldr	s15, [r4, #4]
 800d802:	eef5 7a40 	vcmp.f32	s15, #0.0
 800d806:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d80a:	f040 84d6 	bne.w	800e1ba <kf_update+0xd72>
 800d80e:	eeb5 ea40 	vcmp.f32	s28, #0.0
 800d812:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d816:	d008      	beq.n	800d82a <kf_update+0x3e2>
 800d818:	ed94 7a02 	vldr	s14, [r4, #8]
 800d81c:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d820:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d824:	bf18      	it	ne
 800d826:	eee7 7a0e 	vfmane.f32	s15, s14, s28
 800d82a:	eef5 ea40 	vcmp.f32	s29, #0.0
 800d82e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d832:	d008      	beq.n	800d846 <kf_update+0x3fe>
 800d834:	ed94 7a03 	vldr	s14, [r4, #12]
 800d838:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d83c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d840:	bf18      	it	ne
 800d842:	eee7 7a2e 	vfmane.f32	s15, s14, s29
 800d846:	eeb5 fa40 	vcmp.f32	s30, #0.0
 800d84a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d84e:	d008      	beq.n	800d862 <kf_update+0x41a>
 800d850:	ed94 7a04 	vldr	s14, [r4, #16]
 800d854:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d858:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d85c:	bf18      	it	ne
 800d85e:	eee7 7a0f 	vfmane.f32	s15, s14, s30
 800d862:	eef5 fa40 	vcmp.f32	s31, #0.0
 800d866:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d86a:	d008      	beq.n	800d87e <kf_update+0x436>
 800d86c:	ed94 7a05 	vldr	s14, [r4, #20]
 800d870:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d874:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d878:	bf18      	it	ne
 800d87a:	eee7 7a2f 	vfmane.f32	s15, s14, s31
 800d87e:	eef5 6a40 	vcmp.f32	s13, #0.0
 800d882:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d886:	d008      	beq.n	800d89a <kf_update+0x452>
 800d888:	ed94 7a06 	vldr	s14, [r4, #24]
 800d88c:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d890:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d894:	bf18      	it	ne
 800d896:	eee7 7a26 	vfmane.f32	s15, s14, s13
 800d89a:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800d89e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8a2:	d008      	beq.n	800d8b6 <kf_update+0x46e>
 800d8a4:	ed94 7a07 	vldr	s14, [r4, #28]
 800d8a8:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d8ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8b0:	bf18      	it	ne
 800d8b2:	eee7 7a06 	vfmane.f32	s15, s14, s12
 800d8b6:	eef5 5a40 	vcmp.f32	s11, #0.0
 800d8ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8be:	d008      	beq.n	800d8d2 <kf_update+0x48a>
 800d8c0:	ed94 7a08 	vldr	s14, [r4, #32]
 800d8c4:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d8c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8cc:	bf18      	it	ne
 800d8ce:	eee7 7a25 	vfmane.f32	s15, s14, s11
 800d8d2:	eeb5 5a40 	vcmp.f32	s10, #0.0
 800d8d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8da:	d008      	beq.n	800d8ee <kf_update+0x4a6>
 800d8dc:	ed94 7a09 	vldr	s14, [r4, #36]	@ 0x24
 800d8e0:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d8e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8e8:	bf18      	it	ne
 800d8ea:	eee7 7a05 	vfmane.f32	s15, s14, s10
 800d8ee:	9b01      	ldr	r3, [sp, #4]
 800d8f0:	edd3 8a00 	vldr	s17, [r3]
 800d8f4:	ee78 8ae7 	vsub.f32	s17, s17, s15
 800d8f8:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 800d8fc:	2100      	movs	r1, #0
 800d8fe:	a868      	add	r0, sp, #416	@ 0x1a0
 800d900:	ed8d 5a09 	vstr	s10, [sp, #36]	@ 0x24
 800d904:	edcd 5a08 	vstr	s11, [sp, #32]
 800d908:	ed8d 6a06 	vstr	s12, [sp, #24]
 800d90c:	edcd 6a05 	vstr	s13, [sp, #20]
 800d910:	f005 fe3c 	bl	801358c <memset>
 800d914:	ab68      	add	r3, sp, #416	@ 0x1a0
 800d916:	ed9d 5a09 	vldr	s10, [sp, #36]	@ 0x24
 800d91a:	eddd 5a08 	vldr	s11, [sp, #32]
 800d91e:	ed9d 6a06 	vldr	s12, [sp, #24]
 800d922:	eddd 6a05 	vldr	s13, [sp, #20]
 800d926:	a971      	add	r1, sp, #452	@ 0x1c4
 800d928:	461a      	mov	r2, r3
 800d92a:	ecf5 7a01 	vldmia	r5!, {s15}
 800d92e:	eef5 7a40 	vcmp.f32	s15, #0.0
 800d932:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d936:	d062      	beq.n	800d9fe <kf_update+0x5b6>
 800d938:	eef5 da40 	vcmp.f32	s27, #0.0
 800d93c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d940:	d005      	beq.n	800d94e <kf_update+0x506>
 800d942:	ed92 7a00 	vldr	s14, [r2]
 800d946:	eea7 7aad 	vfma.f32	s14, s15, s27
 800d94a:	ed82 7a00 	vstr	s14, [r2]
 800d94e:	eeb5 ea40 	vcmp.f32	s28, #0.0
 800d952:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d956:	d005      	beq.n	800d964 <kf_update+0x51c>
 800d958:	ed92 7a09 	vldr	s14, [r2, #36]	@ 0x24
 800d95c:	eea7 7a8e 	vfma.f32	s14, s15, s28
 800d960:	ed82 7a09 	vstr	s14, [r2, #36]	@ 0x24
 800d964:	eef5 ea40 	vcmp.f32	s29, #0.0
 800d968:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d96c:	d005      	beq.n	800d97a <kf_update+0x532>
 800d96e:	ed92 7a12 	vldr	s14, [r2, #72]	@ 0x48
 800d972:	eea7 7aae 	vfma.f32	s14, s15, s29
 800d976:	ed82 7a12 	vstr	s14, [r2, #72]	@ 0x48
 800d97a:	eeb5 fa40 	vcmp.f32	s30, #0.0
 800d97e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d982:	d005      	beq.n	800d990 <kf_update+0x548>
 800d984:	ed92 7a1b 	vldr	s14, [r2, #108]	@ 0x6c
 800d988:	eea7 7a8f 	vfma.f32	s14, s15, s30
 800d98c:	ed82 7a1b 	vstr	s14, [r2, #108]	@ 0x6c
 800d990:	eef5 fa40 	vcmp.f32	s31, #0.0
 800d994:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d998:	d005      	beq.n	800d9a6 <kf_update+0x55e>
 800d99a:	ed92 7a24 	vldr	s14, [r2, #144]	@ 0x90
 800d99e:	eea7 7aaf 	vfma.f32	s14, s15, s31
 800d9a2:	ed82 7a24 	vstr	s14, [r2, #144]	@ 0x90
 800d9a6:	eef5 6a40 	vcmp.f32	s13, #0.0
 800d9aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d9ae:	d005      	beq.n	800d9bc <kf_update+0x574>
 800d9b0:	ed92 7a2d 	vldr	s14, [r2, #180]	@ 0xb4
 800d9b4:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800d9b8:	ed82 7a2d 	vstr	s14, [r2, #180]	@ 0xb4
 800d9bc:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800d9c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d9c4:	d005      	beq.n	800d9d2 <kf_update+0x58a>
 800d9c6:	ed92 7a36 	vldr	s14, [r2, #216]	@ 0xd8
 800d9ca:	eea7 7a86 	vfma.f32	s14, s15, s12
 800d9ce:	ed82 7a36 	vstr	s14, [r2, #216]	@ 0xd8
 800d9d2:	eef5 5a40 	vcmp.f32	s11, #0.0
 800d9d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d9da:	d005      	beq.n	800d9e8 <kf_update+0x5a0>
 800d9dc:	ed92 7a3f 	vldr	s14, [r2, #252]	@ 0xfc
 800d9e0:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800d9e4:	ed82 7a3f 	vstr	s14, [r2, #252]	@ 0xfc
 800d9e8:	eeb5 5a40 	vcmp.f32	s10, #0.0
 800d9ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d9f0:	d005      	beq.n	800d9fe <kf_update+0x5b6>
 800d9f2:	ed92 7a48 	vldr	s14, [r2, #288]	@ 0x120
 800d9f6:	eea7 7a85 	vfma.f32	s14, s15, s10
 800d9fa:	ed82 7a48 	vstr	s14, [r2, #288]	@ 0x120
 800d9fe:	3204      	adds	r2, #4
 800da00:	428a      	cmp	r2, r1
 800da02:	d192      	bne.n	800d92a <kf_update+0x4e2>
 800da04:	adb9      	add	r5, sp, #740	@ 0x2e4
 800da06:	e9cd 5305 	strd	r5, r3, [sp, #20]
 800da0a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800da0e:	a968      	add	r1, sp, #416	@ 0x1a0
 800da10:	462a      	mov	r2, r5
 800da12:	f04f 0b06 	mov.w	fp, #6
 800da16:	f04f 0a03 	mov.w	sl, #3
 800da1a:	f04f 0902 	mov.w	r9, #2
 800da1e:	f04f 0804 	mov.w	r8, #4
 800da22:	f04f 0e05 	mov.w	lr, #5
 800da26:	f04f 0c07 	mov.w	ip, #7
 800da2a:	2608      	movs	r6, #8
 800da2c:	2000      	movs	r0, #0
 800da2e:	ed82 8a00 	vstr	s16, [r2]
 800da32:	2800      	cmp	r0, #0
 800da34:	f000 8198 	beq.w	800dd68 <kf_update+0x920>
 800da38:	edd1 7a00 	vldr	s15, [r1]
 800da3c:	ed82 8a01 	vstr	s16, [r2, #4]
 800da40:	eef1 7a67 	vneg.f32	s15, s15
 800da44:	2801      	cmp	r0, #1
 800da46:	edc1 7a00 	vstr	s15, [r1]
 800da4a:	f000 8255 	beq.w	800def8 <kf_update+0xab0>
 800da4e:	edd1 7a01 	vldr	s15, [r1, #4]
 800da52:	ed82 8a02 	vstr	s16, [r2, #8]
 800da56:	eef1 7a67 	vneg.f32	s15, s15
 800da5a:	2802      	cmp	r0, #2
 800da5c:	edc1 7a01 	vstr	s15, [r1, #4]
 800da60:	f000 81f2 	beq.w	800de48 <kf_update+0xa00>
 800da64:	ab68      	add	r3, sp, #416	@ 0x1a0
 800da66:	eb03 0589 	add.w	r5, r3, r9, lsl #2
 800da6a:	edd5 7a00 	vldr	s15, [r5]
 800da6e:	ed82 8a03 	vstr	s16, [r2, #12]
 800da72:	eef1 7a67 	vneg.f32	s15, s15
 800da76:	2803      	cmp	r0, #3
 800da78:	edc5 7a00 	vstr	s15, [r5]
 800da7c:	f040 8280 	bne.w	800df80 <kf_update+0xb38>
 800da80:	edd1 7a03 	vldr	s15, [r1, #12]
 800da84:	ed8d 8ad8 	vstr	s16, [sp, #864]	@ 0x360
 800da88:	ee77 7a67 	vsub.f32	s15, s14, s15
 800da8c:	ab68      	add	r3, sp, #416	@ 0x1a0
 800da8e:	edc1 7a03 	vstr	s15, [r1, #12]
 800da92:	eddd 7a87 	vldr	s15, [sp, #540]	@ 0x21c
 800da96:	ed82 8a05 	vstr	s16, [r2, #20]
 800da9a:	eef1 7a67 	vneg.f32	s15, s15
 800da9e:	edcd 7a87 	vstr	s15, [sp, #540]	@ 0x21c
 800daa2:	eb03 058e 	add.w	r5, r3, lr, lsl #2
 800daa6:	edd5 7a00 	vldr	s15, [r5]
 800daaa:	ed82 8a06 	vstr	s16, [r2, #24]
 800daae:	eef1 7a67 	vneg.f32	s15, s15
 800dab2:	edc5 7a00 	vstr	s15, [r5]
 800dab6:	eb03 058b 	add.w	r5, r3, fp, lsl #2
 800daba:	edd5 7a00 	vldr	s15, [r5]
 800dabe:	ed82 8a07 	vstr	s16, [r2, #28]
 800dac2:	eef1 7a67 	vneg.f32	s15, s15
 800dac6:	edc5 7a00 	vstr	s15, [r5]
 800daca:	ab68      	add	r3, sp, #416	@ 0x1a0
 800dacc:	eb03 058c 	add.w	r5, r3, ip, lsl #2
 800dad0:	edd5 7a00 	vldr	s15, [r5]
 800dad4:	ed82 8a08 	vstr	s16, [r2, #32]
 800dad8:	eef1 7a67 	vneg.f32	s15, s15
 800dadc:	2808      	cmp	r0, #8
 800dade:	edc5 7a00 	vstr	s15, [r5]
 800dae2:	f040 818f 	bne.w	800de04 <kf_update+0x9bc>
 800dae6:	aa68      	add	r2, sp, #416	@ 0x1a0
 800dae8:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 800daec:	ed92 7a00 	vldr	s14, [r2]
 800daf0:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800daf4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800daf8:	e9dd 5305 	ldrd	r5, r3, [sp, #20]
 800dafc:	edc2 7a00 	vstr	s15, [r2]
 800db00:	2600      	movs	r6, #0
 800db02:	f504 70a2 	add.w	r0, r4, #324	@ 0x144
 800db06:	ecf3 3a01 	vldmia	r3!, {s7}
 800db0a:	ed93 4a08 	vldr	s8, [r3, #32]
 800db0e:	edd3 4a11 	vldr	s9, [r3, #68]	@ 0x44
 800db12:	ed93 5a1a 	vldr	s10, [r3, #104]	@ 0x68
 800db16:	edd3 5a23 	vldr	s11, [r3, #140]	@ 0x8c
 800db1a:	ed93 6a2c 	vldr	s12, [r3, #176]	@ 0xb0
 800db1e:	edd3 6a35 	vldr	s13, [r3, #212]	@ 0xd4
 800db22:	ed93 7a3e 	vldr	s14, [r3, #248]	@ 0xf8
 800db26:	edd3 7a47 	vldr	s15, [r3, #284]	@ 0x11c
 800db2a:	4629      	mov	r1, r5
 800db2c:	4622      	mov	r2, r4
 800db2e:	eef5 3a40 	vcmp.f32	s7, #0.0
 800db32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db36:	d00c      	beq.n	800db52 <kf_update+0x70a>
 800db38:	ed92 3a0a 	vldr	s6, [r2, #40]	@ 0x28
 800db3c:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800db40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db44:	d005      	beq.n	800db52 <kf_update+0x70a>
 800db46:	edd1 2a00 	vldr	s5, [r1]
 800db4a:	eee3 2a83 	vfma.f32	s5, s7, s6
 800db4e:	edc1 2a00 	vstr	s5, [r1]
 800db52:	eeb5 4a40 	vcmp.f32	s8, #0.0
 800db56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db5a:	d00c      	beq.n	800db76 <kf_update+0x72e>
 800db5c:	ed92 3a0b 	vldr	s6, [r2, #44]	@ 0x2c
 800db60:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800db64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db68:	d005      	beq.n	800db76 <kf_update+0x72e>
 800db6a:	edd1 2a00 	vldr	s5, [r1]
 800db6e:	eee4 2a03 	vfma.f32	s5, s8, s6
 800db72:	edc1 2a00 	vstr	s5, [r1]
 800db76:	eef5 4a40 	vcmp.f32	s9, #0.0
 800db7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db7e:	d00c      	beq.n	800db9a <kf_update+0x752>
 800db80:	ed92 3a0c 	vldr	s6, [r2, #48]	@ 0x30
 800db84:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800db88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db8c:	d005      	beq.n	800db9a <kf_update+0x752>
 800db8e:	edd1 2a00 	vldr	s5, [r1]
 800db92:	eee4 2a83 	vfma.f32	s5, s9, s6
 800db96:	edc1 2a00 	vstr	s5, [r1]
 800db9a:	eeb5 5a40 	vcmp.f32	s10, #0.0
 800db9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dba2:	d00c      	beq.n	800dbbe <kf_update+0x776>
 800dba4:	ed92 3a0d 	vldr	s6, [r2, #52]	@ 0x34
 800dba8:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800dbac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dbb0:	d005      	beq.n	800dbbe <kf_update+0x776>
 800dbb2:	edd1 2a00 	vldr	s5, [r1]
 800dbb6:	eee5 2a03 	vfma.f32	s5, s10, s6
 800dbba:	edc1 2a00 	vstr	s5, [r1]
 800dbbe:	eef5 5a40 	vcmp.f32	s11, #0.0
 800dbc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dbc6:	d00c      	beq.n	800dbe2 <kf_update+0x79a>
 800dbc8:	ed92 3a0e 	vldr	s6, [r2, #56]	@ 0x38
 800dbcc:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800dbd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dbd4:	d005      	beq.n	800dbe2 <kf_update+0x79a>
 800dbd6:	edd1 2a00 	vldr	s5, [r1]
 800dbda:	eee5 2a83 	vfma.f32	s5, s11, s6
 800dbde:	edc1 2a00 	vstr	s5, [r1]
 800dbe2:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800dbe6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dbea:	d00c      	beq.n	800dc06 <kf_update+0x7be>
 800dbec:	ed92 3a0f 	vldr	s6, [r2, #60]	@ 0x3c
 800dbf0:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800dbf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dbf8:	d005      	beq.n	800dc06 <kf_update+0x7be>
 800dbfa:	edd1 2a00 	vldr	s5, [r1]
 800dbfe:	eee6 2a03 	vfma.f32	s5, s12, s6
 800dc02:	edc1 2a00 	vstr	s5, [r1]
 800dc06:	eef5 6a40 	vcmp.f32	s13, #0.0
 800dc0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc0e:	d00c      	beq.n	800dc2a <kf_update+0x7e2>
 800dc10:	ed92 3a10 	vldr	s6, [r2, #64]	@ 0x40
 800dc14:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800dc18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc1c:	d005      	beq.n	800dc2a <kf_update+0x7e2>
 800dc1e:	edd1 2a00 	vldr	s5, [r1]
 800dc22:	eee6 2a83 	vfma.f32	s5, s13, s6
 800dc26:	edc1 2a00 	vstr	s5, [r1]
 800dc2a:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800dc2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc32:	d00c      	beq.n	800dc4e <kf_update+0x806>
 800dc34:	ed92 3a11 	vldr	s6, [r2, #68]	@ 0x44
 800dc38:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800dc3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc40:	d005      	beq.n	800dc4e <kf_update+0x806>
 800dc42:	edd1 2a00 	vldr	s5, [r1]
 800dc46:	eee7 2a03 	vfma.f32	s5, s14, s6
 800dc4a:	edc1 2a00 	vstr	s5, [r1]
 800dc4e:	eef5 7a40 	vcmp.f32	s15, #0.0
 800dc52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc56:	d00c      	beq.n	800dc72 <kf_update+0x82a>
 800dc58:	ed92 3a12 	vldr	s6, [r2, #72]	@ 0x48
 800dc5c:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800dc60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc64:	d005      	beq.n	800dc72 <kf_update+0x82a>
 800dc66:	edd1 2a00 	vldr	s5, [r1]
 800dc6a:	eee7 2a83 	vfma.f32	s5, s15, s6
 800dc6e:	edc1 2a00 	vstr	s5, [r1]
 800dc72:	3224      	adds	r2, #36	@ 0x24
 800dc74:	4282      	cmp	r2, r0
 800dc76:	f101 0124 	add.w	r1, r1, #36	@ 0x24
 800dc7a:	f47f af58 	bne.w	800db2e <kf_update+0x6e6>
 800dc7e:	3601      	adds	r6, #1
 800dc80:	2e09      	cmp	r6, #9
 800dc82:	f105 0504 	add.w	r5, r5, #4
 800dc86:	f47f af3e 	bne.w	800db06 <kf_update+0x6be>
 800dc8a:	9807      	ldr	r0, [sp, #28]
 800dc8c:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 800dc90:	a9b9      	add	r1, sp, #740	@ 0x2e4
 800dc92:	f005 fcad 	bl	80135f0 <memcpy>
 800dc96:	eef5 ba40 	vcmp.f32	s23, #0.0
 800dc9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc9e:	f000 81a3 	beq.w	800dfe8 <kf_update+0xba0>
 800dca2:	eef5 8a40 	vcmp.f32	s17, #0.0
 800dca6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dcaa:	f000 819d 	beq.w	800dfe8 <kf_update+0xba0>
 800dcae:	eeb5 ca40 	vcmp.f32	s24, #0.0
 800dcb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dcb6:	ee68 baab 	vmul.f32	s23, s17, s23
 800dcba:	f000 826f 	beq.w	800e19c <kf_update+0xd54>
 800dcbe:	eeb5 aa40 	vcmp.f32	s20, #0.0
 800dcc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dcc6:	ee2c ca28 	vmul.f32	s24, s24, s17
 800dcca:	f000 8264 	beq.w	800e196 <kf_update+0xd4e>
 800dcce:	eeb5 da40 	vcmp.f32	s26, #0.0
 800dcd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dcd6:	ee68 7a8a 	vmul.f32	s15, s17, s20
 800dcda:	f000 8257 	beq.w	800e18c <kf_update+0xd44>
 800dcde:	eef5 ca40 	vcmp.f32	s25, #0.0
 800dce2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dce6:	ee28 7a8d 	vmul.f32	s14, s17, s26
 800dcea:	eeb0 aa4c 	vmov.f32	s20, s24
 800dcee:	f040 8272 	bne.w	800e1d6 <kf_update+0xd8e>
 800dcf2:	eef0 ca47 	vmov.f32	s25, s14
 800dcf6:	eeb0 da67 	vmov.f32	s26, s15
 800dcfa:	eef5 aa40 	vcmp.f32	s21, #0.0
 800dcfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd02:	f000 81a8 	beq.w	800e056 <kf_update+0xc0e>
 800dd06:	eef5 8a40 	vcmp.f32	s17, #0.0
 800dd0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd0e:	f000 8232 	beq.w	800e176 <kf_update+0xd2e>
 800dd12:	eddf 7ae1 	vldr	s15, [pc, #900]	@ 800e098 <kf_update+0xc50>
 800dd16:	eeb5 ba40 	vcmp.f32	s22, #0.0
 800dd1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd1e:	ee28 7aaa 	vmul.f32	s14, s17, s21
 800dd22:	f040 81bb 	bne.w	800e09c <kf_update+0xc54>
 800dd26:	eeb0 ba47 	vmov.f32	s22, s14
 800dd2a:	eef0 aa67 	vmov.f32	s21, s15
 800dd2e:	eef5 9a40 	vcmp.f32	s19, #0.0
 800dd32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd36:	f000 81bf 	beq.w	800e0b8 <kf_update+0xc70>
 800dd3a:	eef5 8a40 	vcmp.f32	s17, #0.0
 800dd3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd42:	f000 821b 	beq.w	800e17c <kf_update+0xd34>
 800dd46:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800dd4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd4e:	eddf 7ad2 	vldr	s15, [pc, #840]	@ 800e098 <kf_update+0xc50>
 800dd52:	ee28 7aa9 	vmul.f32	s14, s17, s19
 800dd56:	f040 826b 	bne.w	800e230 <kf_update+0xde8>
 800dd5a:	eef0 8a49 	vmov.f32	s17, s18
 800dd5e:	eef0 9a67 	vmov.f32	s19, s15
 800dd62:	eeb0 9a47 	vmov.f32	s18, s14
 800dd66:	e1cb      	b.n	800e100 <kf_update+0xcb8>
 800dd68:	eddd 7a69 	vldr	s15, [sp, #420]	@ 0x1a4
 800dd6c:	eddd 6a68 	vldr	s13, [sp, #416]	@ 0x1a0
 800dd70:	ed8d 8aba 	vstr	s16, [sp, #744]	@ 0x2e8
 800dd74:	ab68      	add	r3, sp, #416	@ 0x1a0
 800dd76:	eb03 0589 	add.w	r5, r3, r9, lsl #2
 800dd7a:	eef1 7a67 	vneg.f32	s15, s15
 800dd7e:	edcd 7a69 	vstr	s15, [sp, #420]	@ 0x1a4
 800dd82:	edd5 7a00 	vldr	s15, [r5]
 800dd86:	ed82 8a02 	vstr	s16, [r2, #8]
 800dd8a:	eef1 7a67 	vneg.f32	s15, s15
 800dd8e:	edc5 7a00 	vstr	s15, [r5]
 800dd92:	eb03 058a 	add.w	r5, r3, sl, lsl #2
 800dd96:	edd5 7a00 	vldr	s15, [r5]
 800dd9a:	ed82 8a03 	vstr	s16, [r2, #12]
 800dd9e:	ee77 6a66 	vsub.f32	s13, s14, s13
 800dda2:	eef1 7a67 	vneg.f32	s15, s15
 800dda6:	edcd 6a68 	vstr	s13, [sp, #416]	@ 0x1a0
 800ddaa:	ed82 8a04 	vstr	s16, [r2, #16]
 800ddae:	edc5 7a00 	vstr	s15, [r5]
 800ddb2:	ab68      	add	r3, sp, #416	@ 0x1a0
 800ddb4:	eb03 0588 	add.w	r5, r3, r8, lsl #2
 800ddb8:	edd5 7a00 	vldr	s15, [r5]
 800ddbc:	ed82 8a05 	vstr	s16, [r2, #20]
 800ddc0:	eef1 7a67 	vneg.f32	s15, s15
 800ddc4:	2805      	cmp	r0, #5
 800ddc6:	edc5 7a00 	vstr	s15, [r5]
 800ddca:	f040 80ba 	bne.w	800df42 <kf_update+0xafa>
 800ddce:	edd1 7a05 	vldr	s15, [r1, #20]
 800ddd2:	ed8d 8aec 	vstr	s16, [sp, #944]	@ 0x3b0
 800ddd6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ddda:	ab68      	add	r3, sp, #416	@ 0x1a0
 800dddc:	edc1 7a05 	vstr	s15, [r1, #20]
 800dde0:	eddd 7a9b 	vldr	s15, [sp, #620]	@ 0x26c
 800dde4:	ed82 8a07 	vstr	s16, [r2, #28]
 800dde8:	eef1 7a67 	vneg.f32	s15, s15
 800ddec:	ed82 8a08 	vstr	s16, [r2, #32]
 800ddf0:	edcd 7a9b 	vstr	s15, [sp, #620]	@ 0x26c
 800ddf4:	eb03 058c 	add.w	r5, r3, ip, lsl #2
 800ddf8:	edd5 7a00 	vldr	s15, [r5]
 800ddfc:	eef1 7a67 	vneg.f32	s15, s15
 800de00:	edc5 7a00 	vstr	s15, [r5]
 800de04:	ab68      	add	r3, sp, #416	@ 0x1a0
 800de06:	eb03 0586 	add.w	r5, r3, r6, lsl #2
 800de0a:	edd5 7a00 	vldr	s15, [r5]
 800de0e:	3001      	adds	r0, #1
 800de10:	eef1 7a67 	vneg.f32	s15, s15
 800de14:	2809      	cmp	r0, #9
 800de16:	f102 0224 	add.w	r2, r2, #36	@ 0x24
 800de1a:	f10c 0c09 	add.w	ip, ip, #9
 800de1e:	f101 0124 	add.w	r1, r1, #36	@ 0x24
 800de22:	f10e 0e09 	add.w	lr, lr, #9
 800de26:	f108 0809 	add.w	r8, r8, #9
 800de2a:	f109 0909 	add.w	r9, r9, #9
 800de2e:	f10a 0a09 	add.w	sl, sl, #9
 800de32:	f10b 0b09 	add.w	fp, fp, #9
 800de36:	f106 0609 	add.w	r6, r6, #9
 800de3a:	edc5 7a00 	vstr	s15, [r5]
 800de3e:	f47f adf6 	bne.w	800da2e <kf_update+0x5e6>
 800de42:	e9dd 5305 	ldrd	r5, r3, [sp, #20]
 800de46:	e65b      	b.n	800db00 <kf_update+0x6b8>
 800de48:	edd1 7a02 	vldr	s15, [r1, #8]
 800de4c:	ed8d 8ace 	vstr	s16, [sp, #824]	@ 0x338
 800de50:	ee77 7a67 	vsub.f32	s15, s14, s15
 800de54:	ab68      	add	r3, sp, #416	@ 0x1a0
 800de56:	edc1 7a02 	vstr	s15, [r1, #8]
 800de5a:	eddd 7a7d 	vldr	s15, [sp, #500]	@ 0x1f4
 800de5e:	ed82 8a04 	vstr	s16, [r2, #16]
 800de62:	eef1 7a67 	vneg.f32	s15, s15
 800de66:	edcd 7a7d 	vstr	s15, [sp, #500]	@ 0x1f4
 800de6a:	eb03 0588 	add.w	r5, r3, r8, lsl #2
 800de6e:	edd5 7a00 	vldr	s15, [r5]
 800de72:	ed82 8a05 	vstr	s16, [r2, #20]
 800de76:	eef1 7a67 	vneg.f32	s15, s15
 800de7a:	edc5 7a00 	vstr	s15, [r5]
 800de7e:	eb03 058e 	add.w	r5, r3, lr, lsl #2
 800de82:	edd5 7a00 	vldr	s15, [r5]
 800de86:	ed82 8a06 	vstr	s16, [r2, #24]
 800de8a:	eef1 7a67 	vneg.f32	s15, s15
 800de8e:	edc5 7a00 	vstr	s15, [r5]
 800de92:	ab68      	add	r3, sp, #416	@ 0x1a0
 800de94:	eb03 058b 	add.w	r5, r3, fp, lsl #2
 800de98:	edd5 7a00 	vldr	s15, [r5]
 800de9c:	ed82 8a07 	vstr	s16, [r2, #28]
 800dea0:	eef1 7a67 	vneg.f32	s15, s15
 800dea4:	2807      	cmp	r0, #7
 800dea6:	edc5 7a00 	vstr	s15, [r5]
 800deaa:	f47f ae0e 	bne.w	800daca <kf_update+0x682>
 800deae:	edd1 7a07 	vldr	s15, [r1, #28]
 800deb2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800deb6:	f50d 6380 	add.w	r3, sp, #1024	@ 0x400
 800deba:	ed83 8a00 	vstr	s16, [r3]
 800debe:	edc1 7a07 	vstr	s15, [r1, #28]
 800dec2:	2547      	movs	r5, #71	@ 0x47
 800dec4:	ab68      	add	r3, sp, #416	@ 0x1a0
 800dec6:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 800deca:	edd5 7a00 	vldr	s15, [r5]
 800dece:	eef1 7a67 	vneg.f32	s15, s15
 800ded2:	3001      	adds	r0, #1
 800ded4:	edc5 7a00 	vstr	s15, [r5]
 800ded8:	3224      	adds	r2, #36	@ 0x24
 800deda:	3609      	adds	r6, #9
 800dedc:	f10c 0c09 	add.w	ip, ip, #9
 800dee0:	3124      	adds	r1, #36	@ 0x24
 800dee2:	f10e 0e09 	add.w	lr, lr, #9
 800dee6:	f108 0809 	add.w	r8, r8, #9
 800deea:	f109 0909 	add.w	r9, r9, #9
 800deee:	f10a 0a09 	add.w	sl, sl, #9
 800def2:	f10b 0b09 	add.w	fp, fp, #9
 800def6:	e59a      	b.n	800da2e <kf_update+0x5e6>
 800def8:	edd1 7a01 	vldr	s15, [r1, #4]
 800defc:	ed8d 8ac4 	vstr	s16, [sp, #784]	@ 0x310
 800df00:	ee77 7a67 	vsub.f32	s15, s14, s15
 800df04:	ab68      	add	r3, sp, #416	@ 0x1a0
 800df06:	edc1 7a01 	vstr	s15, [r1, #4]
 800df0a:	eddd 7a73 	vldr	s15, [sp, #460]	@ 0x1cc
 800df0e:	ed82 8a03 	vstr	s16, [r2, #12]
 800df12:	eef1 7a67 	vneg.f32	s15, s15
 800df16:	edcd 7a73 	vstr	s15, [sp, #460]	@ 0x1cc
 800df1a:	eb03 058a 	add.w	r5, r3, sl, lsl #2
 800df1e:	edd5 7a00 	vldr	s15, [r5]
 800df22:	ed82 8a04 	vstr	s16, [r2, #16]
 800df26:	eef1 7a67 	vneg.f32	s15, s15
 800df2a:	edc5 7a00 	vstr	s15, [r5]
 800df2e:	eb03 0588 	add.w	r5, r3, r8, lsl #2
 800df32:	edd5 7a00 	vldr	s15, [r5]
 800df36:	ed82 8a05 	vstr	s16, [r2, #20]
 800df3a:	eef1 7a67 	vneg.f32	s15, s15
 800df3e:	edc5 7a00 	vstr	s15, [r5]
 800df42:	ab68      	add	r3, sp, #416	@ 0x1a0
 800df44:	eb03 058e 	add.w	r5, r3, lr, lsl #2
 800df48:	edd5 7a00 	vldr	s15, [r5]
 800df4c:	ed82 8a06 	vstr	s16, [r2, #24]
 800df50:	eef1 7a67 	vneg.f32	s15, s15
 800df54:	2806      	cmp	r0, #6
 800df56:	edc5 7a00 	vstr	s15, [r5]
 800df5a:	d19a      	bne.n	800de92 <kf_update+0xa4a>
 800df5c:	edd1 7a06 	vldr	s15, [r1, #24]
 800df60:	ed8d 8af6 	vstr	s16, [sp, #984]	@ 0x3d8
 800df64:	ee77 7a67 	vsub.f32	s15, s14, s15
 800df68:	ed82 8a08 	vstr	s16, [r2, #32]
 800df6c:	edc1 7a06 	vstr	s15, [r1, #24]
 800df70:	eddd 7aa5 	vldr	s15, [sp, #660]	@ 0x294
 800df74:	eef1 7a67 	vneg.f32	s15, s15
 800df78:	edcd 7aa5 	vstr	s15, [sp, #660]	@ 0x294
 800df7c:	4635      	mov	r5, r6
 800df7e:	e7a1      	b.n	800dec4 <kf_update+0xa7c>
 800df80:	ab68      	add	r3, sp, #416	@ 0x1a0
 800df82:	eb03 058a 	add.w	r5, r3, sl, lsl #2
 800df86:	edd5 7a00 	vldr	s15, [r5]
 800df8a:	ed82 8a04 	vstr	s16, [r2, #16]
 800df8e:	eef1 7a67 	vneg.f32	s15, s15
 800df92:	2804      	cmp	r0, #4
 800df94:	edc5 7a00 	vstr	s15, [r5]
 800df98:	f47f af0b 	bne.w	800ddb2 <kf_update+0x96a>
 800df9c:	edd1 7a04 	vldr	s15, [r1, #16]
 800dfa0:	ed8d 8ae2 	vstr	s16, [sp, #904]	@ 0x388
 800dfa4:	ee77 7a67 	vsub.f32	s15, s14, s15
 800dfa8:	ab68      	add	r3, sp, #416	@ 0x1a0
 800dfaa:	edc1 7a04 	vstr	s15, [r1, #16]
 800dfae:	eddd 7a91 	vldr	s15, [sp, #580]	@ 0x244
 800dfb2:	ed82 8a06 	vstr	s16, [r2, #24]
 800dfb6:	eef1 7a67 	vneg.f32	s15, s15
 800dfba:	edcd 7a91 	vstr	s15, [sp, #580]	@ 0x244
 800dfbe:	eb03 058b 	add.w	r5, r3, fp, lsl #2
 800dfc2:	edd5 7a00 	vldr	s15, [r5]
 800dfc6:	ed82 8a07 	vstr	s16, [r2, #28]
 800dfca:	eef1 7a67 	vneg.f32	s15, s15
 800dfce:	edc5 7a00 	vstr	s15, [r5]
 800dfd2:	ed82 8a08 	vstr	s16, [r2, #32]
 800dfd6:	eb03 058c 	add.w	r5, r3, ip, lsl #2
 800dfda:	edd5 7a00 	vldr	s15, [r5]
 800dfde:	eef1 7a67 	vneg.f32	s15, s15
 800dfe2:	edc5 7a00 	vstr	s15, [r5]
 800dfe6:	e70d      	b.n	800de04 <kf_update+0x9bc>
 800dfe8:	eeb5 ca40 	vcmp.f32	s24, #0.0
 800dfec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dff0:	d005      	beq.n	800dffe <kf_update+0xbb6>
 800dff2:	eef5 8a40 	vcmp.f32	s17, #0.0
 800dff6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dffa:	f040 80fa 	bne.w	800e1f2 <kf_update+0xdaa>
 800dffe:	eeb5 aa40 	vcmp.f32	s20, #0.0
 800e002:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e006:	d068      	beq.n	800e0da <kf_update+0xc92>
 800e008:	eef5 8a40 	vcmp.f32	s17, #0.0
 800e00c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e010:	f040 8117 	bne.w	800e242 <kf_update+0xdfa>
 800e014:	eeb0 aa68 	vmov.f32	s20, s17
 800e018:	eef0 ba68 	vmov.f32	s23, s17
 800e01c:	eeb5 da40 	vcmp.f32	s26, #0.0
 800e020:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e024:	d007      	beq.n	800e036 <kf_update+0xbee>
 800e026:	eef5 8a40 	vcmp.f32	s17, #0.0
 800e02a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e02e:	f040 80c8 	bne.w	800e1c2 <kf_update+0xd7a>
 800e032:	eeb0 da68 	vmov.f32	s26, s17
 800e036:	eef5 ca40 	vcmp.f32	s25, #0.0
 800e03a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e03e:	f43f ae5c 	beq.w	800dcfa <kf_update+0x8b2>
 800e042:	eef5 8a40 	vcmp.f32	s17, #0.0
 800e046:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e04a:	f040 80f7 	bne.w	800e23c <kf_update+0xdf4>
 800e04e:	eef0 aa68 	vmov.f32	s21, s17
 800e052:	eef0 ca68 	vmov.f32	s25, s17
 800e056:	eeb5 ba40 	vcmp.f32	s22, #0.0
 800e05a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e05e:	f43f ae66 	beq.w	800dd2e <kf_update+0x8e6>
 800e062:	eef5 8a40 	vcmp.f32	s17, #0.0
 800e066:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e06a:	f040 80cd 	bne.w	800e208 <kf_update+0xdc0>
 800e06e:	eef5 9a40 	vcmp.f32	s19, #0.0
 800e072:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e076:	f000 8086 	beq.w	800e186 <kf_update+0xd3e>
 800e07a:	eeb0 9a68 	vmov.f32	s18, s17
 800e07e:	eef0 9a68 	vmov.f32	s19, s17
 800e082:	eeb0 ba68 	vmov.f32	s22, s17
 800e086:	e03b      	b.n	800e100 <kf_update+0xcb8>
 800e088:	9b01      	ldr	r3, [sp, #4]
 800e08a:	edd3 8a00 	vldr	s17, [r3]
 800e08e:	e433      	b.n	800d8f8 <kf_update+0x4b0>
 800e090:	eef0 7a6d 	vmov.f32	s15, s27
 800e094:	f7ff bb0c 	b.w	800d6b0 <kf_update+0x268>
 800e098:	00000000 	.word	0x00000000
 800e09c:	eef5 9a40 	vcmp.f32	s19, #0.0
 800e0a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e0a4:	eef0 aa67 	vmov.f32	s21, s15
 800e0a8:	ee68 7a8b 	vmul.f32	s15, s17, s22
 800e0ac:	f040 80b6 	bne.w	800e21c <kf_update+0xdd4>
 800e0b0:	eef0 9a67 	vmov.f32	s19, s15
 800e0b4:	eeb0 ba47 	vmov.f32	s22, s14
 800e0b8:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800e0bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e0c0:	d01c      	beq.n	800e0fc <kf_update+0xcb4>
 800e0c2:	eef5 8a40 	vcmp.f32	s17, #0.0
 800e0c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e0ca:	d051      	beq.n	800e170 <kf_update+0xd28>
 800e0cc:	ed1f 7a0e 	vldr	s14, [pc, #-56]	@ 800e098 <kf_update+0xc50>
 800e0d0:	ee68 8a89 	vmul.f32	s17, s17, s18
 800e0d4:	eeb0 9a47 	vmov.f32	s18, s14
 800e0d8:	e012      	b.n	800e100 <kf_update+0xcb8>
 800e0da:	eef0 ba4a 	vmov.f32	s23, s20
 800e0de:	e79d      	b.n	800e01c <kf_update+0xbd4>
 800e0e0:	f20d 4d2c 	addw	sp, sp, #1068	@ 0x42c
 800e0e4:	ecbd 8b10 	vpop	{d8-d15}
 800e0e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e0ec:	eef0 7a6b 	vmov.f32	s15, s23
 800e0f0:	f7ff bade 	b.w	800d6b0 <kf_update+0x268>
 800e0f4:	eef0 7a6d 	vmov.f32	s15, s27
 800e0f8:	f7ff bb89 	b.w	800d80e <kf_update+0x3c6>
 800e0fc:	eef0 8a49 	vmov.f32	s17, s18
 800e100:	edd4 3a01 	vldr	s7, [r4, #4]
 800e104:	ed94 4a02 	vldr	s8, [r4, #8]
 800e108:	edd4 4a03 	vldr	s9, [r4, #12]
 800e10c:	ed94 5a04 	vldr	s10, [r4, #16]
 800e110:	edd4 5a05 	vldr	s11, [r4, #20]
 800e114:	ed94 6a06 	vldr	s12, [r4, #24]
 800e118:	edd4 6a07 	vldr	s13, [r4, #28]
 800e11c:	ed94 7a08 	vldr	s14, [r4, #32]
 800e120:	edd4 7a09 	vldr	s15, [r4, #36]	@ 0x24
 800e124:	ee73 3aab 	vadd.f32	s7, s7, s23
 800e128:	ee34 4a0a 	vadd.f32	s8, s8, s20
 800e12c:	ee74 4a8d 	vadd.f32	s9, s9, s26
 800e130:	ee35 5a2c 	vadd.f32	s10, s10, s25
 800e134:	ee75 5aaa 	vadd.f32	s11, s11, s21
 800e138:	ee36 6a0b 	vadd.f32	s12, s12, s22
 800e13c:	ee76 6aa9 	vadd.f32	s13, s13, s19
 800e140:	ee37 7a09 	vadd.f32	s14, s14, s18
 800e144:	ee77 7aa8 	vadd.f32	s15, s15, s17
 800e148:	edc4 3a01 	vstr	s7, [r4, #4]
 800e14c:	ed84 4a02 	vstr	s8, [r4, #8]
 800e150:	edc4 4a03 	vstr	s9, [r4, #12]
 800e154:	ed84 5a04 	vstr	s10, [r4, #16]
 800e158:	edc4 5a05 	vstr	s11, [r4, #20]
 800e15c:	ed84 6a06 	vstr	s12, [r4, #24]
 800e160:	edc4 6a07 	vstr	s13, [r4, #28]
 800e164:	ed84 7a08 	vstr	s14, [r4, #32]
 800e168:	edc4 7a09 	vstr	s15, [r4, #36]	@ 0x24
 800e16c:	f7ff b9cc 	b.w	800d508 <kf_update+0xc0>
 800e170:	eeb0 9a68 	vmov.f32	s18, s17
 800e174:	e7c4      	b.n	800e100 <kf_update+0xcb8>
 800e176:	eef0 aa68 	vmov.f32	s21, s17
 800e17a:	e76c      	b.n	800e056 <kf_update+0xc0e>
 800e17c:	eeb0 9a68 	vmov.f32	s18, s17
 800e180:	eef0 9a68 	vmov.f32	s19, s17
 800e184:	e7bc      	b.n	800e100 <kf_update+0xcb8>
 800e186:	eeb0 ba69 	vmov.f32	s22, s19
 800e18a:	e795      	b.n	800e0b8 <kf_update+0xc70>
 800e18c:	eeb0 da67 	vmov.f32	s26, s15
 800e190:	eeb0 aa4c 	vmov.f32	s20, s24
 800e194:	e74f      	b.n	800e036 <kf_update+0xbee>
 800e196:	eeb0 aa4c 	vmov.f32	s20, s24
 800e19a:	e73f      	b.n	800e01c <kf_update+0xbd4>
 800e19c:	eeb5 aa40 	vcmp.f32	s20, #0.0
 800e1a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e1a4:	f43f af3a 	beq.w	800e01c <kf_update+0xbd4>
 800e1a8:	eeb5 da40 	vcmp.f32	s26, #0.0
 800e1ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e1b0:	ee68 7a8a 	vmul.f32	s15, s17, s20
 800e1b4:	f47f ad93 	bne.w	800dcde <kf_update+0x896>
 800e1b8:	e7e8      	b.n	800e18c <kf_update+0xd44>
 800e1ba:	ee67 7aad 	vmul.f32	s15, s15, s27
 800e1be:	f7ff bb26 	b.w	800d80e <kf_update+0x3c6>
 800e1c2:	eef5 ca40 	vcmp.f32	s25, #0.0
 800e1c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e1ca:	ed5f 7a4d 	vldr	s15, [pc, #-308]	@ 800e098 <kf_update+0xc50>
 800e1ce:	ee28 7a8d 	vmul.f32	s14, s17, s26
 800e1d2:	f43f ad8e 	beq.w	800dcf2 <kf_update+0x8aa>
 800e1d6:	eeb0 da67 	vmov.f32	s26, s15
 800e1da:	eef5 aa40 	vcmp.f32	s21, #0.0
 800e1de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e1e2:	ee68 7aac 	vmul.f32	s15, s17, s25
 800e1e6:	d126      	bne.n	800e236 <kf_update+0xdee>
 800e1e8:	eef0 aa67 	vmov.f32	s21, s15
 800e1ec:	eef0 ca47 	vmov.f32	s25, s14
 800e1f0:	e731      	b.n	800e056 <kf_update+0xc0e>
 800e1f2:	eeb5 aa40 	vcmp.f32	s20, #0.0
 800e1f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e1fa:	ed5f ba59 	vldr	s23, [pc, #-356]	@ 800e098 <kf_update+0xc50>
 800e1fe:	ee2c ca28 	vmul.f32	s24, s24, s17
 800e202:	f47f ad64 	bne.w	800dcce <kf_update+0x886>
 800e206:	e7c6      	b.n	800e196 <kf_update+0xd4e>
 800e208:	eef5 9a40 	vcmp.f32	s19, #0.0
 800e20c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e210:	ed1f 7a5f 	vldr	s14, [pc, #-380]	@ 800e098 <kf_update+0xc50>
 800e214:	ee68 7a8b 	vmul.f32	s15, s17, s22
 800e218:	f43f af4a 	beq.w	800e0b0 <kf_update+0xc68>
 800e21c:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800e220:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e224:	eeb0 ba47 	vmov.f32	s22, s14
 800e228:	ee28 7aa9 	vmul.f32	s14, s17, s19
 800e22c:	f43f ad95 	beq.w	800dd5a <kf_update+0x912>
 800e230:	eef0 9a67 	vmov.f32	s19, s15
 800e234:	e74c      	b.n	800e0d0 <kf_update+0xc88>
 800e236:	eef0 ca47 	vmov.f32	s25, s14
 800e23a:	e56c      	b.n	800dd16 <kf_update+0x8ce>
 800e23c:	ed1f 7a6a 	vldr	s14, [pc, #-424]	@ 800e098 <kf_update+0xc50>
 800e240:	e7cb      	b.n	800e1da <kf_update+0xd92>
 800e242:	ed1f ca6b 	vldr	s24, [pc, #-428]	@ 800e098 <kf_update+0xc50>
 800e246:	eeb5 da40 	vcmp.f32	s26, #0.0
 800e24a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e24e:	ee68 7a8a 	vmul.f32	s15, s17, s20
 800e252:	eef0 ba4c 	vmov.f32	s23, s24
 800e256:	f47f ad42 	bne.w	800dcde <kf_update+0x896>
 800e25a:	e797      	b.n	800e18c <kf_update+0xd44>

0800e25c <q2hpr>:
 800e25c:	b510      	push	{r4, lr}
 800e25e:	edd0 7a00 	vldr	s15, [r0]
 800e262:	edd0 5a01 	vldr	s11, [r0, #4]
 800e266:	ed90 7a02 	vldr	s14, [r0, #8]
 800e26a:	ed90 5a03 	vldr	s10, [r0, #12]
 800e26e:	ee67 0aa7 	vmul.f32	s1, s15, s15
 800e272:	ee25 6aa5 	vmul.f32	s12, s11, s11
 800e276:	ee65 6a87 	vmul.f32	s13, s11, s14
 800e27a:	ee25 0a65 	vnmul.f32	s0, s10, s11
 800e27e:	ed2d 8b08 	vpush	{d8-d11}
 800e282:	eea7 0a87 	vfma.f32	s0, s15, s14
 800e286:	460c      	mov	r4, r1
 800e288:	eee7 6a85 	vfma.f32	s13, s15, s10
 800e28c:	ee36 aa06 	vadd.f32	s20, s12, s12
 800e290:	ee70 0aa0 	vadd.f32	s1, s1, s1
 800e294:	ee27 6a07 	vmul.f32	s12, s14, s14
 800e298:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800e29c:	ee27 7a05 	vmul.f32	s14, s14, s10
 800e2a0:	ee30 ba8a 	vadd.f32	s22, s1, s20
 800e2a4:	eef7 ba00 	vmov.f32	s23, #112	@ 0x3f800000  1.0
 800e2a8:	ee76 aa06 	vadd.f32	s21, s12, s12
 800e2ac:	ee37 8aa7 	vadd.f32	s16, s15, s15
 800e2b0:	ee77 8a07 	vadd.f32	s17, s14, s14
 800e2b4:	ee70 9a00 	vadd.f32	s19, s0, s0
 800e2b8:	ee36 9aa6 	vadd.f32	s18, s13, s13
 800e2bc:	ee3b bacb 	vsub.f32	s22, s23, s22
 800e2c0:	bb6a      	cbnz	r2, 800e31e <q2hpr+0xc2>
 800e2c2:	ee70 0aaa 	vadd.f32	s1, s1, s21
 800e2c6:	ee38 0a68 	vsub.f32	s0, s16, s17
 800e2ca:	ee7b 0ae0 	vsub.f32	s1, s23, s1
 800e2ce:	f005 f9f7 	bl	80136c0 <atan2f>
 800e2d2:	eeb0 8a40 	vmov.f32	s16, s0
 800e2d6:	eeb0 0a49 	vmov.f32	s0, s18
 800e2da:	f005 f9c5 	bl	8013668 <asinf>
 800e2de:	eef0 0a4b 	vmov.f32	s1, s22
 800e2e2:	eef0 8a40 	vmov.f32	s17, s0
 800e2e6:	eeb0 0a69 	vmov.f32	s0, s19
 800e2ea:	f005 f9e9 	bl	80136c0 <atan2f>
 800e2ee:	eef1 8a68 	vneg.f32	s17, s17
 800e2f2:	eeb0 9a40 	vmov.f32	s18, s0
 800e2f6:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800e2fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e2fe:	ed84 8a00 	vstr	s16, [r4]
 800e302:	ed84 9a02 	vstr	s18, [r4, #8]
 800e306:	edc4 8a01 	vstr	s17, [r4, #4]
 800e30a:	d505      	bpl.n	800e318 <q2hpr+0xbc>
 800e30c:	eddf 7a13 	vldr	s15, [pc, #76]	@ 800e35c <q2hpr+0x100>
 800e310:	ee38 8a27 	vadd.f32	s16, s16, s15
 800e314:	ed84 8a00 	vstr	s16, [r4]
 800e318:	ecbd 8b08 	vpop	{d8-d11}
 800e31c:	bd10      	pop	{r4, pc}
 800e31e:	eeb0 0a69 	vmov.f32	s0, s19
 800e322:	f005 f9a1 	bl	8013668 <asinf>
 800e326:	eef0 0a4b 	vmov.f32	s1, s22
 800e32a:	eef0 7a40 	vmov.f32	s15, s0
 800e32e:	eeb0 0a49 	vmov.f32	s0, s18
 800e332:	eeb0 9a67 	vmov.f32	s18, s15
 800e336:	f005 f9c3 	bl	80136c0 <atan2f>
 800e33a:	ee7a 0a2a 	vadd.f32	s1, s20, s21
 800e33e:	eeb0 7a40 	vmov.f32	s14, s0
 800e342:	ee38 0a28 	vadd.f32	s0, s16, s17
 800e346:	ee7b 0ae0 	vsub.f32	s1, s23, s1
 800e34a:	eeb1 0a40 	vneg.f32	s0, s0
 800e34e:	eef1 8a47 	vneg.f32	s17, s14
 800e352:	f005 f9b5 	bl	80136c0 <atan2f>
 800e356:	eeb0 8a40 	vmov.f32	s16, s0
 800e35a:	e7cc      	b.n	800e2f6 <q2hpr+0x9a>
 800e35c:	40c90fdb 	.word	0x40c90fdb

0800e360 <output_update>:
 800e360:	edd0 7a01 	vldr	s15, [r0, #4]
 800e364:	ed90 5a02 	vldr	s10, [r0, #8]
 800e368:	ed90 7a00 	vldr	s14, [r0]
 800e36c:	edd0 5a03 	vldr	s11, [r0, #12]
 800e370:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e374:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800e378:	ee67 6a85 	vmul.f32	s13, s15, s10
 800e37c:	eea7 6a07 	vfma.f32	s12, s14, s14
 800e380:	4615      	mov	r5, r2
 800e382:	f89d 201c 	ldrb.w	r2, [sp, #28]
 800e386:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800e38a:	eee7 6a25 	vfma.f32	s13, s14, s11
 800e38e:	460f      	mov	r7, r1
 800e390:	461e      	mov	r6, r3
 800e392:	ee27 7a05 	vmul.f32	s14, s14, s10
 800e396:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800e39a:	ee37 7a07 	vadd.f32	s14, s14, s14
 800e39e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800e3a2:	ee76 6aa6 	vadd.f32	s13, s13, s13
 800e3a6:	ee36 6a06 	vadd.f32	s12, s12, s12
 800e3aa:	2a00      	cmp	r2, #0
 800e3ac:	d14b      	bne.n	800e446 <output_update+0xe6>
 800e3ae:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800e3b2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e3b6:	ee35 7ac6 	vsub.f32	s14, s11, s12
 800e3ba:	eef1 6a66 	vneg.f32	s13, s13
 800e3be:	edc3 6a00 	vstr	s13, [r3]
 800e3c2:	edc3 7a01 	vstr	s15, [r3, #4]
 800e3c6:	ed83 7a02 	vstr	s14, [r3, #8]
 800e3ca:	4629      	mov	r1, r5
 800e3cc:	4604      	mov	r4, r0
 800e3ce:	f7ff ff45 	bl	800e25c <q2hpr>
 800e3d2:	ed95 7a01 	vldr	s14, [r5, #4]
 800e3d6:	edd5 7a02 	vldr	s15, [r5, #8]
 800e3da:	edd5 6a00 	vldr	s13, [r5]
 800e3de:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 800e4f4 <output_update+0x194>
 800e3e2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800e4f8 <output_update+0x198>
 800e3e6:	ee27 7a06 	vmul.f32	s14, s14, s12
 800e3ea:	ee67 7a86 	vmul.f32	s15, s15, s12
 800e3ee:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800e3f2:	ed85 7a01 	vstr	s14, [r5, #4]
 800e3f6:	edc5 6a00 	vstr	s13, [r5]
 800e3fa:	edc5 7a02 	vstr	s15, [r5, #8]
 800e3fe:	ed97 7a01 	vldr	s14, [r7, #4]
 800e402:	edd6 7a00 	vldr	s15, [r6]
 800e406:	6823      	ldr	r3, [r4, #0]
 800e408:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e40c:	edc8 7a00 	vstr	s15, [r8]
 800e410:	ed97 7a00 	vldr	s14, [r7]
 800e414:	edd6 7a01 	vldr	s15, [r6, #4]
 800e418:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e41c:	edc8 7a01 	vstr	s15, [r8, #4]
 800e420:	edd6 7a02 	vldr	s15, [r6, #8]
 800e424:	ed97 7a02 	vldr	s14, [r7, #8]
 800e428:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e42c:	edc8 7a02 	vstr	s15, [r8, #8]
 800e430:	edd4 7a02 	vldr	s15, [r4, #8]
 800e434:	6862      	ldr	r2, [r4, #4]
 800e436:	6022      	str	r2, [r4, #0]
 800e438:	eef1 7a67 	vneg.f32	s15, s15
 800e43c:	6063      	str	r3, [r4, #4]
 800e43e:	edc4 7a02 	vstr	s15, [r4, #8]
 800e442:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e446:	2a01      	cmp	r2, #1
 800e448:	d015      	beq.n	800e476 <output_update+0x116>
 800e44a:	ed9f 6a2b 	vldr	s12, [pc, #172]	@ 800e4f8 <output_update+0x198>
 800e44e:	edd5 6a00 	vldr	s13, [r5]
 800e452:	ed95 7a01 	vldr	s14, [r5, #4]
 800e456:	edd5 7a02 	vldr	s15, [r5, #8]
 800e45a:	ee66 6a86 	vmul.f32	s13, s13, s12
 800e45e:	ee27 7a06 	vmul.f32	s14, s14, s12
 800e462:	ee67 7a86 	vmul.f32	s15, s15, s12
 800e466:	edc5 6a00 	vstr	s13, [r5]
 800e46a:	ed85 7a01 	vstr	s14, [r5, #4]
 800e46e:	edc5 7a02 	vstr	s15, [r5, #8]
 800e472:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e476:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800e47a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e47e:	ee36 6a65 	vsub.f32	s12, s12, s11
 800e482:	eef1 6a66 	vneg.f32	s13, s13
 800e486:	edc3 7a00 	vstr	s15, [r3]
 800e48a:	edc3 6a01 	vstr	s13, [r3, #4]
 800e48e:	ed83 6a02 	vstr	s12, [r3, #8]
 800e492:	4629      	mov	r1, r5
 800e494:	f7ff fee2 	bl	800e25c <q2hpr>
 800e498:	edd5 6a00 	vldr	s13, [r5]
 800e49c:	ed95 7a01 	vldr	s14, [r5, #4]
 800e4a0:	edd5 7a02 	vldr	s15, [r5, #8]
 800e4a4:	ed9f 6a14 	vldr	s12, [pc, #80]	@ 800e4f8 <output_update+0x198>
 800e4a8:	ee27 7a06 	vmul.f32	s14, s14, s12
 800e4ac:	ee67 7a86 	vmul.f32	s15, s15, s12
 800e4b0:	ee66 6a86 	vmul.f32	s13, s13, s12
 800e4b4:	ed85 7a01 	vstr	s14, [r5, #4]
 800e4b8:	edc5 6a00 	vstr	s13, [r5]
 800e4bc:	edc5 7a02 	vstr	s15, [r5, #8]
 800e4c0:	ed97 7a00 	vldr	s14, [r7]
 800e4c4:	edd6 7a00 	vldr	s15, [r6]
 800e4c8:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e4cc:	edc8 7a00 	vstr	s15, [r8]
 800e4d0:	ed97 7a01 	vldr	s14, [r7, #4]
 800e4d4:	edd6 7a01 	vldr	s15, [r6, #4]
 800e4d8:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e4dc:	edc8 7a01 	vstr	s15, [r8, #4]
 800e4e0:	edd6 7a02 	vldr	s15, [r6, #8]
 800e4e4:	ed97 7a02 	vldr	s14, [r7, #8]
 800e4e8:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e4ec:	edc8 7a02 	vstr	s15, [r8, #8]
 800e4f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e4f4:	c2652ee1 	.word	0xc2652ee1
 800e4f8:	42652ee1 	.word	0x42652ee1

0800e4fc <MFX_emptyAttitude>:
 800e4fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e500:	ed2d 8b02 	vpush	{d8}
 800e504:	4fe9      	ldr	r7, [pc, #932]	@ (800e8ac <MFX_emptyAttitude+0x3b0>)
 800e506:	eddf 8aea 	vldr	s17, [pc, #936]	@ 800e8b0 <MFX_emptyAttitude+0x3b4>
 800e50a:	f6ad 4dd4 	subw	sp, sp, #3284	@ 0xcd4
 800e50e:	f04f 0800 	mov.w	r8, #0
 800e512:	f50d 64d7 	add.w	r4, sp, #1720	@ 0x6b8
 800e516:	46bc      	mov	ip, r7
 800e518:	e9c4 8800 	strd	r8, r8, [r4]
 800e51c:	f83c 3b04 	ldrh.w	r3, [ip], #4
 800e520:	f8c4 8008 	str.w	r8, [r4, #8]
 800e524:	f88d 854a 	strb.w	r8, [sp, #1354]	@ 0x54a
 800e528:	f8ad 3548 	strh.w	r3, [sp, #1352]	@ 0x548
 800e52c:	4681      	mov	r9, r0
 800e52e:	f8dd 3548 	ldr.w	r3, [sp, #1352]	@ 0x548
 800e532:	f8ad 30a8 	strh.w	r3, [sp, #168]	@ 0xa8
 800e536:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800e53a:	0c1b      	lsrs	r3, r3, #16
 800e53c:	f88d 30aa 	strb.w	r3, [sp, #170]	@ 0xaa
 800e540:	ab2b      	add	r3, sp, #172	@ 0xac
 800e542:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800e546:	ab2e      	add	r3, sp, #184	@ 0xb8
 800e548:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800e54c:	ab31      	add	r3, sp, #196	@ 0xc4
 800e54e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800e552:	ab34      	add	r3, sp, #208	@ 0xd0
 800e554:	eeb7 8a00 	vmov.f32	s16, #112	@ 0x3f800000  1.0
 800e558:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800e55c:	ab37      	add	r3, sp, #220	@ 0xdc
 800e55e:	edcd 8a08 	vstr	s17, [sp, #32]
 800e562:	edcd 8a09 	vstr	s17, [sp, #36]	@ 0x24
 800e566:	edcd 8a0a 	vstr	s17, [sp, #40]	@ 0x28
 800e56a:	ed8d 8a0b 	vstr	s16, [sp, #44]	@ 0x2c
 800e56e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800e572:	ab3a      	add	r3, sp, #232	@ 0xe8
 800e574:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800e578:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800e57c:	f10d 0e44 	add.w	lr, sp, #68	@ 0x44
 800e580:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800e584:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800e588:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800e58c:	f44f 75b4 	mov.w	r5, #360	@ 0x168
 800e590:	f8dc 3000 	ldr.w	r3, [ip]
 800e594:	f8ce 3000 	str.w	r3, [lr]
 800e598:	462a      	mov	r2, r5
 800e59a:	4641      	mov	r1, r8
 800e59c:	4620      	mov	r0, r4
 800e59e:	f004 fff5 	bl	801358c <memset>
 800e5a2:	f44f 56f0 	mov.w	r6, #7680	@ 0x1e00
 800e5a6:	462a      	mov	r2, r5
 800e5a8:	4621      	mov	r1, r4
 800e5aa:	a840      	add	r0, sp, #256	@ 0x100
 800e5ac:	f8ad 60f8 	strh.w	r6, [sp, #248]	@ 0xf8
 800e5b0:	f005 f81e 	bl	80135f0 <memcpy>
 800e5b4:	462a      	mov	r2, r5
 800e5b6:	4641      	mov	r1, r8
 800e5b8:	4620      	mov	r0, r4
 800e5ba:	ed8d 8a3f 	vstr	s16, [sp, #252]	@ 0xfc
 800e5be:	f004 ffe5 	bl	801358c <memset>
 800e5c2:	462a      	mov	r2, r5
 800e5c4:	4621      	mov	r1, r4
 800e5c6:	a89c      	add	r0, sp, #624	@ 0x270
 800e5c8:	f8ad 6268 	strh.w	r6, [sp, #616]	@ 0x268
 800e5cc:	f005 f810 	bl	80135f0 <memcpy>
 800e5d0:	462a      	mov	r2, r5
 800e5d2:	4641      	mov	r1, r8
 800e5d4:	4620      	mov	r0, r4
 800e5d6:	ed8d 8a9b 	vstr	s16, [sp, #620]	@ 0x26c
 800e5da:	f004 ffd7 	bl	801358c <memset>
 800e5de:	462a      	mov	r2, r5
 800e5e0:	4621      	mov	r1, r4
 800e5e2:	a8f8      	add	r0, sp, #992	@ 0x3e0
 800e5e4:	f8ad 63d8 	strh.w	r6, [sp, #984]	@ 0x3d8
 800e5e8:	f005 f802 	bl	80135f0 <memcpy>
 800e5ec:	462a      	mov	r2, r5
 800e5ee:	4641      	mov	r1, r8
 800e5f0:	4620      	mov	r0, r4
 800e5f2:	ed8d 8af7 	vstr	s16, [sp, #988]	@ 0x3dc
 800e5f6:	f004 ffc9 	bl	801358c <memset>
 800e5fa:	462a      	mov	r2, r5
 800e5fc:	4621      	mov	r1, r4
 800e5fe:	f50d 60aa 	add.w	r0, sp, #1360	@ 0x550
 800e602:	f8ad 6548 	strh.w	r6, [sp, #1352]	@ 0x548
 800e606:	f004 fff3 	bl	80135f0 <memcpy>
 800e60a:	f04f 0301 	mov.w	r3, #1
 800e60e:	f88d 3068 	strb.w	r3, [sp, #104]	@ 0x68
 800e612:	f107 0528 	add.w	r5, r7, #40	@ 0x28
 800e616:	4ba7      	ldr	r3, [pc, #668]	@ (800e8b4 <MFX_emptyAttitude+0x3b8>)
 800e618:	9320      	str	r3, [sp, #128]	@ 0x80
 800e61a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e61c:	ae0c      	add	r6, sp, #48	@ 0x30
 800e61e:	46b3      	mov	fp, r6
 800e620:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800e622:	e8bb 000f 	ldmia.w	fp!, {r0, r1, r2, r3}
 800e626:	e9c4 8800 	strd	r8, r8, [r4]
 800e62a:	e9c4 8802 	strd	r8, r8, [r4, #8]
 800e62e:	f8c4 8010 	str.w	r8, [r4, #16]
 800e632:	f10d 0c6c 	add.w	ip, sp, #108	@ 0x6c
 800e636:	46a6      	mov	lr, r4
 800e638:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800e63c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800e640:	f50d 6aa9 	add.w	sl, sp, #1352	@ 0x548
 800e644:	682d      	ldr	r5, [r5, #0]
 800e646:	f8cc 5000 	str.w	r5, [ip]
 800e64a:	af21      	add	r7, sp, #132	@ 0x84
 800e64c:	ed8a 8a01 	vstr	s16, [sl, #4]
 800e650:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 800e652:	ab1a      	add	r3, sp, #104	@ 0x68
 800e654:	e9cd a301 	strd	sl, r3, [sp, #4]
 800e658:	abf6      	add	r3, sp, #984	@ 0x3d8
 800e65a:	9300      	str	r3, [sp, #0]
 800e65c:	aa3e      	add	r2, sp, #248	@ 0xf8
 800e65e:	f8c7 8000 	str.w	r8, [r7]
 800e662:	ab9a      	add	r3, sp, #616	@ 0x268
 800e664:	a911      	add	r1, sp, #68	@ 0x44
 800e666:	9403      	str	r4, [sp, #12]
 800e668:	2001      	movs	r0, #1
 800e66a:	f7fe fa2f 	bl	800cacc <DataHist_parameters>
 800e66e:	4b92      	ldr	r3, [pc, #584]	@ (800e8b8 <MFX_emptyAttitude+0x3bc>)
 800e670:	f8c9 3018 	str.w	r3, [r9, #24]
 800e674:	4b91      	ldr	r3, [pc, #580]	@ (800e8bc <MFX_emptyAttitude+0x3c0>)
 800e676:	f8c9 301c 	str.w	r3, [r9, #28]
 800e67a:	4b91      	ldr	r3, [pc, #580]	@ (800e8c0 <MFX_emptyAttitude+0x3c4>)
 800e67c:	f8c9 3020 	str.w	r3, [r9, #32]
 800e680:	4b90      	ldr	r3, [pc, #576]	@ (800e8c4 <MFX_emptyAttitude+0x3c8>)
 800e682:	f8c9 3024 	str.w	r3, [r9, #36]	@ 0x24
 800e686:	4b90      	ldr	r3, [pc, #576]	@ (800e8c8 <MFX_emptyAttitude+0x3cc>)
 800e688:	f8c9 3028 	str.w	r3, [r9, #40]	@ 0x28
 800e68c:	4b8f      	ldr	r3, [pc, #572]	@ (800e8cc <MFX_emptyAttitude+0x3d0>)
 800e68e:	f8c9 302c 	str.w	r3, [r9, #44]	@ 0x2c
 800e692:	4b8f      	ldr	r3, [pc, #572]	@ (800e8d0 <MFX_emptyAttitude+0x3d4>)
 800e694:	f8c9 3030 	str.w	r3, [r9, #48]	@ 0x30
 800e698:	f10d 0cac 	add.w	ip, sp, #172	@ 0xac
 800e69c:	4b8d      	ldr	r3, [pc, #564]	@ (800e8d4 <MFX_emptyAttitude+0x3d8>)
 800e69e:	f8c9 3034 	str.w	r3, [r9, #52]	@ 0x34
 800e6a2:	e8bc 0007 	ldmia.w	ip!, {r0, r1, r2}
 800e6a6:	f8bd 30a8 	ldrh.w	r3, [sp, #168]	@ 0xa8
 800e6aa:	f8a9 3070 	strh.w	r3, [r9, #112]	@ 0x70
 800e6ae:	f89d 30aa 	ldrb.w	r3, [sp, #170]	@ 0xaa
 800e6b2:	f889 3072 	strb.w	r3, [r9, #114]	@ 0x72
 800e6b6:	f240 1301 	movw	r3, #257	@ 0x101
 800e6ba:	f8a9 3000 	strh.w	r3, [r9]
 800e6be:	f8a9 3004 	strh.w	r3, [r9, #4]
 800e6c2:	4b85      	ldr	r3, [pc, #532]	@ (800e8d8 <MFX_emptyAttitude+0x3dc>)
 800e6c4:	f8c9 300c 	str.w	r3, [r9, #12]
 800e6c8:	f8c9 0074 	str.w	r0, [r9, #116]	@ 0x74
 800e6cc:	f8c9 1078 	str.w	r1, [r9, #120]	@ 0x78
 800e6d0:	4b82      	ldr	r3, [pc, #520]	@ (800e8dc <MFX_emptyAttitude+0x3e0>)
 800e6d2:	f8c9 207c 	str.w	r2, [r9, #124]	@ 0x7c
 800e6d6:	af2e      	add	r7, sp, #184	@ 0xb8
 800e6d8:	2000      	movs	r0, #0
 800e6da:	2100      	movs	r1, #0
 800e6dc:	f8c9 3014 	str.w	r3, [r9, #20]
 800e6e0:	e9c9 8816 	strd	r8, r8, [r9, #88]	@ 0x58
 800e6e4:	e9c9 881a 	strd	r8, r8, [r9, #104]	@ 0x68
 800e6e8:	e9c9 0118 	strd	r0, r1, [r9, #96]	@ 0x60
 800e6ec:	f8a9 8002 	strh.w	r8, [r9, #2]
 800e6f0:	ed89 8a02 	vstr	s16, [r9, #8]
 800e6f4:	ed89 8a04 	vstr	s16, [r9, #16]
 800e6f8:	cf07      	ldmia	r7!, {r0, r1, r2}
 800e6fa:	ae31      	add	r6, sp, #196	@ 0xc4
 800e6fc:	f8c9 0080 	str.w	r0, [r9, #128]	@ 0x80
 800e700:	f8c9 1084 	str.w	r1, [r9, #132]	@ 0x84
 800e704:	f8c9 2088 	str.w	r2, [r9, #136]	@ 0x88
 800e708:	ce07      	ldmia	r6!, {r0, r1, r2}
 800e70a:	ad34      	add	r5, sp, #208	@ 0xd0
 800e70c:	f8c9 008c 	str.w	r0, [r9, #140]	@ 0x8c
 800e710:	f8c9 1090 	str.w	r1, [r9, #144]	@ 0x90
 800e714:	f8c9 2094 	str.w	r2, [r9, #148]	@ 0x94
 800e718:	cd07      	ldmia	r5!, {r0, r1, r2}
 800e71a:	f10d 0bdc 	add.w	fp, sp, #220	@ 0xdc
 800e71e:	f8c9 0098 	str.w	r0, [r9, #152]	@ 0x98
 800e722:	f8c9 109c 	str.w	r1, [r9, #156]	@ 0x9c
 800e726:	f8c9 20a0 	str.w	r2, [r9, #160]	@ 0xa0
 800e72a:	e8bb 0007 	ldmia.w	fp!, {r0, r1, r2}
 800e72e:	f10d 0ee8 	add.w	lr, sp, #232	@ 0xe8
 800e732:	f8c9 00a4 	str.w	r0, [r9, #164]	@ 0xa4
 800e736:	f8c9 10a8 	str.w	r1, [r9, #168]	@ 0xa8
 800e73a:	f8c9 20ac 	str.w	r2, [r9, #172]	@ 0xac
 800e73e:	e8be 0007 	ldmia.w	lr!, {r0, r1, r2}
 800e742:	ed9f 6a67 	vldr	s12, [pc, #412]	@ 800e8e0 <MFX_emptyAttitude+0x3e4>
 800e746:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 800e8e4 <MFX_emptyAttitude+0x3e8>
 800e74a:	eddf 7a67 	vldr	s15, [pc, #412]	@ 800e8e8 <MFX_emptyAttitude+0x3ec>
 800e74e:	f8c9 20b8 	str.w	r2, [r9, #184]	@ 0xb8
 800e752:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800e756:	f44f 1248 	mov.w	r2, #3276800	@ 0x320000
 800e75a:	f8c9 00b0 	str.w	r0, [r9, #176]	@ 0xb0
 800e75e:	f8c9 10b4 	str.w	r1, [r9, #180]	@ 0xb4
 800e762:	ed89 6a65 	vstr	s12, [r9, #404]	@ 0x194
 800e766:	edc9 6a66 	vstr	s13, [r9, #408]	@ 0x198
 800e76a:	ed89 7a67 	vstr	s14, [r9, #412]	@ 0x19c
 800e76e:	edc9 8a64 	vstr	s17, [r9, #400]	@ 0x190
 800e772:	edc9 8a30 	vstr	s17, [r9, #192]	@ 0xc0
 800e776:	edc9 8a4a 	vstr	s17, [r9, #296]	@ 0x128
 800e77a:	edc9 8a31 	vstr	s17, [r9, #196]	@ 0xc4
 800e77e:	edc9 8a4b 	vstr	s17, [r9, #300]	@ 0x12c
 800e782:	edc9 8a32 	vstr	s17, [r9, #200]	@ 0xc8
 800e786:	edc9 8a4c 	vstr	s17, [r9, #304]	@ 0x130
 800e78a:	edc9 8a33 	vstr	s17, [r9, #204]	@ 0xcc
 800e78e:	edc9 8a4d 	vstr	s17, [r9, #308]	@ 0x134
 800e792:	edc9 8a34 	vstr	s17, [r9, #208]	@ 0xd0
 800e796:	edc9 8a4e 	vstr	s17, [r9, #312]	@ 0x138
 800e79a:	edc9 8a35 	vstr	s17, [r9, #212]	@ 0xd4
 800e79e:	edc9 8a4f 	vstr	s17, [r9, #316]	@ 0x13c
 800e7a2:	edc9 8a36 	vstr	s17, [r9, #216]	@ 0xd8
 800e7a6:	edc9 8a50 	vstr	s17, [r9, #320]	@ 0x140
 800e7aa:	edc9 8a37 	vstr	s17, [r9, #220]	@ 0xdc
 800e7ae:	edc9 8a51 	vstr	s17, [r9, #324]	@ 0x144
 800e7b2:	edc9 8a38 	vstr	s17, [r9, #224]	@ 0xe0
 800e7b6:	edc9 8a52 	vstr	s17, [r9, #328]	@ 0x148
 800e7ba:	edc9 8a39 	vstr	s17, [r9, #228]	@ 0xe4
 800e7be:	edc9 8a53 	vstr	s17, [r9, #332]	@ 0x14c
 800e7c2:	edc9 8a3a 	vstr	s17, [r9, #232]	@ 0xe8
 800e7c6:	edc9 8a54 	vstr	s17, [r9, #336]	@ 0x150
 800e7ca:	edc9 8a3b 	vstr	s17, [r9, #236]	@ 0xec
 800e7ce:	edc9 8a55 	vstr	s17, [r9, #340]	@ 0x154
 800e7d2:	edc9 8a3c 	vstr	s17, [r9, #240]	@ 0xf0
 800e7d6:	edc9 8a56 	vstr	s17, [r9, #344]	@ 0x158
 800e7da:	edc9 8a3d 	vstr	s17, [r9, #244]	@ 0xf4
 800e7de:	edc9 8a57 	vstr	s17, [r9, #348]	@ 0x15c
 800e7e2:	edc9 8a3e 	vstr	s17, [r9, #248]	@ 0xf8
 800e7e6:	edc9 8a58 	vstr	s17, [r9, #352]	@ 0x160
 800e7ea:	edc9 8a3f 	vstr	s17, [r9, #252]	@ 0xfc
 800e7ee:	edc9 8a59 	vstr	s17, [r9, #356]	@ 0x164
 800e7f2:	edc9 8a40 	vstr	s17, [r9, #256]	@ 0x100
 800e7f6:	edc9 8a5a 	vstr	s17, [r9, #360]	@ 0x168
 800e7fa:	f8c9 21a0 	str.w	r2, [r9, #416]	@ 0x1a0
 800e7fe:	f04f 0201 	mov.w	r2, #1
 800e802:	edc9 7a75 	vstr	s15, [r9, #468]	@ 0x1d4
 800e806:	edc9 8a41 	vstr	s17, [r9, #260]	@ 0x104
 800e80a:	edc9 8a5b 	vstr	s17, [r9, #364]	@ 0x16c
 800e80e:	edc9 8a42 	vstr	s17, [r9, #264]	@ 0x108
 800e812:	edc9 8a5c 	vstr	s17, [r9, #368]	@ 0x170
 800e816:	edc9 8a43 	vstr	s17, [r9, #268]	@ 0x10c
 800e81a:	edc9 8a5d 	vstr	s17, [r9, #372]	@ 0x174
 800e81e:	edc9 8a44 	vstr	s17, [r9, #272]	@ 0x110
 800e822:	edc9 8a5e 	vstr	s17, [r9, #376]	@ 0x178
 800e826:	edc9 8a45 	vstr	s17, [r9, #276]	@ 0x114
 800e82a:	edc9 8a5f 	vstr	s17, [r9, #380]	@ 0x17c
 800e82e:	edc9 8a46 	vstr	s17, [r9, #280]	@ 0x118
 800e832:	edc9 8a60 	vstr	s17, [r9, #384]	@ 0x180
 800e836:	edc9 8a47 	vstr	s17, [r9, #284]	@ 0x11c
 800e83a:	edc9 8a61 	vstr	s17, [r9, #388]	@ 0x184
 800e83e:	edc9 8a48 	vstr	s17, [r9, #288]	@ 0x120
 800e842:	edc9 8a62 	vstr	s17, [r9, #392]	@ 0x188
 800e846:	edc9 8a49 	vstr	s17, [r9, #292]	@ 0x124
 800e84a:	edc9 8a63 	vstr	s17, [r9, #396]	@ 0x18c
 800e84e:	f889 81a4 	strb.w	r8, [r9, #420]	@ 0x1a4
 800e852:	f8c9 81a6 	str.w	r8, [r9, #422]	@ 0x1a6
 800e856:	edc9 8a6c 	vstr	s17, [r9, #432]	@ 0x1b0
 800e85a:	edc9 8a76 	vstr	s17, [r9, #472]	@ 0x1d8
 800e85e:	edc9 8a77 	vstr	s17, [r9, #476]	@ 0x1dc
 800e862:	edc9 8a78 	vstr	s17, [r9, #480]	@ 0x1e0
 800e866:	edc9 8a79 	vstr	s17, [r9, #484]	@ 0x1e4
 800e86a:	edc9 8a7a 	vstr	s17, [r9, #488]	@ 0x1e8
 800e86e:	edc9 8a7b 	vstr	s17, [r9, #492]	@ 0x1ec
 800e872:	edc9 8a7c 	vstr	s17, [r9, #496]	@ 0x1f0
 800e876:	edc9 8a7d 	vstr	s17, [r9, #500]	@ 0x1f4
 800e87a:	edc9 8a6d 	vstr	s17, [r9, #436]	@ 0x1b4
 800e87e:	edc9 8a7e 	vstr	s17, [r9, #504]	@ 0x1f8
 800e882:	edc9 7a7f 	vstr	s15, [r9, #508]	@ 0x1fc
 800e886:	edc9 7a89 	vstr	s15, [r9, #548]	@ 0x224
 800e88a:	edc9 7a93 	vstr	s15, [r9, #588]	@ 0x24c
 800e88e:	edc9 8a80 	vstr	s17, [r9, #512]	@ 0x200
 800e892:	edc9 8a81 	vstr	s17, [r9, #516]	@ 0x204
 800e896:	edc9 8a82 	vstr	s17, [r9, #520]	@ 0x208
 800e89a:	edc9 8a83 	vstr	s17, [r9, #524]	@ 0x20c
 800e89e:	edc9 8a84 	vstr	s17, [r9, #528]	@ 0x210
 800e8a2:	edc9 8a85 	vstr	s17, [r9, #532]	@ 0x214
 800e8a6:	edc9 8a86 	vstr	s17, [r9, #536]	@ 0x218
 800e8aa:	e01f      	b.n	800e8ec <MFX_emptyAttitude+0x3f0>
 800e8ac:	08015158 	.word	0x08015158
 800e8b0:	00000000 	.word	0x00000000
 800e8b4:	40a00000 	.word	0x40a00000
 800e8b8:	3a9d4952 	.word	0x3a9d4952
 800e8bc:	3ac49ba6 	.word	0x3ac49ba6
 800e8c0:	3b03126f 	.word	0x3b03126f
 800e8c4:	3a83126f 	.word	0x3a83126f
 800e8c8:	3f639581 	.word	0x3f639581
 800e8cc:	402ab021 	.word	0x402ab021
 800e8d0:	3f13f7cf 	.word	0x3f13f7cf
 800e8d4:	3f2ac083 	.word	0x3f2ac083
 800e8d8:	01010100 	.word	0x01010100
 800e8dc:	41200000 	.word	0x41200000
 800e8e0:	3f4ccccd 	.word	0x3f4ccccd
 800e8e4:	3f333333 	.word	0x3f333333
 800e8e8:	447a0000 	.word	0x447a0000
 800e8ec:	edc9 8a6e 	vstr	s17, [r9, #440]	@ 0x1b8
 800e8f0:	edc9 8a87 	vstr	s17, [r9, #540]	@ 0x21c
 800e8f4:	edc9 8a88 	vstr	s17, [r9, #544]	@ 0x220
 800e8f8:	edc9 8a8a 	vstr	s17, [r9, #552]	@ 0x228
 800e8fc:	edc9 8a8b 	vstr	s17, [r9, #556]	@ 0x22c
 800e900:	edc9 8a8c 	vstr	s17, [r9, #560]	@ 0x230
 800e904:	edc9 8a8d 	vstr	s17, [r9, #564]	@ 0x234
 800e908:	edc9 8a8e 	vstr	s17, [r9, #568]	@ 0x238
 800e90c:	edc9 8a8f 	vstr	s17, [r9, #572]	@ 0x23c
 800e910:	edc9 8a6f 	vstr	s17, [r9, #444]	@ 0x1bc
 800e914:	edc9 8a90 	vstr	s17, [r9, #576]	@ 0x240
 800e918:	edc9 8a91 	vstr	s17, [r9, #580]	@ 0x244
 800e91c:	edc9 8a92 	vstr	s17, [r9, #584]	@ 0x248
 800e920:	edc9 8a94 	vstr	s17, [r9, #592]	@ 0x250
 800e924:	edc9 8a95 	vstr	s17, [r9, #596]	@ 0x254
 800e928:	edc9 8a96 	vstr	s17, [r9, #600]	@ 0x258
 800e92c:	edc9 8a97 	vstr	s17, [r9, #604]	@ 0x25c
 800e930:	edc9 8a98 	vstr	s17, [r9, #608]	@ 0x260
 800e934:	edc9 8a70 	vstr	s17, [r9, #448]	@ 0x1c0
 800e938:	edc9 8a99 	vstr	s17, [r9, #612]	@ 0x264
 800e93c:	edc9 8a9a 	vstr	s17, [r9, #616]	@ 0x268
 800e940:	edc9 8a9b 	vstr	s17, [r9, #620]	@ 0x26c
 800e944:	edc9 8a9c 	vstr	s17, [r9, #624]	@ 0x270
 800e948:	edc9 7a9d 	vstr	s15, [r9, #628]	@ 0x274
 800e94c:	edc9 7aa7 	vstr	s15, [r9, #668]	@ 0x29c
 800e950:	edc9 7ab1 	vstr	s15, [r9, #708]	@ 0x2c4
 800e954:	edc9 8a9e 	vstr	s17, [r9, #632]	@ 0x278
 800e958:	edc9 8a9f 	vstr	s17, [r9, #636]	@ 0x27c
 800e95c:	edc9 8aa0 	vstr	s17, [r9, #640]	@ 0x280
 800e960:	edc9 8aa1 	vstr	s17, [r9, #644]	@ 0x284
 800e964:	edc9 8a71 	vstr	s17, [r9, #452]	@ 0x1c4
 800e968:	edc9 8aa2 	vstr	s17, [r9, #648]	@ 0x288
 800e96c:	edc9 8aa3 	vstr	s17, [r9, #652]	@ 0x28c
 800e970:	edc9 8aa4 	vstr	s17, [r9, #656]	@ 0x290
 800e974:	edc9 8aa5 	vstr	s17, [r9, #660]	@ 0x294
 800e978:	edc9 8aa6 	vstr	s17, [r9, #664]	@ 0x298
 800e97c:	edc9 8aa8 	vstr	s17, [r9, #672]	@ 0x2a0
 800e980:	edc9 8aa9 	vstr	s17, [r9, #676]	@ 0x2a4
 800e984:	edc9 8aaa 	vstr	s17, [r9, #680]	@ 0x2a8
 800e988:	edc9 8a72 	vstr	s17, [r9, #456]	@ 0x1c8
 800e98c:	edc9 8aab 	vstr	s17, [r9, #684]	@ 0x2ac
 800e990:	edc9 8aac 	vstr	s17, [r9, #688]	@ 0x2b0
 800e994:	edc9 8aad 	vstr	s17, [r9, #692]	@ 0x2b4
 800e998:	edc9 8aae 	vstr	s17, [r9, #696]	@ 0x2b8
 800e99c:	edc9 8aaf 	vstr	s17, [r9, #700]	@ 0x2bc
 800e9a0:	edc9 8ab0 	vstr	s17, [r9, #704]	@ 0x2c0
 800e9a4:	edc9 8ab2 	vstr	s17, [r9, #712]	@ 0x2c8
 800e9a8:	edc9 8ab3 	vstr	s17, [r9, #716]	@ 0x2cc
 800e9ac:	edc9 8a73 	vstr	s17, [r9, #460]	@ 0x1cc
 800e9b0:	edc9 8ab4 	vstr	s17, [r9, #720]	@ 0x2d0
 800e9b4:	edc9 8ab5 	vstr	s17, [r9, #724]	@ 0x2d4
 800e9b8:	edc9 8ab6 	vstr	s17, [r9, #728]	@ 0x2d8
 800e9bc:	edc9 8ab7 	vstr	s17, [r9, #732]	@ 0x2dc
 800e9c0:	edc9 8ab8 	vstr	s17, [r9, #736]	@ 0x2e0
 800e9c4:	edc9 8ab9 	vstr	s17, [r9, #740]	@ 0x2e4
 800e9c8:	edc9 8aba 	vstr	s17, [r9, #744]	@ 0x2e8
 800e9cc:	f889 21ac 	strb.w	r2, [r9, #428]	@ 0x1ac
 800e9d0:	f50d 624a 	add.w	r2, sp, #3232	@ 0xca0
 800e9d4:	9202      	str	r2, [sp, #8]
 800e9d6:	f50d 6233 	add.w	r2, sp, #2864	@ 0xb30
 800e9da:	9201      	str	r2, [sp, #4]
 800e9dc:	f509 7a46 	add.w	sl, r9, #792	@ 0x318
 800e9e0:	f50d 621c 	add.w	r2, sp, #2496	@ 0x9c0
 800e9e4:	f8cd a00c 	str.w	sl, [sp, #12]
 800e9e8:	9200      	str	r2, [sp, #0]
 800e9ea:	7820      	ldrb	r0, [r4, #0]
 800e9ec:	edc9 7abb 	vstr	s15, [r9, #748]	@ 0x2ec
 800e9f0:	f50d 6305 	add.w	r3, sp, #2128	@ 0x850
 800e9f4:	f50d 62dc 	add.w	r2, sp, #1760	@ 0x6e0
 800e9f8:	f20d 61bc 	addw	r1, sp, #1724	@ 0x6bc
 800e9fc:	edc9 7ac5 	vstr	s15, [r9, #788]	@ 0x314
 800ea00:	edc9 8abc 	vstr	s17, [r9, #752]	@ 0x2f0
 800ea04:	edc9 8a74 	vstr	s17, [r9, #464]	@ 0x1d0
 800ea08:	edc9 8abd 	vstr	s17, [r9, #756]	@ 0x2f4
 800ea0c:	edc9 8abe 	vstr	s17, [r9, #760]	@ 0x2f8
 800ea10:	edc9 8abf 	vstr	s17, [r9, #764]	@ 0x2fc
 800ea14:	edc9 8ac0 	vstr	s17, [r9, #768]	@ 0x300
 800ea18:	edc9 8ac1 	vstr	s17, [r9, #772]	@ 0x304
 800ea1c:	edc9 8ac2 	vstr	s17, [r9, #776]	@ 0x308
 800ea20:	edc9 8ac3 	vstr	s17, [r9, #780]	@ 0x30c
 800ea24:	edc9 8ac4 	vstr	s17, [r9, #784]	@ 0x310
 800ea28:	f7fe f850 	bl	800cacc <DataHist_parameters>
 800ea2c:	f609 1344 	addw	r3, r9, #2372	@ 0x944
 800ea30:	f509 6216 	add.w	r2, r9, #2400	@ 0x960
 800ea34:	f609 1168 	addw	r1, r9, #2408	@ 0x968
 800ea38:	f509 6017 	add.w	r0, r9, #2416	@ 0x970
 800ea3c:	f10d 0c20 	add.w	ip, sp, #32
 800ea40:	9304      	str	r3, [sp, #16]
 800ea42:	9205      	str	r2, [sp, #20]
 800ea44:	9106      	str	r1, [sp, #24]
 800ea46:	9007      	str	r0, [sp, #28]
 800ea48:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800ea4c:	f8c9 393c 	str.w	r3, [r9, #2364]	@ 0x93c
 800ea50:	9b04      	ldr	r3, [sp, #16]
 800ea52:	f8c9 0930 	str.w	r0, [r9, #2352]	@ 0x930
 800ea56:	f8c9 1934 	str.w	r1, [r9, #2356]	@ 0x934
 800ea5a:	f8c9 2938 	str.w	r2, [r9, #2360]	@ 0x938
 800ea5e:	9906      	ldr	r1, [sp, #24]
 800ea60:	9a05      	ldr	r2, [sp, #20]
 800ea62:	9807      	ldr	r0, [sp, #28]
 800ea64:	f509 6b14 	add.w	fp, r9, #2368	@ 0x940
 800ea68:	f609 1a5c 	addw	sl, r9, #2396	@ 0x95c
 800ea6c:	edcb 8a00 	vstr	s17, [fp]
 800ea70:	f609 1748 	addw	r7, r9, #2376	@ 0x948
 800ea74:	edca 8a00 	vstr	s17, [sl]
 800ea78:	f609 1664 	addw	r6, r9, #2404	@ 0x964
 800ea7c:	edc3 8a00 	vstr	s17, [r3]
 800ea80:	f609 1554 	addw	r5, r9, #2388	@ 0x954
 800ea84:	f609 1458 	addw	r4, r9, #2392	@ 0x958
 800ea88:	f609 1e6c 	addw	lr, r9, #2412	@ 0x96c
 800ea8c:	230a      	movs	r3, #10
 800ea8e:	edc2 8a00 	vstr	s17, [r2]
 800ea92:	edc7 8a00 	vstr	s17, [r7]
 800ea96:	edc6 8a00 	vstr	s17, [r6]
 800ea9a:	f8c9 894c 	str.w	r8, [r9, #2380]	@ 0x94c
 800ea9e:	f8a9 8950 	strh.w	r8, [r9, #2384]	@ 0x950
 800eaa2:	edc5 8a00 	vstr	s17, [r5]
 800eaa6:	ed84 8a00 	vstr	s16, [r4]
 800eaaa:	edc1 8a00 	vstr	s17, [r1]
 800eaae:	edc0 8a00 	vstr	s17, [r0]
 800eab2:	edce 8a00 	vstr	s17, [lr]
 800eab6:	f8c9 3974 	str.w	r3, [r9, #2420]	@ 0x974
 800eaba:	f889 8978 	strb.w	r8, [r9, #2424]	@ 0x978
 800eabe:	f60d 4dd4 	addw	sp, sp, #3284	@ 0xcd4
 800eac2:	ecbd 8b02 	vpop	{d8}
 800eac6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eaca:	bf00      	nop
 800eacc:	0000      	movs	r0, r0
	...

0800ead0 <iNemoEngine_API_Update>:
 800ead0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ead4:	ed2d 8b10 	vpush	{d8-d15}
 800ead8:	f2ad 5d0c 	subw	sp, sp, #1292	@ 0x50c
 800eadc:	eeb0 8a40 	vmov.f32	s16, s0
 800eae0:	4607      	mov	r7, r0
 800eae2:	4688      	mov	r8, r1
 800eae4:	4614      	mov	r4, r2
 800eae6:	932a      	str	r3, [sp, #168]	@ 0xa8
 800eae8:	2b00      	cmp	r3, #0
 800eaea:	f000 820b 	beq.w	800ef04 <iNemoEngine_API_Update+0x434>
 800eaee:	68e0      	ldr	r0, [r4, #12]
 800eaf0:	6921      	ldr	r1, [r4, #16]
 800eaf2:	6962      	ldr	r2, [r4, #20]
 800eaf4:	abab      	add	r3, sp, #684	@ 0x2ac
 800eaf6:	c307      	stmia	r3!, {r0, r1, r2}
 800eaf8:	6820      	ldr	r0, [r4, #0]
 800eafa:	6861      	ldr	r1, [r4, #4]
 800eafc:	68a2      	ldr	r2, [r4, #8]
 800eafe:	aba8      	add	r3, sp, #672	@ 0x2a0
 800eb00:	c307      	stmia	r3!, {r0, r1, r2}
 800eb02:	69a0      	ldr	r0, [r4, #24]
 800eb04:	69e1      	ldr	r1, [r4, #28]
 800eb06:	6a22      	ldr	r2, [r4, #32]
 800eb08:	f897 4978 	ldrb.w	r4, [r7, #2424]	@ 0x978
 800eb0c:	abae      	add	r3, sp, #696	@ 0x2b8
 800eb0e:	c307      	stmia	r3!, {r0, r1, r2}
 800eb10:	b12c      	cbz	r4, 800eb1e <iNemoEngine_API_Update+0x4e>
 800eb12:	f8b7 2950 	ldrh.w	r2, [r7, #2384]	@ 0x950
 800eb16:	793b      	ldrb	r3, [r7, #4]
 800eb18:	429a      	cmp	r2, r3
 800eb1a:	f082 834a 	bcs.w	80111b2 <iNemoEngine_API_Update+0x26e2>
 800eb1e:	f107 033a 	add.w	r3, r7, #58	@ 0x3a
 800eb22:	ae3b      	add	r6, sp, #236	@ 0xec
 800eb24:	4619      	mov	r1, r3
 800eb26:	4630      	mov	r0, r6
 800eb28:	aaab      	add	r2, sp, #684	@ 0x2ac
 800eb2a:	9327      	str	r3, [sp, #156]	@ 0x9c
 800eb2c:	ad41      	add	r5, sp, #260	@ 0x104
 800eb2e:	f7fe f879 	bl	800cc24 <rotVect>
 800eb32:	aaae      	add	r2, sp, #696	@ 0x2b8
 800eb34:	f107 014c 	add.w	r1, r7, #76	@ 0x4c
 800eb38:	a83e      	add	r0, sp, #248	@ 0xf8
 800eb3a:	f7fe f873 	bl	800cc24 <rotVect>
 800eb3e:	aaa8      	add	r2, sp, #672	@ 0x2a0
 800eb40:	f107 0143 	add.w	r1, r7, #67	@ 0x43
 800eb44:	4628      	mov	r0, r5
 800eb46:	f7fe f86d 	bl	800cc24 <rotVect>
 800eb4a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800eb4e:	b923      	cbnz	r3, 800eb5a <iNemoEngine_API_Update+0x8a>
 800eb50:	4b9d      	ldr	r3, [pc, #628]	@ (800edc8 <iNemoEngine_API_Update+0x2f8>)
 800eb52:	606b      	str	r3, [r5, #4]
 800eb54:	60ab      	str	r3, [r5, #8]
 800eb56:	2300      	movs	r3, #0
 800eb58:	602b      	str	r3, [r5, #0]
 800eb5a:	f8d7 394c 	ldr.w	r3, [r7, #2380]	@ 0x94c
 800eb5e:	9328      	str	r3, [sp, #160]	@ 0xa0
 800eb60:	2b09      	cmp	r3, #9
 800eb62:	d851      	bhi.n	800ec08 <iNemoEngine_API_Update+0x138>
 800eb64:	edd6 aa01 	vldr	s21, [r6, #4]
 800eb68:	ed96 ba00 	vldr	s22, [r6]
 800eb6c:	ed96 aa02 	vldr	s20, [r6, #8]
 800eb70:	ee6a 7aaa 	vmul.f32	s15, s21, s21
 800eb74:	eef7 ba00 	vmov.f32	s23, #112	@ 0x3f800000  1.0
 800eb78:	eeeb 7a0b 	vfma.f32	s15, s22, s22
 800eb7c:	eeea 7a0a 	vfma.f32	s15, s20, s20
 800eb80:	ee17 0a90 	vmov	r0, s15
 800eb84:	f7f1 fc84 	bl	8000490 <__aeabi_f2d>
 800eb88:	ec41 0b10 	vmov	d0, r0, r1
 800eb8c:	f004 fd40 	bl	8013610 <sqrt>
 800eb90:	ec51 0b10 	vmov	r0, r1, d0
 800eb94:	f7f1 ff84 	bl	8000aa0 <__aeabi_d2f>
 800eb98:	ee07 0a90 	vmov	s15, r0
 800eb9c:	ee8b 7aa7 	vdiv.f32	s14, s23, s15
 800eba0:	ed95 9a01 	vldr	s18, [r5, #4]
 800eba4:	edd5 9a00 	vldr	s19, [r5]
 800eba8:	edd5 8a02 	vldr	s17, [r5, #8]
 800ebac:	ee69 7a09 	vmul.f32	s15, s18, s18
 800ebb0:	ee2b ba07 	vmul.f32	s22, s22, s14
 800ebb4:	eee9 7aa9 	vfma.f32	s15, s19, s19
 800ebb8:	ee6a aa87 	vmul.f32	s21, s21, s14
 800ebbc:	eee8 7aa8 	vfma.f32	s15, s17, s17
 800ebc0:	ee2a aa07 	vmul.f32	s20, s20, s14
 800ebc4:	ee17 0a90 	vmov	r0, s15
 800ebc8:	ed86 ba00 	vstr	s22, [r6]
 800ebcc:	edc6 aa01 	vstr	s21, [r6, #4]
 800ebd0:	ed86 aa02 	vstr	s20, [r6, #8]
 800ebd4:	f7f1 fc5c 	bl	8000490 <__aeabi_f2d>
 800ebd8:	ec41 0b10 	vmov	d0, r0, r1
 800ebdc:	f004 fd18 	bl	8013610 <sqrt>
 800ebe0:	ec51 0b10 	vmov	r0, r1, d0
 800ebe4:	f7f1 ff5c 	bl	8000aa0 <__aeabi_d2f>
 800ebe8:	ee07 0a10 	vmov	s14, r0
 800ebec:	eecb 7a87 	vdiv.f32	s15, s23, s14
 800ebf0:	ee69 9aa7 	vmul.f32	s19, s19, s15
 800ebf4:	ee29 9a27 	vmul.f32	s18, s18, s15
 800ebf8:	ee68 8aa7 	vmul.f32	s17, s17, s15
 800ebfc:	edc5 9a00 	vstr	s19, [r5]
 800ec00:	ed85 9a01 	vstr	s18, [r5, #4]
 800ec04:	edc5 8a02 	vstr	s17, [r5, #8]
 800ec08:	793b      	ldrb	r3, [r7, #4]
 800ec0a:	f8b7 2950 	ldrh.w	r2, [r7, #2384]	@ 0x950
 800ec0e:	429a      	cmp	r2, r3
 800ec10:	f080 80f2 	bcs.w	800edf8 <iNemoEngine_API_Update+0x328>
 800ec14:	abd6      	add	r3, sp, #856	@ 0x358
 800ec16:	931c      	str	r3, [sp, #112]	@ 0x70
 800ec18:	f507 6313 	add.w	r3, r7, #2352	@ 0x930
 800ec1c:	9323      	str	r3, [sp, #140]	@ 0x8c
 800ec1e:	f607 1334 	addw	r3, r7, #2356	@ 0x934
 800ec22:	9324      	str	r3, [sp, #144]	@ 0x90
 800ec24:	f607 1338 	addw	r3, r7, #2360	@ 0x938
 800ec28:	9325      	str	r3, [sp, #148]	@ 0x94
 800ec2a:	eddd 8aff 	vldr	s17, [sp, #1020]	@ 0x3fc
 800ec2e:	f607 133c 	addw	r3, r7, #2364	@ 0x93c
 800ec32:	9326      	str	r3, [sp, #152]	@ 0x98
 800ec34:	f50d 7a38 	add.w	sl, sp, #736	@ 0x2e0
 800ec38:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800ec3a:	9927      	ldr	r1, [sp, #156]	@ 0x9c
 800ec3c:	3301      	adds	r3, #1
 800ec3e:	f8c7 394c 	str.w	r3, [r7, #2380]	@ 0x94c
 800ec42:	aaab      	add	r2, sp, #684	@ 0x2ac
 800ec44:	4650      	mov	r0, sl
 800ec46:	f7fd ffed 	bl	800cc24 <rotVect>
 800ec4a:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800ec4c:	ed93 aa00 	vldr	s20, [r3]
 800ec50:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ec52:	681b      	ldr	r3, [r3, #0]
 800ec54:	f8c8 300c 	str.w	r3, [r8, #12]
 800ec58:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800ec5a:	681b      	ldr	r3, [r3, #0]
 800ec5c:	f8c8 3010 	str.w	r3, [r8, #16]
 800ec60:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 800ec62:	681b      	ldr	r3, [r3, #0]
 800ec64:	f8c8 3014 	str.w	r3, [r8, #20]
 800ec68:	ed88 aa06 	vstr	s20, [r8, #24]
 800ec6c:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 800ec70:	9301      	str	r3, [sp, #4]
 800ec72:	f108 0328 	add.w	r3, r8, #40	@ 0x28
 800ec76:	4651      	mov	r1, sl
 800ec78:	4642      	mov	r2, r8
 800ec7a:	f108 000c 	add.w	r0, r8, #12
 800ec7e:	9300      	str	r3, [sp, #0]
 800ec80:	f108 031c 	add.w	r3, r8, #28
 800ec84:	f7ff fb6c 	bl	800e360 <output_update>
 800ec88:	edd8 9a00 	vldr	s19, [r8]
 800ec8c:	ed98 9a01 	vldr	s18, [r8, #4]
 800ec90:	eeb0 0a69 	vmov.f32	s0, s19
 800ec94:	f004 fd62 	bl	801375c <sinf>
 800ec98:	eeb0 8a40 	vmov.f32	s16, s0
 800ec9c:	eeb0 0a69 	vmov.f32	s0, s19
 800eca0:	f004 fd10 	bl	80136c4 <cosf>
 800eca4:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 800eca6:	ee20 0a00 	vmul.f32	s0, s0, s0
 800ecaa:	ed93 7a33 	vldr	s14, [r3, #204]	@ 0xcc
 800ecae:	ed93 6a3d 	vldr	s12, [r3, #244]	@ 0xf4
 800ecb2:	ee68 7a08 	vmul.f32	s15, s16, s16
 800ecb6:	ee20 8a07 	vmul.f32	s16, s0, s14
 800ecba:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 800edcc <iNemoEngine_API_Update+0x2fc>
 800ecbe:	eef0 6ac9 	vabs.f32	s13, s18
 800ecc2:	eef4 6ac7 	vcmpe.f32	s13, s14
 800ecc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ecca:	eea7 8a86 	vfma.f32	s16, s15, s12
 800ecce:	d573      	bpl.n	800edb8 <iNemoEngine_API_Update+0x2e8>
 800ecd0:	eeb0 0a49 	vmov.f32	s0, s18
 800ecd4:	f004 fd88 	bl	80137e8 <tanf>
 800ecd8:	ee20 0a00 	vmul.f32	s0, s0, s0
 800ecdc:	eeb0 7a68 	vmov.f32	s14, s17
 800ece0:	eea0 7a08 	vfma.f32	s14, s0, s16
 800ece4:	4c3a      	ldr	r4, [pc, #232]	@ (800edd0 <iNemoEngine_API_Update+0x300>)
 800ece6:	eef1 7ac7 	vsqrt.f32	s15, s14
 800ecea:	f8d4 03c0 	ldr.w	r0, [r4, #960]	@ 0x3c0
 800ecee:	eddf 6a39 	vldr	s13, [pc, #228]	@ 800edd4 <iNemoEngine_API_Update+0x304>
 800ecf2:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 800ede8 <iNemoEngine_API_Update+0x318>
 800ecf6:	ed98 8a04 	vldr	s16, [r8, #16]
 800ecfa:	edd8 8a03 	vldr	s17, [r8, #12]
 800ecfe:	ed98 9a05 	vldr	s18, [r8, #20]
 800ed02:	ed98 6a08 	vldr	s12, [r8, #32]
 800ed06:	ed98 0a07 	vldr	s0, [r8, #28]
 800ed0a:	ed98 1a09 	vldr	s2, [r8, #36]	@ 0x24
 800ed0e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800ed12:	eef4 7ae6 	vcmpe.f32	s15, s13
 800ed16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ed1a:	bf88      	it	hi
 800ed1c:	eef0 7a66 	vmovhi.f32	s15, s13
 800ed20:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ed24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ed28:	bfb8      	it	lt
 800ed2a:	eef0 7a47 	vmovlt.f32	s15, s14
 800ed2e:	edc8 7a0e 	vstr	s15, [r8, #56]	@ 0x38
 800ed32:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 800ed36:	bb73      	cbnz	r3, 800ed96 <iNemoEngine_API_Update+0x2c6>
 800ed38:	eef0 0a46 	vmov.f32	s1, s12
 800ed3c:	f7fe f844 	bl	800cdc8 <findDirection>
 800ed40:	f8c4 03c0 	str.w	r0, [r4, #960]	@ 0x3c0
 800ed44:	2805      	cmp	r0, #5
 800ed46:	f204 8186 	bhi.w	8013056 <iNemoEngine_API_Update+0x4586>
 800ed4a:	e8df f010 	tbh	[pc, r0, lsl #1]
 800ed4e:	000a      	.short	0x000a
 800ed50:	0006123c 	.word	0x0006123c
 800ed54:	0006126f 	.word	0x0006126f
 800ed58:	000a      	.short	0x000a
 800ed5a:	eddf 7a1f 	vldr	s15, [pc, #124]	@ 800edd8 <iNemoEngine_API_Update+0x308>
 800ed5e:	ee79 9aa7 	vadd.f32	s19, s19, s15
 800ed62:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800eddc <iNemoEngine_API_Update+0x30c>
 800ed66:	eef4 9ae7 	vcmpe.f32	s19, s15
 800ed6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ed6e:	bfa8      	it	ge
 800ed70:	ee79 9ae7 	vsubge.f32	s19, s19, s15
 800ed74:	eef5 9ac0 	vcmpe.f32	s19, #0.0
 800ed78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ed7c:	d503      	bpl.n	800ed86 <iNemoEngine_API_Update+0x2b6>
 800ed7e:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800eddc <iNemoEngine_API_Update+0x30c>
 800ed82:	ee79 9aa7 	vadd.f32	s19, s19, s15
 800ed86:	edc8 9a0d 	vstr	s19, [r8, #52]	@ 0x34
 800ed8a:	f20d 5d0c 	addw	sp, sp, #1292	@ 0x50c
 800ed8e:	ecbd 8b10 	vpop	{d8-d15}
 800ed92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed96:	eef0 0a40 	vmov.f32	s1, s0
 800ed9a:	eeb1 1a41 	vneg.f32	s2, s2
 800ed9e:	eeb0 0a46 	vmov.f32	s0, s12
 800eda2:	f7fe f811 	bl	800cdc8 <findDirection>
 800eda6:	eef0 7a68 	vmov.f32	s15, s17
 800edaa:	eeb1 9a49 	vneg.f32	s18, s18
 800edae:	eef0 8a48 	vmov.f32	s17, s16
 800edb2:	eeb0 8a67 	vmov.f32	s16, s15
 800edb6:	e7c3      	b.n	800ed40 <iNemoEngine_API_Update+0x270>
 800edb8:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800ede0 <iNemoEngine_API_Update+0x310>
 800edbc:	eeb0 7a68 	vmov.f32	s14, s17
 800edc0:	eea8 7a27 	vfma.f32	s14, s16, s15
 800edc4:	e78e      	b.n	800ece4 <iNemoEngine_API_Update+0x214>
 800edc6:	bf00      	nop
 800edc8:	3f333333 	.word	0x3f333333
 800edcc:	3fbc430e 	.word	0x3fbc430e
 800edd0:	20000184 	.word	0x20000184
 800edd4:	40490fdb 	.word	0x40490fdb
 800edd8:	43340000 	.word	0x43340000
 800eddc:	43b40000 	.word	0x43b40000
 800ede0:	42c6ab07 	.word	0x42c6ab07
 800ede4:	3c03126f 	.word	0x3c03126f
 800ede8:	3c8efa35 	.word	0x3c8efa35
 800edec:	3ed93dd9 	.word	0x3ed93dd9
 800edf0:	3b656042 	.word	0x3b656042
 800edf4:	42c80000 	.word	0x42c80000
 800edf8:	ee07 3a90 	vmov	s15, r3
 800edfc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ee00:	ed5f 6a08 	vldr	s13, [pc, #-32]	@ 800ede4 <iNemoEngine_API_Update+0x314>
 800ee04:	ed1f 7a08 	vldr	s14, [pc, #-32]	@ 800ede8 <iNemoEngine_API_Update+0x318>
 800ee08:	ed1f aa08 	vldr	s20, [pc, #-32]	@ 800edec <iNemoEngine_API_Update+0x31c>
 800ee0c:	ee67 7a88 	vmul.f32	s15, s15, s16
 800ee10:	f607 145c 	addw	r4, r7, #2396	@ 0x95c
 800ee14:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 800ee18:	f507 6016 	add.w	r0, r7, #2400	@ 0x960
 800ee1c:	f607 1164 	addw	r1, r7, #2404	@ 0x964
 800ee20:	2200      	movs	r2, #0
 800ee22:	f04f 0c00 	mov.w	ip, #0
 800ee26:	ab63      	add	r3, sp, #396	@ 0x18c
 800ee28:	edcd 7a07 	vstr	s15, [sp, #28]
 800ee2c:	eef1 7ac6 	vsqrt.f32	s15, s12
 800ee30:	ed5f 6a11 	vldr	s13, [pc, #-68]	@ 800edf0 <iNemoEngine_API_Update+0x320>
 800ee34:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 800ee38:	edd4 6a00 	vldr	s13, [r4]
 800ee3c:	ee66 fa87 	vmul.f32	s31, s13, s14
 800ee40:	edcd 6a1d 	vstr	s13, [sp, #116]	@ 0x74
 800ee44:	edd0 6a00 	vldr	s13, [r0]
 800ee48:	ee26 fa87 	vmul.f32	s30, s13, s14
 800ee4c:	edcd 6a1e 	vstr	s13, [sp, #120]	@ 0x78
 800ee50:	edd1 6a00 	vldr	s13, [r1]
 800ee54:	f8a7 c950 	strh.w	ip, [r7, #2384]	@ 0x950
 800ee58:	6022      	str	r2, [r4, #0]
 800ee5a:	6002      	str	r2, [r0, #0]
 800ee5c:	600a      	str	r2, [r1, #0]
 800ee5e:	797a      	ldrb	r2, [r7, #5]
 800ee60:	9209      	str	r2, [sp, #36]	@ 0x24
 800ee62:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 800ee66:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800ee6a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800ee6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ee70:	edcd 6a08 	vstr	s13, [sp, #32]
 800ee74:	ee26 7a87 	vmul.f32	s14, s13, s14
 800ee78:	ac60      	add	r4, sp, #384	@ 0x180
 800ee7a:	2b01      	cmp	r3, #1
 800ee7c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800ee80:	ee27 aa8a 	vmul.f32	s20, s15, s20
 800ee84:	ed8d 7a10 	vstr	s14, [sp, #64]	@ 0x40
 800ee88:	f002 83ff 	beq.w	801168a <iNemoEngine_API_Update+0x2bba>
 800ee8c:	2b02      	cmp	r3, #2
 800ee8e:	f002 83f3 	beq.w	8011678 <iNemoEngine_API_Update+0x2ba8>
 800ee92:	2b00      	cmp	r3, #0
 800ee94:	f002 8261 	beq.w	801135a <iNemoEngine_API_Update+0x288a>
 800ee98:	edd7 9a05 	vldr	s19, [r7, #20]
 800ee9c:	ed1f 7a2b 	vldr	s14, [pc, #-172]	@ 800edf4 <iNemoEngine_API_Update+0x324>
 800eea0:	4a1a      	ldr	r2, [pc, #104]	@ (800ef0c <iNemoEngine_API_Update+0x43c>)
 800eea2:	eef6 8a00 	vmov.f32	s17, #96	@ 0x3f000000  0.5
 800eea6:	ee69 9a87 	vmul.f32	s19, s19, s14
 800eeaa:	ee67 8aa8 	vmul.f32	s17, s15, s17
 800eeae:	edd7 6a0d 	vldr	s13, [r7, #52]	@ 0x34
 800eeb2:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 800ef10 <iNemoEngine_API_Update+0x440>
 800eeb6:	eddf 5a17 	vldr	s11, [pc, #92]	@ 800ef14 <iNemoEngine_API_Update+0x444>
 800eeba:	887b      	ldrh	r3, [r7, #2]
 800eebc:	ee26 7a87 	vmul.f32	s14, s13, s14
 800eec0:	ee67 5aa5 	vmul.f32	s11, s15, s11
 800eec4:	1e59      	subs	r1, r3, #1
 800eec6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800eeca:	2912      	cmp	r1, #18
 800eecc:	edcd 5a2f 	vstr	s11, [sp, #188]	@ 0xbc
 800eed0:	edcd 7a21 	vstr	s15, [sp, #132]	@ 0x84
 800eed4:	d824      	bhi.n	800ef20 <iNemoEngine_API_Update+0x450>
 800eed6:	3301      	adds	r3, #1
 800eed8:	b299      	uxth	r1, r3
 800eeda:	2903      	cmp	r1, #3
 800eedc:	b21b      	sxth	r3, r3
 800eede:	f202 8232 	bhi.w	8011346 <iNemoEngine_API_Update+0x2876>
 800eee2:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800ef18 <iNemoEngine_API_Update+0x448>
 800eee6:	ee86 6a07 	vdiv.f32	s12, s12, s14
 800eeea:	ee6a 7a07 	vmul.f32	s15, s20, s14
 800eeee:	ed8d 6a29 	vstr	s12, [sp, #164]	@ 0xa4
 800eef2:	ed9d 6a21 	vldr	s12, [sp, #132]	@ 0x84
 800eef6:	ee26 7a07 	vmul.f32	s14, s12, s14
 800eefa:	eeb0 aa67 	vmov.f32	s20, s15
 800eefe:	ed8d 7a21 	vstr	s14, [sp, #132]	@ 0x84
 800ef02:	e020      	b.n	800ef46 <iNemoEngine_API_Update+0x476>
 800ef04:	ab50      	add	r3, sp, #320	@ 0x140
 800ef06:	932a      	str	r3, [sp, #168]	@ 0xa8
 800ef08:	e5f1      	b.n	800eaee <iNemoEngine_API_Update+0x1e>
 800ef0a:	bf00      	nop
 800ef0c:	3a83126f 	.word	0x3a83126f
 800ef10:	3fb50481 	.word	0x3fb50481
 800ef14:	3e0f5c29 	.word	0x3e0f5c29
 800ef18:	3e4ccccd 	.word	0x3e4ccccd
 800ef1c:	358637bd 	.word	0x358637bd
 800ef20:	ed5f 7a02 	vldr	s15, [pc, #-8]	@ 800ef1c <iNemoEngine_API_Update+0x44c>
 800ef24:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 800ef28:	ee37 7a27 	vadd.f32	s14, s14, s15
 800ef2c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800ef30:	ee86 7a07 	vdiv.f32	s14, s12, s14
 800ef34:	2300      	movs	r3, #0
 800ef36:	ee6a 7a27 	vmul.f32	s15, s20, s15
 800ef3a:	ed8d 7a29 	vstr	s14, [sp, #164]	@ 0xa4
 800ef3e:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800ef42:	ee2a aa07 	vmul.f32	s20, s20, s14
 800ef46:	edcd 7a8d 	vstr	s15, [sp, #564]	@ 0x234
 800ef4a:	edcd 7a8e 	vstr	s15, [sp, #568]	@ 0x238
 800ef4e:	edcd 7a8f 	vstr	s15, [sp, #572]	@ 0x23c
 800ef52:	eddd 7a21 	vldr	s15, [sp, #132]	@ 0x84
 800ef56:	807b      	strh	r3, [r7, #2]
 800ef58:	edcd 7a96 	vstr	s15, [sp, #600]	@ 0x258
 800ef5c:	eddd 7a2f 	vldr	s15, [sp, #188]	@ 0xbc
 800ef60:	4be5      	ldr	r3, [pc, #916]	@ (800f2f8 <iNemoEngine_API_Update+0x828>)
 800ef62:	edcd 7a97 	vstr	s15, [sp, #604]	@ 0x25c
 800ef66:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 800ef6a:	eddd 7a29 	vldr	s15, [sp, #164]	@ 0xa4
 800ef6e:	926c      	str	r2, [sp, #432]	@ 0x1b0
 800ef70:	ee26 7a87 	vmul.f32	s14, s13, s14
 800ef74:	a8d6      	add	r0, sp, #856	@ 0x358
 800ef76:	926d      	str	r2, [sp, #436]	@ 0x1b4
 800ef78:	926e      	str	r2, [sp, #440]	@ 0x1b8
 800ef7a:	2100      	movs	r1, #0
 800ef7c:	f44f 72d8 	mov.w	r2, #432	@ 0x1b0
 800ef80:	4605      	mov	r5, r0
 800ef82:	9371      	str	r3, [sp, #452]	@ 0x1c4
 800ef84:	ed8d 7a1f 	vstr	s14, [sp, #124]	@ 0x7c
 800ef88:	901c      	str	r0, [sp, #112]	@ 0x70
 800ef8a:	ed8d aa90 	vstr	s20, [sp, #576]	@ 0x240
 800ef8e:	ed8d aa91 	vstr	s20, [sp, #580]	@ 0x244
 800ef92:	ed8d aa92 	vstr	s20, [sp, #584]	@ 0x248
 800ef96:	edcd 8a93 	vstr	s17, [sp, #588]	@ 0x24c
 800ef9a:	edcd 8a94 	vstr	s17, [sp, #592]	@ 0x250
 800ef9e:	edcd 8a95 	vstr	s17, [sp, #596]	@ 0x254
 800efa2:	ed8d 7a98 	vstr	s14, [sp, #608]	@ 0x260
 800efa6:	edcd 7a69 	vstr	s15, [sp, #420]	@ 0x1a4
 800efaa:	edcd 7a6a 	vstr	s15, [sp, #424]	@ 0x1a8
 800efae:	edcd 7a6b 	vstr	s15, [sp, #428]	@ 0x1ac
 800efb2:	f004 faeb 	bl	801358c <memset>
 800efb6:	7b79      	ldrb	r1, [r7, #13]
 800efb8:	9120      	str	r1, [sp, #128]	@ 0x80
 800efba:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800efbe:	f8c5 30a8 	str.w	r3, [r5, #168]	@ 0xa8
 800efc2:	f8c5 30dc 	str.w	r3, [r5, #220]	@ 0xdc
 800efc6:	f8c5 3110 	str.w	r3, [r5, #272]	@ 0x110
 800efca:	f8c5 3144 	str.w	r3, [r5, #324]	@ 0x144
 800efce:	f8c5 3178 	str.w	r3, [r5, #376]	@ 0x178
 800efd2:	f8c5 31ac 	str.w	r3, [r5, #428]	@ 0x1ac
 800efd6:	2900      	cmp	r1, #0
 800efd8:	f001 8103 	beq.w	80101e2 <iNemoEngine_API_Update+0x1712>
 800efdc:	ed94 8a01 	vldr	s16, [r4, #4]
 800efe0:	ed94 9a00 	vldr	s18, [r4]
 800efe4:	edd4 ea02 	vldr	s29, [r4, #8]
 800efe8:	ee68 7a08 	vmul.f32	s15, s16, s16
 800efec:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 800eff0:	eee9 7a09 	vfma.f32	s15, s18, s18
 800eff4:	ee28 7a07 	vmul.f32	s14, s16, s14
 800eff8:	eeee 7aae 	vfma.f32	s15, s29, s29
 800effc:	ee39 6a09 	vadd.f32	s12, s18, s18
 800f000:	ee7e 5aae 	vadd.f32	s11, s29, s29
 800f004:	edcd 7a04 	vstr	s15, [sp, #16]
 800f008:	eeb1 5a65 	vneg.f32	s10, s11
 800f00c:	eef1 7a46 	vneg.f32	s15, s12
 800f010:	eef1 6a47 	vneg.f32	s13, s14
 800f014:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 800f016:	ed94 da04 	vldr	s26, [r4, #16]
 800f01a:	edc3 7a19 	vstr	s15, [r3, #100]	@ 0x64
 800f01e:	eef1 7a4d 	vneg.f32	s15, s26
 800f022:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800f026:	edd4 ba05 	vldr	s23, [r4, #20]
 800f02a:	edc3 7a05 	vstr	s15, [r3, #20]
 800f02e:	eef1 7a67 	vneg.f32	s15, s15
 800f032:	edc3 7a1b 	vstr	s15, [r3, #108]	@ 0x6c
 800f036:	ee7b 7aab 	vadd.f32	s15, s23, s23
 800f03a:	ed94 ca03 	vldr	s24, [r4, #12]
 800f03e:	edc3 7a04 	vstr	s15, [r3, #16]
 800f042:	eef1 7a67 	vneg.f32	s15, s15
 800f046:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
 800f04a:	ee7c 7a0c 	vadd.f32	s15, s24, s24
 800f04e:	edc3 5a01 	vstr	s11, [r3, #4]
 800f052:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
 800f056:	eef1 7a67 	vneg.f32	s15, s15
 800f05a:	edc3 7a1c 	vstr	s15, [r3, #112]	@ 0x70
 800f05e:	ed83 7a02 	vstr	s14, [r3, #8]
 800f062:	ed83 5a0c 	vstr	s10, [r3, #48]	@ 0x30
 800f066:	ed83 6a0e 	vstr	s12, [r3, #56]	@ 0x38
 800f06a:	edc3 6a18 	vstr	s13, [r3, #96]	@ 0x60
 800f06e:	2230      	movs	r2, #48	@ 0x30
 800f070:	f04f 3301 	mov.w	r3, #16843009	@ 0x1010101
 800f074:	2100      	movs	r1, #0
 800f076:	a899      	add	r0, sp, #612	@ 0x264
 800f078:	e9cd 3344 	strd	r3, r3, [sp, #272]	@ 0x110
 800f07c:	9346      	str	r3, [sp, #280]	@ 0x118
 800f07e:	f004 fa85 	bl	801358c <memset>
 800f082:	edd7 7a06 	vldr	s15, [r7, #24]
 800f086:	f897 31ac 	ldrb.w	r3, [r7, #428]	@ 0x1ac
 800f08a:	ee69 7aa7 	vmul.f32	s15, s19, s15
 800f08e:	edcd 7a11 	vstr	s15, [sp, #68]	@ 0x44
 800f092:	edd7 7a07 	vldr	s15, [r7, #28]
 800f096:	ee69 7aa7 	vmul.f32	s15, s19, s15
 800f09a:	edcd 7a12 	vstr	s15, [sp, #72]	@ 0x48
 800f09e:	edd7 7a08 	vldr	s15, [r7, #32]
 800f0a2:	ee69 7aa7 	vmul.f32	s15, s19, s15
 800f0a6:	edcd 7a13 	vstr	s15, [sp, #76]	@ 0x4c
 800f0aa:	2b00      	cmp	r3, #0
 800f0ac:	f042 8660 	bne.w	8011d70 <iNemoEngine_API_Update+0x32a0>
 800f0b0:	f507 6314 	add.w	r3, r7, #2368	@ 0x940
 800f0b4:	932b      	str	r3, [sp, #172]	@ 0xac
 800f0b6:	f607 1344 	addw	r3, r7, #2372	@ 0x944
 800f0ba:	932c      	str	r3, [sp, #176]	@ 0xb0
 800f0bc:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 800f0c0:	932d      	str	r3, [sp, #180]	@ 0xb4
 800f0c2:	f897 3318 	ldrb.w	r3, [r7, #792]	@ 0x318
 800f0c6:	2b00      	cmp	r3, #0
 800f0c8:	f042 8470 	bne.w	80119ac <iNemoEngine_API_Update+0x2edc>
 800f0cc:	f207 43b4 	addw	r3, r7, #1204	@ 0x4b4
 800f0d0:	9305      	str	r3, [sp, #20]
 800f0d2:	f207 6324 	addw	r3, r7, #1572	@ 0x624
 800f0d6:	9306      	str	r3, [sp, #24]
 800f0d8:	f507 63f3 	add.w	r3, r7, #1944	@ 0x798
 800f0dc:	f507 6597 	add.w	r5, r7, #1208	@ 0x4b8
 800f0e0:	f507 66c5 	add.w	r6, r7, #1576	@ 0x628
 800f0e4:	930e      	str	r3, [sp, #56]	@ 0x38
 800f0e6:	f207 7b94 	addw	fp, r7, #1940	@ 0x794
 800f0ea:	f507 6313 	add.w	r3, r7, #2352	@ 0x930
 800f0ee:	ed93 ba00 	vldr	s22, [r3]
 800f0f2:	9323      	str	r3, [sp, #140]	@ 0x8c
 800f0f4:	f607 1234 	addw	r2, r7, #2356	@ 0x934
 800f0f8:	f607 1138 	addw	r1, r7, #2360	@ 0x938
 800f0fc:	f607 103c 	addw	r0, r7, #2364	@ 0x93c
 800f100:	edd2 aa00 	vldr	s21, [r2]
 800f104:	edd1 9a00 	vldr	s19, [r1]
 800f108:	edd0 ca00 	vldr	s25, [r0]
 800f10c:	9224      	str	r2, [sp, #144]	@ 0x90
 800f10e:	eeb5 ba40 	vcmp.f32	s22, #0.0
 800f112:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f116:	9125      	str	r1, [sp, #148]	@ 0x94
 800f118:	9026      	str	r0, [sp, #152]	@ 0x98
 800f11a:	ed8d ba58 	vstr	s22, [sp, #352]	@ 0x160
 800f11e:	edcd aa59 	vstr	s21, [sp, #356]	@ 0x164
 800f122:	edcd 9a5a 	vstr	s19, [sp, #360]	@ 0x168
 800f126:	edcd ca5b 	vstr	s25, [sp, #364]	@ 0x16c
 800f12a:	f04f 0300 	mov.w	r3, #0
 800f12e:	d142      	bne.n	800f1b6 <iNemoEngine_API_Update+0x6e6>
 800f130:	eef5 aa40 	vcmp.f32	s21, #0.0
 800f134:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f138:	d13d      	bne.n	800f1b6 <iNemoEngine_API_Update+0x6e6>
 800f13a:	eef5 9a40 	vcmp.f32	s19, #0.0
 800f13e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f142:	f043 856d 	bne.w	8012c20 <iNemoEngine_API_Update+0x4150>
 800f146:	eef5 ca40 	vcmp.f32	s25, #0.0
 800f14a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f14e:	f043 867f 	bne.w	8012e50 <iNemoEngine_API_Update+0x4380>
 800f152:	eef7 da00 	vmov.f32	s27, #112	@ 0x3f800000  1.0
 800f156:	9358      	str	r3, [sp, #352]	@ 0x160
 800f158:	9359      	str	r3, [sp, #356]	@ 0x164
 800f15a:	935a      	str	r3, [sp, #360]	@ 0x168
 800f15c:	2100      	movs	r1, #0
 800f15e:	4b67      	ldr	r3, [pc, #412]	@ (800f2fc <iNemoEngine_API_Update+0x82c>)
 800f160:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 800f164:	edc7 da73 	vstr	s27, [r7, #460]	@ 0x1cc
 800f168:	edc7 da74 	vstr	s27, [r7, #464]	@ 0x1d0
 800f16c:	f887 11ac 	strb.w	r1, [r7, #428]	@ 0x1ac
 800f170:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 800f174:	f507 70ea 	add.w	r0, r7, #468	@ 0x1d4
 800f178:	edcd da5b 	vstr	s27, [sp, #364]	@ 0x16c
 800f17c:	f004 fa06 	bl	801358c <memset>
 800f180:	4b5f      	ldr	r3, [pc, #380]	@ (800f300 <iNemoEngine_API_Update+0x830>)
 800f182:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 800f186:	eef0 9a6c 	vmov.f32	s19, s25
 800f18a:	eef0 aa6c 	vmov.f32	s21, s25
 800f18e:	eeb0 ba6c 	vmov.f32	s22, s25
 800f192:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
 800f196:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
 800f19a:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c
 800f19e:	f8c7 3274 	str.w	r3, [r7, #628]	@ 0x274
 800f1a2:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c
 800f1a6:	f8c7 32c4 	str.w	r3, [r7, #708]	@ 0x2c4
 800f1aa:	f8c7 32ec 	str.w	r3, [r7, #748]	@ 0x2ec
 800f1ae:	f8c7 3314 	str.w	r3, [r7, #788]	@ 0x314
 800f1b2:	eef0 ca6d 	vmov.f32	s25, s27
 800f1b6:	eddf 7a53 	vldr	s15, [pc, #332]	@ 800f304 <iNemoEngine_API_Update+0x834>
 800f1ba:	ed9d 7a04 	vldr	s14, [sp, #16]
 800f1be:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f1c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f1c6:	f100 87fe 	bmi.w	80101c6 <iNemoEngine_API_Update+0x16f6>
 800f1ca:	eeb1 eac7 	vsqrt.f32	s28, s14
 800f1ce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f1d2:	ee3e 6a47 	vsub.f32	s12, s28, s14
 800f1d6:	eec7 7a0e 	vdiv.f32	s15, s14, s28
 800f1da:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800f1de:	eeb0 7ac6 	vabs.f32	s14, s12
 800f1e2:	ed8d 7a2e 	vstr	s14, [sp, #184]	@ 0xb8
 800f1e6:	ee37 7a66 	vsub.f32	s14, s14, s13
 800f1ea:	ed8d 7a30 	vstr	s14, [sp, #192]	@ 0xc0
 800f1ee:	ee2d 7a0d 	vmul.f32	s14, s26, s26
 800f1f2:	edd4 6a00 	vldr	s13, [r4]
 800f1f6:	ed94 6a01 	vldr	s12, [r4, #4]
 800f1fa:	edcd 6a34 	vstr	s13, [sp, #208]	@ 0xd0
 800f1fe:	eeac 7a0c 	vfma.f32	s14, s24, s24
 800f202:	9b05      	ldr	r3, [sp, #20]
 800f204:	ee67 5aa6 	vmul.f32	s11, s15, s13
 800f208:	eeab 7aab 	vfma.f32	s14, s23, s23
 800f20c:	4628      	mov	r0, r5
 800f20e:	ee67 6a86 	vmul.f32	s13, s15, s12
 800f212:	ed8d 6a35 	vstr	s12, [sp, #212]	@ 0xd4
 800f216:	ed9f 6a3b 	vldr	s12, [pc, #236]	@ 800f304 <iNemoEngine_API_Update+0x834>
 800f21a:	edcd 6a48 	vstr	s13, [sp, #288]	@ 0x120
 800f21e:	eeb4 7ac6 	vcmpe.f32	s14, s12
 800f222:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f226:	bf54      	ite	pl
 800f228:	eeb1 7ac7 	vsqrtpl.f32	s14, s14
 800f22c:	ed9f 7a36 	vldrmi	s14, [pc, #216]	@ 800f308 <iNemoEngine_API_Update+0x838>
 800f230:	ed94 5a02 	vldr	s10, [r4, #8]
 800f234:	ed8d 7a0a 	vstr	s14, [sp, #40]	@ 0x28
 800f238:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 800f23c:	ee82 7a87 	vdiv.f32	s14, s5, s14
 800f240:	ee65 7a27 	vmul.f32	s15, s10, s15
 800f244:	ee2d 6a07 	vmul.f32	s12, s26, s14
 800f248:	ed93 3a00 	vldr	s6, [r3]
 800f24c:	ed8d 6a4b 	vstr	s12, [sp, #300]	@ 0x12c
 800f250:	ee66 6a26 	vmul.f32	s13, s12, s13
 800f254:	ee2c 6a07 	vmul.f32	s12, s24, s14
 800f258:	ee2b 7a87 	vmul.f32	s14, s23, s14
 800f25c:	eee6 6a25 	vfma.f32	s13, s12, s11
 800f260:	eeb0 0a43 	vmov.f32	s0, s6
 800f264:	eee7 6a87 	vfma.f32	s13, s15, s14
 800f268:	ed8d 7a4c 	vstr	s14, [sp, #304]	@ 0x130
 800f26c:	ed8d 5a32 	vstr	s10, [sp, #200]	@ 0xc8
 800f270:	edcd 5a47 	vstr	s11, [sp, #284]	@ 0x11c
 800f274:	ed8d 6a4a 	vstr	s12, [sp, #296]	@ 0x128
 800f278:	edcd 6a22 	vstr	s13, [sp, #136]	@ 0x88
 800f27c:	edcd 7a49 	vstr	s15, [sp, #292]	@ 0x124
 800f280:	f7fd ff5c 	bl	800d13c <dataDerivative5>
 800f284:	9b06      	ldr	r3, [sp, #24]
 800f286:	ed8d 0a14 	vstr	s0, [sp, #80]	@ 0x50
 800f28a:	edd3 7a00 	vldr	s15, [r3]
 800f28e:	4630      	mov	r0, r6
 800f290:	eeb0 0a67 	vmov.f32	s0, s15
 800f294:	edcd 7a03 	vstr	s15, [sp, #12]
 800f298:	f7fd ff50 	bl	800d13c <dataDerivative5>
 800f29c:	eddb da00 	vldr	s27, [fp]
 800f2a0:	ed8d 0a0c 	vstr	s0, [sp, #48]	@ 0x30
 800f2a4:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800f2a6:	eeb0 0a6d 	vmov.f32	s0, s27
 800f2aa:	f7fd ff47 	bl	800d13c <dataDerivative5>
 800f2ae:	eec2 7a83 	vdiv.f32	s15, s5, s6
 800f2b2:	ed8d 0a16 	vstr	s0, [sp, #88]	@ 0x58
 800f2b6:	ee29 9a27 	vmul.f32	s18, s18, s15
 800f2ba:	ee28 8a27 	vmul.f32	s16, s16, s15
 800f2be:	ee6e eaa7 	vmul.f32	s29, s29, s15
 800f2c2:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800f30c <iNemoEngine_API_Update+0x83c>
 800f2c6:	eeb0 7ac9 	vabs.f32	s14, s18
 800f2ca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f2ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f2d2:	d52d      	bpl.n	800f330 <iNemoEngine_API_Update+0x860>
 800f2d4:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f2d8:	eeb4 9ae7 	vcmpe.f32	s18, s15
 800f2dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f2e0:	f282 8092 	bge.w	8011408 <iNemoEngine_API_Update+0x2938>
 800f2e4:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800f2e8:	eeb4 9ac7 	vcmpe.f32	s18, s14
 800f2ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f2f0:	f303 8088 	bgt.w	8012404 <iNemoEngine_API_Update+0x3934>
 800f2f4:	e00c      	b.n	800f310 <iNemoEngine_API_Update+0x840>
 800f2f6:	bf00      	nop
 800f2f8:	3a9d4952 	.word	0x3a9d4952
 800f2fc:	bf666666 	.word	0xbf666666
 800f300:	40a00000 	.word	0x40a00000
 800f304:	3c23d70a 	.word	0x3c23d70a
 800f308:	3dcccccd 	.word	0x3dcccccd
 800f30c:	4b000000 	.word	0x4b000000
 800f310:	ee79 7a67 	vsub.f32	s15, s18, s15
 800f314:	ee17 0a90 	vmov	r0, s15
 800f318:	f7f1 f8ba 	bl	8000490 <__aeabi_f2d>
 800f31c:	ec41 0b10 	vmov	d0, r0, r1
 800f320:	f004 fb6a 	bl	80139f8 <ceil>
 800f324:	ec51 0b10 	vmov	r0, r1, d0
 800f328:	f7f1 fbba 	bl	8000aa0 <__aeabi_d2f>
 800f32c:	ee09 0a10 	vmov	s18, r0
 800f330:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800f30c <iNemoEngine_API_Update+0x83c>
 800f334:	ed8d 9a4d 	vstr	s18, [sp, #308]	@ 0x134
 800f338:	eeb0 7ac8 	vabs.f32	s14, s16
 800f33c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f340:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f344:	d51f      	bpl.n	800f386 <iNemoEngine_API_Update+0x8b6>
 800f346:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f34a:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800f34e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f352:	f282 802d 	bge.w	80113b0 <iNemoEngine_API_Update+0x28e0>
 800f356:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800f35a:	eeb4 8ac7 	vcmpe.f32	s16, s14
 800f35e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f362:	f303 804b 	bgt.w	80123fc <iNemoEngine_API_Update+0x392c>
 800f366:	ee78 7a67 	vsub.f32	s15, s16, s15
 800f36a:	ee17 0a90 	vmov	r0, s15
 800f36e:	f7f1 f88f 	bl	8000490 <__aeabi_f2d>
 800f372:	ec41 0b10 	vmov	d0, r0, r1
 800f376:	f004 fb3f 	bl	80139f8 <ceil>
 800f37a:	ec51 0b10 	vmov	r0, r1, d0
 800f37e:	f7f1 fb8f 	bl	8000aa0 <__aeabi_d2f>
 800f382:	ee08 0a10 	vmov	s16, r0
 800f386:	ed5f 7a1f 	vldr	s15, [pc, #-124]	@ 800f30c <iNemoEngine_API_Update+0x83c>
 800f38a:	ed8d 8a4e 	vstr	s16, [sp, #312]	@ 0x138
 800f38e:	eeb0 7aee 	vabs.f32	s14, s29
 800f392:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f396:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f39a:	d51f      	bpl.n	800f3dc <iNemoEngine_API_Update+0x90c>
 800f39c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f3a0:	eef4 eae7 	vcmpe.f32	s29, s15
 800f3a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f3a8:	f281 87f0 	bge.w	801138c <iNemoEngine_API_Update+0x28bc>
 800f3ac:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800f3b0:	eef4 eac7 	vcmpe.f32	s29, s14
 800f3b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f3b8:	f303 801c 	bgt.w	80123f4 <iNemoEngine_API_Update+0x3924>
 800f3bc:	ee7e 7ae7 	vsub.f32	s15, s29, s15
 800f3c0:	ee17 0a90 	vmov	r0, s15
 800f3c4:	f7f1 f864 	bl	8000490 <__aeabi_f2d>
 800f3c8:	ec41 0b10 	vmov	d0, r0, r1
 800f3cc:	f004 fb14 	bl	80139f8 <ceil>
 800f3d0:	ec51 0b10 	vmov	r0, r1, d0
 800f3d4:	f7f1 fb64 	bl	8000aa0 <__aeabi_d2f>
 800f3d8:	ee0e 0a90 	vmov	s29, r0
 800f3dc:	f897 04b1 	ldrb.w	r0, [r7, #1201]	@ 0x4b1
 800f3e0:	edcd ea4f 	vstr	s29, [sp, #316]	@ 0x13c
 800f3e4:	1e43      	subs	r3, r0, #1
 800f3e6:	b25a      	sxtb	r2, r3
 800f3e8:	2a00      	cmp	r2, #0
 800f3ea:	b2db      	uxtb	r3, r3
 800f3ec:	dd17      	ble.n	800f41e <iNemoEngine_API_Update+0x94e>
 800f3ee:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800f3f2:	1e82      	subs	r2, r0, #2
 800f3f4:	009b      	lsls	r3, r3, #2
 800f3f6:	b2d2      	uxtb	r2, r2
 800f3f8:	f507 6194 	add.w	r1, r7, #1184	@ 0x4a0
 800f3fc:	4419      	add	r1, r3
 800f3fe:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800f402:	f203 43ac 	addw	r3, r3, #1196	@ 0x4ac
 800f406:	eba1 0182 	sub.w	r1, r1, r2, lsl #2
 800f40a:	443b      	add	r3, r7
 800f40c:	681a      	ldr	r2, [r3, #0]
 800f40e:	60da      	str	r2, [r3, #12]
 800f410:	685a      	ldr	r2, [r3, #4]
 800f412:	611a      	str	r2, [r3, #16]
 800f414:	689a      	ldr	r2, [r3, #8]
 800f416:	615a      	str	r2, [r3, #20]
 800f418:	3b0c      	subs	r3, #12
 800f41a:	428b      	cmp	r3, r1
 800f41c:	d1f6      	bne.n	800f40c <iNemoEngine_API_Update+0x93c>
 800f41e:	ed9d 7a03 	vldr	s14, [sp, #12]
 800f422:	ed85 9a00 	vstr	s18, [r5]
 800f426:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800f42a:	ee87 9a87 	vdiv.f32	s18, s15, s14
 800f42e:	f207 43bc 	addw	r3, r7, #1212	@ 0x4bc
 800f432:	ed83 8a00 	vstr	s16, [r3]
 800f436:	f507 6398 	add.w	r3, r7, #1216	@ 0x4c0
 800f43a:	edc3 ea00 	vstr	s29, [r3]
 800f43e:	f897 34b0 	ldrb.w	r3, [r7, #1200]	@ 0x4b0
 800f442:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800f30c <iNemoEngine_API_Update+0x83c>
 800f446:	ee2c 8a09 	vmul.f32	s16, s24, s18
 800f44a:	3301      	adds	r3, #1
 800f44c:	b2db      	uxtb	r3, r3
 800f44e:	eeb0 7ac8 	vabs.f32	s14, s16
 800f452:	4283      	cmp	r3, r0
 800f454:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f458:	bf28      	it	cs
 800f45a:	4603      	movcs	r3, r0
 800f45c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f460:	ee6d ea09 	vmul.f32	s29, s26, s18
 800f464:	f887 34b0 	strb.w	r3, [r7, #1200]	@ 0x4b0
 800f468:	ee2b 9a89 	vmul.f32	s18, s23, s18
 800f46c:	d51f      	bpl.n	800f4ae <iNemoEngine_API_Update+0x9de>
 800f46e:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f472:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800f476:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f47a:	f281 8775 	bge.w	8011368 <iNemoEngine_API_Update+0x2898>
 800f47e:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800f482:	eeb4 8ac7 	vcmpe.f32	s16, s14
 800f486:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f48a:	f302 87af 	bgt.w	80123ec <iNemoEngine_API_Update+0x391c>
 800f48e:	ee78 7a67 	vsub.f32	s15, s16, s15
 800f492:	ee17 0a90 	vmov	r0, s15
 800f496:	f7f0 fffb 	bl	8000490 <__aeabi_f2d>
 800f49a:	ec41 0b10 	vmov	d0, r0, r1
 800f49e:	f004 faab 	bl	80139f8 <ceil>
 800f4a2:	ec51 0b10 	vmov	r0, r1, d0
 800f4a6:	f7f1 fafb 	bl	8000aa0 <__aeabi_d2f>
 800f4aa:	ee08 0a10 	vmov	s16, r0
 800f4ae:	ed5f 7a69 	vldr	s15, [pc, #-420]	@ 800f30c <iNemoEngine_API_Update+0x83c>
 800f4b2:	ed8d 8a4d 	vstr	s16, [sp, #308]	@ 0x134
 800f4b6:	eeb0 7aee 	vabs.f32	s14, s29
 800f4ba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f4be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f4c2:	d51f      	bpl.n	800f504 <iNemoEngine_API_Update+0xa34>
 800f4c4:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f4c8:	eef4 eae7 	vcmpe.f32	s29, s15
 800f4cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f4d0:	f282 80ae 	bge.w	8011630 <iNemoEngine_API_Update+0x2b60>
 800f4d4:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800f4d8:	eef4 eac7 	vcmpe.f32	s29, s14
 800f4dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f4e0:	f302 8780 	bgt.w	80123e4 <iNemoEngine_API_Update+0x3914>
 800f4e4:	ee7e 7ae7 	vsub.f32	s15, s29, s15
 800f4e8:	ee17 0a90 	vmov	r0, s15
 800f4ec:	f7f0 ffd0 	bl	8000490 <__aeabi_f2d>
 800f4f0:	ec41 0b10 	vmov	d0, r0, r1
 800f4f4:	f004 fa80 	bl	80139f8 <ceil>
 800f4f8:	ec51 0b10 	vmov	r0, r1, d0
 800f4fc:	f7f1 fad0 	bl	8000aa0 <__aeabi_d2f>
 800f500:	ee0e 0a90 	vmov	s29, r0
 800f504:	ed5f 7a7f 	vldr	s15, [pc, #-508]	@ 800f30c <iNemoEngine_API_Update+0x83c>
 800f508:	edcd ea4e 	vstr	s29, [sp, #312]	@ 0x138
 800f50c:	eeb0 7ac9 	vabs.f32	s14, s18
 800f510:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f514:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f518:	d51f      	bpl.n	800f55a <iNemoEngine_API_Update+0xa8a>
 800f51a:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f51e:	eeb4 9ae7 	vcmpe.f32	s18, s15
 800f522:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f526:	f282 8071 	bge.w	801160c <iNemoEngine_API_Update+0x2b3c>
 800f52a:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800f52e:	eeb4 9ac7 	vcmpe.f32	s18, s14
 800f532:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f536:	f302 8751 	bgt.w	80123dc <iNemoEngine_API_Update+0x390c>
 800f53a:	ee79 7a67 	vsub.f32	s15, s18, s15
 800f53e:	ee17 0a90 	vmov	r0, s15
 800f542:	f7f0 ffa5 	bl	8000490 <__aeabi_f2d>
 800f546:	ec41 0b10 	vmov	d0, r0, r1
 800f54a:	f004 fa55 	bl	80139f8 <ceil>
 800f54e:	ec51 0b10 	vmov	r0, r1, d0
 800f552:	f7f1 faa5 	bl	8000aa0 <__aeabi_d2f>
 800f556:	ee09 0a10 	vmov	s18, r0
 800f55a:	f897 0621 	ldrb.w	r0, [r7, #1569]	@ 0x621
 800f55e:	ed8d 9a4f 	vstr	s18, [sp, #316]	@ 0x13c
 800f562:	1e43      	subs	r3, r0, #1
 800f564:	b25a      	sxtb	r2, r3
 800f566:	2a00      	cmp	r2, #0
 800f568:	b2db      	uxtb	r3, r3
 800f56a:	dd17      	ble.n	800f59c <iNemoEngine_API_Update+0xacc>
 800f56c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800f570:	1e82      	subs	r2, r0, #2
 800f572:	009b      	lsls	r3, r3, #2
 800f574:	b2d2      	uxtb	r2, r2
 800f576:	f507 61c2 	add.w	r1, r7, #1552	@ 0x610
 800f57a:	4419      	add	r1, r3
 800f57c:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800f580:	f203 631c 	addw	r3, r3, #1564	@ 0x61c
 800f584:	eba1 0182 	sub.w	r1, r1, r2, lsl #2
 800f588:	443b      	add	r3, r7
 800f58a:	681a      	ldr	r2, [r3, #0]
 800f58c:	60da      	str	r2, [r3, #12]
 800f58e:	685a      	ldr	r2, [r3, #4]
 800f590:	611a      	str	r2, [r3, #16]
 800f592:	689a      	ldr	r2, [r3, #8]
 800f594:	615a      	str	r2, [r3, #20]
 800f596:	3b0c      	subs	r3, #12
 800f598:	428b      	cmp	r3, r1
 800f59a:	d1f6      	bne.n	800f58a <iNemoEngine_API_Update+0xaba>
 800f59c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800f5a0:	ed86 8a00 	vstr	s16, [r6]
 800f5a4:	ee87 8aad 	vdiv.f32	s16, s15, s27
 800f5a8:	f207 632c 	addw	r3, r7, #1580	@ 0x62c
 800f5ac:	edc3 ea00 	vstr	s29, [r3]
 800f5b0:	f507 63c6 	add.w	r3, r7, #1584	@ 0x630
 800f5b4:	ed83 9a00 	vstr	s18, [r3]
 800f5b8:	f897 3620 	ldrb.w	r3, [r7, #1568]	@ 0x620
 800f5bc:	ed9d 7a10 	vldr	s14, [sp, #64]	@ 0x40
 800f5c0:	ed5f 7aae 	vldr	s15, [pc, #-696]	@ 800f30c <iNemoEngine_API_Update+0x83c>
 800f5c4:	ee28 9a2f 	vmul.f32	s18, s16, s31
 800f5c8:	3301      	adds	r3, #1
 800f5ca:	b2db      	uxtb	r3, r3
 800f5cc:	ee68 ea0f 	vmul.f32	s29, s16, s30
 800f5d0:	ee27 8a08 	vmul.f32	s16, s14, s16
 800f5d4:	eeb0 7ac9 	vabs.f32	s14, s18
 800f5d8:	4283      	cmp	r3, r0
 800f5da:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f5de:	bf28      	it	cs
 800f5e0:	4603      	movcs	r3, r0
 800f5e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f5e6:	f887 3620 	strb.w	r3, [r7, #1568]	@ 0x620
 800f5ea:	d51f      	bpl.n	800f62c <iNemoEngine_API_Update+0xb5c>
 800f5ec:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f5f0:	eeb4 9ae7 	vcmpe.f32	s18, s15
 800f5f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f5f8:	f282 802c 	bge.w	8011654 <iNemoEngine_API_Update+0x2b84>
 800f5fc:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800f600:	eeb4 9ac7 	vcmpe.f32	s18, s14
 800f604:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f608:	f302 86ca 	bgt.w	80123a0 <iNemoEngine_API_Update+0x38d0>
 800f60c:	ee79 7a67 	vsub.f32	s15, s18, s15
 800f610:	ee17 0a90 	vmov	r0, s15
 800f614:	f7f0 ff3c 	bl	8000490 <__aeabi_f2d>
 800f618:	ec41 0b10 	vmov	d0, r0, r1
 800f61c:	f004 f9ec 	bl	80139f8 <ceil>
 800f620:	ec51 0b10 	vmov	r0, r1, d0
 800f624:	f7f1 fa3c 	bl	8000aa0 <__aeabi_d2f>
 800f628:	ee09 0a10 	vmov	s18, r0
 800f62c:	ed5f 7ac9 	vldr	s15, [pc, #-804]	@ 800f30c <iNemoEngine_API_Update+0x83c>
 800f630:	ed8d 9a4d 	vstr	s18, [sp, #308]	@ 0x134
 800f634:	eeb0 7aee 	vabs.f32	s14, s29
 800f638:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f63c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f640:	d51f      	bpl.n	800f682 <iNemoEngine_API_Update+0xbb2>
 800f642:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f646:	eef4 eae7 	vcmpe.f32	s29, s15
 800f64a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f64e:	f281 87cb 	bge.w	80115e8 <iNemoEngine_API_Update+0x2b18>
 800f652:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800f656:	eef4 eac7 	vcmpe.f32	s29, s14
 800f65a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f65e:	f302 86b9 	bgt.w	80123d4 <iNemoEngine_API_Update+0x3904>
 800f662:	ee7e 7ae7 	vsub.f32	s15, s29, s15
 800f666:	ee17 0a90 	vmov	r0, s15
 800f66a:	f7f0 ff11 	bl	8000490 <__aeabi_f2d>
 800f66e:	ec41 0b10 	vmov	d0, r0, r1
 800f672:	f004 f9c1 	bl	80139f8 <ceil>
 800f676:	ec51 0b10 	vmov	r0, r1, d0
 800f67a:	f7f1 fa11 	bl	8000aa0 <__aeabi_d2f>
 800f67e:	ee0e 0a90 	vmov	s29, r0
 800f682:	ed5f 7ade 	vldr	s15, [pc, #-888]	@ 800f30c <iNemoEngine_API_Update+0x83c>
 800f686:	edcd ea4e 	vstr	s29, [sp, #312]	@ 0x138
 800f68a:	eeb0 7ac8 	vabs.f32	s14, s16
 800f68e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f692:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f696:	d51f      	bpl.n	800f6d8 <iNemoEngine_API_Update+0xc08>
 800f698:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f69c:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800f6a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f6a4:	f281 878e 	bge.w	80115c4 <iNemoEngine_API_Update+0x2af4>
 800f6a8:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800f6ac:	eeb4 8ac7 	vcmpe.f32	s16, s14
 800f6b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f6b4:	f302 8678 	bgt.w	80123a8 <iNemoEngine_API_Update+0x38d8>
 800f6b8:	ee78 7a67 	vsub.f32	s15, s16, s15
 800f6bc:	ee17 0a90 	vmov	r0, s15
 800f6c0:	f7f0 fee6 	bl	8000490 <__aeabi_f2d>
 800f6c4:	ec41 0b10 	vmov	d0, r0, r1
 800f6c8:	f004 f996 	bl	80139f8 <ceil>
 800f6cc:	ec51 0b10 	vmov	r0, r1, d0
 800f6d0:	f7f1 f9e6 	bl	8000aa0 <__aeabi_d2f>
 800f6d4:	ee08 0a10 	vmov	s16, r0
 800f6d8:	f897 0791 	ldrb.w	r0, [r7, #1937]	@ 0x791
 800f6dc:	ed8d 8a4f 	vstr	s16, [sp, #316]	@ 0x13c
 800f6e0:	1e43      	subs	r3, r0, #1
 800f6e2:	b25a      	sxtb	r2, r3
 800f6e4:	2a00      	cmp	r2, #0
 800f6e6:	b2db      	uxtb	r3, r3
 800f6e8:	dd17      	ble.n	800f71a <iNemoEngine_API_Update+0xc4a>
 800f6ea:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800f6ee:	1e82      	subs	r2, r0, #2
 800f6f0:	009b      	lsls	r3, r3, #2
 800f6f2:	b2d2      	uxtb	r2, r2
 800f6f4:	f507 61f0 	add.w	r1, r7, #1920	@ 0x780
 800f6f8:	4419      	add	r1, r3
 800f6fa:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800f6fe:	f203 738c 	addw	r3, r3, #1932	@ 0x78c
 800f702:	eba1 0182 	sub.w	r1, r1, r2, lsl #2
 800f706:	443b      	add	r3, r7
 800f708:	681a      	ldr	r2, [r3, #0]
 800f70a:	60da      	str	r2, [r3, #12]
 800f70c:	685a      	ldr	r2, [r3, #4]
 800f70e:	611a      	str	r2, [r3, #16]
 800f710:	689a      	ldr	r2, [r3, #8]
 800f712:	615a      	str	r2, [r3, #20]
 800f714:	3b0c      	subs	r3, #12
 800f716:	428b      	cmp	r3, r1
 800f718:	d1f6      	bne.n	800f708 <iNemoEngine_API_Update+0xc38>
 800f71a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f71c:	ed83 9a00 	vstr	s18, [r3]
 800f720:	f207 739c 	addw	r3, r7, #1948	@ 0x79c
 800f724:	edc3 ea00 	vstr	s29, [r3]
 800f728:	9336      	str	r3, [sp, #216]	@ 0xd8
 800f72a:	f507 63f4 	add.w	r3, r7, #1952	@ 0x7a0
 800f72e:	ed83 8a00 	vstr	s16, [r3]
 800f732:	9337      	str	r3, [sp, #220]	@ 0xdc
 800f734:	f897 3790 	ldrb.w	r3, [r7, #1936]	@ 0x790
 800f738:	3301      	adds	r3, #1
 800f73a:	b2db      	uxtb	r3, r3
 800f73c:	4283      	cmp	r3, r0
 800f73e:	bf28      	it	cs
 800f740:	4603      	movcs	r3, r0
 800f742:	f887 3790 	strb.w	r3, [r7, #1936]	@ 0x790
 800f746:	aa72      	add	r2, sp, #456	@ 0x1c8
 800f748:	a947      	add	r1, sp, #284	@ 0x11c
 800f74a:	a84a      	add	r0, sp, #296	@ 0x128
 800f74c:	f7fd fddc 	bl	800d308 <getRotationMatrix>
 800f750:	f50d 7a38 	add.w	sl, sp, #736	@ 0x2e0
 800f754:	f507 7347 	add.w	r3, r7, #796	@ 0x31c
 800f758:	9331      	str	r3, [sp, #196]	@ 0xc4
 800f75a:	461e      	mov	r6, r3
 800f75c:	46d4      	mov	ip, sl
 800f75e:	f507 754f 	add.w	r5, r7, #828	@ 0x33c
 800f762:	6830      	ldr	r0, [r6, #0]
 800f764:	6871      	ldr	r1, [r6, #4]
 800f766:	68b2      	ldr	r2, [r6, #8]
 800f768:	68f3      	ldr	r3, [r6, #12]
 800f76a:	4664      	mov	r4, ip
 800f76c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f76e:	3610      	adds	r6, #16
 800f770:	42ae      	cmp	r6, r5
 800f772:	46a4      	mov	ip, r4
 800f774:	d1f5      	bne.n	800f762 <iNemoEngine_API_Update+0xc92>
 800f776:	6830      	ldr	r0, [r6, #0]
 800f778:	6020      	str	r0, [r4, #0]
 800f77a:	ed97 7ac7 	vldr	s14, [r7, #796]	@ 0x31c
 800f77e:	edd7 7ac8 	vldr	s15, [r7, #800]	@ 0x320
 800f782:	eeb0 7ac7 	vabs.f32	s14, s14
 800f786:	eef0 7ae7 	vabs.f32	s15, s15
 800f78a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f78e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f792:	f140 850a 	bpl.w	80101aa <iNemoEngine_API_Update+0x16da>
 800f796:	2004      	movs	r0, #4
 800f798:	2400      	movs	r4, #0
 800f79a:	2107      	movs	r1, #7
 800f79c:	f04f 0c06 	mov.w	ip, #6
 800f7a0:	2203      	movs	r2, #3
 800f7a2:	4603      	mov	r3, r0
 800f7a4:	9403      	str	r4, [sp, #12]
 800f7a6:	f04f 0e01 	mov.w	lr, #1
 800f7aa:	ed97 7ac9 	vldr	s14, [r7, #804]	@ 0x324
 800f7ae:	eeb0 7ac7 	vabs.f32	s14, s14
 800f7b2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f7b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f7ba:	f300 84e4 	bgt.w	8010186 <iNemoEngine_API_Update+0x16b6>
 800f7be:	2505      	movs	r5, #5
 800f7c0:	9504      	str	r5, [sp, #16]
 800f7c2:	f04f 0b08 	mov.w	fp, #8
 800f7c6:	2502      	movs	r5, #2
 800f7c8:	9e31      	ldr	r6, [sp, #196]	@ 0xc4
 800f7ca:	4434      	add	r4, r6
 800f7cc:	4433      	add	r3, r6
 800f7ce:	edd4 6a00 	vldr	s13, [r4]
 800f7d2:	ed93 7a00 	vldr	s14, [r3]
 800f7d6:	9b03      	ldr	r3, [sp, #12]
 800f7d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f7dc:	eb0a 0683 	add.w	r6, sl, r3, lsl #2
 800f7e0:	eb0a 0485 	add.w	r4, sl, r5, lsl #2
 800f7e4:	00ab      	lsls	r3, r5, #2
 800f7e6:	eb0a 058e 	add.w	r5, sl, lr, lsl #2
 800f7ea:	ea4f 0980 	mov.w	r9, r0, lsl #2
 800f7ee:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 800f7f2:	edc6 7a00 	vstr	s15, [r6]
 800f7f6:	ed95 7a00 	vldr	s14, [r5]
 800f7fa:	edd4 6a00 	vldr	s13, [r4]
 800f7fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f802:	eb0a 0582 	add.w	r5, sl, r2, lsl #2
 800f806:	edc4 7a00 	vstr	s15, [r4]
 800f80a:	eb0a 0480 	add.w	r4, sl, r0, lsl #2
 800f80e:	edd6 6a00 	vldr	s13, [r6]
 800f812:	ed94 6a00 	vldr	s12, [r4]
 800f816:	ed95 7a00 	vldr	s14, [r5]
 800f81a:	eea6 7ac6 	vfms.f32	s14, s13, s12
 800f81e:	ea4f 068c 	mov.w	r6, ip, lsl #2
 800f822:	ed85 7a00 	vstr	s14, [r5]
 800f826:	ed94 7a00 	vldr	s14, [r4]
 800f82a:	9c04      	ldr	r4, [sp, #16]
 800f82c:	eb0a 0084 	add.w	r0, sl, r4, lsl #2
 800f830:	ed90 6a00 	vldr	s12, [r0]
 800f834:	eea7 6ac7 	vfms.f32	s12, s15, s14
 800f838:	00a4      	lsls	r4, r4, #2
 800f83a:	ed80 6a00 	vstr	s12, [r0]
 800f83e:	eb0a 0081 	add.w	r0, sl, r1, lsl #2
 800f842:	0089      	lsls	r1, r1, #2
 800f844:	9104      	str	r1, [sp, #16]
 800f846:	eb0a 018c 	add.w	r1, sl, ip, lsl #2
 800f84a:	edd0 5a00 	vldr	s11, [r0]
 800f84e:	ed91 7a00 	vldr	s14, [r1]
 800f852:	eea6 7ae5 	vfms.f32	s14, s13, s11
 800f856:	eef0 5ac6 	vabs.f32	s11, s12
 800f85a:	ed81 7a00 	vstr	s14, [r1]
 800f85e:	edd0 6a00 	vldr	s13, [r0]
 800f862:	eb0a 008b 	add.w	r0, sl, fp, lsl #2
 800f866:	ed90 7a00 	vldr	s14, [r0]
 800f86a:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800f86e:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 800f872:	ed80 7a00 	vstr	s14, [r0]
 800f876:	edd5 6a00 	vldr	s13, [r5]
 800f87a:	9803      	ldr	r0, [sp, #12]
 800f87c:	eef0 7ae6 	vabs.f32	s15, s13
 800f880:	eef4 5ae7 	vcmpe.f32	s11, s15
 800f884:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f888:	ea4f 0080 	mov.w	r0, r0, lsl #2
 800f88c:	ea4f 0582 	mov.w	r5, r2, lsl #2
 800f890:	f300 8465 	bgt.w	801015e <iNemoEngine_API_Update+0x168e>
 800f894:	edd1 5a00 	vldr	s11, [r1]
 800f898:	eef0 7a47 	vmov.f32	s15, s14
 800f89c:	ee86 4a26 	vdiv.f32	s8, s12, s13
 800f8a0:	eb0a 020b 	add.w	r2, sl, fp
 800f8a4:	4454      	add	r4, sl
 800f8a6:	4455      	add	r5, sl
 800f8a8:	a978      	add	r1, sp, #480	@ 0x1e0
 800f8aa:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 800f8ae:	eee4 7a65 	vfms.f32	s15, s8, s11
 800f8b2:	ed84 4a00 	vstr	s8, [r4]
 800f8b6:	edc2 7a00 	vstr	s15, [r2]
 800f8ba:	4632      	mov	r2, r6
 800f8bc:	4452      	add	r2, sl
 800f8be:	edd2 1a00 	vldr	s3, [r2]
 800f8c2:	9a04      	ldr	r2, [sp, #16]
 800f8c4:	ed95 7a00 	vldr	s14, [r5]
 800f8c8:	4452      	add	r2, sl
 800f8ca:	ed92 2a00 	vldr	s4, [r2]
 800f8ce:	eb0a 0209 	add.w	r2, sl, r9
 800f8d2:	ed92 3a00 	vldr	s6, [r2]
 800f8d6:	eb0a 0200 	add.w	r2, sl, r0
 800f8da:	ed92 0a00 	vldr	s0, [r2]
 800f8de:	eb0a 0203 	add.w	r2, sl, r3
 800f8e2:	edd2 0a00 	vldr	s1, [r2]
 800f8e6:	aa72      	add	r2, sp, #456	@ 0x1c8
 800f8e8:	ee83 1aa7 	vdiv.f32	s2, s7, s15
 800f8ec:	4472      	add	r2, lr
 800f8ee:	eec3 2a87 	vdiv.f32	s5, s7, s14
 800f8f2:	ed92 7a00 	vldr	s14, [r2]
 800f8f6:	aa72      	add	r2, sp, #456	@ 0x1c8
 800f8f8:	4402      	add	r2, r0
 800f8fa:	edd2 7a00 	vldr	s15, [r2]
 800f8fe:	aa72      	add	r2, sp, #456	@ 0x1c8
 800f900:	441a      	add	r2, r3
 800f902:	edd2 5a00 	vldr	s11, [r2]
 800f906:	eee0 7a47 	vfms.f32	s15, s0, s14
 800f90a:	aa75      	add	r2, sp, #468	@ 0x1d4
 800f90c:	4472      	add	r2, lr
 800f90e:	eee0 5ac7 	vfms.f32	s11, s1, s14
 800f912:	edd2 4a00 	vldr	s9, [r2]
 800f916:	eee4 5a67 	vfms.f32	s11, s8, s15
 800f91a:	aa75      	add	r2, sp, #468	@ 0x1d4
 800f91c:	4402      	add	r2, r0
 800f91e:	ed92 6a00 	vldr	s12, [r2]
 800f922:	ee61 5a25 	vmul.f32	s11, s2, s11
 800f926:	aa75      	add	r2, sp, #468	@ 0x1d4
 800f928:	eea2 7a65 	vfms.f32	s14, s4, s11
 800f92c:	441a      	add	r2, r3
 800f92e:	440b      	add	r3, r1
 800f930:	eee1 7ae5 	vfms.f32	s15, s3, s11
 800f934:	4408      	add	r0, r1
 800f936:	eef0 6a47 	vmov.f32	s13, s14
 800f93a:	ee22 7aa7 	vmul.f32	s14, s5, s15
 800f93e:	eea0 6a64 	vfms.f32	s12, s0, s9
 800f942:	eee3 6a47 	vfms.f32	s13, s6, s14
 800f946:	edd3 7a00 	vldr	s15, [r3]
 800f94a:	ed90 5a00 	vldr	s10, [r0]
 800f94e:	eeb0 8a66 	vmov.f32	s16, s13
 800f952:	edd2 6a00 	vldr	s13, [r2]
 800f956:	eee0 6ae4 	vfms.f32	s13, s1, s9
 800f95a:	460b      	mov	r3, r1
 800f95c:	4473      	add	r3, lr
 800f95e:	44d6      	add	lr, sl
 800f960:	eee4 6a46 	vfms.f32	s13, s8, s12
 800f964:	ee61 6a26 	vmul.f32	s13, s2, s13
 800f968:	eea1 6ae6 	vfms.f32	s12, s3, s13
 800f96c:	eee2 4a66 	vfms.f32	s9, s4, s13
 800f970:	ee22 6a86 	vmul.f32	s12, s5, s12
 800f974:	eee3 4a46 	vfms.f32	s9, s6, s12
 800f978:	eeb0 9a64 	vmov.f32	s18, s9
 800f97c:	edd3 4a00 	vldr	s9, [r3]
 800f980:	eea4 5ac0 	vfms.f32	s10, s9, s0
 800f984:	eee4 7ae0 	vfms.f32	s15, s9, s1
 800f988:	eee4 7a45 	vfms.f32	s15, s8, s10
 800f98c:	ee67 7a81 	vmul.f32	s15, s15, s2
 800f990:	eea7 5ae1 	vfms.f32	s10, s15, s3
 800f994:	eee7 4ac2 	vfms.f32	s9, s15, s4
 800f998:	ee22 4a85 	vmul.f32	s8, s5, s10
 800f99c:	eeb0 5a64 	vmov.f32	s10, s9
 800f9a0:	eea4 5a43 	vfms.f32	s10, s8, s6
 800f9a4:	ed9e 3a00 	vldr	s6, [lr]
 800f9a8:	eec3 4a83 	vdiv.f32	s9, s7, s6
 800f9ac:	eebf 2a00 	vmov.f32	s4, #240	@ 0xbf800000 -1.0
 800f9b0:	ee64 2a88 	vmul.f32	s5, s9, s16
 800f9b4:	ee24 3a89 	vmul.f32	s6, s9, s18
 800f9b8:	ee64 4a85 	vmul.f32	s9, s9, s10
 800f9bc:	ee37 5a86 	vadd.f32	s10, s15, s12
 800f9c0:	ee76 6ac4 	vsub.f32	s13, s13, s8
 800f9c4:	ee32 5ac5 	vsub.f32	s10, s5, s10
 800f9c8:	eeb4 5ac2 	vcmpe.f32	s10, s4
 800f9cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f9d0:	bfc8      	it	gt
 800f9d2:	ee75 3a23 	vaddgt.f32	s7, s10, s7
 800f9d6:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 800f9da:	bfcc      	ite	gt
 800f9dc:	eeb1 5ae3 	vsqrtgt.f32	s10, s7
 800f9e0:	ed9f 5ada 	vldrle	s10, [pc, #872]	@ 800fd4c <iNemoEngine_API_Update+0x127c>
 800f9e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f9e8:	f101 83df 	bmi.w	80111aa <iNemoEngine_API_Update+0x26da>
 800f9ec:	bfd8      	it	le
 800f9ee:	ee25 5a26 	vmulle.f32	s10, s10, s13
 800f9f2:	ee76 6a67 	vsub.f32	s13, s12, s15
 800f9f6:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 800f9fa:	ee76 6ae2 	vsub.f32	s13, s13, s5
 800f9fe:	ee25 5a04 	vmul.f32	s10, s10, s8
 800fa02:	eebf 4a00 	vmov.f32	s8, #240	@ 0xbf800000 -1.0
 800fa06:	eef4 6ac4 	vcmpe.f32	s13, s8
 800fa0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fa0e:	bf88      	it	hi
 800fa10:	eeb7 4a00 	vmovhi.f32	s8, #112	@ 0x3f800000  1.0
 800fa14:	ee74 4ae5 	vsub.f32	s9, s9, s11
 800fa18:	bf88      	it	hi
 800fa1a:	ee36 4a84 	vaddhi.f32	s8, s13, s8
 800fa1e:	eef5 4ac0 	vcmpe.f32	s9, #0.0
 800fa22:	bf8c      	ite	hi
 800fa24:	eef1 6ac4 	vsqrthi.f32	s13, s8
 800fa28:	eddf 6ac8 	vldrls	s13, [pc, #800]	@ 800fd4c <iNemoEngine_API_Update+0x127c>
 800fa2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fa30:	f101 83b7 	bmi.w	80111a2 <iNemoEngine_API_Update+0x26d2>
 800fa34:	bfd8      	it	le
 800fa36:	ee66 6aa4 	vmulle.f32	s13, s13, s9
 800fa3a:	ee72 2a86 	vadd.f32	s5, s5, s12
 800fa3e:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800fa42:	ee77 7ae2 	vsub.f32	s15, s15, s5
 800fa46:	ee26 6a86 	vmul.f32	s12, s13, s12
 800fa4a:	eeff 6a00 	vmov.f32	s13, #240	@ 0xbf800000 -1.0
 800fa4e:	eef4 7ae6 	vcmpe.f32	s15, s13
 800fa52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fa56:	bf88      	it	hi
 800fa58:	eef7 6a00 	vmovhi.f32	s13, #112	@ 0x3f800000  1.0
 800fa5c:	ee37 7a43 	vsub.f32	s14, s14, s6
 800fa60:	bf88      	it	hi
 800fa62:	ee77 6aa6 	vaddhi.f32	s13, s15, s13
 800fa66:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 800fa6a:	bf8c      	ite	hi
 800fa6c:	eef1 7ae6 	vsqrthi.f32	s15, s13
 800fa70:	eddf 7ab6 	vldrls	s15, [pc, #728]	@ 800fd4c <iNemoEngine_API_Update+0x127c>
 800fa74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fa78:	f100 83d1 	bmi.w	801021e <iNemoEngine_API_Update+0x174e>
 800fa7c:	bfd8      	it	le
 800fa7e:	ee67 7a87 	vmulle.f32	s15, s15, s14
 800fa82:	f897 2341 	ldrb.w	r2, [r7, #833]	@ 0x341
 800fa86:	1e53      	subs	r3, r2, #1
 800fa88:	b259      	sxtb	r1, r3
 800fa8a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800fa8e:	2900      	cmp	r1, #0
 800fa90:	ee67 7a87 	vmul.f32	s15, s15, s14
 800fa94:	b2db      	uxtb	r3, r3
 800fa96:	dd1c      	ble.n	800fad2 <iNemoEngine_API_Update+0x1002>
 800fa98:	3a02      	subs	r2, #2
 800fa9a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800fa9e:	b2d2      	uxtb	r2, r2
 800faa0:	f1a7 010c 	sub.w	r1, r7, #12
 800faa4:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 800faa8:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800faac:	eba1 0182 	sub.w	r1, r1, r2, lsl #2
 800fab0:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800fab4:	f8d3 233c 	ldr.w	r2, [r3, #828]	@ 0x33c
 800fab8:	f8c3 2348 	str.w	r2, [r3, #840]	@ 0x348
 800fabc:	f8d3 2340 	ldr.w	r2, [r3, #832]	@ 0x340
 800fac0:	f8c3 234c 	str.w	r2, [r3, #844]	@ 0x34c
 800fac4:	f8d3 2344 	ldr.w	r2, [r3, #836]	@ 0x344
 800fac8:	f8c3 2350 	str.w	r2, [r3, #848]	@ 0x350
 800facc:	3b0c      	subs	r3, #12
 800face:	428b      	cmp	r3, r1
 800fad0:	d1f0      	bne.n	800fab4 <iNemoEngine_API_Update+0xfe4>
 800fad2:	ed9d 7a07 	vldr	s14, [sp, #28]
 800fad6:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800fada:	ee86 7a87 	vdiv.f32	s14, s13, s14
 800fade:	ab47      	add	r3, sp, #284	@ 0x11c
 800fae0:	f20d 12eb 	addw	r2, sp, #491	@ 0x1eb
 800fae4:	4699      	mov	r9, r3
 800fae6:	f1c2 0601 	rsb	r6, r2, #1
 800faea:	9333      	str	r3, [sp, #204]	@ 0xcc
 800faec:	2300      	movs	r3, #0
 800faee:	e9cd 7838 	strd	r7, r8, [sp, #224]	@ 0xe0
 800faf2:	ad7b      	add	r5, sp, #492	@ 0x1ec
 800faf4:	46c8      	mov	r8, r9
 800faf6:	f50d 7b04 	add.w	fp, sp, #528	@ 0x210
 800fafa:	46b9      	mov	r9, r7
 800fafc:	ee25 5a07 	vmul.f32	s10, s10, s14
 800fb00:	ee66 6a07 	vmul.f32	s13, s12, s14
 800fb04:	ee67 7a87 	vmul.f32	s15, s15, s14
 800fb08:	ed87 5ad2 	vstr	s10, [r7, #840]	@ 0x348
 800fb0c:	edc7 6ad3 	vstr	s13, [r7, #844]	@ 0x34c
 800fb10:	edc7 7ad4 	vstr	s15, [r7, #848]	@ 0x350
 800fb14:	4637      	mov	r7, r6
 800fb16:	461e      	mov	r6, r3
 800fb18:	3601      	adds	r6, #1
 800fb1a:	4651      	mov	r1, sl
 800fb1c:	f20d 13eb 	addw	r3, sp, #491	@ 0x1eb
 800fb20:	464a      	mov	r2, r9
 800fb22:	18f8      	adds	r0, r7, r3
 800fb24:	f803 0f01 	strb.w	r0, [r3, #1]!
 800fb28:	f8d2 0348 	ldr.w	r0, [r2, #840]	@ 0x348
 800fb2c:	f841 0b04 	str.w	r0, [r1], #4
 800fb30:	f20d 2009 	addw	r0, sp, #521	@ 0x209
 800fb34:	4298      	cmp	r0, r3
 800fb36:	f102 020c 	add.w	r2, r2, #12
 800fb3a:	d1f2      	bne.n	800fb22 <iNemoEngine_API_Update+0x1052>
 800fb3c:	ed9a 7a00 	vldr	s14, [sl]
 800fb40:	edda 7a01 	vldr	s15, [sl, #4]
 800fb44:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fb48:	ed9a 7a02 	vldr	s14, [sl, #8]
 800fb4c:	edda 7a03 	vldr	s15, [sl, #12]
 800fb50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb54:	bf88      	it	hi
 800fb56:	f44f 7381 	movhi.w	r3, #258	@ 0x102
 800fb5a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fb5e:	ed9a 7a04 	vldr	s14, [sl, #16]
 800fb62:	edda 7a05 	vldr	s15, [sl, #20]
 800fb66:	bf88      	it	hi
 800fb68:	802b      	strhhi	r3, [r5, #0]
 800fb6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb6e:	bf88      	it	hi
 800fb70:	f44f 7341 	movhi.w	r3, #772	@ 0x304
 800fb74:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fb78:	ed9a 7a06 	vldr	s14, [sl, #24]
 800fb7c:	edda 7a07 	vldr	s15, [sl, #28]
 800fb80:	bf88      	it	hi
 800fb82:	806b      	strhhi	r3, [r5, #2]
 800fb84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb88:	bf88      	it	hi
 800fb8a:	f240 5306 	movwhi	r3, #1286	@ 0x506
 800fb8e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fb92:	ed9a 7a08 	vldr	s14, [sl, #32]
 800fb96:	edda 7a09 	vldr	s15, [sl, #36]	@ 0x24
 800fb9a:	bf88      	it	hi
 800fb9c:	80ab      	strhhi	r3, [r5, #4]
 800fb9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fba2:	bf88      	it	hi
 800fba4:	f44f 63e1 	movhi.w	r3, #1800	@ 0x708
 800fba8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fbac:	ed9a 7a0a 	vldr	s14, [sl, #40]	@ 0x28
 800fbb0:	edda 7a0b 	vldr	s15, [sl, #44]	@ 0x2c
 800fbb4:	bf88      	it	hi
 800fbb6:	80eb      	strhhi	r3, [r5, #6]
 800fbb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fbbc:	bf88      	it	hi
 800fbbe:	f640 130a 	movwhi	r3, #2314	@ 0x90a
 800fbc2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fbc6:	ed9a 7a0c 	vldr	s14, [sl, #48]	@ 0x30
 800fbca:	edda 7a0d 	vldr	s15, [sl, #52]	@ 0x34
 800fbce:	bf88      	it	hi
 800fbd0:	812b      	strhhi	r3, [r5, #8]
 800fbd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fbd6:	bf88      	it	hi
 800fbd8:	f640 330c 	movwhi	r3, #2828	@ 0xb0c
 800fbdc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fbe0:	ed9a 7a0e 	vldr	s14, [sl, #56]	@ 0x38
 800fbe4:	edda 7a0f 	vldr	s15, [sl, #60]	@ 0x3c
 800fbe8:	bf88      	it	hi
 800fbea:	816b      	strhhi	r3, [r5, #10]
 800fbec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fbf0:	bf88      	it	hi
 800fbf2:	f640 530e 	movwhi	r3, #3342	@ 0xd0e
 800fbf6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fbfa:	ed9a 7a10 	vldr	s14, [sl, #64]	@ 0x40
 800fbfe:	edda 7a11 	vldr	s15, [sl, #68]	@ 0x44
 800fc02:	bf88      	it	hi
 800fc04:	81ab      	strhhi	r3, [r5, #12]
 800fc06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fc0a:	bf88      	it	hi
 800fc0c:	f44f 6371 	movhi.w	r3, #3856	@ 0xf10
 800fc10:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fc14:	ed9a 7a12 	vldr	s14, [sl, #72]	@ 0x48
 800fc18:	edda 7a13 	vldr	s15, [sl, #76]	@ 0x4c
 800fc1c:	bf88      	it	hi
 800fc1e:	81eb      	strhhi	r3, [r5, #14]
 800fc20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fc24:	bf88      	it	hi
 800fc26:	f241 1312 	movwhi	r3, #4370	@ 0x1112
 800fc2a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fc2e:	ed9a 7a14 	vldr	s14, [sl, #80]	@ 0x50
 800fc32:	edda 7a15 	vldr	s15, [sl, #84]	@ 0x54
 800fc36:	bf88      	it	hi
 800fc38:	822b      	strhhi	r3, [r5, #16]
 800fc3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fc3e:	bf88      	it	hi
 800fc40:	f241 3314 	movwhi	r3, #4884	@ 0x1314
 800fc44:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fc48:	bf88      	it	hi
 800fc4a:	826b      	strhhi	r3, [r5, #18]
 800fc4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fc50:	bf84      	itt	hi
 800fc52:	f241 5316 	movwhi	r3, #5398	@ 0x1516
 800fc56:	82ab      	strhhi	r3, [r5, #20]
 800fc58:	ed9a 7a16 	vldr	s14, [sl, #88]	@ 0x58
 800fc5c:	edda 7a17 	vldr	s15, [sl, #92]	@ 0x5c
 800fc60:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fc64:	ed9a 7a18 	vldr	s14, [sl, #96]	@ 0x60
 800fc68:	edda 7a19 	vldr	s15, [sl, #100]	@ 0x64
 800fc6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fc70:	bf88      	it	hi
 800fc72:	f241 7318 	movwhi	r3, #5912	@ 0x1718
 800fc76:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fc7a:	ed9a 7a1a 	vldr	s14, [sl, #104]	@ 0x68
 800fc7e:	edda 7a1b 	vldr	s15, [sl, #108]	@ 0x6c
 800fc82:	bf88      	it	hi
 800fc84:	82eb      	strhhi	r3, [r5, #22]
 800fc86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fc8a:	bf88      	it	hi
 800fc8c:	f641 131a 	movwhi	r3, #6426	@ 0x191a
 800fc90:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fc94:	ed9a 7a1c 	vldr	s14, [sl, #112]	@ 0x70
 800fc98:	edda 7a1d 	vldr	s15, [sl, #116]	@ 0x74
 800fc9c:	bf88      	it	hi
 800fc9e:	832b      	strhhi	r3, [r5, #24]
 800fca0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fca4:	bf88      	it	hi
 800fca6:	f641 331c 	movwhi	r3, #6940	@ 0x1b1c
 800fcaa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fcae:	bf88      	it	hi
 800fcb0:	836b      	strhhi	r3, [r5, #26]
 800fcb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fcb6:	bf88      	it	hi
 800fcb8:	f641 531e 	movwhi	r3, #7454	@ 0x1d1e
 800fcbc:	f04f 0101 	mov.w	r1, #1
 800fcc0:	bf88      	it	hi
 800fcc2:	83ab      	strhhi	r3, [r5, #28]
 800fcc4:	221e      	movs	r2, #30
 800fcc6:	4658      	mov	r0, fp
 800fcc8:	f003 fc60 	bl	801358c <memset>
 800fccc:	e9cd 971d 	strd	r9, r7, [sp, #116]	@ 0x74
 800fcd0:	2404      	movs	r4, #4
 800fcd2:	2102      	movs	r1, #2
 800fcd4:	9618      	str	r6, [sp, #96]	@ 0x60
 800fcd6:	f8cd 8068 	str.w	r8, [sp, #104]	@ 0x68
 800fcda:	460a      	mov	r2, r1
 800fcdc:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800fce0:	0049      	lsls	r1, r1, #1
 800fce2:	1c53      	adds	r3, r2, #1
 800fce4:	9303      	str	r3, [sp, #12]
 800fce6:	f04f 0801 	mov.w	r8, #1
 800fcea:	9105      	str	r1, [sp, #20]
 800fcec:	9b05      	ldr	r3, [sp, #20]
 800fcee:	9a03      	ldr	r2, [sp, #12]
 800fcf0:	46c1      	mov	r9, r8
 800fcf2:	4498      	add	r8, r3
 800fcf4:	f1b8 0f1f 	cmp.w	r8, #31
 800fcf8:	bfa8      	it	ge
 800fcfa:	f04f 081f 	movge.w	r8, #31
 800fcfe:	eba8 0309 	sub.w	r3, r8, r9
 800fd02:	2b00      	cmp	r3, #0
 800fd04:	f102 3cff 	add.w	ip, r2, #4294967295
 800fd08:	dd34      	ble.n	800fd74 <iNemoEngine_API_Update+0x12a4>
 800fd0a:	464f      	mov	r7, r9
 800fd0c:	f8cd 9010 	str.w	r9, [sp, #16]
 800fd10:	2400      	movs	r4, #0
 800fd12:	4699      	mov	r9, r3
 800fd14:	1e79      	subs	r1, r7, #1
 800fd16:	f915 200c 	ldrsb.w	r2, [r5, ip]
 800fd1a:	566b      	ldrsb	r3, [r5, r1]
 800fd1c:	eb0a 0082 	add.w	r0, sl, r2, lsl #2
 800fd20:	eb0a 0683 	add.w	r6, sl, r3, lsl #2
 800fd24:	ed16 7a01 	vldr	s14, [r6, #-4]
 800fd28:	ed50 7a01 	vldr	s15, [r0, #-4]
 800fd2c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fd30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd34:	f10c 0002 	add.w	r0, ip, #2
 800fd38:	f10c 0601 	add.w	r6, ip, #1
 800fd3c:	f240 81d0 	bls.w	80100e0 <iNemoEngine_API_Update+0x1610>
 800fd40:	4580      	cmp	r8, r0
 800fd42:	f80b 2004 	strb.w	r2, [fp, r4]
 800fd46:	f000 81ba 	beq.w	80100be <iNemoEngine_API_Update+0x15ee>
 800fd4a:	e005      	b.n	800fd58 <iNemoEngine_API_Update+0x1288>
 800fd4c:	00000000 	.word	0x00000000
 800fd50:	3f333333 	.word	0x3f333333
 800fd54:	3f4ccccd 	.word	0x3f4ccccd
 800fd58:	46b4      	mov	ip, r6
 800fd5a:	3401      	adds	r4, #1
 800fd5c:	45a1      	cmp	r9, r4
 800fd5e:	dcd9      	bgt.n	800fd14 <iNemoEngine_API_Update+0x1244>
 800fd60:	464b      	mov	r3, r9
 800fd62:	f8dd 9010 	ldr.w	r9, [sp, #16]
 800fd66:	f109 30ff 	add.w	r0, r9, #4294967295
 800fd6a:	461a      	mov	r2, r3
 800fd6c:	4428      	add	r0, r5
 800fd6e:	4659      	mov	r1, fp
 800fd70:	f003 fc3e 	bl	80135f0 <memcpy>
 800fd74:	9b07      	ldr	r3, [sp, #28]
 800fd76:	4443      	add	r3, r8
 800fd78:	2b1e      	cmp	r3, #30
 800fd7a:	9303      	str	r3, [sp, #12]
 800fd7c:	ddb6      	ble.n	800fcec <iNemoEngine_API_Update+0x121c>
 800fd7e:	9c08      	ldr	r4, [sp, #32]
 800fd80:	9905      	ldr	r1, [sp, #20]
 800fd82:	3c01      	subs	r4, #1
 800fd84:	d1a9      	bne.n	800fcda <iNemoEngine_API_Update+0x120a>
 800fd86:	f995 300e 	ldrsb.w	r3, [r5, #14]
 800fd8a:	9e18      	ldr	r6, [sp, #96]	@ 0x60
 800fd8c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800fd90:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
 800fd94:	ed53 7a01 	vldr	s15, [r3, #-4]
 800fd98:	f995 300f 	ldrsb.w	r3, [r5, #15]
 800fd9c:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
 800fda0:	ed13 7a01 	vldr	s14, [r3, #-4]
 800fda4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800fda8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fdac:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 800fdb0:	bf4c      	ite	mi
 800fdb2:	2201      	movmi	r2, #1
 800fdb4:	2200      	movpl	r2, #0
 800fdb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fdba:	bf4c      	ite	mi
 800fdbc:	2301      	movmi	r3, #1
 800fdbe:	2300      	movpl	r3, #0
 800fdc0:	429a      	cmp	r2, r3
 800fdc2:	e9dd 971d 	ldrd	r9, r7, [sp, #116]	@ 0x74
 800fdc6:	f000 81a9 	beq.w	801011c <iNemoEngine_API_Update+0x164c>
 800fdca:	ee77 7a87 	vadd.f32	s15, s15, s14
 800fdce:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800fdd2:	ee67 7a87 	vmul.f32	s15, s15, s14
 800fdd6:	2e03      	cmp	r6, #3
 800fdd8:	ece8 7a01 	vstmia	r8!, {s15}
 800fddc:	f109 0904 	add.w	r9, r9, #4
 800fde0:	f47f ae9a 	bne.w	800fb18 <iNemoEngine_API_Update+0x1048>
 800fde4:	eddd 7a48 	vldr	s15, [sp, #288]	@ 0x120
 800fde8:	eddd 6a47 	vldr	s13, [sp, #284]	@ 0x11c
 800fdec:	ed9d 5a0c 	vldr	s10, [sp, #48]	@ 0x30
 800fdf0:	ed9d 6a11 	vldr	s12, [sp, #68]	@ 0x44
 800fdf4:	eddd 3a16 	vldr	s7, [sp, #88]	@ 0x58
 800fdf8:	9605      	str	r6, [sp, #20]
 800fdfa:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800fdfe:	e9dd 7838 	ldrd	r7, r8, [sp, #224]	@ 0xe0
 800fe02:	eee6 7aa6 	vfma.f32	s15, s13, s13
 800fe06:	f897 3900 	ldrb.w	r3, [r7, #2304]	@ 0x900
 800fe0a:	eddd 6a14 	vldr	s13, [sp, #80]	@ 0x50
 800fe0e:	eeb0 7a67 	vmov.f32	s14, s15
 800fe12:	eddd 7a49 	vldr	s15, [sp, #292]	@ 0x124
 800fe16:	eea7 7aa7 	vfma.f32	s14, s15, s15
 800fe1a:	46a1      	mov	r9, r4
 800fe1c:	f507 6410 	add.w	r4, r7, #2304	@ 0x900
 800fe20:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 800fe24:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800fe28:	ee65 5a27 	vmul.f32	s11, s10, s15
 800fe2c:	eec6 4a86 	vdiv.f32	s9, s13, s12
 800fe30:	ed9d 6a12 	vldr	s12, [sp, #72]	@ 0x48
 800fe34:	edcd 4a5c 	vstr	s9, [sp, #368]	@ 0x170
 800fe38:	ee85 6a86 	vdiv.f32	s12, s11, s12
 800fe3c:	ee63 7aa7 	vmul.f32	s15, s7, s15
 800fe40:	eddd 5a13 	vldr	s11, [sp, #76]	@ 0x4c
 800fe44:	ed8d 6a5d 	vstr	s12, [sp, #372]	@ 0x174
 800fe48:	eef1 6ac7 	vsqrt.f32	s13, s14
 800fe4c:	ee87 4aa5 	vdiv.f32	s8, s15, s11
 800fe50:	ed5f 7a41 	vldr	s15, [pc, #-260]	@ 800fd50 <iNemoEngine_API_Update+0x1280>
 800fe54:	ed8d 4a5e 	vstr	s8, [sp, #376]	@ 0x178
 800fe58:	ee63 7aa7 	vmul.f32	s15, s7, s15
 800fe5c:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 800fe60:	eee5 7a25 	vfma.f32	s15, s10, s11
 800fe64:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800fe68:	eeb0 5a67 	vmov.f32	s10, s15
 800fe6c:	edcd 7a03 	vstr	s15, [sp, #12]
 800fe70:	ed5f 7a48 	vldr	s15, [pc, #-288]	@ 800fd54 <iNemoEngine_API_Update+0x1284>
 800fe74:	edcd 6a5f 	vstr	s13, [sp, #380]	@ 0x17c
 800fe78:	ee65 7a27 	vmul.f32	s15, s10, s15
 800fe7c:	2b00      	cmp	r3, #0
 800fe7e:	f040 8160 	bne.w	8010142 <iNemoEngine_API_Update+0x1672>
 800fe82:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800fe84:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800fe86:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800fe88:	62a3      	str	r3, [r4, #40]	@ 0x28
 800fe8a:	6a23      	ldr	r3, [r4, #32]
 800fe8c:	6263      	str	r3, [r4, #36]	@ 0x24
 800fe8e:	69e3      	ldr	r3, [r4, #28]
 800fe90:	6223      	str	r3, [r4, #32]
 800fe92:	edc4 7a07 	vstr	s15, [r4, #28]
 800fe96:	f607 130c 	addw	r3, r7, #2316	@ 0x90c
 800fe9a:	ed93 8a00 	vldr	s16, [r3]
 800fe9e:	ed97 0a02 	vldr	s0, [r7, #8]
 800fea2:	f607 1324 	addw	r3, r7, #2340	@ 0x924
 800fea6:	edd3 7a00 	vldr	s15, [r3]
 800feaa:	f607 1308 	addw	r3, r7, #2312	@ 0x908
 800feae:	edd3 5a00 	vldr	s11, [r3]
 800feb2:	f507 6312 	add.w	r3, r7, #2336	@ 0x920
 800feb6:	ee28 8a27 	vmul.f32	s16, s16, s15
 800feba:	edd3 7a00 	vldr	s15, [r3]
 800febe:	f607 1304 	addw	r3, r7, #2308	@ 0x904
 800fec2:	eea5 8aa7 	vfma.f32	s16, s11, s15
 800fec6:	edd3 5a00 	vldr	s11, [r3]
 800feca:	f607 131c 	addw	r3, r7, #2332	@ 0x91c
 800fece:	edd3 7a00 	vldr	s15, [r3]
 800fed2:	f507 6311 	add.w	r3, r7, #2320	@ 0x910
 800fed6:	eea5 8aa7 	vfma.f32	s16, s11, s15
 800feda:	edd3 5a00 	vldr	s11, [r3]
 800fede:	f607 1328 	addw	r3, r7, #2344	@ 0x928
 800fee2:	edd3 7a00 	vldr	s15, [r3]
 800fee6:	f607 1314 	addw	r3, r7, #2324	@ 0x914
 800feea:	eea5 8aa7 	vfma.f32	s16, s11, s15
 800feee:	edd3 5a00 	vldr	s11, [r3]
 800fef2:	f607 132c 	addw	r3, r7, #2348	@ 0x92c
 800fef6:	edd3 7a00 	vldr	s15, [r3]
 800fefa:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800fefe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ff02:	eea5 8aa7 	vfma.f32	s16, s11, s15
 800ff06:	f340 818d 	ble.w	8010224 <iNemoEngine_API_Update+0x1754>
 800ff0a:	edd7 3a30 	vldr	s7, [r7, #192]	@ 0xc0
 800ff0e:	eef4 3ac8 	vcmpe.f32	s7, s16
 800ff12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ff16:	f101 8293 	bmi.w	8011440 <iNemoEngine_API_Update+0x2970>
 800ff1a:	ed97 9a31 	vldr	s18, [r7, #196]	@ 0xc4
 800ff1e:	eddd 7a1f 	vldr	s15, [sp, #124]	@ 0x7c
 800ff22:	edd7 3a4a 	vldr	s7, [r7, #296]	@ 0x128
 800ff26:	ee67 7a89 	vmul.f32	s15, s15, s18
 800ff2a:	eef4 3ac8 	vcmpe.f32	s7, s16
 800ff2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ff32:	edcd 7a1f 	vstr	s15, [sp, #124]	@ 0x7c
 800ff36:	f142 81a1 	bpl.w	801227c <iNemoEngine_API_Update+0x37ac>
 800ff3a:	ed97 5a62 	vldr	s10, [r7, #392]	@ 0x188
 800ff3e:	eeb4 5ac8 	vcmpe.f32	s10, s16
 800ff42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ff46:	f342 819f 	ble.w	8012288 <iNemoEngine_API_Update+0x37b8>
 800ff4a:	edd7 5a4c 	vldr	s11, [r7, #304]	@ 0x130
 800ff4e:	edd7 7a4e 	vldr	s15, [r7, #312]	@ 0x138
 800ff52:	eef4 5ac8 	vcmpe.f32	s11, s16
 800ff56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ff5a:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800ff5e:	f342 8497 	ble.w	8012890 <iNemoEngine_API_Update+0x3dc0>
 800ff62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ff66:	f282 84a8 	bge.w	80128ba <iNemoEngine_API_Update+0x3dea>
 800ff6a:	ed97 3a4b 	vldr	s6, [r7, #300]	@ 0x12c
 800ff6e:	edd7 7a4d 	vldr	s15, [r7, #308]	@ 0x134
 800ff72:	ee75 5ae3 	vsub.f32	s11, s11, s7
 800ff76:	ee77 7ac3 	vsub.f32	s15, s15, s6
 800ff7a:	ee78 3a63 	vsub.f32	s7, s16, s7
 800ff7e:	ee67 7aa3 	vmul.f32	s15, s15, s7
 800ff82:	eec7 eaa5 	vdiv.f32	s29, s15, s11
 800ff86:	ee7e ea83 	vadd.f32	s29, s29, s6
 800ff8a:	edd7 7a50 	vldr	s15, [r7, #320]	@ 0x140
 800ff8e:	eef4 7ac8 	vcmpe.f32	s15, s16
 800ff92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ff96:	f202 84a8 	bhi.w	80128ea <iNemoEngine_API_Update+0x3e1a>
 800ff9a:	edd7 5a52 	vldr	s11, [r7, #328]	@ 0x148
 800ff9e:	eeb4 8ae5 	vcmpe.f32	s16, s11
 800ffa2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ffa6:	f142 87d7 	bpl.w	8012f58 <iNemoEngine_API_Update+0x4488>
 800ffaa:	ed97 3a51 	vldr	s6, [r7, #324]	@ 0x144
 800ffae:	edd7 3a53 	vldr	s7, [r7, #332]	@ 0x14c
 800ffb2:	ee75 5ae7 	vsub.f32	s11, s11, s15
 800ffb6:	ee73 3ac3 	vsub.f32	s7, s7, s6
 800ffba:	ee78 7a67 	vsub.f32	s15, s16, s15
 800ffbe:	ee63 3aa7 	vmul.f32	s7, s7, s15
 800ffc2:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 800ffc6:	ee7e ea83 	vadd.f32	s29, s29, s6
 800ffca:	edd7 7a54 	vldr	s15, [r7, #336]	@ 0x150
 800ffce:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800ffd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ffd6:	f2c2 84a8 	blt.w	801292a <iNemoEngine_API_Update+0x3e5a>
 800ffda:	edd7 5a56 	vldr	s11, [r7, #344]	@ 0x158
 800ffde:	eef4 5ac8 	vcmpe.f32	s11, s16
 800ffe2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ffe6:	f342 87be 	ble.w	8012f66 <iNemoEngine_API_Update+0x4496>
 800ffea:	ed97 3a55 	vldr	s6, [r7, #340]	@ 0x154
 800ffee:	edd7 3a57 	vldr	s7, [r7, #348]	@ 0x15c
 800fff2:	ee75 5ae7 	vsub.f32	s11, s11, s15
 800fff6:	ee73 3ac3 	vsub.f32	s7, s7, s6
 800fffa:	ee78 7a67 	vsub.f32	s15, s16, s15
 800fffe:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8010002:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 8010006:	ee7e ea83 	vadd.f32	s29, s29, s6
 801000a:	edd7 7a58 	vldr	s15, [r7, #352]	@ 0x160
 801000e:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8010012:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010016:	f2c2 84a8 	blt.w	801296a <iNemoEngine_API_Update+0x3e9a>
 801001a:	edd7 5a5a 	vldr	s11, [r7, #360]	@ 0x168
 801001e:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8010022:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010026:	f142 8709 	bpl.w	8012e3c <iNemoEngine_API_Update+0x436c>
 801002a:	ed97 3a59 	vldr	s6, [r7, #356]	@ 0x164
 801002e:	edd7 3a5b 	vldr	s7, [r7, #364]	@ 0x16c
 8010032:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8010036:	ee73 3ac3 	vsub.f32	s7, s7, s6
 801003a:	ee78 7a67 	vsub.f32	s15, s16, s15
 801003e:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8010042:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 8010046:	ee7e ea83 	vadd.f32	s29, s29, s6
 801004a:	edd7 7a5c 	vldr	s15, [r7, #368]	@ 0x170
 801004e:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8010052:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010056:	f2c2 84a8 	blt.w	80129aa <iNemoEngine_API_Update+0x3eda>
 801005a:	edd7 5a5e 	vldr	s11, [r7, #376]	@ 0x178
 801005e:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8010062:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010066:	f142 86ec 	bpl.w	8012e42 <iNemoEngine_API_Update+0x4372>
 801006a:	ed97 3a5d 	vldr	s6, [r7, #372]	@ 0x174
 801006e:	edd7 3a5f 	vldr	s7, [r7, #380]	@ 0x17c
 8010072:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8010076:	ee73 3ac3 	vsub.f32	s7, s7, s6
 801007a:	ee78 7a67 	vsub.f32	s15, s16, s15
 801007e:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8010082:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 8010086:	ee7e ea83 	vadd.f32	s29, s29, s6
 801008a:	edd7 7a60 	vldr	s15, [r7, #384]	@ 0x180
 801008e:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8010092:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010096:	db0f      	blt.n	80100b8 <iNemoEngine_API_Update+0x15e8>
 8010098:	edd7 3a61 	vldr	s7, [r7, #388]	@ 0x184
 801009c:	edd7 5a63 	vldr	s11, [r7, #396]	@ 0x18c
 80100a0:	ee35 5a67 	vsub.f32	s10, s10, s15
 80100a4:	ee75 5ae3 	vsub.f32	s11, s11, s7
 80100a8:	ee78 7a67 	vsub.f32	s15, s16, s15
 80100ac:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80100b0:	eec7 ea85 	vdiv.f32	s29, s15, s10
 80100b4:	ee7e eaa3 	vadd.f32	s29, s29, s7
 80100b8:	ee2a aa2e 	vmul.f32	s20, s20, s29
 80100bc:	e0b6      	b.n	801022c <iNemoEngine_API_Update+0x175c>
 80100be:	9a03      	ldr	r2, [sp, #12]
 80100c0:	1c60      	adds	r0, r4, #1
 80100c2:	1bd3      	subs	r3, r2, r7
 80100c4:	4297      	cmp	r7, r2
 80100c6:	4429      	add	r1, r5
 80100c8:	461a      	mov	r2, r3
 80100ca:	4458      	add	r0, fp
 80100cc:	f6bf ae44 	bge.w	800fd58 <iNemoEngine_API_Update+0x1288>
 80100d0:	9306      	str	r3, [sp, #24]
 80100d2:	f003 fa8d 	bl	80135f0 <memcpy>
 80100d6:	9b06      	ldr	r3, [sp, #24]
 80100d8:	9f03      	ldr	r7, [sp, #12]
 80100da:	441c      	add	r4, r3
 80100dc:	46b4      	mov	ip, r6
 80100de:	e63c      	b.n	800fd5a <iNemoEngine_API_Update+0x128a>
 80100e0:	f80b 3004 	strb.w	r3, [fp, r4]
 80100e4:	9b03      	ldr	r3, [sp, #12]
 80100e6:	3701      	adds	r7, #1
 80100e8:	429f      	cmp	r7, r3
 80100ea:	f47f ae36 	bne.w	800fd5a <iNemoEngine_API_Update+0x128a>
 80100ee:	f10c 0601 	add.w	r6, ip, #1
 80100f2:	eba8 030c 	sub.w	r3, r8, ip
 80100f6:	1c60      	adds	r0, r4, #1
 80100f8:	4546      	cmp	r6, r8
 80100fa:	eb05 010c 	add.w	r1, r5, ip
 80100fe:	f103 32ff 	add.w	r2, r3, #4294967295
 8010102:	9306      	str	r3, [sp, #24]
 8010104:	4458      	add	r0, fp
 8010106:	f6bf ae28 	bge.w	800fd5a <iNemoEngine_API_Update+0x128a>
 801010a:	f003 fa71 	bl	80135f0 <memcpy>
 801010e:	9b06      	ldr	r3, [sp, #24]
 8010110:	3c01      	subs	r4, #1
 8010112:	441e      	add	r6, r3
 8010114:	441c      	add	r4, r3
 8010116:	f1a6 0c02 	sub.w	ip, r6, #2
 801011a:	e61e      	b.n	800fd5a <iNemoEngine_API_Update+0x128a>
 801011c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8010120:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010124:	f43f ae51 	beq.w	800fdca <iNemoEngine_API_Update+0x12fa>
 8010128:	eeb5 7a40 	vcmp.f32	s14, #0.0
 801012c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010130:	f43f ae4b 	beq.w	800fdca <iNemoEngine_API_Update+0x12fa>
 8010134:	ee37 7a67 	vsub.f32	s14, s14, s15
 8010138:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 801013c:	eee7 7a26 	vfma.f32	s15, s14, s13
 8010140:	e649      	b.n	800fdd6 <iNemoEngine_API_Update+0x1306>
 8010142:	2300      	movs	r3, #0
 8010144:	f887 3900 	strb.w	r3, [r7, #2304]	@ 0x900
 8010148:	edc4 7a07 	vstr	s15, [r4, #28]
 801014c:	edc4 7a08 	vstr	s15, [r4, #32]
 8010150:	edc4 7a09 	vstr	s15, [r4, #36]	@ 0x24
 8010154:	edc4 7a0a 	vstr	s15, [r4, #40]	@ 0x28
 8010158:	edc4 7a0b 	vstr	s15, [r4, #44]	@ 0x2c
 801015c:	e69b      	b.n	800fe96 <iNemoEngine_API_Update+0x13c6>
 801015e:	4618      	mov	r0, r3
 8010160:	9b03      	ldr	r3, [sp, #12]
 8010162:	edd1 7a00 	vldr	s15, [r1]
 8010166:	eeb0 5a46 	vmov.f32	s10, s12
 801016a:	4625      	mov	r5, r4
 801016c:	eeb0 6a66 	vmov.f32	s12, s13
 8010170:	465e      	mov	r6, fp
 8010172:	eef0 5a47 	vmov.f32	s11, s14
 8010176:	eef0 6a45 	vmov.f32	s13, s10
 801017a:	009b      	lsls	r3, r3, #2
 801017c:	0094      	lsls	r4, r2, #2
 801017e:	ea4f 0b8c 	mov.w	fp, ip, lsl #2
 8010182:	f7ff bb8b 	b.w	800f89c <iNemoEngine_API_Update+0xdcc>
 8010186:	2303      	movs	r3, #3
 8010188:	2108      	movs	r1, #8
 801018a:	2204      	movs	r2, #4
 801018c:	2601      	movs	r6, #1
 801018e:	9304      	str	r3, [sp, #16]
 8010190:	f04f 0b06 	mov.w	fp, #6
 8010194:	f04f 0c07 	mov.w	ip, #7
 8010198:	2005      	movs	r0, #5
 801019a:	460b      	mov	r3, r1
 801019c:	4614      	mov	r4, r2
 801019e:	2500      	movs	r5, #0
 80101a0:	9603      	str	r6, [sp, #12]
 80101a2:	f04f 0e02 	mov.w	lr, #2
 80101a6:	f7ff bb0f 	b.w	800f7c8 <iNemoEngine_API_Update+0xcf8>
 80101aa:	2204      	movs	r2, #4
 80101ac:	2300      	movs	r3, #0
 80101ae:	2501      	movs	r5, #1
 80101b0:	eef0 7a47 	vmov.f32	s15, s14
 80101b4:	2106      	movs	r1, #6
 80101b6:	f04f 0c07 	mov.w	ip, #7
 80101ba:	2003      	movs	r0, #3
 80101bc:	4614      	mov	r4, r2
 80101be:	9503      	str	r5, [sp, #12]
 80101c0:	469e      	mov	lr, r3
 80101c2:	f7ff baf2 	b.w	800f7aa <iNemoEngine_API_Update+0xcda>
 80101c6:	eddf 7aa7 	vldr	s15, [pc, #668]	@ 8010464 <iNemoEngine_API_Update+0x1994>
 80101ca:	ed9f eaa7 	vldr	s28, [pc, #668]	@ 8010468 <iNemoEngine_API_Update+0x1998>
 80101ce:	edcd 7a30 	vstr	s15, [sp, #192]	@ 0xc0
 80101d2:	eddf 7aa6 	vldr	s15, [pc, #664]	@ 801046c <iNemoEngine_API_Update+0x199c>
 80101d6:	edcd 7a2e 	vstr	s15, [sp, #184]	@ 0xb8
 80101da:	eef2 7a04 	vmov.f32	s15, #36	@ 0x41200000  10.0
 80101de:	f7ff b806 	b.w	800f1ee <iNemoEngine_API_Update+0x71e>
 80101e2:	ed9f 8aa3 	vldr	s16, [pc, #652]	@ 8010470 <iNemoEngine_API_Update+0x19a0>
 80101e6:	eddf 7aa3 	vldr	s15, [pc, #652]	@ 8010474 <iNemoEngine_API_Update+0x19a4>
 80101ea:	eddf 6aac 	vldr	s13, [pc, #688]	@ 801049c <iNemoEngine_API_Update+0x19cc>
 80101ee:	ed9f 7aa2 	vldr	s14, [pc, #648]	@ 8010478 <iNemoEngine_API_Update+0x19a8>
 80101f2:	eddf 4aa2 	vldr	s9, [pc, #648]	@ 801047c <iNemoEngine_API_Update+0x19ac>
 80101f6:	ed84 8a01 	vstr	s16, [r4, #4]
 80101fa:	edc4 7a00 	vstr	s15, [r4]
 80101fe:	ed84 8a02 	vstr	s16, [r4, #8]
 8010202:	eef0 5a66 	vmov.f32	s11, s13
 8010206:	eeb0 5a47 	vmov.f32	s10, s14
 801020a:	eeb0 6a67 	vmov.f32	s12, s15
 801020e:	edcd 4a04 	vstr	s9, [sp, #16]
 8010212:	eeb0 9a67 	vmov.f32	s18, s15
 8010216:	eef0 ea48 	vmov.f32	s29, s16
 801021a:	f7fe befb 	b.w	800f014 <iNemoEngine_API_Update+0x544>
 801021e:	eef1 7a67 	vneg.f32	s15, s15
 8010222:	e42e      	b.n	800fa82 <iNemoEngine_API_Update+0xfb2>
 8010224:	eef7 ea00 	vmov.f32	s29, #112	@ 0x3f800000  1.0
 8010228:	eeb0 9a6e 	vmov.f32	s18, s29
 801022c:	edd7 5a74 	vldr	s11, [r7, #464]	@ 0x1d0
 8010230:	ed97 5a72 	vldr	s10, [r7, #456]	@ 0x1c8
 8010234:	eddd 7a22 	vldr	s15, [sp, #136]	@ 0x88
 8010238:	eddf 3a8b 	vldr	s7, [pc, #556]	@ 8010468 <iNemoEngine_API_Update+0x1998>
 801023c:	ee7e 5a65 	vsub.f32	s11, s28, s11
 8010240:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8010244:	eef0 5ae5 	vabs.f32	s11, s11
 8010248:	eef0 7ae7 	vabs.f32	s15, s15
 801024c:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8010250:	eef4 7ae3 	vcmpe.f32	s15, s7
 8010254:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010258:	dd0a      	ble.n	8010270 <iNemoEngine_API_Update+0x17a0>
 801025a:	ed9f 3a89 	vldr	s6, [pc, #548]	@ 8010480 <iNemoEngine_API_Update+0x19b0>
 801025e:	eef4 7ac3 	vcmpe.f32	s15, s6
 8010262:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010266:	f341 80e1 	ble.w	801142c <iNemoEngine_API_Update+0x295c>
 801026a:	eef1 3a04 	vmov.f32	s7, #20	@ 0x40a00000  5.0
 801026e:	e001      	b.n	8010274 <iNemoEngine_API_Update+0x17a4>
 8010270:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 8010274:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8010278:	783e      	ldrb	r6, [r7, #0]
 801027a:	eef4 3ae7 	vcmpe.f32	s7, s15
 801027e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010282:	bfa8      	it	ge
 8010284:	eef0 7a63 	vmovge.f32	s15, s7
 8010288:	edcd 7a04 	vstr	s15, [sp, #16]
 801028c:	b1ce      	cbz	r6, 80102c2 <iNemoEngine_API_Update+0x17f2>
 801028e:	787e      	ldrb	r6, [r7, #1]
 8010290:	2e00      	cmp	r6, #0
 8010292:	f041 8053 	bne.w	801133c <iNemoEngine_API_Update+0x286c>
 8010296:	ee74 7a86 	vadd.f32	s15, s9, s12
 801029a:	eef5 4a00 	vmov.f32	s9, #80	@ 0x3e800000  0.250
 801029e:	ee74 7a27 	vadd.f32	s15, s8, s15
 80102a2:	ed97 6a05 	vldr	s12, [r7, #20]
 80102a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80102aa:	ee67 7aa4 	vmul.f32	s15, s15, s9
 80102ae:	eef6 4a00 	vmov.f32	s9, #96	@ 0x3f000000  0.5
 80102b2:	ee26 6a24 	vmul.f32	s12, s12, s9
 80102b6:	eef4 7ac6 	vcmpe.f32	s15, s12
 80102ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80102be:	f102 8293 	bmi.w	80127e8 <iNemoEngine_API_Update+0x3d18>
 80102c2:	edd7 7a73 	vldr	s15, [r7, #460]	@ 0x1cc
 80102c6:	ed9d 6a22 	vldr	s12, [sp, #136]	@ 0x88
 80102ca:	ed8d 5a4f 	vstr	s10, [sp, #316]	@ 0x13c
 80102ce:	ed8d 6aa2 	vstr	s12, [sp, #648]	@ 0x288
 80102d2:	ed9d 6a0a 	vldr	s12, [sp, #40]	@ 0x28
 80102d6:	ed8d eaa4 	vstr	s28, [sp, #656]	@ 0x290
 80102da:	ed8d 6aa3 	vstr	s12, [sp, #652]	@ 0x28c
 80102de:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 80102e2:	eef0 4a46 	vmov.f32	s9, s12
 80102e6:	eee5 4a45 	vfms.f32	s9, s10, s10
 80102ea:	2300      	movs	r3, #0
 80102ec:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
 80102f0:	ee2c 4aaa 	vmul.f32	s8, s25, s21
 80102f4:	eef1 3ae4 	vsqrt.f32	s7, s9
 80102f8:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
 80102fc:	f8c7 31b8 	str.w	r3, [r7, #440]	@ 0x1b8
 8010300:	934d      	str	r3, [sp, #308]	@ 0x134
 8010302:	ee74 2a04 	vadd.f32	s5, s8, s8
 8010306:	ee29 4aac 	vmul.f32	s8, s19, s25
 801030a:	ee69 4aaa 	vmul.f32	s9, s19, s21
 801030e:	eeab 4a2a 	vfma.f32	s8, s22, s21
 8010312:	ee2c 3a8b 	vmul.f32	s6, s25, s22
 8010316:	ee29 1a8b 	vmul.f32	s2, s19, s22
 801031a:	ee74 4aa4 	vadd.f32	s9, s9, s9
 801031e:	ee69 9aa9 	vmul.f32	s19, s19, s19
 8010322:	ee74 ca04 	vadd.f32	s25, s8, s8
 8010326:	eeb0 4a00 	vmov.f32	s8, #0	@ 0x40000000  2.0
 801032a:	ee79 9aa9 	vadd.f32	s19, s19, s19
 801032e:	eeb0 2a64 	vmov.f32	s4, s9
 8010332:	eee3 4a44 	vfms.f32	s9, s6, s8
 8010336:	eea3 2a04 	vfma.f32	s4, s6, s8
 801033a:	ee2b ba0b 	vmul.f32	s22, s22, s22
 801033e:	eef0 1a69 	vmov.f32	s3, s19
 8010342:	eddd 9a32 	vldr	s19, [sp, #200]	@ 0xc8
 8010346:	edcd 3a4e 	vstr	s7, [sp, #312]	@ 0x138
 801034a:	eee3 9ae4 	vfms.f32	s19, s7, s9
 801034e:	eeeb 1a04 	vfma.f32	s3, s22, s8
 8010352:	eddd 4a35 	vldr	s9, [sp, #212]	@ 0xd4
 8010356:	eee5 4a42 	vfms.f32	s9, s10, s4
 801035a:	ee76 1a61 	vsub.f32	s3, s12, s3
 801035e:	ee6a aaaa 	vmul.f32	s21, s21, s21
 8010362:	eee3 4ae1 	vfms.f32	s9, s7, s3
 8010366:	ee7a aaaa 	vadd.f32	s21, s21, s21
 801036a:	edcd 4a9a 	vstr	s9, [sp, #616]	@ 0x268
 801036e:	ee7c 4a22 	vadd.f32	s9, s24, s5
 8010372:	eef0 0a6a 	vmov.f32	s1, s21
 8010376:	eeb0 3a62 	vmov.f32	s6, s5
 801037a:	eee1 4a44 	vfms.f32	s9, s2, s8
 801037e:	eeeb 0a04 	vfma.f32	s1, s22, s8
 8010382:	ee91 3a04 	vfnms.f32	s6, s2, s8
 8010386:	edcd 4a47 	vstr	s9, [sp, #284]	@ 0x11c
 801038a:	ee25 4a03 	vmul.f32	s8, s10, s6
 801038e:	edcd 4a9c 	vstr	s9, [sp, #624]	@ 0x270
 8010392:	ee76 4a60 	vsub.f32	s9, s12, s1
 8010396:	ee3b 6ac6 	vsub.f32	s12, s23, s12
 801039a:	eea3 4aac 	vfma.f32	s8, s7, s25
 801039e:	ee36 6a20 	vadd.f32	s12, s12, s1
 80103a2:	eee5 9a64 	vfms.f32	s19, s10, s9
 80103a6:	eddd 3a34 	vldr	s7, [sp, #208]	@ 0xd0
 80103aa:	ed8d 6a49 	vstr	s12, [sp, #292]	@ 0x124
 80103ae:	ed8d 6a9e 	vstr	s12, [sp, #632]	@ 0x278
 80103b2:	ed9f 6a3e 	vldr	s12, [pc, #248]	@ 80104ac <iNemoEngine_API_Update+0x19dc>
 80103b6:	edcd 9a9b 	vstr	s19, [sp, #620]	@ 0x26c
 80103ba:	ee3d 2a42 	vsub.f32	s4, s26, s4
 80103be:	ee33 4ac4 	vsub.f32	s8, s7, s8
 80103c2:	eef4 7ac6 	vcmpe.f32	s15, s12
 80103c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80103ca:	ed8d 2a48 	vstr	s4, [sp, #288]	@ 0x120
 80103ce:	ed8d 2a9d 	vstr	s4, [sp, #628]	@ 0x274
 80103d2:	ed8d 4a99 	vstr	s8, [sp, #612]	@ 0x264
 80103d6:	d541      	bpl.n	801045c <iNemoEngine_API_Update+0x198c>
 80103d8:	ed9f 6a2a 	vldr	s12, [pc, #168]	@ 8010484 <iNemoEngine_API_Update+0x19b4>
 80103dc:	eef4 7ac6 	vcmpe.f32	s15, s12
 80103e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80103e4:	dd3a      	ble.n	801045c <iNemoEngine_API_Update+0x198c>
 80103e6:	ed9d 6a0a 	vldr	s12, [sp, #40]	@ 0x28
 80103ea:	ee76 7a67 	vsub.f32	s15, s12, s15
 80103ee:	ed9d 6a0c 	vldr	s12, [sp, #48]	@ 0x30
 80103f2:	eef0 7ae7 	vabs.f32	s15, s15
 80103f6:	ee77 7a86 	vadd.f32	s15, s15, s12
 80103fa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80103fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010402:	dd55      	ble.n	80104b0 <iNemoEngine_API_Update+0x19e0>
 8010404:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8010408:	eef4 7ac6 	vcmpe.f32	s15, s12
 801040c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010410:	f140 8786 	bpl.w	8011320 <iNemoEngine_API_Update+0x2850>
 8010414:	ed9f 6a1c 	vldr	s12, [pc, #112]	@ 8010488 <iNemoEngine_API_Update+0x19b8>
 8010418:	eef4 7ac6 	vcmpe.f32	s15, s12
 801041c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010420:	f141 8172 	bpl.w	8011708 <iNemoEngine_API_Update+0x2c38>
 8010424:	ed9f 6a1b 	vldr	s12, [pc, #108]	@ 8010494 <iNemoEngine_API_Update+0x19c4>
 8010428:	eef4 7ac6 	vcmpe.f32	s15, s12
 801042c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010430:	f2c1 8172 	blt.w	8011718 <iNemoEngine_API_Update+0x2c48>
 8010434:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 801048c <iNemoEngine_API_Update+0x19bc>
 8010438:	eef4 7ac6 	vcmpe.f32	s15, s12
 801043c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010440:	f141 8227 	bpl.w	8011892 <iNemoEngine_API_Update+0x2dc2>
 8010444:	ed9f 5a13 	vldr	s10, [pc, #76]	@ 8010494 <iNemoEngine_API_Update+0x19c4>
 8010448:	eddf 4a11 	vldr	s9, [pc, #68]	@ 8010490 <iNemoEngine_API_Update+0x19c0>
 801044c:	ee37 5ac5 	vsub.f32	s10, s15, s10
 8010450:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8010454:	eea5 6a24 	vfma.f32	s12, s10, s9
 8010458:	f001 b968 	b.w	801172c <iNemoEngine_API_Update+0x2c5c>
 801045c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8010460:	e7c1      	b.n	80103e6 <iNemoEngine_API_Update+0x1916>
 8010462:	bf00      	nop
 8010464:	3ecccccc 	.word	0x3ecccccc
 8010468:	3dcccccd 	.word	0x3dcccccd
 801046c:	3f666666 	.word	0x3f666666
 8010470:	3f333333 	.word	0x3f333333
 8010474:	00000000 	.word	0x00000000
 8010478:	bfb33333 	.word	0xbfb33333
 801047c:	3f7ae147 	.word	0x3f7ae147
 8010480:	3fb77778 	.word	0x3fb77778
 8010484:	3f4ccccd 	.word	0x3f4ccccd
 8010488:	3ba3d70a 	.word	0x3ba3d70a
 801048c:	3c75c28f 	.word	0x3c75c28f
 8010490:	42f00001 	.word	0x42f00001
 8010494:	3c23d70a 	.word	0x3c23d70a
 8010498:	3b449ba6 	.word	0x3b449ba6
 801049c:	3fb33333 	.word	0x3fb33333
 80104a0:	3f8f5c29 	.word	0x3f8f5c29
 80104a4:	3f59999a 	.word	0x3f59999a
 80104a8:	3e4ccccd 	.word	0x3e4ccccd
 80104ac:	3f99999a 	.word	0x3f99999a
 80104b0:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 80104b4:	ed5f 3a09 	vldr	s7, [pc, #-36]	@ 8010494 <iNemoEngine_API_Update+0x19c4>
 80104b8:	ed5f 4a09 	vldr	s9, [pc, #-36]	@ 8010498 <iNemoEngine_API_Update+0x19c8>
 80104bc:	eeb0 6a45 	vmov.f32	s12, s10
 80104c0:	eef0 9a45 	vmov.f32	s19, s10
 80104c4:	ed9d 4a04 	vldr	s8, [sp, #16]
 80104c8:	edcd 4a6f 	vstr	s9, [sp, #444]	@ 0x1bc
 80104cc:	eddd 4a21 	vldr	s9, [sp, #132]	@ 0x84
 80104d0:	eddd 2a8e 	vldr	s5, [sp, #568]	@ 0x238
 80104d4:	ed9d 2a90 	vldr	s4, [sp, #576]	@ 0x240
 80104d8:	7b3b      	ldrb	r3, [r7, #12]
 80104da:	ed8d aa91 	vstr	s20, [sp, #580]	@ 0x244
 80104de:	ee24 9a09 	vmul.f32	s18, s8, s18
 80104e2:	ee34 3aa4 	vadd.f32	s6, s9, s9
 80104e6:	eddd 4a2f 	vldr	s9, [sp, #188]	@ 0xbc
 80104ea:	ed8d aa92 	vstr	s20, [sp, #584]	@ 0x248
 80104ee:	ee34 4aa4 	vadd.f32	s8, s9, s9
 80104f2:	ee62 2a89 	vmul.f32	s5, s5, s18
 80104f6:	eddd 4a1f 	vldr	s9, [sp, #124]	@ 0x7c
 80104fa:	edcd 2a8e 	vstr	s5, [sp, #568]	@ 0x238
 80104fe:	edcd 4a98 	vstr	s9, [sp, #608]	@ 0x260
 8010502:	eddd 2a8f 	vldr	s5, [sp, #572]	@ 0x23c
 8010506:	eddd 4a8d 	vldr	s9, [sp, #564]	@ 0x234
 801050a:	edcd 3a70 	vstr	s7, [sp, #448]	@ 0x1c0
 801050e:	ee23 3a06 	vmul.f32	s6, s6, s12
 8010512:	ee24 4a06 	vmul.f32	s8, s8, s12
 8010516:	ee69 4a24 	vmul.f32	s9, s18, s9
 801051a:	ee62 2a89 	vmul.f32	s5, s5, s18
 801051e:	ee2e 2a82 	vmul.f32	s4, s29, s4
 8010522:	ed8d 3a96 	vstr	s6, [sp, #600]	@ 0x258
 8010526:	ed8d 4a97 	vstr	s8, [sp, #604]	@ 0x25c
 801052a:	edcd 4a8d 	vstr	s9, [sp, #564]	@ 0x234
 801052e:	edcd 2a8f 	vstr	s5, [sp, #572]	@ 0x23c
 8010532:	ed8d 2a90 	vstr	s4, [sp, #576]	@ 0x240
 8010536:	2b00      	cmp	r3, #0
 8010538:	f000 85eb 	beq.w	8011112 <iNemoEngine_API_Update+0x2642>
 801053c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801053e:	eddd 2a29 	vldr	s5, [sp, #164]	@ 0xa4
 8010542:	2300      	movs	r3, #0
 8010544:	f362 0307 	bfi	r3, r2, #0, #8
 8010548:	f362 230f 	bfi	r3, r2, #8, #8
 801054c:	f362 4317 	bfi	r3, r2, #16, #8
 8010550:	7bba      	ldrb	r2, [r7, #14]
 8010552:	f362 631f 	bfi	r3, r2, #24, #8
 8010556:	ee65 2a22 	vmul.f32	s5, s10, s5
 801055a:	ee26 aa0a 	vmul.f32	s20, s12, s20
 801055e:	ee63 3a85 	vmul.f32	s7, s7, s10
 8010562:	9344      	str	r3, [sp, #272]	@ 0x110
 8010564:	ee26 5a02 	vmul.f32	s10, s12, s4
 8010568:	2300      	movs	r3, #0
 801056a:	ee36 6a06 	vadd.f32	s12, s12, s12
 801056e:	4619      	mov	r1, r3
 8010570:	ee24 4a06 	vmul.f32	s8, s8, s12
 8010574:	f362 0107 	bfi	r1, r2, #0, #8
 8010578:	f362 210f 	bfi	r1, r2, #8, #8
 801057c:	edcd 3a70 	vstr	s7, [sp, #448]	@ 0x1c0
 8010580:	ed8d 5a90 	vstr	s10, [sp, #576]	@ 0x240
 8010584:	edcd 2a69 	vstr	s5, [sp, #420]	@ 0x1a4
 8010588:	ed8d aa91 	vstr	s20, [sp, #580]	@ 0x244
 801058c:	ed8d aa92 	vstr	s20, [sp, #584]	@ 0x248
 8010590:	edcd 2a6a 	vstr	s5, [sp, #424]	@ 0x1a8
 8010594:	edcd 2a6b 	vstr	s5, [sp, #428]	@ 0x1ac
 8010598:	ed8d 4a97 	vstr	s8, [sp, #604]	@ 0x25c
 801059c:	f8ad 1114 	strh.w	r1, [sp, #276]	@ 0x114
 80105a0:	2a00      	cmp	r2, #0
 80105a2:	f040 86b0 	bne.w	8011306 <iNemoEngine_API_Update+0x2836>
 80105a6:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80105aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80105ae:	f340 8482 	ble.w	8010eb6 <iNemoEngine_API_Update+0x23e6>
 80105b2:	edd7 7a64 	vldr	s15, [r7, #400]	@ 0x190
 80105b6:	eef4 7ac8 	vcmpe.f32	s15, s16
 80105ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80105be:	f2c0 847a 	blt.w	8010eb6 <iNemoEngine_API_Update+0x23e6>
 80105c2:	2e00      	cmp	r6, #0
 80105c4:	f040 8477 	bne.w	8010eb6 <iNemoEngine_API_Update+0x23e6>
 80105c8:	ed5f 7a4c 	vldr	s15, [pc, #-304]	@ 801049c <iNemoEngine_API_Update+0x19cc>
 80105cc:	f8ad 6110 	strh.w	r6, [sp, #272]	@ 0x110
 80105d0:	eeb4 eae7 	vcmpe.f32	s28, s15
 80105d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80105d8:	f88d 6112 	strb.w	r6, [sp, #274]	@ 0x112
 80105dc:	f88d 6119 	strb.w	r6, [sp, #281]	@ 0x119
 80105e0:	f88d 611b 	strb.w	r6, [sp, #283]	@ 0x11b
 80105e4:	f342 8146 	ble.w	8012874 <iNemoEngine_API_Update+0x3da4>
 80105e8:	2300      	movs	r3, #0
 80105ea:	f8ad 3110 	strh.w	r3, [sp, #272]	@ 0x110
 80105ee:	f88d 3112 	strb.w	r3, [sp, #274]	@ 0x112
 80105f2:	f88d 3119 	strb.w	r3, [sp, #281]	@ 0x119
 80105f6:	f88d 311b 	strb.w	r3, [sp, #283]	@ 0x11b
 80105fa:	ed5f 7a57 	vldr	s15, [pc, #-348]	@ 80104a0 <iNemoEngine_API_Update+0x19d0>
 80105fe:	ed9d 6a0a 	vldr	s12, [sp, #40]	@ 0x28
 8010602:	eeb4 6ae7 	vcmpe.f32	s12, s15
 8010606:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801060a:	dc07      	bgt.n	801061c <iNemoEngine_API_Update+0x1b4c>
 801060c:	ed5f 7a5b 	vldr	s15, [pc, #-364]	@ 80104a4 <iNemoEngine_API_Update+0x19d4>
 8010610:	eeb4 6ae7 	vcmpe.f32	s12, s15
 8010614:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010618:	f140 863f 	bpl.w	801129a <iNemoEngine_API_Update+0x27ca>
 801061c:	2300      	movs	r3, #0
 801061e:	f8ad 3113 	strh.w	r3, [sp, #275]	@ 0x113
 8010622:	f88d 3115 	strb.w	r3, [sp, #277]	@ 0x115
 8010626:	f8ad 3119 	strh.w	r3, [sp, #281]	@ 0x119
 801062a:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 801062e:	eef4 5ae7 	vcmpe.f32	s11, s15
 8010632:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010636:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010638:	f340 855b 	ble.w	80110f2 <iNemoEngine_API_Update+0x2622>
 801063c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8010640:	ee75 7aa7 	vadd.f32	s15, s11, s15
 8010644:	ed9d 6a1f 	vldr	s12, [sp, #124]	@ 0x7c
 8010648:	ee77 7aa7 	vadd.f32	s15, s15, s15
 801064c:	2200      	movs	r2, #0
 801064e:	ee23 3a27 	vmul.f32	s6, s6, s15
 8010652:	ee66 7a27 	vmul.f32	s15, s12, s15
 8010656:	ed8d 3a96 	vstr	s6, [sp, #600]	@ 0x258
 801065a:	edcd 7a98 	vstr	s15, [sp, #608]	@ 0x260
 801065e:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 8010662:	eef4 5ae7 	vcmpe.f32	s11, s15
 8010666:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801066a:	bfc4      	itt	gt
 801066c:	f88d 2119 	strbgt.w	r2, [sp, #281]	@ 0x119
 8010670:	f88d 211b 	strbgt.w	r2, [sp, #283]	@ 0x11b
 8010674:	2b0e      	cmp	r3, #14
 8010676:	f8ad 2110 	strh.w	r2, [sp, #272]	@ 0x110
 801067a:	f88d 2112 	strb.w	r2, [sp, #274]	@ 0x112
 801067e:	f340 8608 	ble.w	8011292 <iNemoEngine_API_Update+0x27c2>
 8010682:	eddd 7a11 	vldr	s15, [sp, #68]	@ 0x44
 8010686:	ed9d 6a14 	vldr	s12, [sp, #80]	@ 0x50
 801068a:	eef4 7ac6 	vcmpe.f32	s15, s12
 801068e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010692:	f340 8440 	ble.w	8010f16 <iNemoEngine_API_Update+0x2446>
 8010696:	eddd 7a12 	vldr	s15, [sp, #72]	@ 0x48
 801069a:	ed9d 6a0c 	vldr	s12, [sp, #48]	@ 0x30
 801069e:	eef4 7ac6 	vcmpe.f32	s15, s12
 80106a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80106a6:	f340 8436 	ble.w	8010f16 <iNemoEngine_API_Update+0x2446>
 80106aa:	eddd 7a13 	vldr	s15, [sp, #76]	@ 0x4c
 80106ae:	ed9d 6a16 	vldr	s12, [sp, #88]	@ 0x58
 80106b2:	eef4 7ac6 	vcmpe.f32	s15, s12
 80106b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80106ba:	f340 842c 	ble.w	8010f16 <iNemoEngine_API_Update+0x2446>
 80106be:	ed5f 7a86 	vldr	s15, [pc, #-536]	@ 80104a8 <iNemoEngine_API_Update+0x19d8>
 80106c2:	eeb0 6aef 	vabs.f32	s12, s31
 80106c6:	eeb4 6ae7 	vcmpe.f32	s12, s15
 80106ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80106ce:	f140 8422 	bpl.w	8010f16 <iNemoEngine_API_Update+0x2446>
 80106d2:	eeb0 6acf 	vabs.f32	s12, s30
 80106d6:	eeb4 6ae7 	vcmpe.f32	s12, s15
 80106da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80106de:	f140 841a 	bpl.w	8010f16 <iNemoEngine_API_Update+0x2446>
 80106e2:	ed9d 6a10 	vldr	s12, [sp, #64]	@ 0x40
 80106e6:	eeb0 6ac6 	vabs.f32	s12, s12
 80106ea:	eeb4 6ae7 	vcmpe.f32	s12, s15
 80106ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80106f2:	f140 8410 	bpl.w	8010f16 <iNemoEngine_API_Update+0x2446>
 80106f6:	ed5f 7a93 	vldr	s15, [pc, #-588]	@ 80104ac <iNemoEngine_API_Update+0x19dc>
 80106fa:	eeb0 cacc 	vabs.f32	s24, s24
 80106fe:	eeb4 cae7 	vcmpe.f32	s24, s15
 8010702:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010706:	f140 8406 	bpl.w	8010f16 <iNemoEngine_API_Update+0x2446>
 801070a:	eeb0 dacd 	vabs.f32	s26, s26
 801070e:	eeb4 dae7 	vcmpe.f32	s26, s15
 8010712:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010716:	f140 83fe 	bpl.w	8010f16 <iNemoEngine_API_Update+0x2446>
 801071a:	eef0 baeb 	vabs.f32	s23, s23
 801071e:	eef4 bae7 	vcmpe.f32	s23, s15
 8010722:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010726:	f140 83f6 	bpl.w	8010f16 <iNemoEngine_API_Update+0x2446>
 801072a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801072c:	edd3 7a00 	vldr	s15, [r3]
 8010730:	f207 73a4 	addw	r3, r7, #1956	@ 0x7a4
 8010734:	edd3 3a00 	vldr	s7, [r3]
 8010738:	f897 31a0 	ldrb.w	r3, [r7, #416]	@ 0x1a0
 801073c:	f507 62f6 	add.w	r2, r7, #1968	@ 0x7b0
 8010740:	eef4 7ae3 	vcmpe.f32	s15, s7
 8010744:	2b09      	cmp	r3, #9
 8010746:	ed92 4a00 	vldr	s8, [r2]
 801074a:	bf8c      	ite	hi
 801074c:	220a      	movhi	r2, #10
 801074e:	2205      	movls	r2, #5
 8010750:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010754:	bfb4      	ite	lt
 8010756:	eeb0 6a63 	vmovlt.f32	s12, s7
 801075a:	eeb0 6a67 	vmovge.f32	s12, s15
 801075e:	eeb4 6ac4 	vcmpe.f32	s12, s8
 8010762:	f207 71bc 	addw	r1, r7, #1980	@ 0x7bc
 8010766:	edd1 4a00 	vldr	s9, [r1]
 801076a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801076e:	bfb8      	it	lt
 8010770:	eeb0 6a44 	vmovlt.f32	s12, s8
 8010774:	eeb4 6ae4 	vcmpe.f32	s12, s9
 8010778:	f507 61f9 	add.w	r1, r7, #1992	@ 0x7c8
 801077c:	ed91 5a00 	vldr	s10, [r1]
 8010780:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010784:	bfb8      	it	lt
 8010786:	eeb0 6a64 	vmovlt.f32	s12, s9
 801078a:	eeb4 6ac5 	vcmpe.f32	s12, s10
 801078e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010792:	eef4 7ae3 	vcmpe.f32	s15, s7
 8010796:	bfb4      	ite	lt
 8010798:	eef0 5a45 	vmovlt.f32	s11, s10
 801079c:	eef0 5a46 	vmovge.f32	s11, s12
 80107a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80107a4:	bf8c      	ite	hi
 80107a6:	eeb0 6a63 	vmovhi.f32	s12, s7
 80107aa:	eeb0 6a67 	vmovls.f32	s12, s15
 80107ae:	eeb4 6ac4 	vcmpe.f32	s12, s8
 80107b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80107b6:	bf88      	it	hi
 80107b8:	eeb0 6a44 	vmovhi.f32	s12, s8
 80107bc:	eeb4 6ae4 	vcmpe.f32	s12, s9
 80107c0:	ee77 7aa3 	vadd.f32	s15, s15, s7
 80107c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80107c8:	bf88      	it	hi
 80107ca:	eeb0 6a64 	vmovhi.f32	s12, s9
 80107ce:	ee77 7a84 	vadd.f32	s15, s15, s8
 80107d2:	eeb4 6ac5 	vcmpe.f32	s12, s10
 80107d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80107da:	ee77 7aa4 	vadd.f32	s15, s15, s9
 80107de:	bf88      	it	hi
 80107e0:	eeb0 6a45 	vmovhi.f32	s12, s10
 80107e4:	2a05      	cmp	r2, #5
 80107e6:	ee77 7a85 	vadd.f32	s15, s15, s10
 80107ea:	d063      	beq.n	80108b4 <iNemoEngine_API_Update+0x1de4>
 80107ec:	f207 71d4 	addw	r1, r7, #2004	@ 0x7d4
 80107f0:	ed91 3a00 	vldr	s6, [r1]
 80107f4:	f507 61fc 	add.w	r1, r7, #2016	@ 0x7e0
 80107f8:	eef4 5ac3 	vcmpe.f32	s11, s6
 80107fc:	edd1 3a00 	vldr	s7, [r1]
 8010800:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010804:	bfb8      	it	lt
 8010806:	eef0 5a43 	vmovlt.f32	s11, s6
 801080a:	eef4 5ae3 	vcmpe.f32	s11, s7
 801080e:	f207 71ec 	addw	r1, r7, #2028	@ 0x7ec
 8010812:	ed91 4a00 	vldr	s8, [r1]
 8010816:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801081a:	bfb8      	it	lt
 801081c:	eef0 5a63 	vmovlt.f32	s11, s7
 8010820:	eef4 5ac4 	vcmpe.f32	s11, s8
 8010824:	f507 61ff 	add.w	r1, r7, #2040	@ 0x7f8
 8010828:	edd1 4a00 	vldr	s9, [r1]
 801082c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010830:	bfb8      	it	lt
 8010832:	eef0 5a44 	vmovlt.f32	s11, s8
 8010836:	eef4 5ae4 	vcmpe.f32	s11, s9
 801083a:	f607 0104 	addw	r1, r7, #2052	@ 0x804
 801083e:	ed91 5a00 	vldr	s10, [r1]
 8010842:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010846:	bfb8      	it	lt
 8010848:	eef0 5a64 	vmovlt.f32	s11, s9
 801084c:	eef4 5ac5 	vcmpe.f32	s11, s10
 8010850:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010854:	eeb4 6ac3 	vcmpe.f32	s12, s6
 8010858:	bfb8      	it	lt
 801085a:	eef0 5a45 	vmovlt.f32	s11, s10
 801085e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010862:	bf88      	it	hi
 8010864:	eeb0 6a43 	vmovhi.f32	s12, s6
 8010868:	eeb4 6ae3 	vcmpe.f32	s12, s7
 801086c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010870:	bf88      	it	hi
 8010872:	eeb0 6a63 	vmovhi.f32	s12, s7
 8010876:	ee77 7a83 	vadd.f32	s15, s15, s6
 801087a:	eeb4 6ac4 	vcmpe.f32	s12, s8
 801087e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010882:	ee77 7aa3 	vadd.f32	s15, s15, s7
 8010886:	bf88      	it	hi
 8010888:	eeb0 6a44 	vmovhi.f32	s12, s8
 801088c:	eeb4 6ae4 	vcmpe.f32	s12, s9
 8010890:	ee77 7a84 	vadd.f32	s15, s15, s8
 8010894:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010898:	bf88      	it	hi
 801089a:	eeb0 6a64 	vmovhi.f32	s12, s9
 801089e:	ee77 7aa4 	vadd.f32	s15, s15, s9
 80108a2:	eeb4 6ac5 	vcmpe.f32	s12, s10
 80108a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80108aa:	ee77 7a85 	vadd.f32	s15, s15, s10
 80108ae:	bf88      	it	hi
 80108b0:	eeb0 6a45 	vmovhi.f32	s12, s10
 80108b4:	ee35 6ac6 	vsub.f32	s12, s11, s12
 80108b8:	eddf 5af3 	vldr	s11, [pc, #972]	@ 8010c88 <iNemoEngine_API_Update+0x21b8>
 80108bc:	ee26 6a2d 	vmul.f32	s12, s12, s27
 80108c0:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80108c4:	eddf 5af1 	vldr	s11, [pc, #964]	@ 8010c8c <iNemoEngine_API_Update+0x21bc>
 80108c8:	eeb4 6ae5 	vcmpe.f32	s12, s11
 80108cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80108d0:	f300 8321 	bgt.w	8010f16 <iNemoEngine_API_Update+0x2446>
 80108d4:	eef0 7ae7 	vabs.f32	s15, s15
 80108d8:	ee67 7aad 	vmul.f32	s15, s15, s27
 80108dc:	ed9f 6aec 	vldr	s12, [pc, #944]	@ 8010c90 <iNemoEngine_API_Update+0x21c0>
 80108e0:	eef4 7ac6 	vcmpe.f32	s15, s12
 80108e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80108e8:	f300 8315 	bgt.w	8010f16 <iNemoEngine_API_Update+0x2446>
 80108ec:	9936      	ldr	r1, [sp, #216]	@ 0xd8
 80108ee:	edd1 7a00 	vldr	s15, [r1]
 80108f2:	f507 61f5 	add.w	r1, r7, #1960	@ 0x7a8
 80108f6:	edd1 3a00 	vldr	s7, [r1]
 80108fa:	f207 71b4 	addw	r1, r7, #1972	@ 0x7b4
 80108fe:	eef4 7ae3 	vcmpe.f32	s15, s7
 8010902:	ed91 4a00 	vldr	s8, [r1]
 8010906:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801090a:	bfb4      	ite	lt
 801090c:	eeb0 6a63 	vmovlt.f32	s12, s7
 8010910:	eeb0 6a67 	vmovge.f32	s12, s15
 8010914:	eeb4 6ac4 	vcmpe.f32	s12, s8
 8010918:	f507 61f8 	add.w	r1, r7, #1984	@ 0x7c0
 801091c:	edd1 4a00 	vldr	s9, [r1]
 8010920:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010924:	bfb8      	it	lt
 8010926:	eeb0 6a44 	vmovlt.f32	s12, s8
 801092a:	eeb4 6ae4 	vcmpe.f32	s12, s9
 801092e:	f207 71cc 	addw	r1, r7, #1996	@ 0x7cc
 8010932:	ed91 5a00 	vldr	s10, [r1]
 8010936:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801093a:	bfb8      	it	lt
 801093c:	eeb0 6a64 	vmovlt.f32	s12, s9
 8010940:	eeb4 6ac5 	vcmpe.f32	s12, s10
 8010944:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010948:	eef4 7ae3 	vcmpe.f32	s15, s7
 801094c:	bfb4      	ite	lt
 801094e:	eef0 5a45 	vmovlt.f32	s11, s10
 8010952:	eef0 5a46 	vmovge.f32	s11, s12
 8010956:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801095a:	bf8c      	ite	hi
 801095c:	eeb0 6a63 	vmovhi.f32	s12, s7
 8010960:	eeb0 6a67 	vmovls.f32	s12, s15
 8010964:	eeb4 6ac4 	vcmpe.f32	s12, s8
 8010968:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801096c:	bf88      	it	hi
 801096e:	eeb0 6a44 	vmovhi.f32	s12, s8
 8010972:	eeb4 6ae4 	vcmpe.f32	s12, s9
 8010976:	ee77 7aa3 	vadd.f32	s15, s15, s7
 801097a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801097e:	bf88      	it	hi
 8010980:	eeb0 6a64 	vmovhi.f32	s12, s9
 8010984:	ee77 7a84 	vadd.f32	s15, s15, s8
 8010988:	eeb4 6ac5 	vcmpe.f32	s12, s10
 801098c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010990:	ee77 7aa4 	vadd.f32	s15, s15, s9
 8010994:	bf88      	it	hi
 8010996:	eeb0 6a45 	vmovhi.f32	s12, s10
 801099a:	2a05      	cmp	r2, #5
 801099c:	ee77 7a85 	vadd.f32	s15, s15, s10
 80109a0:	d063      	beq.n	8010a6a <iNemoEngine_API_Update+0x1f9a>
 80109a2:	f507 61fb 	add.w	r1, r7, #2008	@ 0x7d8
 80109a6:	ed91 3a00 	vldr	s6, [r1]
 80109aa:	f207 71e4 	addw	r1, r7, #2020	@ 0x7e4
 80109ae:	eef4 5ac3 	vcmpe.f32	s11, s6
 80109b2:	edd1 3a00 	vldr	s7, [r1]
 80109b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80109ba:	bfb8      	it	lt
 80109bc:	eef0 5a43 	vmovlt.f32	s11, s6
 80109c0:	eef4 5ae3 	vcmpe.f32	s11, s7
 80109c4:	f507 61fe 	add.w	r1, r7, #2032	@ 0x7f0
 80109c8:	ed91 4a00 	vldr	s8, [r1]
 80109cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80109d0:	bfb8      	it	lt
 80109d2:	eef0 5a63 	vmovlt.f32	s11, s7
 80109d6:	eef4 5ac4 	vcmpe.f32	s11, s8
 80109da:	f207 71fc 	addw	r1, r7, #2044	@ 0x7fc
 80109de:	edd1 4a00 	vldr	s9, [r1]
 80109e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80109e6:	bfb8      	it	lt
 80109e8:	eef0 5a44 	vmovlt.f32	s11, s8
 80109ec:	eef4 5ae4 	vcmpe.f32	s11, s9
 80109f0:	f607 0108 	addw	r1, r7, #2056	@ 0x808
 80109f4:	ed91 5a00 	vldr	s10, [r1]
 80109f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80109fc:	bfb8      	it	lt
 80109fe:	eef0 5a64 	vmovlt.f32	s11, s9
 8010a02:	eef4 5ac5 	vcmpe.f32	s11, s10
 8010a06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a0a:	eeb4 6ac3 	vcmpe.f32	s12, s6
 8010a0e:	bfb8      	it	lt
 8010a10:	eef0 5a45 	vmovlt.f32	s11, s10
 8010a14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a18:	bf88      	it	hi
 8010a1a:	eeb0 6a43 	vmovhi.f32	s12, s6
 8010a1e:	eeb4 6ae3 	vcmpe.f32	s12, s7
 8010a22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a26:	bf88      	it	hi
 8010a28:	eeb0 6a63 	vmovhi.f32	s12, s7
 8010a2c:	ee77 7a83 	vadd.f32	s15, s15, s6
 8010a30:	eeb4 6ac4 	vcmpe.f32	s12, s8
 8010a34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a38:	ee77 7aa3 	vadd.f32	s15, s15, s7
 8010a3c:	bf88      	it	hi
 8010a3e:	eeb0 6a44 	vmovhi.f32	s12, s8
 8010a42:	eeb4 6ae4 	vcmpe.f32	s12, s9
 8010a46:	ee77 7a84 	vadd.f32	s15, s15, s8
 8010a4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a4e:	bf88      	it	hi
 8010a50:	eeb0 6a64 	vmovhi.f32	s12, s9
 8010a54:	ee77 7aa4 	vadd.f32	s15, s15, s9
 8010a58:	eeb4 6ac5 	vcmpe.f32	s12, s10
 8010a5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a60:	ee77 7a85 	vadd.f32	s15, s15, s10
 8010a64:	bf88      	it	hi
 8010a66:	eeb0 6a45 	vmovhi.f32	s12, s10
 8010a6a:	ee35 6ac6 	vsub.f32	s12, s11, s12
 8010a6e:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8010c88 <iNemoEngine_API_Update+0x21b8>
 8010a72:	ee26 6a2d 	vmul.f32	s12, s12, s27
 8010a76:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8010a7a:	eddf 5a84 	vldr	s11, [pc, #528]	@ 8010c8c <iNemoEngine_API_Update+0x21bc>
 8010a7e:	eeb4 6ae5 	vcmpe.f32	s12, s11
 8010a82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a86:	f300 8246 	bgt.w	8010f16 <iNemoEngine_API_Update+0x2446>
 8010a8a:	eef0 7ae7 	vabs.f32	s15, s15
 8010a8e:	ee67 7aad 	vmul.f32	s15, s15, s27
 8010a92:	ed9f 6a7f 	vldr	s12, [pc, #508]	@ 8010c90 <iNemoEngine_API_Update+0x21c0>
 8010a96:	eef4 7ac6 	vcmpe.f32	s15, s12
 8010a9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a9e:	f300 823a 	bgt.w	8010f16 <iNemoEngine_API_Update+0x2446>
 8010aa2:	9937      	ldr	r1, [sp, #220]	@ 0xdc
 8010aa4:	edd1 3a00 	vldr	s7, [r1]
 8010aa8:	f207 71ac 	addw	r1, r7, #1964	@ 0x7ac
 8010aac:	edd1 4a00 	vldr	s9, [r1]
 8010ab0:	f507 61f7 	add.w	r1, r7, #1976	@ 0x7b8
 8010ab4:	eef4 4ae3 	vcmpe.f32	s9, s7
 8010ab8:	edd1 5a00 	vldr	s11, [r1]
 8010abc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ac0:	bfb4      	ite	lt
 8010ac2:	eef0 7a63 	vmovlt.f32	s15, s7
 8010ac6:	eef0 7a64 	vmovge.f32	s15, s9
 8010aca:	eef4 7ae5 	vcmpe.f32	s15, s11
 8010ace:	f207 71c4 	addw	r1, r7, #1988	@ 0x7c4
 8010ad2:	ed91 6a00 	vldr	s12, [r1]
 8010ad6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ada:	bfb8      	it	lt
 8010adc:	eef0 7a65 	vmovlt.f32	s15, s11
 8010ae0:	eef4 7ac6 	vcmpe.f32	s15, s12
 8010ae4:	f507 61fa 	add.w	r1, r7, #2000	@ 0x7d0
 8010ae8:	ed91 4a00 	vldr	s8, [r1]
 8010aec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010af0:	bfb8      	it	lt
 8010af2:	eef0 7a46 	vmovlt.f32	s15, s12
 8010af6:	eef4 7ac4 	vcmpe.f32	s15, s8
 8010afa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010afe:	eef4 4ae3 	vcmpe.f32	s9, s7
 8010b02:	bfb8      	it	lt
 8010b04:	eef0 7a44 	vmovlt.f32	s15, s8
 8010b08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b0c:	bf8c      	ite	hi
 8010b0e:	eeb0 5a63 	vmovhi.f32	s10, s7
 8010b12:	eeb0 5a64 	vmovls.f32	s10, s9
 8010b16:	eeb4 5ae5 	vcmpe.f32	s10, s11
 8010b1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b1e:	bf88      	it	hi
 8010b20:	eeb0 5a65 	vmovhi.f32	s10, s11
 8010b24:	eeb4 5ac6 	vcmpe.f32	s10, s12
 8010b28:	ee74 4aa3 	vadd.f32	s9, s9, s7
 8010b2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b30:	bf88      	it	hi
 8010b32:	eeb0 5a46 	vmovhi.f32	s10, s12
 8010b36:	ee75 5aa4 	vadd.f32	s11, s11, s9
 8010b3a:	eeb4 5ac4 	vcmpe.f32	s10, s8
 8010b3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b42:	ee36 6a25 	vadd.f32	s12, s12, s11
 8010b46:	bf88      	it	hi
 8010b48:	eeb0 5a44 	vmovhi.f32	s10, s8
 8010b4c:	2a05      	cmp	r2, #5
 8010b4e:	ee34 6a06 	vadd.f32	s12, s8, s12
 8010b52:	d065      	beq.n	8010c20 <iNemoEngine_API_Update+0x2150>
 8010b54:	f207 72dc 	addw	r2, r7, #2012	@ 0x7dc
 8010b58:	edd2 5a00 	vldr	s11, [r2]
 8010b5c:	f507 62fd 	add.w	r2, r7, #2024	@ 0x7e8
 8010b60:	eef4 5ae7 	vcmpe.f32	s11, s15
 8010b64:	ed92 3a00 	vldr	s6, [r2]
 8010b68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b6c:	bfa8      	it	ge
 8010b6e:	eef0 7a65 	vmovge.f32	s15, s11
 8010b72:	eef4 7ac3 	vcmpe.f32	s15, s6
 8010b76:	f207 72f4 	addw	r2, r7, #2036	@ 0x7f4
 8010b7a:	edd2 3a00 	vldr	s7, [r2]
 8010b7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b82:	bfb8      	it	lt
 8010b84:	eef0 7a43 	vmovlt.f32	s15, s6
 8010b88:	eef4 7ae3 	vcmpe.f32	s15, s7
 8010b8c:	f507 6200 	add.w	r2, r7, #2048	@ 0x800
 8010b90:	ed92 4a00 	vldr	s8, [r2]
 8010b94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b98:	bfb8      	it	lt
 8010b9a:	eef0 7a63 	vmovlt.f32	s15, s7
 8010b9e:	eef4 7ac4 	vcmpe.f32	s15, s8
 8010ba2:	f607 020c 	addw	r2, r7, #2060	@ 0x80c
 8010ba6:	edd2 4a00 	vldr	s9, [r2]
 8010baa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010bae:	bfb8      	it	lt
 8010bb0:	eef0 7a44 	vmovlt.f32	s15, s8
 8010bb4:	eef4 7ae4 	vcmpe.f32	s15, s9
 8010bb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010bbc:	eef4 5ac5 	vcmpe.f32	s11, s10
 8010bc0:	bfb8      	it	lt
 8010bc2:	eef0 7a64 	vmovlt.f32	s15, s9
 8010bc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010bca:	ee35 6a86 	vadd.f32	s12, s11, s12
 8010bce:	bf88      	it	hi
 8010bd0:	eef0 5a45 	vmovhi.f32	s11, s10
 8010bd4:	eef4 5ac3 	vcmpe.f32	s11, s6
 8010bd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010bdc:	bf88      	it	hi
 8010bde:	eef0 5a43 	vmovhi.f32	s11, s6
 8010be2:	eef4 5ae3 	vcmpe.f32	s11, s7
 8010be6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010bea:	ee33 6a06 	vadd.f32	s12, s6, s12
 8010bee:	bf88      	it	hi
 8010bf0:	eef0 5a63 	vmovhi.f32	s11, s7
 8010bf4:	eef4 5ac4 	vcmpe.f32	s11, s8
 8010bf8:	ee33 6a86 	vadd.f32	s12, s7, s12
 8010bfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c00:	bf88      	it	hi
 8010c02:	eef0 5a44 	vmovhi.f32	s11, s8
 8010c06:	ee34 6a06 	vadd.f32	s12, s8, s12
 8010c0a:	eef4 5ae4 	vcmpe.f32	s11, s9
 8010c0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c12:	ee34 6a86 	vadd.f32	s12, s9, s12
 8010c16:	bf8c      	ite	hi
 8010c18:	eeb0 5a64 	vmovhi.f32	s10, s9
 8010c1c:	eeb0 5a65 	vmovls.f32	s10, s11
 8010c20:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8010c24:	ee67 5aad 	vmul.f32	s11, s15, s27
 8010c28:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8010c88 <iNemoEngine_API_Update+0x21b8>
 8010c2c:	ee66 7a27 	vmul.f32	s15, s12, s15
 8010c30:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8010c8c <iNemoEngine_API_Update+0x21bc>
 8010c34:	eef4 5ac6 	vcmpe.f32	s11, s12
 8010c38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c3c:	f300 816b 	bgt.w	8010f16 <iNemoEngine_API_Update+0x2446>
 8010c40:	eef0 7ae7 	vabs.f32	s15, s15
 8010c44:	ee67 7aad 	vmul.f32	s15, s15, s27
 8010c48:	ed9f 6a11 	vldr	s12, [pc, #68]	@ 8010c90 <iNemoEngine_API_Update+0x21c0>
 8010c4c:	eef4 7ac6 	vcmpe.f32	s15, s12
 8010c50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c54:	f300 815f 	bgt.w	8010f16 <iNemoEngine_API_Update+0x2446>
 8010c58:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010c5a:	2a00      	cmp	r2, #0
 8010c5c:	f042 8117 	bne.w	8012e8e <iNemoEngine_API_Update+0x43be>
 8010c60:	2301      	movs	r3, #1
 8010c62:	9309      	str	r3, [sp, #36]	@ 0x24
 8010c64:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8010c68:	939f      	str	r3, [sp, #636]	@ 0x27c
 8010c6a:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8010c6e:	93a0      	str	r3, [sp, #640]	@ 0x280
 8010c70:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8010c74:	93a1      	str	r3, [sp, #644]	@ 0x284
 8010c76:	2300      	movs	r3, #0
 8010c78:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 8010c7c:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 8010c80:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
 8010c84:	707b      	strb	r3, [r7, #1]
 8010c86:	e00d      	b.n	8010ca4 <iNemoEngine_API_Update+0x21d4>
 8010c88:	3dcccccd 	.word	0x3dcccccd
 8010c8c:	3be56041 	.word	0x3be56041
 8010c90:	3e333333 	.word	0x3e333333
 8010c94:	42480000 	.word	0x42480000
 8010c98:	00000000 	.word	0x00000000
 8010c9c:	3fb33333 	.word	0x3fb33333
 8010ca0:	3ecccccd 	.word	0x3ecccccd
 8010ca4:	ed5f 7a05 	vldr	s15, [pc, #-20]	@ 8010c94 <iNemoEngine_API_Update+0x21c4>
 8010ca8:	eef4 9ae7 	vcmpe.f32	s19, s15
 8010cac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010cb0:	f2c0 823f 	blt.w	8011132 <iNemoEngine_API_Update+0x2662>
 8010cb4:	2300      	movs	r3, #0
 8010cb6:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 8010cba:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 8010cbe:	f887 31a2 	strb.w	r3, [r7, #418]	@ 0x1a2
 8010cc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010cc4:	2b01      	cmp	r3, #1
 8010cc6:	f000 8245 	beq.w	8011154 <iNemoEngine_API_Update+0x2684>
 8010cca:	edd7 3a75 	vldr	s7, [r7, #468]	@ 0x1d4
 8010cce:	ed97 4a7f 	vldr	s8, [r7, #508]	@ 0x1fc
 8010cd2:	eddd 2a69 	vldr	s5, [sp, #420]	@ 0x1a4
 8010cd6:	ed9d 3a6a 	vldr	s6, [sp, #424]	@ 0x1a8
 8010cda:	edd7 4a89 	vldr	s9, [r7, #548]	@ 0x224
 8010cde:	ed97 5a93 	vldr	s10, [r7, #588]	@ 0x24c
 8010ce2:	edd7 5a9d 	vldr	s11, [r7, #628]	@ 0x274
 8010ce6:	ed97 6aa7 	vldr	s12, [r7, #668]	@ 0x29c
 8010cea:	edd7 6ab1 	vldr	s13, [r7, #708]	@ 0x2c4
 8010cee:	ed97 7abb 	vldr	s14, [r7, #748]	@ 0x2ec
 8010cf2:	edd7 7ac5 	vldr	s15, [r7, #788]	@ 0x314
 8010cf6:	ed9d 2a6e 	vldr	s4, [sp, #440]	@ 0x1b8
 8010cfa:	eddd 0a6b 	vldr	s1, [sp, #428]	@ 0x1ac
 8010cfe:	ed9d 1a6c 	vldr	s2, [sp, #432]	@ 0x1b0
 8010d02:	eddd 1a6d 	vldr	s3, [sp, #436]	@ 0x1b4
 8010d06:	ed9d 0a71 	vldr	s0, [sp, #452]	@ 0x1c4
 8010d0a:	edcd 8a93 	vstr	s17, [sp, #588]	@ 0x24c
 8010d0e:	eee2 3aa2 	vfma.f32	s7, s5, s5
 8010d12:	ab8d      	add	r3, sp, #564	@ 0x234
 8010d14:	aa99      	add	r2, sp, #612	@ 0x264
 8010d16:	eea3 4a03 	vfma.f32	s8, s6, s6
 8010d1a:	a944      	add	r1, sp, #272	@ 0x110
 8010d1c:	f507 70d6 	add.w	r0, r7, #428	@ 0x1ac
 8010d20:	eddd 2a6f 	vldr	s5, [sp, #444]	@ 0x1bc
 8010d24:	ed9d 3a70 	vldr	s6, [sp, #448]	@ 0x1c0
 8010d28:	edc7 3a75 	vstr	s7, [r7, #468]	@ 0x1d4
 8010d2c:	eea1 5a01 	vfma.f32	s10, s2, s2
 8010d30:	ad7a      	add	r5, sp, #488	@ 0x1e8
 8010d32:	eea2 6a02 	vfma.f32	s12, s4, s4
 8010d36:	eee2 6aa2 	vfma.f32	s13, s5, s5
 8010d3a:	eea3 7a03 	vfma.f32	s14, s6, s6
 8010d3e:	eee0 7a00 	vfma.f32	s15, s0, s0
 8010d42:	eee0 4aa0 	vfma.f32	s9, s1, s1
 8010d46:	eee1 5aa1 	vfma.f32	s11, s3, s3
 8010d4a:	ed87 5a93 	vstr	s10, [r7, #588]	@ 0x24c
 8010d4e:	ed87 4a7f 	vstr	s8, [r7, #508]	@ 0x1fc
 8010d52:	edc7 4a89 	vstr	s9, [r7, #548]	@ 0x224
 8010d56:	edc7 5a9d 	vstr	s11, [r7, #628]	@ 0x274
 8010d5a:	ed87 6aa7 	vstr	s12, [r7, #668]	@ 0x29c
 8010d5e:	edc7 6ab1 	vstr	s13, [r7, #708]	@ 0x2c4
 8010d62:	ed87 7abb 	vstr	s14, [r7, #748]	@ 0x2ec
 8010d66:	edc7 7ac5 	vstr	s15, [r7, #788]	@ 0x314
 8010d6a:	9300      	str	r3, [sp, #0]
 8010d6c:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8010d6e:	edcd 8a94 	vstr	s17, [sp, #592]	@ 0x250
 8010d72:	edcd 8a95 	vstr	s17, [sp, #596]	@ 0x254
 8010d76:	f7fc fb67 	bl	800d448 <kf_update>
 8010d7a:	ed97 6a6d 	vldr	s12, [r7, #436]	@ 0x1b4
 8010d7e:	edd7 5a6c 	vldr	s11, [r7, #432]	@ 0x1b0
 8010d82:	edd7 6a6e 	vldr	s13, [r7, #440]	@ 0x1b8
 8010d86:	edcd 5a5c 	vstr	s11, [sp, #368]	@ 0x170
 8010d8a:	ee26 7a06 	vmul.f32	s14, s12, s12
 8010d8e:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8010d92:	eea5 7aa5 	vfma.f32	s14, s11, s11
 8010d96:	aa58      	add	r2, sp, #352	@ 0x160
 8010d98:	4611      	mov	r1, r2
 8010d9a:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 8010d9e:	eea6 7aa6 	vfma.f32	s14, s13, s13
 8010da2:	4650      	mov	r0, sl
 8010da4:	ed8d 6a5d 	vstr	s12, [sp, #372]	@ 0x174
 8010da8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8010dac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010db0:	bf4c      	ite	mi
 8010db2:	ee37 5ac7 	vsubmi.f32	s10, s15, s14
 8010db6:	ed5f 7a48 	vldrpl	s15, [pc, #-288]	@ 8010c98 <iNemoEngine_API_Update+0x21c8>
 8010dba:	edcd 6a5e 	vstr	s13, [sp, #376]	@ 0x178
 8010dbe:	bf48      	it	mi
 8010dc0:	eef1 7ac5 	vsqrtmi.f32	s15, s10
 8010dc4:	eea7 7aa7 	vfma.f32	s14, s15, s15
 8010dc8:	edcd 7a5f 	vstr	s15, [sp, #380]	@ 0x17c
 8010dcc:	eeb1 5ac7 	vsqrt.f32	s10, s14
 8010dd0:	ee84 7a85 	vdiv.f32	s14, s9, s10
 8010dd4:	ee67 5a25 	vmul.f32	s11, s14, s11
 8010dd8:	ee27 6a06 	vmul.f32	s12, s14, s12
 8010ddc:	ee67 6a26 	vmul.f32	s13, s14, s13
 8010de0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010de4:	edca 5a00 	vstr	s11, [sl]
 8010de8:	ed8a 6a01 	vstr	s12, [sl, #4]
 8010dec:	edca 6a02 	vstr	s13, [sl, #8]
 8010df0:	edca 7a03 	vstr	s15, [sl, #12]
 8010df4:	f7fc f968 	bl	800d0c8 <qmult>
 8010df8:	edd2 6a01 	vldr	s13, [r2, #4]
 8010dfc:	ed92 6a00 	vldr	s12, [r2]
 8010e00:	ed92 7a02 	vldr	s14, [r2, #8]
 8010e04:	edd2 5a03 	vldr	s11, [r2, #12]
 8010e08:	9e31      	ldr	r6, [sp, #196]	@ 0xc4
 8010e0a:	ee66 7aa6 	vmul.f32	s15, s13, s13
 8010e0e:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 8010e12:	eee6 7a06 	vfma.f32	s15, s12, s12
 8010e16:	f50d 7ce4 	add.w	ip, sp, #456	@ 0x1c8
 8010e1a:	eee7 7a07 	vfma.f32	s15, s14, s14
 8010e1e:	eee5 7aa5 	vfma.f32	s15, s11, s11
 8010e22:	eeb1 5ae7 	vsqrt.f32	s10, s15
 8010e26:	eec4 7a85 	vdiv.f32	s15, s9, s10
 8010e2a:	ee27 6a86 	vmul.f32	s12, s15, s12
 8010e2e:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8010e32:	ee27 7a87 	vmul.f32	s14, s15, s14
 8010e36:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8010e3a:	ed8d 6a54 	vstr	s12, [sp, #336]	@ 0x150
 8010e3e:	edcd 6a55 	vstr	s13, [sp, #340]	@ 0x154
 8010e42:	ed8d 7a56 	vstr	s14, [sp, #344]	@ 0x158
 8010e46:	edcd 7a57 	vstr	s15, [sp, #348]	@ 0x15c
 8010e4a:	4664      	mov	r4, ip
 8010e4c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8010e4e:	42ac      	cmp	r4, r5
 8010e50:	f106 0610 	add.w	r6, r6, #16
 8010e54:	f10c 0c10 	add.w	ip, ip, #16
 8010e58:	f846 0c10 	str.w	r0, [r6, #-16]
 8010e5c:	f846 1c0c 	str.w	r1, [r6, #-12]
 8010e60:	f846 2c08 	str.w	r2, [r6, #-8]
 8010e64:	f846 3c04 	str.w	r3, [r6, #-4]
 8010e68:	d1ef      	bne.n	8010e4a <iNemoEngine_API_Update+0x237a>
 8010e6a:	f8dc 0000 	ldr.w	r0, [ip]
 8010e6e:	6030      	str	r0, [r6, #0]
 8010e70:	9a2b      	ldr	r2, [sp, #172]	@ 0xac
 8010e72:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8010e76:	6013      	str	r3, [r2, #0]
 8010e78:	9a2c      	ldr	r2, [sp, #176]	@ 0xb0
 8010e7a:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8010e7e:	6013      	str	r3, [r2, #0]
 8010e80:	9a2d      	ldr	r2, [sp, #180]	@ 0xb4
 8010e82:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8010e86:	6013      	str	r3, [r2, #0]
 8010e88:	ac54      	add	r4, sp, #336	@ 0x150
 8010e8a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8010e8c:	9c2a      	ldr	r4, [sp, #168]	@ 0xa8
 8010e8e:	60e3      	str	r3, [r4, #12]
 8010e90:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8010e92:	6020      	str	r0, [r4, #0]
 8010e94:	6061      	str	r1, [r4, #4]
 8010e96:	60a2      	str	r2, [r4, #8]
 8010e98:	edd7 8a75 	vldr	s17, [r7, #468]	@ 0x1d4
 8010e9c:	ed83 6a00 	vstr	s12, [r3]
 8010ea0:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8010ea2:	edc3 6a00 	vstr	s13, [r3]
 8010ea6:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 8010ea8:	ed83 7a00 	vstr	s14, [r3]
 8010eac:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8010eae:	edc3 7a00 	vstr	s15, [r3]
 8010eb2:	f7fd bec1 	b.w	800ec38 <iNemoEngine_API_Update+0x168>
 8010eb6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8010eb8:	2b00      	cmp	r3, #0
 8010eba:	f43f ab95 	beq.w	80105e8 <iNemoEngine_API_Update+0x1b18>
 8010ebe:	ed5f 7a89 	vldr	s15, [pc, #-548]	@ 8010c9c <iNemoEngine_API_Update+0x21cc>
 8010ec2:	2301      	movs	r3, #1
 8010ec4:	eeb4 eae7 	vcmpe.f32	s28, s15
 8010ec8:	f88d 3112 	strb.w	r3, [sp, #274]	@ 0x112
 8010ecc:	f88d 3119 	strb.w	r3, [sp, #281]	@ 0x119
 8010ed0:	f88d 311b 	strb.w	r3, [sp, #283]	@ 0x11b
 8010ed4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ed8:	f240 1301 	movw	r3, #257	@ 0x101
 8010edc:	f8ad 3110 	strh.w	r3, [sp, #272]	@ 0x110
 8010ee0:	f73f ab82 	bgt.w	80105e8 <iNemoEngine_API_Update+0x1b18>
 8010ee4:	ed5f 7a92 	vldr	s15, [pc, #-584]	@ 8010ca0 <iNemoEngine_API_Update+0x21d0>
 8010ee8:	eeb4 eae7 	vcmpe.f32	s28, s15
 8010eec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ef0:	f53f ab7a 	bmi.w	80105e8 <iNemoEngine_API_Update+0x1b18>
 8010ef4:	eddd 7a2e 	vldr	s15, [sp, #184]	@ 0xb8
 8010ef8:	eef4 4ae7 	vcmpe.f32	s9, s15
 8010efc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f00:	bfb8      	it	lt
 8010f02:	eef0 4a67 	vmovlt.f32	s9, s15
 8010f06:	edcd 4a8d 	vstr	s9, [sp, #564]	@ 0x234
 8010f0a:	edcd 4a8e 	vstr	s9, [sp, #568]	@ 0x238
 8010f0e:	edcd 4a8f 	vstr	s9, [sp, #572]	@ 0x23c
 8010f12:	f7ff bb72 	b.w	80105fa <iNemoEngine_API_Update+0x1b2a>
 8010f16:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010f18:	2300      	movs	r3, #0
 8010f1a:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 8010f1e:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 8010f22:	2a00      	cmp	r2, #0
 8010f24:	f43f ae9e 	beq.w	8010c64 <iNemoEngine_API_Update+0x2194>
 8010f28:	f002 02fd 	and.w	r2, r2, #253	@ 0xfd
 8010f2c:	2a01      	cmp	r2, #1
 8010f2e:	f001 8240 	beq.w	80123b2 <iNemoEngine_API_Update+0x38e2>
 8010f32:	9303      	str	r3, [sp, #12]
 8010f34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010f36:	2b02      	cmp	r3, #2
 8010f38:	f041 823a 	bne.w	80123b0 <iNemoEngine_API_Update+0x38e0>
 8010f3c:	eddd 7a14 	vldr	s15, [sp, #80]	@ 0x50
 8010f40:	ed9d 6a11 	vldr	s12, [sp, #68]	@ 0x44
 8010f44:	eddd 5a12 	vldr	s11, [sp, #72]	@ 0x48
 8010f48:	f897 21a4 	ldrb.w	r2, [r7, #420]	@ 0x1a4
 8010f4c:	ee87 6a86 	vdiv.f32	s12, s15, s12
 8010f50:	f240 1301 	movw	r3, #257	@ 0x101
 8010f54:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 8010f58:	2301      	movs	r3, #1
 8010f5a:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 8010f5e:	eddd 7a0c 	vldr	s15, [sp, #48]	@ 0x30
 8010f62:	ed8d 6a47 	vstr	s12, [sp, #284]	@ 0x11c
 8010f66:	ee87 5aa5 	vdiv.f32	s10, s15, s11
 8010f6a:	eddd 5a13 	vldr	s11, [sp, #76]	@ 0x4c
 8010f6e:	eddd 7a16 	vldr	s15, [sp, #88]	@ 0x58
 8010f72:	ed8d 5a48 	vstr	s10, [sp, #288]	@ 0x120
 8010f76:	eec7 7aa5 	vdiv.f32	s15, s15, s11
 8010f7a:	edd7 5a64 	vldr	s11, [r7, #400]	@ 0x190
 8010f7e:	edcd 7a49 	vstr	s15, [sp, #292]	@ 0x124
 8010f82:	eef4 4a00 	vmov.f32	s9, #64	@ 0x3e000000  0.125
 8010f86:	ee65 5aa4 	vmul.f32	s11, s11, s9
 8010f8a:	eef4 5ac8 	vcmpe.f32	s11, s16
 8010f8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f92:	f281 8251 	bge.w	8012438 <iNemoEngine_API_Update+0x3968>
 8010f96:	eddd 5a11 	vldr	s11, [sp, #68]	@ 0x44
 8010f9a:	eddd 4a14 	vldr	s9, [sp, #80]	@ 0x50
 8010f9e:	eef4 5ae4 	vcmpe.f32	s11, s9
 8010fa2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010fa6:	f341 863f 	ble.w	8012c28 <iNemoEngine_API_Update+0x4158>
 8010faa:	eddd 5a12 	vldr	s11, [sp, #72]	@ 0x48
 8010fae:	eddd 4a0c 	vldr	s9, [sp, #48]	@ 0x30
 8010fb2:	eef4 5ae4 	vcmpe.f32	s11, s9
 8010fb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010fba:	f341 8635 	ble.w	8012c28 <iNemoEngine_API_Update+0x4158>
 8010fbe:	eddd 5a13 	vldr	s11, [sp, #76]	@ 0x4c
 8010fc2:	eddd 4a16 	vldr	s9, [sp, #88]	@ 0x58
 8010fc6:	eef4 5ae4 	vcmpe.f32	s11, s9
 8010fca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010fce:	f341 862b 	ble.w	8012c28 <iNemoEngine_API_Update+0x4158>
 8010fd2:	eef5 5a00 	vmov.f32	s11, #80	@ 0x3e800000  0.250
 8010fd6:	eeb4 7ae5 	vcmpe.f32	s14, s11
 8010fda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010fde:	f141 8623 	bpl.w	8012c28 <iNemoEngine_API_Update+0x4158>
 8010fe2:	ee36 6a05 	vadd.f32	s12, s12, s10
 8010fe6:	eef7 5a08 	vmov.f32	s11, #120	@ 0x3fc00000  1.5
 8010fea:	ee77 7a86 	vadd.f32	s15, s15, s12
 8010fee:	eef4 7ae5 	vcmpe.f32	s15, s11
 8010ff2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ff6:	f141 8617 	bpl.w	8012c28 <iNemoEngine_API_Update+0x4158>
 8010ffa:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8010ffe:	2300      	movs	r3, #0
 8011000:	ee68 8aa7 	vmul.f32	s17, s17, s15
 8011004:	f8a7 31a6 	strh.w	r3, [r7, #422]	@ 0x1a6
 8011008:	2a00      	cmp	r2, #0
 801100a:	f041 8237 	bne.w	801247c <iNemoEngine_API_Update+0x39ac>
 801100e:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8011010:	a84a      	add	r0, sp, #296	@ 0x128
 8011012:	f04f 32ff 	mov.w	r2, #4294967295
 8011016:	460b      	mov	r3, r1
 8011018:	edd1 7a00 	vldr	s15, [r1]
 801101c:	3201      	adds	r2, #1
 801101e:	330c      	adds	r3, #12
 8011020:	3104      	adds	r1, #4
 8011022:	461d      	mov	r5, r3
 8011024:	edd5 6a00 	vldr	s13, [r5]
 8011028:	330c      	adds	r3, #12
 801102a:	429c      	cmp	r4, r3
 801102c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011030:	d1f7      	bne.n	8011022 <iNemoEngine_API_Update+0x2552>
 8011032:	2a02      	cmp	r2, #2
 8011034:	ece0 7a01 	vstmia	r0!, {s15}
 8011038:	f104 0404 	add.w	r4, r4, #4
 801103c:	d1eb      	bne.n	8011016 <iNemoEngine_API_Update+0x2546>
 801103e:	eddf 7ae8 	vldr	s15, [pc, #928]	@ 80113e0 <iNemoEngine_API_Update+0x2910>
 8011042:	ed9d 5a4a 	vldr	s10, [sp, #296]	@ 0x128
 8011046:	eddd 5a4b 	vldr	s11, [sp, #300]	@ 0x12c
 801104a:	ed9d 6a4c 	vldr	s12, [sp, #304]	@ 0x130
 801104e:	9c33      	ldr	r4, [sp, #204]	@ 0xcc
 8011050:	f507 70ac 	add.w	r0, r7, #344	@ 0x158
 8011054:	ee25 5a27 	vmul.f32	s10, s10, s15
 8011058:	ee65 5aa7 	vmul.f32	s11, s11, s15
 801105c:	ee26 6a27 	vmul.f32	s12, s12, s15
 8011060:	f507 71b2 	add.w	r1, r7, #356	@ 0x164
 8011064:	4602      	mov	r2, r0
 8011066:	edd2 7a7c 	vldr	s15, [r2, #496]	@ 0x1f0
 801106a:	f5a2 73ae 	sub.w	r3, r2, #348	@ 0x15c
 801106e:	edd3 6ad6 	vldr	s13, [r3, #856]	@ 0x358
 8011072:	eef4 7ae6 	vcmpe.f32	s15, s13
 8011076:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801107a:	f103 030c 	add.w	r3, r3, #12
 801107e:	bf88      	it	hi
 8011080:	eef0 7a66 	vmovhi.f32	s15, s13
 8011084:	4293      	cmp	r3, r2
 8011086:	d1f2      	bne.n	801106e <iNemoEngine_API_Update+0x259e>
 8011088:	1d1a      	adds	r2, r3, #4
 801108a:	4291      	cmp	r1, r2
 801108c:	ece4 7a01 	vstmia	r4!, {s15}
 8011090:	d1e9      	bne.n	8011066 <iNemoEngine_API_Update+0x2596>
 8011092:	eddd 4a47 	vldr	s9, [sp, #284]	@ 0x11c
 8011096:	eddd 7a48 	vldr	s15, [sp, #288]	@ 0x120
 801109a:	eddd 6a49 	vldr	s13, [sp, #292]	@ 0x124
 801109e:	787b      	ldrb	r3, [r7, #1]
 80110a0:	eedd 4a85 	vfnms.f32	s9, s27, s10
 80110a4:	eedd 7aa5 	vfnms.f32	s15, s27, s11
 80110a8:	eedd 6a86 	vfnms.f32	s13, s27, s12
 80110ac:	eeb0 5a67 	vmov.f32	s10, s15
 80110b0:	edcd 4a4a 	vstr	s9, [sp, #296]	@ 0x128
 80110b4:	edcd 7a4b 	vstr	s15, [sp, #300]	@ 0x12c
 80110b8:	edcd 6a4c 	vstr	s13, [sp, #304]	@ 0x130
 80110bc:	b13b      	cbz	r3, 80110ce <iNemoEngine_API_Update+0x25fe>
 80110be:	eef1 7a00 	vmov.f32	s15, #16	@ 0x40800000  4.0
 80110c2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80110c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80110ca:	f101 8627 	bmi.w	8012d1c <iNemoEngine_API_Update+0x424c>
 80110ce:	f897 21a1 	ldrb.w	r2, [r7, #417]	@ 0x1a1
 80110d2:	2a1e      	cmp	r2, #30
 80110d4:	f001 8753 	beq.w	8012f7e <iNemoEngine_API_Update+0x44ae>
 80110d8:	1c53      	adds	r3, r2, #1
 80110da:	2aff      	cmp	r2, #255	@ 0xff
 80110dc:	bf14      	ite	ne
 80110de:	b2db      	uxtbne	r3, r3
 80110e0:	23ff      	moveq	r3, #255	@ 0xff
 80110e2:	f887 31a1 	strb.w	r3, [r7, #417]	@ 0x1a1
 80110e6:	9b03      	ldr	r3, [sp, #12]
 80110e8:	9309      	str	r3, [sp, #36]	@ 0x24
 80110ea:	2300      	movs	r3, #0
 80110ec:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
 80110f0:	e5d8      	b.n	8010ca4 <iNemoEngine_API_Update+0x21d4>
 80110f2:	2b00      	cmp	r3, #0
 80110f4:	f340 82d0 	ble.w	8011698 <iNemoEngine_API_Update+0x2bc8>
 80110f8:	3b01      	subs	r3, #1
 80110fa:	65bb      	str	r3, [r7, #88]	@ 0x58
 80110fc:	2300      	movs	r3, #0
 80110fe:	f8ad 3110 	strh.w	r3, [sp, #272]	@ 0x110
 8011102:	f88d 3112 	strb.w	r3, [sp, #274]	@ 0x112
 8011106:	f88d 3119 	strb.w	r3, [sp, #281]	@ 0x119
 801110a:	f88d 311b 	strb.w	r3, [sp, #283]	@ 0x11b
 801110e:	f7ff bab8 	b.w	8010682 <iNemoEngine_API_Update+0x1bb2>
 8011112:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8011114:	f362 0307 	bfi	r3, r2, #0, #8
 8011118:	f362 230f 	bfi	r3, r2, #8, #8
 801111c:	7bba      	ldrb	r2, [r7, #14]
 801111e:	f88d 2115 	strb.w	r2, [sp, #277]	@ 0x115
 8011122:	f362 4317 	bfi	r3, r2, #16, #8
 8011126:	f362 631f 	bfi	r3, r2, #24, #8
 801112a:	f8cd 3111 	str.w	r3, [sp, #273]	@ 0x111
 801112e:	f7ff ba3a 	b.w	80105a6 <iNemoEngine_API_Update+0x1ad6>
 8011132:	f897 31a2 	ldrb.w	r3, [r7, #418]	@ 0x1a2
 8011136:	2b31      	cmp	r3, #49	@ 0x31
 8011138:	f63f adc3 	bhi.w	8010cc2 <iNemoEngine_API_Update+0x21f2>
 801113c:	3301      	adds	r3, #1
 801113e:	f887 31a2 	strb.w	r3, [r7, #418]	@ 0x1a2
 8011142:	2300      	movs	r3, #0
 8011144:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 8011148:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 801114c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801114e:	2b01      	cmp	r3, #1
 8011150:	f47f adbb 	bne.w	8010cca <iNemoEngine_API_Update+0x21fa>
 8011154:	ed9d 5a90 	vldr	s10, [sp, #576]	@ 0x240
 8011158:	eddd 6a69 	vldr	s13, [sp, #420]	@ 0x1a4
 801115c:	eddd 5a91 	vldr	s11, [sp, #580]	@ 0x244
 8011160:	ed9d 7a6a 	vldr	s14, [sp, #424]	@ 0x1a8
 8011164:	ed9d 6a92 	vldr	s12, [sp, #584]	@ 0x248
 8011168:	eddd 7a6b 	vldr	s15, [sp, #428]	@ 0x1ac
 801116c:	eef6 4a08 	vmov.f32	s9, #104	@ 0x3f400000  0.750
 8011170:	ee25 5a24 	vmul.f32	s10, s10, s9
 8011174:	ee76 6aa6 	vadd.f32	s13, s13, s13
 8011178:	ee65 5aa4 	vmul.f32	s11, s11, s9
 801117c:	ee37 7a07 	vadd.f32	s14, s14, s14
 8011180:	ee26 6a24 	vmul.f32	s12, s12, s9
 8011184:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8011188:	ed8d 5a90 	vstr	s10, [sp, #576]	@ 0x240
 801118c:	edcd 6a69 	vstr	s13, [sp, #420]	@ 0x1a4
 8011190:	edcd 5a91 	vstr	s11, [sp, #580]	@ 0x244
 8011194:	ed8d 7a6a 	vstr	s14, [sp, #424]	@ 0x1a8
 8011198:	ed8d 6a92 	vstr	s12, [sp, #584]	@ 0x248
 801119c:	edcd 7a6b 	vstr	s15, [sp, #428]	@ 0x1ac
 80111a0:	e593      	b.n	8010cca <iNemoEngine_API_Update+0x21fa>
 80111a2:	eef1 6a66 	vneg.f32	s13, s13
 80111a6:	f7fe bc48 	b.w	800fa3a <iNemoEngine_API_Update+0xf6a>
 80111aa:	eeb1 5a45 	vneg.f32	s10, s10
 80111ae:	f7fe bc20 	b.w	800f9f2 <iNemoEngine_API_Update+0xf22>
 80111b2:	f9b7 3974 	ldrsh.w	r3, [r7, #2420]	@ 0x974
 80111b6:	2b00      	cmp	r3, #0
 80111b8:	f341 8083 	ble.w	80122c2 <iNemoEngine_API_Update+0x37f2>
 80111bc:	3b01      	subs	r3, #1
 80111be:	f8a7 3974 	strh.w	r3, [r7, #2420]	@ 0x974
 80111c2:	f7fd bcac 	b.w	800eb1e <iNemoEngine_API_Update+0x4e>
 80111c6:	ee6a 7a0a 	vmul.f32	s15, s20, s20
 80111ca:	ee6a 9a09 	vmul.f32	s19, s20, s18
 80111ce:	eee8 7aa8 	vfma.f32	s15, s17, s17
 80111d2:	eee8 9a28 	vfma.f32	s19, s16, s17
 80111d6:	eee8 7a48 	vfms.f32	s15, s16, s16
 80111da:	eee9 7a49 	vfms.f32	s15, s18, s18
 80111de:	ee17 0a90 	vmov	r0, s15
 80111e2:	f7ef f955 	bl	8000490 <__aeabi_f2d>
 80111e6:	ee79 7aa9 	vadd.f32	s15, s19, s19
 80111ea:	4602      	mov	r2, r0
 80111ec:	460b      	mov	r3, r1
 80111ee:	ee17 0a90 	vmov	r0, s15
 80111f2:	ec43 2b18 	vmov	d8, r2, r3
 80111f6:	f7ef f94b 	bl	8000490 <__aeabi_f2d>
 80111fa:	eeb0 1a48 	vmov.f32	s2, s16
 80111fe:	eef0 1a68 	vmov.f32	s3, s17
 8011202:	ec41 0b10 	vmov	d0, r0, r1
 8011206:	f002 fa01 	bl	801360c <atan2>
 801120a:	a373      	add	r3, pc, #460	@ (adr r3, 80113d8 <iNemoEngine_API_Update+0x2908>)
 801120c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011210:	ec51 0b10 	vmov	r0, r1, d0
 8011214:	f7ef f994 	bl	8000540 <__aeabi_dmul>
 8011218:	4b72      	ldr	r3, [pc, #456]	@ (80113e4 <iNemoEngine_API_Update+0x2914>)
 801121a:	2200      	movs	r2, #0
 801121c:	f7ee ffd8 	bl	80001d0 <__aeabi_dsub>
 8011220:	f7ef fc3e 	bl	8000aa0 <__aeabi_d2f>
 8011224:	ee09 0a90 	vmov	s19, r0
 8011228:	f7fd bd9b 	b.w	800ed62 <iNemoEngine_API_Update+0x292>
 801122c:	ee6a 7a0a 	vmul.f32	s15, s20, s20
 8011230:	ee6a 9a09 	vmul.f32	s19, s20, s18
 8011234:	eee8 7aa8 	vfma.f32	s15, s17, s17
 8011238:	eee8 9a28 	vfma.f32	s19, s16, s17
 801123c:	eee8 7a48 	vfms.f32	s15, s16, s16
 8011240:	eee9 7a49 	vfms.f32	s15, s18, s18
 8011244:	ee17 0a90 	vmov	r0, s15
 8011248:	f7ef f922 	bl	8000490 <__aeabi_f2d>
 801124c:	ee79 7aa9 	vadd.f32	s15, s19, s19
 8011250:	4602      	mov	r2, r0
 8011252:	460b      	mov	r3, r1
 8011254:	ee17 0a90 	vmov	r0, s15
 8011258:	ec43 2b18 	vmov	d8, r2, r3
 801125c:	f7ef f918 	bl	8000490 <__aeabi_f2d>
 8011260:	eeb0 1a48 	vmov.f32	s2, s16
 8011264:	eef0 1a68 	vmov.f32	s3, s17
 8011268:	ec41 0b10 	vmov	d0, r0, r1
 801126c:	f002 f9ce 	bl	801360c <atan2>
 8011270:	a359      	add	r3, pc, #356	@ (adr r3, 80113d8 <iNemoEngine_API_Update+0x2908>)
 8011272:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011276:	ec51 0b10 	vmov	r0, r1, d0
 801127a:	f7ef f961 	bl	8000540 <__aeabi_dmul>
 801127e:	4b59      	ldr	r3, [pc, #356]	@ (80113e4 <iNemoEngine_API_Update+0x2914>)
 8011280:	2200      	movs	r2, #0
 8011282:	f7ee ffa7 	bl	80001d4 <__adddf3>
 8011286:	f7ef fc0b 	bl	8000aa0 <__aeabi_d2f>
 801128a:	ee09 0a90 	vmov	s19, r0
 801128e:	f7fd bd68 	b.w	800ed62 <iNemoEngine_API_Update+0x292>
 8011292:	3305      	adds	r3, #5
 8011294:	65bb      	str	r3, [r7, #88]	@ 0x58
 8011296:	f7ff b9f4 	b.w	8010682 <iNemoEngine_API_Update+0x1bb2>
 801129a:	2a00      	cmp	r2, #0
 801129c:	f43f a9be 	beq.w	801061c <iNemoEngine_API_Update+0x1b4c>
 80112a0:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 80112a4:	ee76 7a45 	vsub.f32	s15, s12, s10
 80112a8:	eeb0 6ae7 	vabs.f32	s12, s15
 80112ac:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80112b0:	eeb4 6ac4 	vcmpe.f32	s12, s8
 80112b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80112b8:	eef4 7ac5 	vcmpe.f32	s15, s10
 80112bc:	bfb8      	it	lt
 80112be:	eeb0 6a44 	vmovlt.f32	s12, s8
 80112c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80112c6:	ed8d 6a97 	vstr	s12, [sp, #604]	@ 0x25c
 80112ca:	f77f a9ae 	ble.w	801062a <iNemoEngine_API_Update+0x1b5a>
 80112ce:	ed9d 6a90 	vldr	s12, [sp, #576]	@ 0x240
 80112d2:	ee26 5a06 	vmul.f32	s10, s12, s12
 80112d6:	eeb4 5ae7 	vcmpe.f32	s10, s15
 80112da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80112de:	f57f a9a4 	bpl.w	801062a <iNemoEngine_API_Update+0x1b5a>
 80112e2:	ee26 6a27 	vmul.f32	s12, s12, s15
 80112e6:	ed8d 6a90 	vstr	s12, [sp, #576]	@ 0x240
 80112ea:	ed9d 6a91 	vldr	s12, [sp, #580]	@ 0x244
 80112ee:	ee26 6a27 	vmul.f32	s12, s12, s15
 80112f2:	ed8d 6a91 	vstr	s12, [sp, #580]	@ 0x244
 80112f6:	ed9d 6a92 	vldr	s12, [sp, #584]	@ 0x248
 80112fa:	ee66 7a27 	vmul.f32	s15, s12, s15
 80112fe:	edcd 7a92 	vstr	s15, [sp, #584]	@ 0x248
 8011302:	f7ff b992 	b.w	801062a <iNemoEngine_API_Update+0x1b5a>
 8011306:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 801130a:	eef4 7ac6 	vcmpe.f32	s15, s12
 801130e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011312:	bfc4      	itt	gt
 8011314:	f8ad 3113 	strhgt.w	r3, [sp, #275]	@ 0x113
 8011318:	f88d 3115 	strbgt.w	r3, [sp, #277]	@ 0x115
 801131c:	f7ff b943 	b.w	80105a6 <iNemoEngine_API_Update+0x1ad6>
 8011320:	eddf 9a31 	vldr	s19, [pc, #196]	@ 80113e8 <iNemoEngine_API_Update+0x2918>
 8011324:	eddf 3a31 	vldr	s7, [pc, #196]	@ 80113ec <iNemoEngine_API_Update+0x291c>
 8011328:	eddf 4a31 	vldr	s9, [pc, #196]	@ 80113f0 <iNemoEngine_API_Update+0x2920>
 801132c:	ed9f 5a31 	vldr	s10, [pc, #196]	@ 80113f4 <iNemoEngine_API_Update+0x2924>
 8011330:	ed9f 6a31 	vldr	s12, [pc, #196]	@ 80113f8 <iNemoEngine_API_Update+0x2928>
 8011334:	ee68 8aa9 	vmul.f32	s17, s17, s19
 8011338:	f7ff b8c4 	b.w	80104c4 <iNemoEngine_API_Update+0x19f4>
 801133c:	edd7 7a73 	vldr	s15, [r7, #460]	@ 0x1cc
 8011340:	2600      	movs	r6, #0
 8011342:	f7fe bfc0 	b.w	80102c6 <iNemoEngine_API_Update+0x17f6>
 8011346:	ee07 3a90 	vmov	s15, r3
 801134a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801134e:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 80113fc <iNemoEngine_API_Update+0x292c>
 8011352:	ee27 7a27 	vmul.f32	s14, s14, s15
 8011356:	f7fd bdc6 	b.w	800eee6 <iNemoEngine_API_Update+0x416>
 801135a:	eddf 9a29 	vldr	s19, [pc, #164]	@ 8011400 <iNemoEngine_API_Update+0x2930>
 801135e:	4a29      	ldr	r2, [pc, #164]	@ (8011404 <iNemoEngine_API_Update+0x2934>)
 8011360:	eef0 8a67 	vmov.f32	s17, s15
 8011364:	f7fd bda3 	b.w	800eeae <iNemoEngine_API_Update+0x3de>
 8011368:	ee78 7a27 	vadd.f32	s15, s16, s15
 801136c:	ee17 0a90 	vmov	r0, s15
 8011370:	f7ef f88e 	bl	8000490 <__aeabi_f2d>
 8011374:	ec41 0b10 	vmov	d0, r0, r1
 8011378:	f002 fbba 	bl	8013af0 <floor>
 801137c:	ec51 0b10 	vmov	r0, r1, d0
 8011380:	f7ef fb8e 	bl	8000aa0 <__aeabi_d2f>
 8011384:	ee08 0a10 	vmov	s16, r0
 8011388:	f7fe b891 	b.w	800f4ae <iNemoEngine_API_Update+0x9de>
 801138c:	ee7e 7aa7 	vadd.f32	s15, s29, s15
 8011390:	ee17 0a90 	vmov	r0, s15
 8011394:	f7ef f87c 	bl	8000490 <__aeabi_f2d>
 8011398:	ec41 0b10 	vmov	d0, r0, r1
 801139c:	f002 fba8 	bl	8013af0 <floor>
 80113a0:	ec51 0b10 	vmov	r0, r1, d0
 80113a4:	f7ef fb7c 	bl	8000aa0 <__aeabi_d2f>
 80113a8:	ee0e 0a90 	vmov	s29, r0
 80113ac:	f7fe b816 	b.w	800f3dc <iNemoEngine_API_Update+0x90c>
 80113b0:	ee78 7a27 	vadd.f32	s15, s16, s15
 80113b4:	ee17 0a90 	vmov	r0, s15
 80113b8:	f7ef f86a 	bl	8000490 <__aeabi_f2d>
 80113bc:	ec41 0b10 	vmov	d0, r0, r1
 80113c0:	f002 fb96 	bl	8013af0 <floor>
 80113c4:	ec51 0b10 	vmov	r0, r1, d0
 80113c8:	f7ef fb6a 	bl	8000aa0 <__aeabi_d2f>
 80113cc:	ee08 0a10 	vmov	s16, r0
 80113d0:	f7fd bfd9 	b.w	800f386 <iNemoEngine_API_Update+0x8b6>
 80113d4:	f3af 8000 	nop.w
 80113d8:	20000000 	.word	0x20000000
 80113dc:	404ca5dc 	.word	0x404ca5dc
 80113e0:	3d088889 	.word	0x3d088889
 80113e4:	40568000 	.word	0x40568000
 80113e8:	43168000 	.word	0x43168000
 80113ec:	391d4951 	.word	0x391d4951
 80113f0:	383cbe62 	.word	0x383cbe62
 80113f4:	3c75c28f 	.word	0x3c75c28f
 80113f8:	469c3e00 	.word	0x469c3e00
 80113fc:	3d4ccccd 	.word	0x3d4ccccd
 8011400:	3dcccccd 	.word	0x3dcccccd
 8011404:	3a83126f 	.word	0x3a83126f
 8011408:	ee79 7a27 	vadd.f32	s15, s18, s15
 801140c:	ee17 0a90 	vmov	r0, s15
 8011410:	f7ef f83e 	bl	8000490 <__aeabi_f2d>
 8011414:	ec41 0b10 	vmov	d0, r0, r1
 8011418:	f002 fb6a 	bl	8013af0 <floor>
 801141c:	ec51 0b10 	vmov	r0, r1, d0
 8011420:	f7ef fb3e 	bl	8000aa0 <__aeabi_d2f>
 8011424:	ee09 0a10 	vmov	s18, r0
 8011428:	f7fd bf82 	b.w	800f330 <iNemoEngine_API_Update+0x860>
 801142c:	ee77 7ae3 	vsub.f32	s15, s15, s7
 8011430:	eeb0 3a08 	vmov.f32	s6, #8	@ 0x40400000  3.0
 8011434:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 8011438:	eee7 3a83 	vfma.f32	s7, s15, s6
 801143c:	f7fe bf1a 	b.w	8010274 <iNemoEngine_API_Update+0x17a4>
 8011440:	ed97 5a48 	vldr	s10, [r7, #288]	@ 0x120
 8011444:	eeb4 5ac8 	vcmpe.f32	s10, s16
 8011448:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801144c:	f340 8722 	ble.w	8012294 <iNemoEngine_API_Update+0x37c4>
 8011450:	edd7 5a32 	vldr	s11, [r7, #200]	@ 0xc8
 8011454:	edd7 7a34 	vldr	s15, [r7, #208]	@ 0xd0
 8011458:	eeb4 8ae5 	vcmpe.f32	s16, s11
 801145c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011460:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8011464:	f100 87d2 	bmi.w	801240c <iNemoEngine_API_Update+0x393c>
 8011468:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801146c:	f141 833e 	bpl.w	8012aec <iNemoEngine_API_Update+0x401c>
 8011470:	ed97 3a33 	vldr	s6, [r7, #204]	@ 0xcc
 8011474:	edd7 3a35 	vldr	s7, [r7, #212]	@ 0xd4
 8011478:	ee77 7ae5 	vsub.f32	s15, s15, s11
 801147c:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8011480:	ee78 5a65 	vsub.f32	s11, s16, s11
 8011484:	ee63 5aa5 	vmul.f32	s11, s7, s11
 8011488:	ee85 9aa7 	vdiv.f32	s18, s11, s15
 801148c:	ee39 9a03 	vadd.f32	s18, s18, s6
 8011490:	edd7 7a36 	vldr	s15, [r7, #216]	@ 0xd8
 8011494:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8011498:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801149c:	f2c1 833e 	blt.w	8012b1c <iNemoEngine_API_Update+0x404c>
 80114a0:	edd7 5a38 	vldr	s11, [r7, #224]	@ 0xe0
 80114a4:	eeb4 8ae5 	vcmpe.f32	s16, s11
 80114a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80114ac:	f141 84b3 	bpl.w	8012e16 <iNemoEngine_API_Update+0x4346>
 80114b0:	ed97 3a37 	vldr	s6, [r7, #220]	@ 0xdc
 80114b4:	edd7 3a39 	vldr	s7, [r7, #228]	@ 0xe4
 80114b8:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80114bc:	ee73 3ac3 	vsub.f32	s7, s7, s6
 80114c0:	ee78 7a67 	vsub.f32	s15, s16, s15
 80114c4:	ee63 3aa7 	vmul.f32	s7, s7, s15
 80114c8:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 80114cc:	ee39 9a03 	vadd.f32	s18, s18, s6
 80114d0:	edd7 7a3a 	vldr	s15, [r7, #232]	@ 0xe8
 80114d4:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80114d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80114dc:	f2c1 833e 	blt.w	8012b5c <iNemoEngine_API_Update+0x408c>
 80114e0:	edd7 5a3c 	vldr	s11, [r7, #240]	@ 0xf0
 80114e4:	eeb4 8ae5 	vcmpe.f32	s16, s11
 80114e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80114ec:	f141 848c 	bpl.w	8012e08 <iNemoEngine_API_Update+0x4338>
 80114f0:	ed97 3a3b 	vldr	s6, [r7, #236]	@ 0xec
 80114f4:	edd7 3a3d 	vldr	s7, [r7, #244]	@ 0xf4
 80114f8:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80114fc:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8011500:	ee78 7a67 	vsub.f32	s15, s16, s15
 8011504:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8011508:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 801150c:	ee39 9a03 	vadd.f32	s18, s18, s6
 8011510:	edd7 7a3e 	vldr	s15, [r7, #248]	@ 0xf8
 8011514:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8011518:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801151c:	f2c1 833e 	blt.w	8012b9c <iNemoEngine_API_Update+0x40cc>
 8011520:	edd7 5a40 	vldr	s11, [r7, #256]	@ 0x100
 8011524:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8011528:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801152c:	f141 8469 	bpl.w	8012e02 <iNemoEngine_API_Update+0x4332>
 8011530:	ed97 3a3f 	vldr	s6, [r7, #252]	@ 0xfc
 8011534:	edd7 3a41 	vldr	s7, [r7, #260]	@ 0x104
 8011538:	ee75 5ae7 	vsub.f32	s11, s11, s15
 801153c:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8011540:	ee78 7a67 	vsub.f32	s15, s16, s15
 8011544:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8011548:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 801154c:	ee39 9a03 	vadd.f32	s18, s18, s6
 8011550:	edd7 7a42 	vldr	s15, [r7, #264]	@ 0x108
 8011554:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8011558:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801155c:	f2c1 833e 	blt.w	8012bdc <iNemoEngine_API_Update+0x410c>
 8011560:	edd7 5a44 	vldr	s11, [r7, #272]	@ 0x110
 8011564:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8011568:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801156c:	f141 84f1 	bpl.w	8012f52 <iNemoEngine_API_Update+0x4482>
 8011570:	ed97 3a43 	vldr	s6, [r7, #268]	@ 0x10c
 8011574:	edd7 3a45 	vldr	s7, [r7, #276]	@ 0x114
 8011578:	ee75 5ae7 	vsub.f32	s11, s11, s15
 801157c:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8011580:	ee78 7a67 	vsub.f32	s15, s16, s15
 8011584:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8011588:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 801158c:	ee39 9a03 	vadd.f32	s18, s18, s6
 8011590:	edd7 7a46 	vldr	s15, [r7, #280]	@ 0x118
 8011594:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8011598:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801159c:	f6fe acbf 	blt.w	800ff1e <iNemoEngine_API_Update+0x144e>
 80115a0:	edd7 3a47 	vldr	s7, [r7, #284]	@ 0x11c
 80115a4:	edd7 5a49 	vldr	s11, [r7, #292]	@ 0x124
 80115a8:	ee35 5a67 	vsub.f32	s10, s10, s15
 80115ac:	ee75 5ae3 	vsub.f32	s11, s11, s7
 80115b0:	ee78 7a67 	vsub.f32	s15, s16, s15
 80115b4:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80115b8:	ee87 9a85 	vdiv.f32	s18, s15, s10
 80115bc:	ee39 9a23 	vadd.f32	s18, s18, s7
 80115c0:	f7fe bcad 	b.w	800ff1e <iNemoEngine_API_Update+0x144e>
 80115c4:	ee78 7a27 	vadd.f32	s15, s16, s15
 80115c8:	ee17 0a90 	vmov	r0, s15
 80115cc:	f7ee ff60 	bl	8000490 <__aeabi_f2d>
 80115d0:	ec41 0b10 	vmov	d0, r0, r1
 80115d4:	f002 fa8c 	bl	8013af0 <floor>
 80115d8:	ec51 0b10 	vmov	r0, r1, d0
 80115dc:	f7ef fa60 	bl	8000aa0 <__aeabi_d2f>
 80115e0:	ee08 0a10 	vmov	s16, r0
 80115e4:	f7fe b878 	b.w	800f6d8 <iNemoEngine_API_Update+0xc08>
 80115e8:	ee7e 7aa7 	vadd.f32	s15, s29, s15
 80115ec:	ee17 0a90 	vmov	r0, s15
 80115f0:	f7ee ff4e 	bl	8000490 <__aeabi_f2d>
 80115f4:	ec41 0b10 	vmov	d0, r0, r1
 80115f8:	f002 fa7a 	bl	8013af0 <floor>
 80115fc:	ec51 0b10 	vmov	r0, r1, d0
 8011600:	f7ef fa4e 	bl	8000aa0 <__aeabi_d2f>
 8011604:	ee0e 0a90 	vmov	s29, r0
 8011608:	f7fe b83b 	b.w	800f682 <iNemoEngine_API_Update+0xbb2>
 801160c:	ee79 7a27 	vadd.f32	s15, s18, s15
 8011610:	ee17 0a90 	vmov	r0, s15
 8011614:	f7ee ff3c 	bl	8000490 <__aeabi_f2d>
 8011618:	ec41 0b10 	vmov	d0, r0, r1
 801161c:	f002 fa68 	bl	8013af0 <floor>
 8011620:	ec51 0b10 	vmov	r0, r1, d0
 8011624:	f7ef fa3c 	bl	8000aa0 <__aeabi_d2f>
 8011628:	ee09 0a10 	vmov	s18, r0
 801162c:	f7fd bf95 	b.w	800f55a <iNemoEngine_API_Update+0xa8a>
 8011630:	ee7e 7aa7 	vadd.f32	s15, s29, s15
 8011634:	ee17 0a90 	vmov	r0, s15
 8011638:	f7ee ff2a 	bl	8000490 <__aeabi_f2d>
 801163c:	ec41 0b10 	vmov	d0, r0, r1
 8011640:	f002 fa56 	bl	8013af0 <floor>
 8011644:	ec51 0b10 	vmov	r0, r1, d0
 8011648:	f7ef fa2a 	bl	8000aa0 <__aeabi_d2f>
 801164c:	ee0e 0a90 	vmov	s29, r0
 8011650:	f7fd bf58 	b.w	800f504 <iNemoEngine_API_Update+0xa34>
 8011654:	ee79 7a27 	vadd.f32	s15, s18, s15
 8011658:	ee17 0a90 	vmov	r0, s15
 801165c:	f7ee ff18 	bl	8000490 <__aeabi_f2d>
 8011660:	ec41 0b10 	vmov	d0, r0, r1
 8011664:	f002 fa44 	bl	8013af0 <floor>
 8011668:	ec51 0b10 	vmov	r0, r1, d0
 801166c:	f7ef fa18 	bl	8000aa0 <__aeabi_d2f>
 8011670:	ee09 0a10 	vmov	s18, r0
 8011674:	f7fd bfda 	b.w	800f62c <iNemoEngine_API_Update+0xb5c>
 8011678:	eef1 8a04 	vmov.f32	s17, #20	@ 0x40a00000  5.0
 801167c:	edd7 9a05 	vldr	s19, [r7, #20]
 8011680:	4ab1      	ldr	r2, [pc, #708]	@ (8011948 <iNemoEngine_API_Update+0x2e78>)
 8011682:	ee67 8aa8 	vmul.f32	s17, s15, s17
 8011686:	f7fd bc12 	b.w	800eeae <iNemoEngine_API_Update+0x3de>
 801168a:	edd7 9a05 	vldr	s19, [r7, #20]
 801168e:	4aaf      	ldr	r2, [pc, #700]	@ (801194c <iNemoEngine_API_Update+0x2e7c>)
 8011690:	eef0 8a67 	vmov.f32	s17, s15
 8011694:	f7fd bc0b 	b.w	800eeae <iNemoEngine_API_Update+0x3de>
 8011698:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 801169a:	2a00      	cmp	r2, #0
 801169c:	dd0c      	ble.n	80116b8 <iNemoEngine_API_Update+0x2be8>
 801169e:	ed9d 6a03 	vldr	s12, [sp, #12]
 80116a2:	eef5 7a08 	vmov.f32	s15, #88	@ 0x3ec00000  0.375
 80116a6:	eeb4 6ae7 	vcmpe.f32	s12, s15
 80116aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80116ae:	dd03      	ble.n	80116b8 <iNemoEngine_API_Update+0x2be8>
 80116b0:	3a01      	subs	r2, #1
 80116b2:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80116b4:	f7fe bfe5 	b.w	8010682 <iNemoEngine_API_Update+0x1bb2>
 80116b8:	ed9d 6a12 	vldr	s12, [sp, #72]	@ 0x48
 80116bc:	eddd 5a0c 	vldr	s11, [sp, #48]	@ 0x30
 80116c0:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 80116c4:	ee26 6a27 	vmul.f32	s12, s12, s15
 80116c8:	eef4 5ac6 	vcmpe.f32	s11, s12
 80116cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80116d0:	f57e afd7 	bpl.w	8010682 <iNemoEngine_API_Update+0x1bb2>
 80116d4:	ed9d 6a13 	vldr	s12, [sp, #76]	@ 0x4c
 80116d8:	ee66 7a27 	vmul.f32	s15, s12, s15
 80116dc:	ed9d 6a16 	vldr	s12, [sp, #88]	@ 0x58
 80116e0:	eeb4 6ae7 	vcmpe.f32	s12, s15
 80116e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80116e8:	f57e afcb 	bpl.w	8010682 <iNemoEngine_API_Update+0x1bb2>
 80116ec:	eddd 7a11 	vldr	s15, [sp, #68]	@ 0x44
 80116f0:	ed9d 6a14 	vldr	s12, [sp, #80]	@ 0x50
 80116f4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80116f8:	eeb4 6ae7 	vcmpe.f32	s12, s15
 80116fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011700:	f341 83ac 	ble.w	8012e5c <iNemoEngine_API_Update+0x438c>
 8011704:	3303      	adds	r3, #3
 8011706:	e4f8      	b.n	80110fa <iNemoEngine_API_Update+0x262a>
 8011708:	ed9f 6a91 	vldr	s12, [pc, #580]	@ 8011950 <iNemoEngine_API_Update+0x2e80>
 801170c:	eef4 7ac6 	vcmpe.f32	s15, s12
 8011710:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011714:	f57e ae8e 	bpl.w	8010434 <iNemoEngine_API_Update+0x1964>
 8011718:	ed9f 6a8e 	vldr	s12, [pc, #568]	@ 8011954 <iNemoEngine_API_Update+0x2e84>
 801171c:	eef4 7ac6 	vcmpe.f32	s15, s12
 8011720:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011724:	f280 80b5 	bge.w	8011892 <iNemoEngine_API_Update+0x2dc2>
 8011728:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 801172c:	ed9f 5a8a 	vldr	s10, [pc, #552]	@ 8011958 <iNemoEngine_API_Update+0x2e88>
 8011730:	eef4 7ac5 	vcmpe.f32	s15, s10
 8011734:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011738:	f280 80bd 	bge.w	80118b6 <iNemoEngine_API_Update+0x2de6>
 801173c:	ed9f 5a87 	vldr	s10, [pc, #540]	@ 801195c <iNemoEngine_API_Update+0x2e8c>
 8011740:	eef4 7ac5 	vcmpe.f32	s15, s10
 8011744:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011748:	f280 80c7 	bge.w	80118da <iNemoEngine_API_Update+0x2e0a>
 801174c:	ed9f 5a84 	vldr	s10, [pc, #528]	@ 8011960 <iNemoEngine_API_Update+0x2e90>
 8011750:	eef4 7ac5 	vcmpe.f32	s15, s10
 8011754:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011758:	f280 80d1 	bge.w	80118fe <iNemoEngine_API_Update+0x2e2e>
 801175c:	ed9f 5a81 	vldr	s10, [pc, #516]	@ 8011964 <iNemoEngine_API_Update+0x2e94>
 8011760:	eef4 7ac5 	vcmpe.f32	s15, s10
 8011764:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011768:	f280 80db 	bge.w	8011922 <iNemoEngine_API_Update+0x2e52>
 801176c:	eeb6 5a00 	vmov.f32	s10, #96	@ 0x3f000000  0.5
 8011770:	eef4 7ac5 	vcmpe.f32	s15, s10
 8011774:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011778:	db09      	blt.n	801178e <iNemoEngine_API_Update+0x2cbe>
 801177a:	eeb6 5a00 	vmov.f32	s10, #96	@ 0x3f000000  0.5
 801177e:	ee37 5ac5 	vsub.f32	s10, s15, s10
 8011782:	eddf 4a79 	vldr	s9, [pc, #484]	@ 8011968 <iNemoEngine_API_Update+0x2e98>
 8011786:	ed9f 6a79 	vldr	s12, [pc, #484]	@ 801196c <iNemoEngine_API_Update+0x2e9c>
 801178a:	eea5 6a24 	vfma.f32	s12, s10, s9
 801178e:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 8011792:	ee76 4a24 	vadd.f32	s9, s12, s9
 8011796:	eeb0 4a00 	vmov.f32	s8, #0	@ 0x40000000  2.0
 801179a:	ee84 5a24 	vdiv.f32	s10, s8, s9
 801179e:	eddf 4a6d 	vldr	s9, [pc, #436]	@ 8011954 <iNemoEngine_API_Update+0x2e84>
 80117a2:	ed9f 3a73 	vldr	s6, [pc, #460]	@ 8011970 <iNemoEngine_API_Update+0x2ea0>
 80117a6:	ed9f 4a6a 	vldr	s8, [pc, #424]	@ 8011950 <iNemoEngine_API_Update+0x2e80>
 80117aa:	eeb4 5ae4 	vcmpe.f32	s10, s9
 80117ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80117b2:	bfb8      	it	lt
 80117b4:	eeb0 5a64 	vmovlt.f32	s10, s9
 80117b8:	eef4 7ac3 	vcmpe.f32	s15, s6
 80117bc:	eddf 4a6d 	vldr	s9, [pc, #436]	@ 8011974 <iNemoEngine_API_Update+0x2ea4>
 80117c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80117c4:	ee65 4a24 	vmul.f32	s9, s10, s9
 80117c8:	ee65 3a04 	vmul.f32	s7, s10, s8
 80117cc:	f141 810f 	bpl.w	80129ee <iNemoEngine_API_Update+0x3f1e>
 80117d0:	eef4 7ac4 	vcmpe.f32	s15, s8
 80117d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80117d8:	f2c1 810f 	blt.w	80129fa <iNemoEngine_API_Update+0x3f2a>
 80117dc:	ed9f 4a5d 	vldr	s8, [pc, #372]	@ 8011954 <iNemoEngine_API_Update+0x2e84>
 80117e0:	eef4 7ac4 	vcmpe.f32	s15, s8
 80117e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80117e8:	f141 8112 	bpl.w	8012a10 <iNemoEngine_API_Update+0x3f40>
 80117ec:	ed9f 4a58 	vldr	s8, [pc, #352]	@ 8011950 <iNemoEngine_API_Update+0x2e80>
 80117f0:	ed9f 3a61 	vldr	s6, [pc, #388]	@ 8011978 <iNemoEngine_API_Update+0x2ea8>
 80117f4:	ee37 4ac4 	vsub.f32	s8, s15, s8
 80117f8:	eef7 9a00 	vmov.f32	s19, #112	@ 0x3f800000  1.0
 80117fc:	eee4 9a03 	vfma.f32	s19, s8, s6
 8011800:	ed9f 4a55 	vldr	s8, [pc, #340]	@ 8011958 <iNemoEngine_API_Update+0x2e88>
 8011804:	eef4 7ac4 	vcmpe.f32	s15, s8
 8011808:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801180c:	f2c1 8112 	blt.w	8012a34 <iNemoEngine_API_Update+0x3f64>
 8011810:	ed9f 4a52 	vldr	s8, [pc, #328]	@ 801195c <iNemoEngine_API_Update+0x2e8c>
 8011814:	eef4 7ac4 	vcmpe.f32	s15, s8
 8011818:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801181c:	f141 8112 	bpl.w	8012a44 <iNemoEngine_API_Update+0x3f74>
 8011820:	ed9f 4a4d 	vldr	s8, [pc, #308]	@ 8011958 <iNemoEngine_API_Update+0x2e88>
 8011824:	ed9f 3a55 	vldr	s6, [pc, #340]	@ 801197c <iNemoEngine_API_Update+0x2eac>
 8011828:	eddf 9a55 	vldr	s19, [pc, #340]	@ 8011980 <iNemoEngine_API_Update+0x2eb0>
 801182c:	ee37 4ac4 	vsub.f32	s8, s15, s8
 8011830:	eee4 9a03 	vfma.f32	s19, s8, s6
 8011834:	ed9f 4a4a 	vldr	s8, [pc, #296]	@ 8011960 <iNemoEngine_API_Update+0x2e90>
 8011838:	eef4 7ac4 	vcmpe.f32	s15, s8
 801183c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011840:	f2c1 8112 	blt.w	8012a68 <iNemoEngine_API_Update+0x3f98>
 8011844:	ed9f 4a47 	vldr	s8, [pc, #284]	@ 8011964 <iNemoEngine_API_Update+0x2e94>
 8011848:	eef4 7ac4 	vcmpe.f32	s15, s8
 801184c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011850:	f141 8112 	bpl.w	8012a78 <iNemoEngine_API_Update+0x3fa8>
 8011854:	ed9f 4a42 	vldr	s8, [pc, #264]	@ 8011960 <iNemoEngine_API_Update+0x2e90>
 8011858:	ed9f 3a4a 	vldr	s6, [pc, #296]	@ 8011984 <iNemoEngine_API_Update+0x2eb4>
 801185c:	ee37 4ac4 	vsub.f32	s8, s15, s8
 8011860:	eef7 9a0c 	vmov.f32	s19, #124	@ 0x3fe00000  1.750
 8011864:	eee4 9a03 	vfma.f32	s19, s8, s6
 8011868:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 801186c:	eef4 7ac4 	vcmpe.f32	s15, s8
 8011870:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011874:	db09      	blt.n	801188a <iNemoEngine_API_Update+0x2dba>
 8011876:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 801187a:	ee37 4ac4 	vsub.f32	s8, s15, s8
 801187e:	ed9f 3a42 	vldr	s6, [pc, #264]	@ 8011988 <iNemoEngine_API_Update+0x2eb8>
 8011882:	eddf 9a42 	vldr	s19, [pc, #264]	@ 801198c <iNemoEngine_API_Update+0x2ebc>
 8011886:	eee4 9a03 	vfma.f32	s19, s8, s6
 801188a:	ee68 8aa9 	vmul.f32	s17, s17, s19
 801188e:	f7fe be19 	b.w	80104c4 <iNemoEngine_API_Update+0x19f4>
 8011892:	ed9f 6a31 	vldr	s12, [pc, #196]	@ 8011958 <iNemoEngine_API_Update+0x2e88>
 8011896:	eef4 7ac6 	vcmpe.f32	s15, s12
 801189a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801189e:	d50a      	bpl.n	80118b6 <iNemoEngine_API_Update+0x2de6>
 80118a0:	ed9f 5a2c 	vldr	s10, [pc, #176]	@ 8011954 <iNemoEngine_API_Update+0x2e84>
 80118a4:	eddf 4a3a 	vldr	s9, [pc, #232]	@ 8011990 <iNemoEngine_API_Update+0x2ec0>
 80118a8:	ed9f 6a3a 	vldr	s12, [pc, #232]	@ 8011994 <iNemoEngine_API_Update+0x2ec4>
 80118ac:	ee37 5ac5 	vsub.f32	s10, s15, s10
 80118b0:	eea5 6a24 	vfma.f32	s12, s10, s9
 80118b4:	e742      	b.n	801173c <iNemoEngine_API_Update+0x2c6c>
 80118b6:	ed9f 6a29 	vldr	s12, [pc, #164]	@ 801195c <iNemoEngine_API_Update+0x2e8c>
 80118ba:	eef4 7ac6 	vcmpe.f32	s15, s12
 80118be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80118c2:	d50a      	bpl.n	80118da <iNemoEngine_API_Update+0x2e0a>
 80118c4:	ed9f 5a24 	vldr	s10, [pc, #144]	@ 8011958 <iNemoEngine_API_Update+0x2e88>
 80118c8:	eddf 4a33 	vldr	s9, [pc, #204]	@ 8011998 <iNemoEngine_API_Update+0x2ec8>
 80118cc:	ee37 5ac5 	vsub.f32	s10, s15, s10
 80118d0:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 80118d4:	eea5 6a24 	vfma.f32	s12, s10, s9
 80118d8:	e738      	b.n	801174c <iNemoEngine_API_Update+0x2c7c>
 80118da:	ed9f 6a21 	vldr	s12, [pc, #132]	@ 8011960 <iNemoEngine_API_Update+0x2e90>
 80118de:	eef4 7ac6 	vcmpe.f32	s15, s12
 80118e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80118e6:	d50a      	bpl.n	80118fe <iNemoEngine_API_Update+0x2e2e>
 80118e8:	ed9f 5a1c 	vldr	s10, [pc, #112]	@ 801195c <iNemoEngine_API_Update+0x2e8c>
 80118ec:	eddf 4a2b 	vldr	s9, [pc, #172]	@ 801199c <iNemoEngine_API_Update+0x2ecc>
 80118f0:	ee37 5ac5 	vsub.f32	s10, s15, s10
 80118f4:	eeb1 6a04 	vmov.f32	s12, #20	@ 0x40a00000  5.0
 80118f8:	eea5 6a24 	vfma.f32	s12, s10, s9
 80118fc:	e72e      	b.n	801175c <iNemoEngine_API_Update+0x2c8c>
 80118fe:	ed9f 6a19 	vldr	s12, [pc, #100]	@ 8011964 <iNemoEngine_API_Update+0x2e94>
 8011902:	eef4 7ac6 	vcmpe.f32	s15, s12
 8011906:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801190a:	d50a      	bpl.n	8011922 <iNemoEngine_API_Update+0x2e52>
 801190c:	ed9f 5a14 	vldr	s10, [pc, #80]	@ 8011960 <iNemoEngine_API_Update+0x2e90>
 8011910:	eddf 4a23 	vldr	s9, [pc, #140]	@ 80119a0 <iNemoEngine_API_Update+0x2ed0>
 8011914:	ee37 5ac5 	vsub.f32	s10, s15, s10
 8011918:	eeb2 6a0a 	vmov.f32	s12, #42	@ 0x41500000  13.0
 801191c:	eea5 6a24 	vfma.f32	s12, s10, s9
 8011920:	e724      	b.n	801176c <iNemoEngine_API_Update+0x2c9c>
 8011922:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8011926:	eef4 7ac6 	vcmpe.f32	s15, s12
 801192a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801192e:	f57f af24 	bpl.w	801177a <iNemoEngine_API_Update+0x2caa>
 8011932:	ed9f 5a0c 	vldr	s10, [pc, #48]	@ 8011964 <iNemoEngine_API_Update+0x2e94>
 8011936:	eddf 4a1b 	vldr	s9, [pc, #108]	@ 80119a4 <iNemoEngine_API_Update+0x2ed4>
 801193a:	ed9f 6a1b 	vldr	s12, [pc, #108]	@ 80119a8 <iNemoEngine_API_Update+0x2ed8>
 801193e:	ee37 5ac5 	vsub.f32	s10, s15, s10
 8011942:	eea5 6a24 	vfma.f32	s12, s10, s9
 8011946:	e722      	b.n	801178e <iNemoEngine_API_Update+0x2cbe>
 8011948:	3727c5ac 	.word	0x3727c5ac
 801194c:	3ac49ba6 	.word	0x3ac49ba6
 8011950:	3c23d70a 	.word	0x3c23d70a
 8011954:	3c75c28f 	.word	0x3c75c28f
 8011958:	3cf5c28f 	.word	0x3cf5c28f
 801195c:	3d4ccccd 	.word	0x3d4ccccd
 8011960:	3dcccccd 	.word	0x3dcccccd
 8011964:	3e4ccccd 	.word	0x3e4ccccd
 8011968:	47179000 	.word	0x47179000
 801196c:	4415c000 	.word	0x4415c000
 8011970:	3ba3d70a 	.word	0x3ba3d70a
 8011974:	3b449ba6 	.word	0x3b449ba6
 8011978:	411ffff6 	.word	0x411ffff6
 801197c:	418c0000 	.word	0x418c0000
 8011980:	3f933333 	.word	0x3f933333
 8011984:	42af0000 	.word	0x42af0000
 8011988:	43480000 	.word	0x43480000
 801198c:	424a0000 	.word	0x424a0000
 8011990:	41d55556 	.word	0x41d55556
 8011994:	3fcccccd 	.word	0x3fcccccd
 8011998:	4315ffff 	.word	0x4315ffff
 801199c:	43200000 	.word	0x43200000
 80119a0:	44848000 	.word	0x44848000
 80119a4:	44c80000 	.word	0x44c80000
 80119a8:	42ee0000 	.word	0x42ee0000
 80119ac:	2000      	movs	r0, #0
 80119ae:	f887 0318 	strb.w	r0, [r7, #792]	@ 0x318
 80119b2:	f207 40b4 	addw	r0, r7, #1204	@ 0x4b4
 80119b6:	49d7      	ldr	r1, [pc, #860]	@ (8011d14 <iNemoEngine_API_Update+0x3244>)
 80119b8:	6001      	str	r1, [r0, #0]
 80119ba:	f207 7b94 	addw	fp, r7, #1940	@ 0x794
 80119be:	f207 6124 	addw	r1, r7, #1572	@ 0x624
 80119c2:	4ad5      	ldr	r2, [pc, #852]	@ (8011d18 <iNemoEngine_API_Update+0x3248>)
 80119c4:	4bd5      	ldr	r3, [pc, #852]	@ (8011d1c <iNemoEngine_API_Update+0x324c>)
 80119c6:	600a      	str	r2, [r1, #0]
 80119c8:	f8cb 3000 	str.w	r3, [fp]
 80119cc:	f897 64b1 	ldrb.w	r6, [r7, #1201]	@ 0x4b1
 80119d0:	9005      	str	r0, [sp, #20]
 80119d2:	9106      	str	r1, [sp, #24]
 80119d4:	2e00      	cmp	r6, #0
 80119d6:	f001 82f7 	beq.w	8012fc8 <iNemoEngine_API_Update+0x44f8>
 80119da:	eddf 7ad1 	vldr	s15, [pc, #836]	@ 8011d20 <iNemoEngine_API_Update+0x3250>
 80119de:	ee69 da27 	vmul.f32	s27, s18, s15
 80119e2:	eef6 9a00 	vmov.f32	s19, #96	@ 0x3f000000  0.5
 80119e6:	ee28 ea27 	vmul.f32	s28, s16, s15
 80119ea:	ee6e aaa7 	vmul.f32	s21, s29, s15
 80119ee:	ee7d 7ae9 	vsub.f32	s15, s27, s19
 80119f2:	f507 6597 	add.w	r5, r7, #1208	@ 0x4b8
 80119f6:	ee17 0a90 	vmov	r0, s15
 80119fa:	f7ee fd49 	bl	8000490 <__aeabi_f2d>
 80119fe:	ee7d 7aa9 	vadd.f32	s15, s27, s19
 8011a02:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8011a06:	ee17 0a90 	vmov	r0, s15
 8011a0a:	f7ee fd41 	bl	8000490 <__aeabi_f2d>
 8011a0e:	ee7e 7a69 	vsub.f32	s15, s28, s19
 8011a12:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8011a16:	ee17 0a90 	vmov	r0, s15
 8011a1a:	f7ee fd39 	bl	8000490 <__aeabi_f2d>
 8011a1e:	ee7e 7a29 	vadd.f32	s15, s28, s19
 8011a22:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011a26:	ee17 0a90 	vmov	r0, s15
 8011a2a:	f7ee fd31 	bl	8000490 <__aeabi_f2d>
 8011a2e:	ee7a 7ae9 	vsub.f32	s15, s21, s19
 8011a32:	e9cd 0114 	strd	r0, r1, [sp, #80]	@ 0x50
 8011a36:	ee17 0a90 	vmov	r0, s15
 8011a3a:	f7ee fd29 	bl	8000490 <__aeabi_f2d>
 8011a3e:	ee7a 7aa9 	vadd.f32	s15, s21, s19
 8011a42:	4602      	mov	r2, r0
 8011a44:	460b      	mov	r3, r1
 8011a46:	ee17 0a90 	vmov	r0, s15
 8011a4a:	e9cd 2316 	strd	r2, r3, [sp, #88]	@ 0x58
 8011a4e:	f7ee fd1f 	bl	8000490 <__aeabi_f2d>
 8011a52:	230c      	movs	r3, #12
 8011a54:	eef0 7aea 	vabs.f32	s15, s21
 8011a58:	e9cd 0118 	strd	r0, r1, [sp, #96]	@ 0x60
 8011a5c:	eddf 9ab1 	vldr	s19, [pc, #708]	@ 8011d24 <iNemoEngine_API_Update+0x3254>
 8011a60:	edcd 7a03 	vstr	s15, [sp, #12]
 8011a64:	fb13 5606 	smlabb	r6, r3, r6, r5
 8011a68:	f04f 4900 	mov.w	r9, #2147483648	@ 0x80000000
 8011a6c:	eef0 caed 	vabs.f32	s25, s27
 8011a70:	eeb0 bace 	vabs.f32	s22, s28
 8011a74:	46aa      	mov	sl, r5
 8011a76:	e060      	b.n	8011b3a <iNemoEngine_API_Update+0x306a>
 8011a78:	eddf 7aab 	vldr	s15, [pc, #684]	@ 8011d28 <iNemoEngine_API_Update+0x3258>
 8011a7c:	eeb4 9ae7 	vcmpe.f32	s18, s15
 8011a80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011a84:	f280 815a 	bge.w	8011d3c <iNemoEngine_API_Update+0x326c>
 8011a88:	eddf 7aa8 	vldr	s15, [pc, #672]	@ 8011d2c <iNemoEngine_API_Update+0x325c>
 8011a8c:	eeb4 9ae7 	vcmpe.f32	s18, s15
 8011a90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011a94:	f300 816a 	bgt.w	8011d6c <iNemoEngine_API_Update+0x329c>
 8011a98:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8011a9c:	f001 ffac 	bl	80139f8 <ceil>
 8011aa0:	ec51 0b10 	vmov	r0, r1, d0
 8011aa4:	f7ee fffc 	bl	8000aa0 <__aeabi_d2f>
 8011aa8:	4603      	mov	r3, r0
 8011aaa:	eeb4 bae9 	vcmpe.f32	s22, s19
 8011aae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ab2:	f8ca 3000 	str.w	r3, [sl]
 8011ab6:	d54e      	bpl.n	8011b56 <iNemoEngine_API_Update+0x3086>
 8011ab8:	eddf 7a9b 	vldr	s15, [pc, #620]	@ 8011d28 <iNemoEngine_API_Update+0x3258>
 8011abc:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8011ac0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ac4:	f280 811b 	bge.w	8011cfe <iNemoEngine_API_Update+0x322e>
 8011ac8:	eddf 7a98 	vldr	s15, [pc, #608]	@ 8011d2c <iNemoEngine_API_Update+0x325c>
 8011acc:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8011ad0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ad4:	f300 8148 	bgt.w	8011d68 <iNemoEngine_API_Update+0x3298>
 8011ad8:	ed9d 0b0e 	vldr	d0, [sp, #56]	@ 0x38
 8011adc:	f001 ff8c 	bl	80139f8 <ceil>
 8011ae0:	ec51 0b10 	vmov	r0, r1, d0
 8011ae4:	f7ee ffdc 	bl	8000aa0 <__aeabi_d2f>
 8011ae8:	4603      	mov	r3, r0
 8011aea:	eddd 7a03 	vldr	s15, [sp, #12]
 8011aee:	f8ca 3004 	str.w	r3, [sl, #4]
 8011af2:	eef4 7ae9 	vcmpe.f32	s15, s19
 8011af6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011afa:	d52f      	bpl.n	8011b5c <iNemoEngine_API_Update+0x308c>
 8011afc:	eddf 7a8a 	vldr	s15, [pc, #552]	@ 8011d28 <iNemoEngine_API_Update+0x3258>
 8011b00:	eef4 eae7 	vcmpe.f32	s29, s15
 8011b04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b08:	f280 8122 	bge.w	8011d50 <iNemoEngine_API_Update+0x3280>
 8011b0c:	eddf 7a87 	vldr	s15, [pc, #540]	@ 8011d2c <iNemoEngine_API_Update+0x325c>
 8011b10:	eef4 eae7 	vcmpe.f32	s29, s15
 8011b14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b18:	f300 8124 	bgt.w	8011d64 <iNemoEngine_API_Update+0x3294>
 8011b1c:	ed9d 0b16 	vldr	d0, [sp, #88]	@ 0x58
 8011b20:	f001 ff6a 	bl	80139f8 <ceil>
 8011b24:	ec51 0b10 	vmov	r0, r1, d0
 8011b28:	f7ee ffba 	bl	8000aa0 <__aeabi_d2f>
 8011b2c:	4603      	mov	r3, r0
 8011b2e:	f8ca 3008 	str.w	r3, [sl, #8]
 8011b32:	f10a 0a0c 	add.w	sl, sl, #12
 8011b36:	45b2      	cmp	sl, r6
 8011b38:	d018      	beq.n	8011b6c <iNemoEngine_API_Update+0x309c>
 8011b3a:	eef4 cae9 	vcmpe.f32	s25, s19
 8011b3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b42:	d499      	bmi.n	8011a78 <iNemoEngine_API_Update+0x2fa8>
 8011b44:	ee1d 3a90 	vmov	r3, s27
 8011b48:	eeb4 bae9 	vcmpe.f32	s22, s19
 8011b4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b50:	f8ca 3000 	str.w	r3, [sl]
 8011b54:	d4b0      	bmi.n	8011ab8 <iNemoEngine_API_Update+0x2fe8>
 8011b56:	ee1e 3a10 	vmov	r3, s28
 8011b5a:	e7c6      	b.n	8011aea <iNemoEngine_API_Update+0x301a>
 8011b5c:	ee1a 3a90 	vmov	r3, s21
 8011b60:	f10a 0a0c 	add.w	sl, sl, #12
 8011b64:	f84a 3c04 	str.w	r3, [sl, #-4]
 8011b68:	45b2      	cmp	sl, r6
 8011b6a:	d1e6      	bne.n	8011b3a <iNemoEngine_API_Update+0x306a>
 8011b6c:	f897 a621 	ldrb.w	sl, [r7, #1569]	@ 0x621
 8011b70:	f507 66c5 	add.w	r6, r7, #1576	@ 0x628
 8011b74:	f1ba 0f00 	cmp.w	sl, #0
 8011b78:	f000 81ff 	beq.w	8011f7a <iNemoEngine_API_Update+0x34aa>
 8011b7c:	eddf 7a6c 	vldr	s15, [pc, #432]	@ 8011d30 <iNemoEngine_API_Update+0x3260>
 8011b80:	ee6c da27 	vmul.f32	s27, s24, s15
 8011b84:	eef6 9a00 	vmov.f32	s19, #96	@ 0x3f000000  0.5
 8011b88:	ee2d ea27 	vmul.f32	s28, s26, s15
 8011b8c:	ee6b aaa7 	vmul.f32	s21, s23, s15
 8011b90:	ee7d 7ae9 	vsub.f32	s15, s27, s19
 8011b94:	f507 66c5 	add.w	r6, r7, #1576	@ 0x628
 8011b98:	ee17 0a90 	vmov	r0, s15
 8011b9c:	f7ee fc78 	bl	8000490 <__aeabi_f2d>
 8011ba0:	ee7d 7aa9 	vadd.f32	s15, s27, s19
 8011ba4:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8011ba8:	ee17 0a90 	vmov	r0, s15
 8011bac:	f7ee fc70 	bl	8000490 <__aeabi_f2d>
 8011bb0:	ee7e 7a69 	vsub.f32	s15, s28, s19
 8011bb4:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8011bb8:	ee17 0a90 	vmov	r0, s15
 8011bbc:	f7ee fc68 	bl	8000490 <__aeabi_f2d>
 8011bc0:	ee7e 7a29 	vadd.f32	s15, s28, s19
 8011bc4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011bc8:	ee17 0a90 	vmov	r0, s15
 8011bcc:	f7ee fc60 	bl	8000490 <__aeabi_f2d>
 8011bd0:	ee7a 7ae9 	vsub.f32	s15, s21, s19
 8011bd4:	e9cd 0114 	strd	r0, r1, [sp, #80]	@ 0x50
 8011bd8:	ee17 0a90 	vmov	r0, s15
 8011bdc:	f7ee fc58 	bl	8000490 <__aeabi_f2d>
 8011be0:	ee7a 7aa9 	vadd.f32	s15, s21, s19
 8011be4:	4602      	mov	r2, r0
 8011be6:	460b      	mov	r3, r1
 8011be8:	ee17 0a90 	vmov	r0, s15
 8011bec:	e9cd 2316 	strd	r2, r3, [sp, #88]	@ 0x58
 8011bf0:	f7ee fc4e 	bl	8000490 <__aeabi_f2d>
 8011bf4:	230c      	movs	r3, #12
 8011bf6:	eef0 7aea 	vabs.f32	s15, s21
 8011bfa:	fb13 690a 	smlabb	r9, r3, sl, r6
 8011bfe:	e9cd 0118 	strd	r0, r1, [sp, #96]	@ 0x60
 8011c02:	eddf 9a48 	vldr	s19, [pc, #288]	@ 8011d24 <iNemoEngine_API_Update+0x3254>
 8011c06:	edcd 7a03 	vstr	s15, [sp, #12]
 8011c0a:	eef0 caed 	vabs.f32	s25, s27
 8011c0e:	eeb0 bace 	vabs.f32	s22, s28
 8011c12:	46b2      	mov	sl, r6
 8011c14:	e062      	b.n	8011cdc <iNemoEngine_API_Update+0x320c>
 8011c16:	eddf 7a47 	vldr	s15, [pc, #284]	@ 8011d34 <iNemoEngine_API_Update+0x3264>
 8011c1a:	eeb4 cae7 	vcmpe.f32	s24, s15
 8011c1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c22:	f280 82d3 	bge.w	80121cc <iNemoEngine_API_Update+0x36fc>
 8011c26:	eddf 7a44 	vldr	s15, [pc, #272]	@ 8011d38 <iNemoEngine_API_Update+0x3268>
 8011c2a:	eeb4 cae7 	vcmpe.f32	s24, s15
 8011c2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c32:	f300 82e5 	bgt.w	8012200 <iNemoEngine_API_Update+0x3730>
 8011c36:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8011c3a:	f001 fedd 	bl	80139f8 <ceil>
 8011c3e:	ec51 0b10 	vmov	r0, r1, d0
 8011c42:	f7ee ff2d 	bl	8000aa0 <__aeabi_d2f>
 8011c46:	4603      	mov	r3, r0
 8011c48:	eeb4 bae9 	vcmpe.f32	s22, s19
 8011c4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c50:	f8ca 3000 	str.w	r3, [sl]
 8011c54:	d550      	bpl.n	8011cf8 <iNemoEngine_API_Update+0x3228>
 8011c56:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8011d34 <iNemoEngine_API_Update+0x3264>
 8011c5a:	eeb4 dae7 	vcmpe.f32	s26, s15
 8011c5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c62:	f280 82a9 	bge.w	80121b8 <iNemoEngine_API_Update+0x36e8>
 8011c66:	eddf 7a34 	vldr	s15, [pc, #208]	@ 8011d38 <iNemoEngine_API_Update+0x3268>
 8011c6a:	eeb4 dae7 	vcmpe.f32	s26, s15
 8011c6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c72:	f300 82c2 	bgt.w	80121fa <iNemoEngine_API_Update+0x372a>
 8011c76:	ed9d 0b0e 	vldr	d0, [sp, #56]	@ 0x38
 8011c7a:	f001 febd 	bl	80139f8 <ceil>
 8011c7e:	ec51 0b10 	vmov	r0, r1, d0
 8011c82:	f7ee ff0d 	bl	8000aa0 <__aeabi_d2f>
 8011c86:	4603      	mov	r3, r0
 8011c88:	eddd 7a03 	vldr	s15, [sp, #12]
 8011c8c:	f8ca 3004 	str.w	r3, [sl, #4]
 8011c90:	eef4 7ae9 	vcmpe.f32	s15, s19
 8011c94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c98:	f140 8166 	bpl.w	8011f68 <iNemoEngine_API_Update+0x3498>
 8011c9c:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8011d34 <iNemoEngine_API_Update+0x3264>
 8011ca0:	eef4 bae7 	vcmpe.f32	s23, s15
 8011ca4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ca8:	f280 829a 	bge.w	80121e0 <iNemoEngine_API_Update+0x3710>
 8011cac:	eddf 7a22 	vldr	s15, [pc, #136]	@ 8011d38 <iNemoEngine_API_Update+0x3268>
 8011cb0:	eef4 bae7 	vcmpe.f32	s23, s15
 8011cb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011cb8:	f300 829c 	bgt.w	80121f4 <iNemoEngine_API_Update+0x3724>
 8011cbc:	ed9d 0b16 	vldr	d0, [sp, #88]	@ 0x58
 8011cc0:	f001 fe9a 	bl	80139f8 <ceil>
 8011cc4:	ec51 0b10 	vmov	r0, r1, d0
 8011cc8:	f7ee feea 	bl	8000aa0 <__aeabi_d2f>
 8011ccc:	4603      	mov	r3, r0
 8011cce:	f8ca 3008 	str.w	r3, [sl, #8]
 8011cd2:	f10a 0a0c 	add.w	sl, sl, #12
 8011cd6:	45ca      	cmp	sl, r9
 8011cd8:	f000 814f 	beq.w	8011f7a <iNemoEngine_API_Update+0x34aa>
 8011cdc:	eef4 cae9 	vcmpe.f32	s25, s19
 8011ce0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ce4:	d497      	bmi.n	8011c16 <iNemoEngine_API_Update+0x3146>
 8011ce6:	ee1d 3a90 	vmov	r3, s27
 8011cea:	eeb4 bae9 	vcmpe.f32	s22, s19
 8011cee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011cf2:	f8ca 3000 	str.w	r3, [sl]
 8011cf6:	d4ae      	bmi.n	8011c56 <iNemoEngine_API_Update+0x3186>
 8011cf8:	ee1e 3a10 	vmov	r3, s28
 8011cfc:	e7c4      	b.n	8011c88 <iNemoEngine_API_Update+0x31b8>
 8011cfe:	ed9d 0b14 	vldr	d0, [sp, #80]	@ 0x50
 8011d02:	f001 fef5 	bl	8013af0 <floor>
 8011d06:	ec51 0b10 	vmov	r0, r1, d0
 8011d0a:	f7ee fec9 	bl	8000aa0 <__aeabi_d2f>
 8011d0e:	4603      	mov	r3, r0
 8011d10:	e6eb      	b.n	8011aea <iNemoEngine_API_Update+0x301a>
 8011d12:	bf00      	nop
 8011d14:	3a7001e0 	.word	0x3a7001e0
 8011d18:	3a000100 	.word	0x3a000100
 8011d1c:	3a8c0118 	.word	0x3a8c0118
 8011d20:	44888777 	.word	0x44888777
 8011d24:	4b000000 	.word	0x4b000000
 8011d28:	39f001e1 	.word	0x39f001e1
 8011d2c:	b9f001e1 	.word	0xb9f001e1
 8011d30:	44fffe00 	.word	0x44fffe00
 8011d34:	39800100 	.word	0x39800100
 8011d38:	b9800100 	.word	0xb9800100
 8011d3c:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8011d40:	f001 fed6 	bl	8013af0 <floor>
 8011d44:	ec51 0b10 	vmov	r0, r1, d0
 8011d48:	f7ee feaa 	bl	8000aa0 <__aeabi_d2f>
 8011d4c:	4603      	mov	r3, r0
 8011d4e:	e6ac      	b.n	8011aaa <iNemoEngine_API_Update+0x2fda>
 8011d50:	ed9d 0b18 	vldr	d0, [sp, #96]	@ 0x60
 8011d54:	f001 fecc 	bl	8013af0 <floor>
 8011d58:	ec51 0b10 	vmov	r0, r1, d0
 8011d5c:	f7ee fea0 	bl	8000aa0 <__aeabi_d2f>
 8011d60:	4603      	mov	r3, r0
 8011d62:	e6e4      	b.n	8011b2e <iNemoEngine_API_Update+0x305e>
 8011d64:	464b      	mov	r3, r9
 8011d66:	e6e2      	b.n	8011b2e <iNemoEngine_API_Update+0x305e>
 8011d68:	464b      	mov	r3, r9
 8011d6a:	e6be      	b.n	8011aea <iNemoEngine_API_Update+0x301a>
 8011d6c:	464b      	mov	r3, r9
 8011d6e:	e69c      	b.n	8011aaa <iNemoEngine_API_Update+0x2fda>
 8011d70:	f04f 557e 	mov.w	r5, #1065353216	@ 0x3f800000
 8011d74:	4bb1      	ldr	r3, [pc, #708]	@ (801203c <iNemoEngine_API_Update+0x356c>)
 8011d76:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8011d7a:	2100      	movs	r1, #0
 8011d7c:	f8c7 51cc 	str.w	r5, [r7, #460]	@ 0x1cc
 8011d80:	f8c7 51d0 	str.w	r5, [r7, #464]	@ 0x1d0
 8011d84:	f887 11ac 	strb.w	r1, [r7, #428]	@ 0x1ac
 8011d88:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 8011d8c:	f507 70ea 	add.w	r0, r7, #468	@ 0x1d4
 8011d90:	f001 fbfc 	bl	801358c <memset>
 8011d94:	ed97 6a02 	vldr	s12, [r7, #8]
 8011d98:	eddf 7aa9 	vldr	s15, [pc, #676]	@ 8012040 <iNemoEngine_API_Update+0x3570>
 8011d9c:	eddf 5aa9 	vldr	s11, [pc, #676]	@ 8012044 <iNemoEngine_API_Update+0x3574>
 8011da0:	ed9f 5aa9 	vldr	s10, [pc, #676]	@ 8012048 <iNemoEngine_API_Update+0x3578>
 8011da4:	eddf 3aa9 	vldr	s7, [pc, #676]	@ 801204c <iNemoEngine_API_Update+0x357c>
 8011da8:	ed9f 4aa9 	vldr	s8, [pc, #676]	@ 8012050 <iNemoEngine_API_Update+0x3580>
 8011dac:	f8c7 50c4 	str.w	r5, [r7, #196]	@ 0xc4
 8011db0:	ee66 7a27 	vmul.f32	s15, s12, s15
 8011db4:	2300      	movs	r3, #0
 8011db6:	edc7 7a34 	vstr	s15, [r7, #208]	@ 0xd0
 8011dba:	eddf 7aa6 	vldr	s15, [pc, #664]	@ 8012054 <iNemoEngine_API_Update+0x3584>
 8011dbe:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8011dc2:	ee66 7a27 	vmul.f32	s15, s12, s15
 8011dc6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8011dca:	edc7 7a4e 	vstr	s15, [r7, #312]	@ 0x138
 8011dce:	eddf 7aa2 	vldr	s15, [pc, #648]	@ 8012058 <iNemoEngine_API_Update+0x3588>
 8011dd2:	4ba2      	ldr	r3, [pc, #648]	@ (801205c <iNemoEngine_API_Update+0x358c>)
 8011dd4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8011dd8:	ee66 7a27 	vmul.f32	s15, s12, s15
 8011ddc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8011de0:	edc7 7a50 	vstr	s15, [r7, #320]	@ 0x140
 8011de4:	eddf 7a9e 	vldr	s15, [pc, #632]	@ 8012060 <iNemoEngine_API_Update+0x3590>
 8011de8:	4b9e      	ldr	r3, [pc, #632]	@ (8012064 <iNemoEngine_API_Update+0x3594>)
 8011dea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8011dee:	ee66 7a27 	vmul.f32	s15, s12, s15
 8011df2:	4b9d      	ldr	r3, [pc, #628]	@ (8012068 <iNemoEngine_API_Update+0x3598>)
 8011df4:	edc7 7a38 	vstr	s15, [r7, #224]	@ 0xe0
 8011df8:	eddf 7a9c 	vldr	s15, [pc, #624]	@ 801206c <iNemoEngine_API_Update+0x359c>
 8011dfc:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8011e00:	ee66 7a27 	vmul.f32	s15, s12, s15
 8011e04:	4b9a      	ldr	r3, [pc, #616]	@ (8012070 <iNemoEngine_API_Update+0x35a0>)
 8011e06:	edc7 7a52 	vstr	s15, [r7, #328]	@ 0x148
 8011e0a:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8011e0e:	eddf 7a99 	vldr	s15, [pc, #612]	@ 8012074 <iNemoEngine_API_Update+0x35a4>
 8011e12:	4b99      	ldr	r3, [pc, #612]	@ (8012078 <iNemoEngine_API_Update+0x35a8>)
 8011e14:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8011e18:	4b98      	ldr	r3, [pc, #608]	@ (801207c <iNemoEngine_API_Update+0x35ac>)
 8011e1a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8011e1e:	ee66 5a25 	vmul.f32	s11, s12, s11
 8011e22:	4b97      	ldr	r3, [pc, #604]	@ (8012080 <iNemoEngine_API_Update+0x35b0>)
 8011e24:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 8011e28:	ee26 5a05 	vmul.f32	s10, s12, s10
 8011e2c:	ee66 7a27 	vmul.f32	s15, s12, s15
 8011e30:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
 8011e34:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
 8011e38:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c
 8011e3c:	f8c7 3274 	str.w	r3, [r7, #628]	@ 0x274
 8011e40:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c
 8011e44:	f8c7 32c4 	str.w	r3, [r7, #708]	@ 0x2c4
 8011e48:	f8c7 32ec 	str.w	r3, [r7, #748]	@ 0x2ec
 8011e4c:	f8c7 3314 	str.w	r3, [r7, #788]	@ 0x314
 8011e50:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8011e54:	f8c7 512c 	str.w	r5, [r7, #300]	@ 0x12c
 8011e58:	f8c7 50cc 	str.w	r5, [r7, #204]	@ 0xcc
 8011e5c:	f8c7 5134 	str.w	r5, [r7, #308]	@ 0x134
 8011e60:	edc7 7a3a 	vstr	s15, [r7, #232]	@ 0xe8
 8011e64:	eddf 6a87 	vldr	s13, [pc, #540]	@ 8012084 <iNemoEngine_API_Update+0x35b4>
 8011e68:	ed9f 7a87 	vldr	s14, [pc, #540]	@ 8012088 <iNemoEngine_API_Update+0x35b8>
 8011e6c:	eddf 7a87 	vldr	s15, [pc, #540]	@ 801208c <iNemoEngine_API_Update+0x35bc>
 8011e70:	eddf 4a87 	vldr	s9, [pc, #540]	@ 8012090 <iNemoEngine_API_Update+0x35c0>
 8011e74:	edc7 5a32 	vstr	s11, [r7, #200]	@ 0xc8
 8011e78:	edc7 5a4c 	vstr	s11, [r7, #304]	@ 0x130
 8011e7c:	ed87 5a36 	vstr	s10, [r7, #216]	@ 0xd8
 8011e80:	ed87 5a54 	vstr	s10, [r7, #336]	@ 0x150
 8011e84:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8011e88:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8011e8c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8011e90:	f04f 537d 	mov.w	r3, #1061158912	@ 0x3f400000
 8011e94:	eeb6 2a00 	vmov.f32	s4, #96	@ 0x3f000000  0.5
 8011e98:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8011e9c:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8011ea0:	ee66 6a26 	vmul.f32	s13, s12, s13
 8011ea4:	ee26 7a07 	vmul.f32	s14, s12, s14
 8011ea8:	ee66 7a27 	vmul.f32	s15, s12, s15
 8011eac:	ee66 2a23 	vmul.f32	s5, s12, s7
 8011eb0:	ee26 3a02 	vmul.f32	s6, s12, s4
 8011eb4:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8011eb8:	ee66 4a24 	vmul.f32	s9, s12, s9
 8011ebc:	4b75      	ldr	r3, [pc, #468]	@ (8012094 <iNemoEngine_API_Update+0x35c4>)
 8011ebe:	4a76      	ldr	r2, [pc, #472]	@ (8012098 <iNemoEngine_API_Update+0x35c8>)
 8011ec0:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8011ec4:	ee66 1a04 	vmul.f32	s3, s12, s8
 8011ec8:	4b74      	ldr	r3, [pc, #464]	@ (801209c <iNemoEngine_API_Update+0x35cc>)
 8011eca:	f8df e1ec 	ldr.w	lr, [pc, #492]	@ 80120b8 <iNemoEngine_API_Update+0x35e8>
 8011ece:	f8df c1ec 	ldr.w	ip, [pc, #492]	@ 80120bc <iNemoEngine_API_Update+0x35ec>
 8011ed2:	4e73      	ldr	r6, [pc, #460]	@ (80120a0 <iNemoEngine_API_Update+0x35d0>)
 8011ed4:	4d73      	ldr	r5, [pc, #460]	@ (80120a4 <iNemoEngine_API_Update+0x35d4>)
 8011ed6:	4874      	ldr	r0, [pc, #464]	@ (80120a8 <iNemoEngine_API_Update+0x35d8>)
 8011ed8:	4974      	ldr	r1, [pc, #464]	@ (80120ac <iNemoEngine_API_Update+0x35dc>)
 8011eda:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
 8011ede:	edc7 3a3d 	vstr	s7, [r7, #244]	@ 0xf4
 8011ee2:	f8c7 e15c 	str.w	lr, [r7, #348]	@ 0x15c
 8011ee6:	f8c7 c0fc 	str.w	ip, [r7, #252]	@ 0xfc
 8011eea:	f8c7 6164 	str.w	r6, [r7, #356]	@ 0x164
 8011eee:	f8c7 516c 	str.w	r5, [r7, #364]	@ 0x16c
 8011ef2:	f8c7 0174 	str.w	r0, [r7, #372]	@ 0x174
 8011ef6:	edc7 1a46 	vstr	s3, [r7, #280]	@ 0x118
 8011efa:	edc7 4a60 	vstr	s9, [r7, #384]	@ 0x180
 8011efe:	f8c7 119c 	str.w	r1, [r7, #412]	@ 0x19c
 8011f02:	ed87 2a66 	vstr	s4, [r7, #408]	@ 0x198
 8011f06:	ed87 4a65 	vstr	s8, [r7, #404]	@ 0x194
 8011f0a:	f8c7 2154 	str.w	r2, [r7, #340]	@ 0x154
 8011f0e:	f8c7 210c 	str.w	r2, [r7, #268]	@ 0x10c
 8011f12:	edc7 6a3c 	vstr	s13, [r7, #240]	@ 0xf0
 8011f16:	edc7 6a56 	vstr	s13, [r7, #344]	@ 0x158
 8011f1a:	ed87 7a3e 	vstr	s14, [r7, #248]	@ 0xf8
 8011f1e:	ed87 7a58 	vstr	s14, [r7, #352]	@ 0x160
 8011f22:	edc7 7a40 	vstr	s15, [r7, #256]	@ 0x100
 8011f26:	edc7 7a5a 	vstr	s15, [r7, #360]	@ 0x168
 8011f2a:	edc7 2a42 	vstr	s5, [r7, #264]	@ 0x108
 8011f2e:	edc7 2a5c 	vstr	s5, [r7, #368]	@ 0x170
 8011f32:	ed87 3a44 	vstr	s6, [r7, #272]	@ 0x110
 8011f36:	ed87 3a5e 	vstr	s6, [r7, #376]	@ 0x178
 8011f3a:	ed87 6a48 	vstr	s12, [r7, #288]	@ 0x120
 8011f3e:	ed87 6a62 	vstr	s12, [r7, #392]	@ 0x188
 8011f42:	edc7 5a64 	vstr	s11, [r7, #400]	@ 0x190
 8011f46:	787b      	ldrb	r3, [r7, #1]
 8011f48:	2b00      	cmp	r3, #0
 8011f4a:	f000 81a7 	beq.w	801229c <iNemoEngine_API_Update+0x37cc>
 8011f4e:	f507 6314 	add.w	r3, r7, #2368	@ 0x940
 8011f52:	932b      	str	r3, [sp, #172]	@ 0xac
 8011f54:	f607 1344 	addw	r3, r7, #2372	@ 0x944
 8011f58:	932c      	str	r3, [sp, #176]	@ 0xb0
 8011f5a:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 8011f5e:	932d      	str	r3, [sp, #180]	@ 0xb4
 8011f60:	2300      	movs	r3, #0
 8011f62:	707b      	strb	r3, [r7, #1]
 8011f64:	f7fd b8ad 	b.w	800f0c2 <iNemoEngine_API_Update+0x5f2>
 8011f68:	ee1a 3a90 	vmov	r3, s21
 8011f6c:	f10a 0a0c 	add.w	sl, sl, #12
 8011f70:	f84a 3c04 	str.w	r3, [sl, #-4]
 8011f74:	45ca      	cmp	sl, r9
 8011f76:	f47f aeb1 	bne.w	8011cdc <iNemoEngine_API_Update+0x320c>
 8011f7a:	f897 a791 	ldrb.w	sl, [r7, #1937]	@ 0x791
 8011f7e:	f1ba 0f00 	cmp.w	sl, #0
 8011f82:	f000 87f3 	beq.w	8012f6c <iNemoEngine_API_Update+0x449c>
 8011f86:	eddf 7a4a 	vldr	s15, [pc, #296]	@ 80120b0 <iNemoEngine_API_Update+0x35e0>
 8011f8a:	ed9d 7a10 	vldr	s14, [sp, #64]	@ 0x40
 8011f8e:	ee6f daa7 	vmul.f32	s27, s31, s15
 8011f92:	eef6 9a00 	vmov.f32	s19, #96	@ 0x3f000000  0.5
 8011f96:	ee67 aa27 	vmul.f32	s21, s14, s15
 8011f9a:	ee2f ea27 	vmul.f32	s28, s30, s15
 8011f9e:	ee7d 7ae9 	vsub.f32	s15, s27, s19
 8011fa2:	eef0 caed 	vabs.f32	s25, s27
 8011fa6:	ee17 0a90 	vmov	r0, s15
 8011faa:	f7ee fa71 	bl	8000490 <__aeabi_f2d>
 8011fae:	ee7d 7aa9 	vadd.f32	s15, s27, s19
 8011fb2:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8011fb6:	ee17 0a90 	vmov	r0, s15
 8011fba:	f7ee fa69 	bl	8000490 <__aeabi_f2d>
 8011fbe:	ee7e 7a69 	vsub.f32	s15, s28, s19
 8011fc2:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8011fc6:	ee17 0a90 	vmov	r0, s15
 8011fca:	f7ee fa61 	bl	8000490 <__aeabi_f2d>
 8011fce:	ee7e 7a29 	vadd.f32	s15, s28, s19
 8011fd2:	e9cd 0114 	strd	r0, r1, [sp, #80]	@ 0x50
 8011fd6:	ee17 0a90 	vmov	r0, s15
 8011fda:	f7ee fa59 	bl	8000490 <__aeabi_f2d>
 8011fde:	ee7a 7ae9 	vsub.f32	s15, s21, s19
 8011fe2:	e9cd 0116 	strd	r0, r1, [sp, #88]	@ 0x58
 8011fe6:	ee17 0a90 	vmov	r0, s15
 8011fea:	f7ee fa51 	bl	8000490 <__aeabi_f2d>
 8011fee:	ee7a 7aa9 	vadd.f32	s15, s21, s19
 8011ff2:	4602      	mov	r2, r0
 8011ff4:	460b      	mov	r3, r1
 8011ff6:	ee17 0a90 	vmov	r0, s15
 8011ffa:	e9cd 2318 	strd	r2, r3, [sp, #96]	@ 0x60
 8011ffe:	f7ee fa47 	bl	8000490 <__aeabi_f2d>
 8012002:	f507 63f3 	add.w	r3, r7, #1944	@ 0x798
 8012006:	eef0 7aea 	vabs.f32	s15, s21
 801200a:	220c      	movs	r2, #12
 801200c:	fb12 320a 	smlabb	r2, r2, sl, r3
 8012010:	edcd 7a03 	vstr	s15, [sp, #12]
 8012014:	eef0 7a4d 	vmov.f32	s15, s26
 8012018:	e9cd 011a 	strd	r0, r1, [sp, #104]	@ 0x68
 801201c:	eeb0 da6e 	vmov.f32	s26, s29
 8012020:	eddf 9a24 	vldr	s19, [pc, #144]	@ 80120b4 <iNemoEngine_API_Update+0x35e4>
 8012024:	930e      	str	r3, [sp, #56]	@ 0x38
 8012026:	eef0 ea6b 	vmov.f32	s29, s23
 801202a:	eeb0 bace 	vabs.f32	s22, s28
 801202e:	eef0 ba49 	vmov.f32	s23, s18
 8012032:	469a      	mov	sl, r3
 8012034:	4691      	mov	r9, r2
 8012036:	eeb0 9a67 	vmov.f32	s18, s15
 801203a:	e0ac      	b.n	8012196 <iNemoEngine_API_Update+0x36c6>
 801203c:	bf666666 	.word	0xbf666666
 8012040:	3d072b02 	.word	0x3d072b02
 8012044:	3ca3d70a 	.word	0x3ca3d70a
 8012048:	3d4ccccd 	.word	0x3d4ccccd
 801204c:	3ecccccd 	.word	0x3ecccccd
 8012050:	3f4ccccd 	.word	0x3f4ccccd
 8012054:	3cb43958 	.word	0x3cb43958
 8012058:	3cf5c28f 	.word	0x3cf5c28f
 801205c:	3eb33333 	.word	0x3eb33333
 8012060:	3d75c28f 	.word	0x3d75c28f
 8012064:	3ee66666 	.word	0x3ee66666
 8012068:	3f866666 	.word	0x3f866666
 801206c:	3d23d70a 	.word	0x3d23d70a
 8012070:	3f8ccccd 	.word	0x3f8ccccd
 8012074:	3d8f5c29 	.word	0x3d8f5c29
 8012078:	3f933333 	.word	0x3f933333
 801207c:	3ebd70a4 	.word	0x3ebd70a4
 8012080:	40a00000 	.word	0x40a00000
 8012084:	3dcccccd 	.word	0x3dcccccd
 8012088:	3e4ccccd 	.word	0x3e4ccccd
 801208c:	3e99999a 	.word	0x3e99999a
 8012090:	3f666666 	.word	0x3f666666
 8012094:	40200000 	.word	0x40200000
 8012098:	3f99999a 	.word	0x3f99999a
 801209c:	40400000 	.word	0x40400000
 80120a0:	3fb9999a 	.word	0x3fb9999a
 80120a4:	3fcccccd 	.word	0x3fcccccd
 80120a8:	3fe66666 	.word	0x3fe66666
 80120ac:	3f333333 	.word	0x3f333333
 80120b0:	446a0ccd 	.word	0x446a0ccd
 80120b4:	4b000000 	.word	0x4b000000
 80120b8:	3fa66666 	.word	0x3fa66666
 80120bc:	3f19999a 	.word	0x3f19999a
 80120c0:	3cfaad3b 	.word	0x3cfaad3b
 80120c4:	bcfaad3b 	.word	0xbcfaad3b
 80120c8:	80000000 	.word	0x80000000
 80120cc:	eddd 7a1d 	vldr	s15, [sp, #116]	@ 0x74
 80120d0:	ed1f 7a05 	vldr	s14, [pc, #-20]	@ 80120c0 <iNemoEngine_API_Update+0x35f0>
 80120d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80120d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80120dc:	f280 80b1 	bge.w	8012242 <iNemoEngine_API_Update+0x3772>
 80120e0:	ed1f 7a08 	vldr	s14, [pc, #-32]	@ 80120c4 <iNemoEngine_API_Update+0x35f4>
 80120e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80120e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80120ec:	f300 80c3 	bgt.w	8012276 <iNemoEngine_API_Update+0x37a6>
 80120f0:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80120f4:	f001 fc80 	bl	80139f8 <ceil>
 80120f8:	ec51 0b10 	vmov	r0, r1, d0
 80120fc:	f7ee fcd0 	bl	8000aa0 <__aeabi_d2f>
 8012100:	4603      	mov	r3, r0
 8012102:	eeb4 bae9 	vcmpe.f32	s22, s19
 8012106:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801210a:	f8ca 3000 	str.w	r3, [sl]
 801210e:	d550      	bpl.n	80121b2 <iNemoEngine_API_Update+0x36e2>
 8012110:	eddd 7a1e 	vldr	s15, [sp, #120]	@ 0x78
 8012114:	ed1f 7a16 	vldr	s14, [pc, #-88]	@ 80120c0 <iNemoEngine_API_Update+0x35f0>
 8012118:	eef4 7ac7 	vcmpe.f32	s15, s14
 801211c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012120:	f280 8085 	bge.w	801222e <iNemoEngine_API_Update+0x375e>
 8012124:	ed1f 7a19 	vldr	s14, [pc, #-100]	@ 80120c4 <iNemoEngine_API_Update+0x35f4>
 8012128:	eef4 7ac7 	vcmpe.f32	s15, s14
 801212c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012130:	f300 809e 	bgt.w	8012270 <iNemoEngine_API_Update+0x37a0>
 8012134:	ed9d 0b14 	vldr	d0, [sp, #80]	@ 0x50
 8012138:	f001 fc5e 	bl	80139f8 <ceil>
 801213c:	ec51 0b10 	vmov	r0, r1, d0
 8012140:	f7ee fcae 	bl	8000aa0 <__aeabi_d2f>
 8012144:	4603      	mov	r3, r0
 8012146:	eddd 7a03 	vldr	s15, [sp, #12]
 801214a:	f8ca 3004 	str.w	r3, [sl, #4]
 801214e:	eef4 7ae9 	vcmpe.f32	s15, s19
 8012152:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012156:	d556      	bpl.n	8012206 <iNemoEngine_API_Update+0x3736>
 8012158:	eddd 7a08 	vldr	s15, [sp, #32]
 801215c:	ed1f 7a28 	vldr	s14, [pc, #-160]	@ 80120c0 <iNemoEngine_API_Update+0x35f0>
 8012160:	eef4 7ac7 	vcmpe.f32	s15, s14
 8012164:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012168:	da75      	bge.n	8012256 <iNemoEngine_API_Update+0x3786>
 801216a:	ed1f 7a2a 	vldr	s14, [pc, #-168]	@ 80120c4 <iNemoEngine_API_Update+0x35f4>
 801216e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8012172:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012176:	dc78      	bgt.n	801226a <iNemoEngine_API_Update+0x379a>
 8012178:	ed9d 0b18 	vldr	d0, [sp, #96]	@ 0x60
 801217c:	f001 fc3c 	bl	80139f8 <ceil>
 8012180:	ec51 0b10 	vmov	r0, r1, d0
 8012184:	f7ee fc8c 	bl	8000aa0 <__aeabi_d2f>
 8012188:	4603      	mov	r3, r0
 801218a:	f8ca 3008 	str.w	r3, [sl, #8]
 801218e:	f10a 0a0c 	add.w	sl, sl, #12
 8012192:	45ca      	cmp	sl, r9
 8012194:	d03f      	beq.n	8012216 <iNemoEngine_API_Update+0x3746>
 8012196:	eef4 cae9 	vcmpe.f32	s25, s19
 801219a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801219e:	d495      	bmi.n	80120cc <iNemoEngine_API_Update+0x35fc>
 80121a0:	ee1d 3a90 	vmov	r3, s27
 80121a4:	eeb4 bae9 	vcmpe.f32	s22, s19
 80121a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80121ac:	f8ca 3000 	str.w	r3, [sl]
 80121b0:	d4ae      	bmi.n	8012110 <iNemoEngine_API_Update+0x3640>
 80121b2:	ee1e 3a10 	vmov	r3, s28
 80121b6:	e7c6      	b.n	8012146 <iNemoEngine_API_Update+0x3676>
 80121b8:	ed9d 0b14 	vldr	d0, [sp, #80]	@ 0x50
 80121bc:	f001 fc98 	bl	8013af0 <floor>
 80121c0:	ec51 0b10 	vmov	r0, r1, d0
 80121c4:	f7ee fc6c 	bl	8000aa0 <__aeabi_d2f>
 80121c8:	4603      	mov	r3, r0
 80121ca:	e55d      	b.n	8011c88 <iNemoEngine_API_Update+0x31b8>
 80121cc:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80121d0:	f001 fc8e 	bl	8013af0 <floor>
 80121d4:	ec51 0b10 	vmov	r0, r1, d0
 80121d8:	f7ee fc62 	bl	8000aa0 <__aeabi_d2f>
 80121dc:	4603      	mov	r3, r0
 80121de:	e533      	b.n	8011c48 <iNemoEngine_API_Update+0x3178>
 80121e0:	ed9d 0b18 	vldr	d0, [sp, #96]	@ 0x60
 80121e4:	f001 fc84 	bl	8013af0 <floor>
 80121e8:	ec51 0b10 	vmov	r0, r1, d0
 80121ec:	f7ee fc58 	bl	8000aa0 <__aeabi_d2f>
 80121f0:	4603      	mov	r3, r0
 80121f2:	e56c      	b.n	8011cce <iNemoEngine_API_Update+0x31fe>
 80121f4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80121f8:	e569      	b.n	8011cce <iNemoEngine_API_Update+0x31fe>
 80121fa:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80121fe:	e543      	b.n	8011c88 <iNemoEngine_API_Update+0x31b8>
 8012200:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8012204:	e520      	b.n	8011c48 <iNemoEngine_API_Update+0x3178>
 8012206:	ee1a 3a90 	vmov	r3, s21
 801220a:	f10a 0a0c 	add.w	sl, sl, #12
 801220e:	f84a 3c04 	str.w	r3, [sl, #-4]
 8012212:	45ca      	cmp	sl, r9
 8012214:	d1bf      	bne.n	8012196 <iNemoEngine_API_Update+0x36c6>
 8012216:	eef0 7a49 	vmov.f32	s15, s18
 801221a:	eeb0 9a6b 	vmov.f32	s18, s23
 801221e:	eef0 ba6e 	vmov.f32	s23, s29
 8012222:	eef0 ea4d 	vmov.f32	s29, s26
 8012226:	eeb0 da67 	vmov.f32	s26, s15
 801222a:	f7fc bf5e 	b.w	800f0ea <iNemoEngine_API_Update+0x61a>
 801222e:	ed9d 0b16 	vldr	d0, [sp, #88]	@ 0x58
 8012232:	f001 fc5d 	bl	8013af0 <floor>
 8012236:	ec51 0b10 	vmov	r0, r1, d0
 801223a:	f7ee fc31 	bl	8000aa0 <__aeabi_d2f>
 801223e:	4603      	mov	r3, r0
 8012240:	e781      	b.n	8012146 <iNemoEngine_API_Update+0x3676>
 8012242:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8012246:	f001 fc53 	bl	8013af0 <floor>
 801224a:	ec51 0b10 	vmov	r0, r1, d0
 801224e:	f7ee fc27 	bl	8000aa0 <__aeabi_d2f>
 8012252:	4603      	mov	r3, r0
 8012254:	e755      	b.n	8012102 <iNemoEngine_API_Update+0x3632>
 8012256:	ed9d 0b1a 	vldr	d0, [sp, #104]	@ 0x68
 801225a:	f001 fc49 	bl	8013af0 <floor>
 801225e:	ec51 0b10 	vmov	r0, r1, d0
 8012262:	f7ee fc1d 	bl	8000aa0 <__aeabi_d2f>
 8012266:	4603      	mov	r3, r0
 8012268:	e78f      	b.n	801218a <iNemoEngine_API_Update+0x36ba>
 801226a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 801226e:	e78c      	b.n	801218a <iNemoEngine_API_Update+0x36ba>
 8012270:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8012274:	e767      	b.n	8012146 <iNemoEngine_API_Update+0x3676>
 8012276:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 801227a:	e742      	b.n	8012102 <iNemoEngine_API_Update+0x3632>
 801227c:	edd7 ea4b 	vldr	s29, [r7, #300]	@ 0x12c
 8012280:	ee2a aa2e 	vmul.f32	s20, s20, s29
 8012284:	f7fd bfd2 	b.w	801022c <iNemoEngine_API_Update+0x175c>
 8012288:	edd7 ea63 	vldr	s29, [r7, #396]	@ 0x18c
 801228c:	ee2a aa2e 	vmul.f32	s20, s20, s29
 8012290:	f7fd bfcc 	b.w	801022c <iNemoEngine_API_Update+0x175c>
 8012294:	ed97 9a49 	vldr	s18, [r7, #292]	@ 0x124
 8012298:	f7fd be41 	b.w	800ff1e <iNemoEngine_API_Update+0x144e>
 801229c:	f507 6314 	add.w	r3, r7, #2368	@ 0x940
 80122a0:	f607 1244 	addw	r2, r7, #2372	@ 0x944
 80122a4:	f607 1148 	addw	r1, r7, #2376	@ 0x948
 80122a8:	932b      	str	r3, [sp, #172]	@ 0xac
 80122aa:	681b      	ldr	r3, [r3, #0]
 80122ac:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 80122b0:	6813      	ldr	r3, [r2, #0]
 80122b2:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 80122b6:	680b      	ldr	r3, [r1, #0]
 80122b8:	922c      	str	r2, [sp, #176]	@ 0xb0
 80122ba:	912d      	str	r1, [sp, #180]	@ 0xb4
 80122bc:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 80122c0:	e64e      	b.n	8011f60 <iNemoEngine_API_Update+0x3490>
 80122c2:	f207 43b4 	addw	r3, r7, #1204	@ 0x4b4
 80122c6:	ed93 0a00 	vldr	s0, [r3]
 80122ca:	f507 6097 	add.w	r0, r7, #1208	@ 0x4b8
 80122ce:	f7fa ff35 	bl	800d13c <dataDerivative5>
 80122d2:	f207 6324 	addw	r3, r7, #1572	@ 0x624
 80122d6:	eeb0 3a40 	vmov.f32	s6, s0
 80122da:	f507 60c5 	add.w	r0, r7, #1576	@ 0x628
 80122de:	ed93 0a00 	vldr	s0, [r3]
 80122e2:	f7fa ff2b 	bl	800d13c <dataDerivative5>
 80122e6:	f207 7b94 	addw	fp, r7, #1940	@ 0x794
 80122ea:	eef0 2a40 	vmov.f32	s5, s0
 80122ee:	f507 60f3 	add.w	r0, r7, #1944	@ 0x798
 80122f2:	ed9b 0a00 	vldr	s0, [fp]
 80122f6:	f7fa ff21 	bl	800d13c <dataDerivative5>
 80122fa:	f9b7 3976 	ldrsh.w	r3, [r7, #2422]	@ 0x976
 80122fe:	ee07 3a90 	vmov	s15, r3
 8012302:	3301      	adds	r3, #1
 8012304:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 8012308:	ee07 3a90 	vmov	s15, r3
 801230c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012310:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8012314:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8012318:	f607 106c 	addw	r0, r7, #2412	@ 0x96c
 801231c:	f607 1168 	addw	r1, r7, #2408	@ 0x968
 8012320:	f507 6217 	add.w	r2, r7, #2416	@ 0x970
 8012324:	b21b      	sxth	r3, r3
 8012326:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 801232a:	ed90 7a00 	vldr	s14, [r0]
 801232e:	ed91 5a00 	vldr	s10, [r1]
 8012332:	eef0 7a43 	vmov.f32	s15, s6
 8012336:	eee7 7a25 	vfma.f32	s15, s14, s11
 801233a:	eeb0 7a62 	vmov.f32	s14, s5
 801233e:	eea5 7a85 	vfma.f32	s14, s11, s10
 8012342:	ed92 5a00 	vldr	s10, [r2]
 8012346:	eef0 6a40 	vmov.f32	s13, s0
 801234a:	eee5 6a85 	vfma.f32	s13, s11, s10
 801234e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8012352:	ee27 7a06 	vmul.f32	s14, s14, s12
 8012356:	ee66 6a86 	vmul.f32	s13, s13, s12
 801235a:	edc0 7a00 	vstr	s15, [r0]
 801235e:	ed81 7a00 	vstr	s14, [r1]
 8012362:	edc2 6a00 	vstr	s13, [r2]
 8012366:	f8a7 3976 	strh.w	r3, [r7, #2422]	@ 0x976
 801236a:	f47c abd8 	bne.w	800eb1e <iNemoEngine_API_Update+0x4e>
 801236e:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8012372:	ee27 7a06 	vmul.f32	s14, s14, s12
 8012376:	ee66 6a86 	vmul.f32	s13, s13, s12
 801237a:	ee67 7a86 	vmul.f32	s15, s15, s12
 801237e:	2300      	movs	r3, #0
 8012380:	ed87 7a07 	vstr	s14, [r7, #28]
 8012384:	edc7 6a08 	vstr	s13, [r7, #32]
 8012388:	edc7 7a06 	vstr	s15, [r7, #24]
 801238c:	6003      	str	r3, [r0, #0]
 801238e:	600b      	str	r3, [r1, #0]
 8012390:	6013      	str	r3, [r2, #0]
 8012392:	2300      	movs	r3, #0
 8012394:	f8a7 3976 	strh.w	r3, [r7, #2422]	@ 0x976
 8012398:	f887 3978 	strb.w	r3, [r7, #2424]	@ 0x978
 801239c:	f7fc bbbf 	b.w	800eb1e <iNemoEngine_API_Update+0x4e>
 80123a0:	ed1f 9ab7 	vldr	s18, [pc, #-732]	@ 80120c8 <iNemoEngine_API_Update+0x35f8>
 80123a4:	f7fd b942 	b.w	800f62c <iNemoEngine_API_Update+0xb5c>
 80123a8:	ed1f 8ab9 	vldr	s16, [pc, #-740]	@ 80120c8 <iNemoEngine_API_Update+0x35f8>
 80123ac:	f7fd b994 	b.w	800f6d8 <iNemoEngine_API_Update+0xc08>
 80123b0:	9b03      	ldr	r3, [sp, #12]
 80123b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80123b4:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 80123b8:	939f      	str	r3, [sp, #636]	@ 0x27c
 80123ba:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 80123be:	93a0      	str	r3, [sp, #640]	@ 0x280
 80123c0:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 80123c4:	93a1      	str	r3, [sp, #644]	@ 0x284
 80123c6:	2300      	movs	r3, #0
 80123c8:	f887 31a0 	strb.w	r3, [r7, #416]	@ 0x1a0
 80123cc:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
 80123d0:	f7fe bc68 	b.w	8010ca4 <iNemoEngine_API_Update+0x21d4>
 80123d4:	ed5f eac4 	vldr	s29, [pc, #-784]	@ 80120c8 <iNemoEngine_API_Update+0x35f8>
 80123d8:	f7fd b953 	b.w	800f682 <iNemoEngine_API_Update+0xbb2>
 80123dc:	ed1f 9ac6 	vldr	s18, [pc, #-792]	@ 80120c8 <iNemoEngine_API_Update+0x35f8>
 80123e0:	f7fd b8bb 	b.w	800f55a <iNemoEngine_API_Update+0xa8a>
 80123e4:	ed5f eac8 	vldr	s29, [pc, #-800]	@ 80120c8 <iNemoEngine_API_Update+0x35f8>
 80123e8:	f7fd b88c 	b.w	800f504 <iNemoEngine_API_Update+0xa34>
 80123ec:	ed1f 8aca 	vldr	s16, [pc, #-808]	@ 80120c8 <iNemoEngine_API_Update+0x35f8>
 80123f0:	f7fd b85d 	b.w	800f4ae <iNemoEngine_API_Update+0x9de>
 80123f4:	ed5f eacc 	vldr	s29, [pc, #-816]	@ 80120c8 <iNemoEngine_API_Update+0x35f8>
 80123f8:	f7fc bff0 	b.w	800f3dc <iNemoEngine_API_Update+0x90c>
 80123fc:	ed1f 8ace 	vldr	s16, [pc, #-824]	@ 80120c8 <iNemoEngine_API_Update+0x35f8>
 8012400:	f7fc bfc1 	b.w	800f386 <iNemoEngine_API_Update+0x8b6>
 8012404:	ed1f 9ad0 	vldr	s18, [pc, #-832]	@ 80120c8 <iNemoEngine_API_Update+0x35f8>
 8012408:	f7fc bf92 	b.w	800f330 <iNemoEngine_API_Update+0x860>
 801240c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012410:	f280 836c 	bge.w	8012aec <iNemoEngine_API_Update+0x401c>
 8012414:	ed97 3a31 	vldr	s6, [r7, #196]	@ 0xc4
 8012418:	edd7 7a33 	vldr	s15, [r7, #204]	@ 0xcc
 801241c:	ee75 5ae3 	vsub.f32	s11, s11, s7
 8012420:	ee77 7ac3 	vsub.f32	s15, s15, s6
 8012424:	ee78 3a63 	vsub.f32	s7, s16, s7
 8012428:	ee67 7aa3 	vmul.f32	s15, s15, s7
 801242c:	ee87 9aa5 	vdiv.f32	s18, s15, s11
 8012430:	ee39 9a03 	vadd.f32	s18, s18, s6
 8012434:	f7ff b82c 	b.w	8011490 <iNemoEngine_API_Update+0x29c0>
 8012438:	f8b7 31a6 	ldrh.w	r3, [r7, #422]	@ 0x1a6
 801243c:	3301      	adds	r3, #1
 801243e:	b29b      	uxth	r3, r3
 8012440:	2a00      	cmp	r2, #0
 8012442:	f040 85cf 	bne.w	8012fe4 <iNemoEngine_API_Update+0x4514>
 8012446:	eddf 7ae6 	vldr	s15, [pc, #920]	@ 80127e0 <iNemoEngine_API_Update+0x3d10>
 801244a:	eddf 6ae6 	vldr	s13, [pc, #920]	@ 80127e4 <iNemoEngine_API_Update+0x3d14>
 801244e:	2b31      	cmp	r3, #49	@ 0x31
 8012450:	bf98      	it	ls
 8012452:	eef0 7a66 	vmovls.f32	s15, s13
 8012456:	f8a7 31a6 	strh.w	r3, [r7, #422]	@ 0x1a6
 801245a:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 801245e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8012462:	f5b3 0f8c 	cmp.w	r3, #4587520	@ 0x460000
 8012466:	ee68 8aa7 	vmul.f32	s17, s17, s15
 801246a:	f000 85b1 	beq.w	8012fd0 <iNemoEngine_API_Update+0x4500>
 801246e:	f5b3 0fc8 	cmp.w	r3, #6553600	@ 0x640000
 8012472:	f47e adc9 	bne.w	8011008 <iNemoEngine_API_Update+0x2538>
 8012476:	2301      	movs	r3, #1
 8012478:	f887 31a4 	strb.w	r3, [r7, #420]	@ 0x1a4
 801247c:	f507 63c3 	add.w	r3, r7, #1560	@ 0x618
 8012480:	edd3 5a00 	vldr	s11, [r3]
 8012484:	f507 63f1 	add.w	r3, r7, #1928	@ 0x788
 8012488:	ed93 7a00 	vldr	s14, [r3]
 801248c:	f207 6314 	addw	r3, r7, #1556	@ 0x614
 8012490:	ed93 5a00 	vldr	s10, [r3]
 8012494:	ee65 4aa5 	vmul.f32	s9, s11, s11
 8012498:	f207 7384 	addw	r3, r7, #1924	@ 0x784
 801249c:	eee5 4a05 	vfma.f32	s9, s10, s10
 80124a0:	a84d      	add	r0, sp, #308	@ 0x134
 80124a2:	462a      	mov	r2, r5
 80124a4:	edd3 6a00 	vldr	s13, [r3]
 80124a8:	f207 631c 	addw	r3, r7, #1564	@ 0x61c
 80124ac:	edd3 7a00 	vldr	s15, [r3]
 80124b0:	eee7 4aa7 	vfma.f32	s9, s15, s15
 80124b4:	f207 738c 	addw	r3, r7, #1932	@ 0x78c
 80124b8:	a947      	add	r1, sp, #284	@ 0x11c
 80124ba:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 80124be:	eef1 3ae4 	vsqrt.f32	s7, s9
 80124c2:	462e      	mov	r6, r5
 80124c4:	4654      	mov	r4, sl
 80124c6:	ee27 6a07 	vmul.f32	s12, s14, s14
 80124ca:	eec4 4a23 	vdiv.f32	s9, s8, s7
 80124ce:	eea6 6aa6 	vfma.f32	s12, s13, s13
 80124d2:	ee67 7aa4 	vmul.f32	s15, s15, s9
 80124d6:	ee65 5aa4 	vmul.f32	s11, s11, s9
 80124da:	edcd 7a49 	vstr	s15, [sp, #292]	@ 0x124
 80124de:	edd3 7a00 	vldr	s15, [r3]
 80124e2:	edcd 5a48 	vstr	s11, [sp, #288]	@ 0x120
 80124e6:	eea7 6aa7 	vfma.f32	s12, s15, s15
 80124ea:	ee25 5a24 	vmul.f32	s10, s10, s9
 80124ee:	eef1 5ac6 	vsqrt.f32	s11, s12
 80124f2:	ed8d 5a47 	vstr	s10, [sp, #284]	@ 0x11c
 80124f6:	ee84 6a25 	vdiv.f32	s12, s8, s11
 80124fa:	ee27 7a06 	vmul.f32	s14, s14, s12
 80124fe:	ee67 7a86 	vmul.f32	s15, s15, s12
 8012502:	ee66 6a86 	vmul.f32	s13, s13, s12
 8012506:	ed8d 7a4e 	vstr	s14, [sp, #312]	@ 0x138
 801250a:	edcd 7a4f 	vstr	s15, [sp, #316]	@ 0x13c
 801250e:	edcd 6a4d 	vstr	s13, [sp, #308]	@ 0x134
 8012512:	f7fa fef9 	bl	800d308 <getRotationMatrix>
 8012516:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8012518:	46de      	mov	lr, fp
 801251a:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801251e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8012520:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8012524:	6836      	ldr	r6, [r6, #0]
 8012526:	f8ce 6000 	str.w	r6, [lr]
 801252a:	46dc      	mov	ip, fp
 801252c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8012530:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8012532:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8012536:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8012538:	ed9b 7a00 	vldr	s14, [fp]
 801253c:	eddb 7a01 	vldr	s15, [fp, #4]
 8012540:	6026      	str	r6, [r4, #0]
 8012542:	eeb0 7ac7 	vabs.f32	s14, s14
 8012546:	eef0 7ae7 	vabs.f32	s15, s15
 801254a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801254e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012552:	f100 8574 	bmi.w	801303e <iNemoEngine_API_Update+0x456e>
 8012556:	2304      	movs	r3, #4
 8012558:	2000      	movs	r0, #0
 801255a:	eef0 7a47 	vmov.f32	s15, s14
 801255e:	4699      	mov	r9, r3
 8012560:	2103      	movs	r1, #3
 8012562:	2606      	movs	r6, #6
 8012564:	f04f 0e07 	mov.w	lr, #7
 8012568:	461a      	mov	r2, r3
 801256a:	f04f 0c01 	mov.w	ip, #1
 801256e:	9004      	str	r0, [sp, #16]
 8012570:	ed9b 7a02 	vldr	s14, [fp, #8]
 8012574:	eeb0 7ac7 	vabs.f32	s14, s14
 8012578:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801257c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012580:	f300 854d 	bgt.w	801301e <iNemoEngine_API_Update+0x454e>
 8012584:	2305      	movs	r3, #5
 8012586:	2408      	movs	r4, #8
 8012588:	e9cd 3405 	strd	r3, r4, [sp, #20]
 801258c:	2302      	movs	r3, #2
 801258e:	464c      	mov	r4, r9
 8012590:	445c      	add	r4, fp
 8012592:	4458      	add	r0, fp
 8012594:	edd4 6a00 	vldr	s13, [r4]
 8012598:	ed90 7a00 	vldr	s14, [r0]
 801259c:	9804      	ldr	r0, [sp, #16]
 801259e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80125a2:	eb0a 0b8c 	add.w	fp, sl, ip, lsl #2
 80125a6:	eb0a 0483 	add.w	r4, sl, r3, lsl #2
 80125aa:	eb0a 0980 	add.w	r9, sl, r0, lsl #2
 80125ae:	0080      	lsls	r0, r0, #2
 80125b0:	9004      	str	r0, [sp, #16]
 80125b2:	eb0a 0081 	add.w	r0, sl, r1, lsl #2
 80125b6:	0089      	lsls	r1, r1, #2
 80125b8:	9107      	str	r1, [sp, #28]
 80125ba:	009b      	lsls	r3, r3, #2
 80125bc:	edcb 7a00 	vstr	s15, [fp]
 80125c0:	ed94 7a00 	vldr	s14, [r4]
 80125c4:	edd9 7a00 	vldr	s15, [r9]
 80125c8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80125cc:	ea4f 098e 	mov.w	r9, lr, lsl #2
 80125d0:	edc4 6a00 	vstr	s13, [r4]
 80125d4:	eb0a 0482 	add.w	r4, sl, r2, lsl #2
 80125d8:	ed9b 6a00 	vldr	s12, [fp]
 80125dc:	ed90 7a00 	vldr	s14, [r0]
 80125e0:	edd4 7a00 	vldr	s15, [r4]
 80125e4:	eee6 7a47 	vfms.f32	s15, s12, s14
 80125e8:	edc4 7a00 	vstr	s15, [r4]
 80125ec:	edd0 7a00 	vldr	s15, [r0]
 80125f0:	9805      	ldr	r0, [sp, #20]
 80125f2:	eb0a 0180 	add.w	r1, sl, r0, lsl #2
 80125f6:	ed91 7a00 	vldr	s14, [r1]
 80125fa:	eea6 7ae7 	vfms.f32	s14, s13, s15
 80125fe:	ea4f 0b80 	mov.w	fp, r0, lsl #2
 8012602:	00b0      	lsls	r0, r6, #2
 8012604:	9005      	str	r0, [sp, #20]
 8012606:	ed81 7a00 	vstr	s14, [r1]
 801260a:	eb0a 008e 	add.w	r0, sl, lr, lsl #2
 801260e:	eb0a 0186 	add.w	r1, sl, r6, lsl #2
 8012612:	ed91 5a00 	vldr	s10, [r1]
 8012616:	edd0 7a00 	vldr	s15, [r0]
 801261a:	9e06      	ldr	r6, [sp, #24]
 801261c:	eee6 7a45 	vfms.f32	s15, s12, s10
 8012620:	eef0 5ac7 	vabs.f32	s11, s14
 8012624:	edc0 7a00 	vstr	s15, [r0]
 8012628:	ed91 6a00 	vldr	s12, [r1]
 801262c:	eb0a 0186 	add.w	r1, sl, r6, lsl #2
 8012630:	edd1 7a00 	vldr	s15, [r1]
 8012634:	eee6 7ac6 	vfms.f32	s15, s13, s12
 8012638:	00b6      	lsls	r6, r6, #2
 801263a:	edc1 7a00 	vstr	s15, [r1]
 801263e:	edd4 6a00 	vldr	s13, [r4]
 8012642:	eeb0 6ae6 	vabs.f32	s12, s13
 8012646:	eef4 5ac6 	vcmpe.f32	s11, s12
 801264a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801264e:	ea4f 018c 	mov.w	r1, ip, lsl #2
 8012652:	ea4f 0482 	mov.w	r4, r2, lsl #2
 8012656:	f300 84cd 	bgt.w	8012ff4 <iNemoEngine_API_Update+0x4524>
 801265a:	ed90 6a00 	vldr	s12, [r0]
 801265e:	9804      	ldr	r0, [sp, #16]
 8012660:	eec7 1a26 	vdiv.f32	s3, s14, s13
 8012664:	eb0a 020b 	add.w	r2, sl, fp
 8012668:	4456      	add	r6, sl
 801266a:	4454      	add	r4, sl
 801266c:	eb0a 0b09 	add.w	fp, sl, r9
 8012670:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8012674:	eee1 7ac6 	vfms.f32	s15, s3, s12
 8012678:	edc2 1a00 	vstr	s3, [r2]
 801267c:	9a05      	ldr	r2, [sp, #20]
 801267e:	edc6 7a00 	vstr	s15, [r6]
 8012682:	4452      	add	r2, sl
 8012684:	ed92 3a00 	vldr	s6, [r2]
 8012688:	9a07      	ldr	r2, [sp, #28]
 801268a:	ed9b 2a00 	vldr	s4, [fp]
 801268e:	4452      	add	r2, sl
 8012690:	edd2 4a00 	vldr	s9, [r2]
 8012694:	9a03      	ldr	r2, [sp, #12]
 8012696:	9209      	str	r2, [sp, #36]	@ 0x24
 8012698:	eb0a 0201 	add.w	r2, sl, r1
 801269c:	ed92 0a00 	vldr	s0, [r2]
 80126a0:	eb0a 0203 	add.w	r2, sl, r3
 80126a4:	edd2 2a00 	vldr	s5, [r2]
 80126a8:	aa72      	add	r2, sp, #456	@ 0x1c8
 80126aa:	ee80 1aa7 	vdiv.f32	s2, s1, s15
 80126ae:	4402      	add	r2, r0
 80126b0:	edd2 6a00 	vldr	s13, [r2]
 80126b4:	edd4 7a00 	vldr	s15, [r4]
 80126b8:	aa72      	add	r2, sp, #456	@ 0x1c8
 80126ba:	440a      	add	r2, r1
 80126bc:	eec0 3aa7 	vdiv.f32	s7, s1, s15
 80126c0:	edd2 7a00 	vldr	s15, [r2]
 80126c4:	aa72      	add	r2, sp, #456	@ 0x1c8
 80126c6:	441a      	add	r2, r3
 80126c8:	ed92 7a00 	vldr	s14, [r2]
 80126cc:	eee0 7a66 	vfms.f32	s15, s0, s13
 80126d0:	aa75      	add	r2, sp, #468	@ 0x1d4
 80126d2:	4402      	add	r2, r0
 80126d4:	eea2 7ae6 	vfms.f32	s14, s5, s13
 80126d8:	eea1 7ae7 	vfms.f32	s14, s3, s15
 80126dc:	ee21 7a07 	vmul.f32	s14, s2, s14
 80126e0:	eee2 7a47 	vfms.f32	s15, s4, s14
 80126e4:	eee3 6a47 	vfms.f32	s13, s6, s14
 80126e8:	ee63 7aa7 	vmul.f32	s15, s7, s15
 80126ec:	ed85 7a02 	vstr	s14, [r5, #8]
 80126f0:	eee4 6ae7 	vfms.f32	s13, s9, s15
 80126f4:	edc5 7a01 	vstr	s15, [r5, #4]
 80126f8:	eeb0 4a66 	vmov.f32	s8, s13
 80126fc:	edd2 6a00 	vldr	s13, [r2]
 8012700:	aa75      	add	r2, sp, #468	@ 0x1d4
 8012702:	440a      	add	r2, r1
 8012704:	ed92 6a00 	vldr	s12, [r2]
 8012708:	aa75      	add	r2, sp, #468	@ 0x1d4
 801270a:	441a      	add	r2, r3
 801270c:	edd2 5a00 	vldr	s11, [r2]
 8012710:	aa78      	add	r2, sp, #480	@ 0x1e0
 8012712:	4411      	add	r1, r2
 8012714:	4413      	add	r3, r2
 8012716:	4402      	add	r2, r0
 8012718:	ed92 5a00 	vldr	s10, [r2]
 801271c:	edd1 7a00 	vldr	s15, [r1]
 8012720:	ed93 7a00 	vldr	s14, [r3]
 8012724:	eea0 6a66 	vfms.f32	s12, s0, s13
 8012728:	eb0a 0300 	add.w	r3, sl, r0
 801272c:	a95c      	add	r1, sp, #368	@ 0x170
 801272e:	eee5 7a40 	vfms.f32	s15, s10, s0
 8012732:	4628      	mov	r0, r5
 8012734:	eee2 5ae6 	vfms.f32	s11, s5, s13
 8012738:	eea5 7a62 	vfms.f32	s14, s10, s5
 801273c:	ed93 0a00 	vldr	s0, [r3]
 8012740:	eee1 5ac6 	vfms.f32	s11, s3, s12
 8012744:	2300      	movs	r3, #0
 8012746:	eea1 7ae7 	vfms.f32	s14, s3, s15
 801274a:	eec0 2a80 	vdiv.f32	s5, s1, s0
 801274e:	ee27 7a01 	vmul.f32	s14, s14, s2
 8012752:	ee61 5a25 	vmul.f32	s11, s2, s11
 8012756:	eee7 7a42 	vfms.f32	s15, s14, s4
 801275a:	eea2 6a65 	vfms.f32	s12, s4, s11
 801275e:	eee3 6a65 	vfms.f32	s13, s6, s11
 8012762:	edc5 5a05 	vstr	s11, [r5, #20]
 8012766:	eef0 5a45 	vmov.f32	s11, s10
 801276a:	eee7 5a43 	vfms.f32	s11, s14, s6
 801276e:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8012772:	ee23 6a86 	vmul.f32	s12, s7, s12
 8012776:	eee7 5ae4 	vfms.f32	s11, s15, s9
 801277a:	eee4 6ac6 	vfms.f32	s13, s9, s12
 801277e:	ee22 4a84 	vmul.f32	s8, s5, s8
 8012782:	ee62 6aa6 	vmul.f32	s13, s5, s13
 8012786:	ee62 2aa5 	vmul.f32	s5, s5, s11
 801278a:	edc5 6a03 	vstr	s13, [r5, #12]
 801278e:	ed85 7a08 	vstr	s14, [r5, #32]
 8012792:	edc5 7a07 	vstr	s15, [r5, #28]
 8012796:	ed85 4a00 	vstr	s8, [r5]
 801279a:	ed85 6a04 	vstr	s12, [r5, #16]
 801279e:	edc5 2a06 	vstr	s5, [r5, #24]
 80127a2:	f7fa fd11 	bl	800d1c8 <b_dcm2q>
 80127a6:	ed9d 7a5d 	vldr	s14, [sp, #372]	@ 0x174
 80127aa:	eddd 7a5e 	vldr	s15, [sp, #376]	@ 0x178
 80127ae:	eddd 6a5c 	vldr	s13, [sp, #368]	@ 0x170
 80127b2:	f887 31a0 	strb.w	r3, [r7, #416]	@ 0x1a0
 80127b6:	ee37 7a07 	vadd.f32	s14, s14, s14
 80127ba:	ee76 6aa6 	vadd.f32	s13, s13, s13
 80127be:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80127c2:	edcd 6a47 	vstr	s13, [sp, #284]	@ 0x11c
 80127c6:	ed8d 7a48 	vstr	s14, [sp, #288]	@ 0x120
 80127ca:	edcd 7a49 	vstr	s15, [sp, #292]	@ 0x124
 80127ce:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 80127d2:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 80127d6:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
 80127da:	f7fe ba63 	b.w	8010ca4 <iNemoEngine_API_Update+0x21d4>
 80127de:	bf00      	nop
 80127e0:	3e4cccce 	.word	0x3e4cccce
 80127e4:	3eaaaaab 	.word	0x3eaaaaab
 80127e8:	a958      	add	r1, sp, #352	@ 0x160
 80127ea:	a872      	add	r0, sp, #456	@ 0x1c8
 80127ec:	edcd 5a18 	vstr	s11, [sp, #96]	@ 0x60
 80127f0:	ed8d 0a08 	vstr	s0, [sp, #32]
 80127f4:	edcd 6a07 	vstr	s13, [sp, #28]
 80127f8:	ed8d 7a06 	vstr	s14, [sp, #24]
 80127fc:	f7fa fce4 	bl	800d1c8 <b_dcm2q>
 8012800:	eddd 7a22 	vldr	s15, [sp, #136]	@ 0x88
 8012804:	eef7 9a00 	vmov.f32	s19, #112	@ 0x3f800000  1.0
 8012808:	edc7 7a72 	vstr	s15, [r7, #456]	@ 0x1c8
 801280c:	edc7 9a73 	vstr	s19, [r7, #460]	@ 0x1cc
 8012810:	4631      	mov	r1, r6
 8012812:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 8012816:	f507 70ea 	add.w	r0, r7, #468	@ 0x1d4
 801281a:	f000 feb7 	bl	801358c <memset>
 801281e:	4ba0      	ldr	r3, [pc, #640]	@ (8012aa0 <iNemoEngine_API_Update+0x3fd0>)
 8012820:	703e      	strb	r6, [r7, #0]
 8012822:	eef0 7a69 	vmov.f32	s15, s19
 8012826:	ed9d ba58 	vldr	s22, [sp, #352]	@ 0x160
 801282a:	eddd aa59 	vldr	s21, [sp, #356]	@ 0x164
 801282e:	eddd 9a5a 	vldr	s19, [sp, #360]	@ 0x168
 8012832:	eddd ca5b 	vldr	s25, [sp, #364]	@ 0x16c
 8012836:	ed9d 5a22 	vldr	s10, [sp, #136]	@ 0x88
 801283a:	eddd 5a18 	vldr	s11, [sp, #96]	@ 0x60
 801283e:	ed9d 0a08 	vldr	s0, [sp, #32]
 8012842:	eddd 6a07 	vldr	s13, [sp, #28]
 8012846:	ed9d 7a06 	vldr	s14, [sp, #24]
 801284a:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 801284e:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
 8012852:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
 8012856:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c
 801285a:	f8c7 3274 	str.w	r3, [r7, #628]	@ 0x274
 801285e:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c
 8012862:	f8c7 32c4 	str.w	r3, [r7, #708]	@ 0x2c4
 8012866:	f8c7 32ec 	str.w	r3, [r7, #748]	@ 0x2ec
 801286a:	f8c7 3314 	str.w	r3, [r7, #788]	@ 0x314
 801286e:	2601      	movs	r6, #1
 8012870:	f7fd bd29 	b.w	80102c6 <iNemoEngine_API_Update+0x17f6>
 8012874:	eddf 7a94 	vldr	s15, [pc, #592]	@ 8012ac8 <iNemoEngine_API_Update+0x3ff8>
 8012878:	eeb4 eae7 	vcmpe.f32	s28, s15
 801287c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012880:	f53d aeb2 	bmi.w	80105e8 <iNemoEngine_API_Update+0x1b18>
 8012884:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8012886:	2b00      	cmp	r3, #0
 8012888:	f47d aeb7 	bne.w	80105fa <iNemoEngine_API_Update+0x1b2a>
 801288c:	f7fd beac 	b.w	80105e8 <iNemoEngine_API_Update+0x1b18>
 8012890:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012894:	d511      	bpl.n	80128ba <iNemoEngine_API_Update+0x3dea>
 8012896:	ed97 3a4d 	vldr	s6, [r7, #308]	@ 0x134
 801289a:	edd7 3a4f 	vldr	s7, [r7, #316]	@ 0x13c
 801289e:	ee77 7ae5 	vsub.f32	s15, s15, s11
 80128a2:	ee73 3ac3 	vsub.f32	s7, s7, s6
 80128a6:	ee78 5a65 	vsub.f32	s11, s16, s11
 80128aa:	ee63 5aa5 	vmul.f32	s11, s7, s11
 80128ae:	eec5 eaa7 	vdiv.f32	s29, s11, s15
 80128b2:	ee7e ea83 	vadd.f32	s29, s29, s6
 80128b6:	f7fd bb68 	b.w	800ff8a <iNemoEngine_API_Update+0x14ba>
 80128ba:	edd7 5a50 	vldr	s11, [r7, #320]	@ 0x140
 80128be:	eeb4 8ae5 	vcmpe.f32	s16, s11
 80128c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80128c6:	f140 834a 	bpl.w	8012f5e <iNemoEngine_API_Update+0x448e>
 80128ca:	ed97 3a4f 	vldr	s6, [r7, #316]	@ 0x13c
 80128ce:	edd7 3a51 	vldr	s7, [r7, #324]	@ 0x144
 80128d2:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80128d6:	ee73 3ac3 	vsub.f32	s7, s7, s6
 80128da:	ee78 7a67 	vsub.f32	s15, s16, s15
 80128de:	ee63 3aa7 	vmul.f32	s7, s7, s15
 80128e2:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 80128e6:	ee7e ea83 	vadd.f32	s29, s29, s6
 80128ea:	edd7 7a52 	vldr	s15, [r7, #328]	@ 0x148
 80128ee:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80128f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80128f6:	f6fd ab68 	blt.w	800ffca <iNemoEngine_API_Update+0x14fa>
 80128fa:	edd7 5a54 	vldr	s11, [r7, #336]	@ 0x150
 80128fe:	eef4 5ac8 	vcmpe.f32	s11, s16
 8012902:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012906:	f340 8295 	ble.w	8012e34 <iNemoEngine_API_Update+0x4364>
 801290a:	ed97 3a53 	vldr	s6, [r7, #332]	@ 0x14c
 801290e:	edd7 3a55 	vldr	s7, [r7, #340]	@ 0x154
 8012912:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8012916:	ee73 3ac3 	vsub.f32	s7, s7, s6
 801291a:	ee78 7a67 	vsub.f32	s15, s16, s15
 801291e:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8012922:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 8012926:	ee7e ea83 	vadd.f32	s29, s29, s6
 801292a:	edd7 7a56 	vldr	s15, [r7, #344]	@ 0x158
 801292e:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8012932:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012936:	f6fd ab68 	blt.w	801000a <iNemoEngine_API_Update+0x153a>
 801293a:	edd7 5a58 	vldr	s11, [r7, #352]	@ 0x160
 801293e:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8012942:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012946:	f140 8258 	bpl.w	8012dfa <iNemoEngine_API_Update+0x432a>
 801294a:	ed97 3a57 	vldr	s6, [r7, #348]	@ 0x15c
 801294e:	edd7 3a59 	vldr	s7, [r7, #356]	@ 0x164
 8012952:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8012956:	ee73 3ac3 	vsub.f32	s7, s7, s6
 801295a:	ee78 7a67 	vsub.f32	s15, s16, s15
 801295e:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8012962:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 8012966:	ee7e ea83 	vadd.f32	s29, s29, s6
 801296a:	edd7 7a5a 	vldr	s15, [r7, #360]	@ 0x168
 801296e:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8012972:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012976:	f6fd ab68 	blt.w	801004a <iNemoEngine_API_Update+0x157a>
 801297a:	edd7 5a5c 	vldr	s11, [r7, #368]	@ 0x170
 801297e:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8012982:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012986:	f140 825f 	bpl.w	8012e48 <iNemoEngine_API_Update+0x4378>
 801298a:	ed97 3a5b 	vldr	s6, [r7, #364]	@ 0x16c
 801298e:	edd7 3a5d 	vldr	s7, [r7, #372]	@ 0x174
 8012992:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8012996:	ee73 3ac3 	vsub.f32	s7, s7, s6
 801299a:	ee78 7a67 	vsub.f32	s15, s16, s15
 801299e:	ee63 3aa7 	vmul.f32	s7, s7, s15
 80129a2:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 80129a6:	ee7e ea83 	vadd.f32	s29, s29, s6
 80129aa:	edd7 7a5e 	vldr	s15, [r7, #376]	@ 0x178
 80129ae:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80129b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80129b6:	f6fd ab68 	blt.w	801008a <iNemoEngine_API_Update+0x15ba>
 80129ba:	edd7 5a60 	vldr	s11, [r7, #384]	@ 0x180
 80129be:	eeb4 8ae5 	vcmpe.f32	s16, s11
 80129c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80129c6:	f140 82d6 	bpl.w	8012f76 <iNemoEngine_API_Update+0x44a6>
 80129ca:	edd7 3a5f 	vldr	s7, [r7, #380]	@ 0x17c
 80129ce:	ed97 5a61 	vldr	s10, [r7, #388]	@ 0x184
 80129d2:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80129d6:	ee35 5a63 	vsub.f32	s10, s10, s7
 80129da:	ee78 7a67 	vsub.f32	s15, s16, s15
 80129de:	ee25 5a27 	vmul.f32	s10, s10, s15
 80129e2:	eec5 ea25 	vdiv.f32	s29, s10, s11
 80129e6:	ee7e eaa3 	vadd.f32	s29, s29, s7
 80129ea:	f7fd bb65 	b.w	80100b8 <iNemoEngine_API_Update+0x15e8>
 80129ee:	eef4 7ac4 	vcmpe.f32	s15, s8
 80129f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80129f6:	f57e aef1 	bpl.w	80117dc <iNemoEngine_API_Update+0x2d0c>
 80129fa:	ed9f 4a2a 	vldr	s8, [pc, #168]	@ 8012aa4 <iNemoEngine_API_Update+0x3fd4>
 80129fe:	eef4 7ac4 	vcmpe.f32	s15, s8
 8012a02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012a06:	da03      	bge.n	8012a10 <iNemoEngine_API_Update+0x3f40>
 8012a08:	eef7 9a00 	vmov.f32	s19, #112	@ 0x3f800000  1.0
 8012a0c:	f7fe bef8 	b.w	8011800 <iNemoEngine_API_Update+0x2d30>
 8012a10:	ed9f 4a25 	vldr	s8, [pc, #148]	@ 8012aa8 <iNemoEngine_API_Update+0x3fd8>
 8012a14:	eef4 7ac4 	vcmpe.f32	s15, s8
 8012a18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012a1c:	f57e aef8 	bpl.w	8011810 <iNemoEngine_API_Update+0x2d40>
 8012a20:	ed9f 4a20 	vldr	s8, [pc, #128]	@ 8012aa4 <iNemoEngine_API_Update+0x3fd4>
 8012a24:	ed9f 3a21 	vldr	s6, [pc, #132]	@ 8012aac <iNemoEngine_API_Update+0x3fdc>
 8012a28:	eddf 9a21 	vldr	s19, [pc, #132]	@ 8012ab0 <iNemoEngine_API_Update+0x3fe0>
 8012a2c:	ee37 4ac4 	vsub.f32	s8, s15, s8
 8012a30:	eee4 9a03 	vfma.f32	s19, s8, s6
 8012a34:	ed9f 4a1f 	vldr	s8, [pc, #124]	@ 8012ab4 <iNemoEngine_API_Update+0x3fe4>
 8012a38:	eef4 7ac4 	vcmpe.f32	s15, s8
 8012a3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012a40:	f6fe aef8 	blt.w	8011834 <iNemoEngine_API_Update+0x2d64>
 8012a44:	ed9f 4a1c 	vldr	s8, [pc, #112]	@ 8012ab8 <iNemoEngine_API_Update+0x3fe8>
 8012a48:	eef4 7ac4 	vcmpe.f32	s15, s8
 8012a4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012a50:	f57e aef8 	bpl.w	8011844 <iNemoEngine_API_Update+0x2d74>
 8012a54:	ed9f 4a17 	vldr	s8, [pc, #92]	@ 8012ab4 <iNemoEngine_API_Update+0x3fe4>
 8012a58:	ee37 4ac4 	vsub.f32	s8, s15, s8
 8012a5c:	eeb1 3a04 	vmov.f32	s6, #20	@ 0x40a00000  5.0
 8012a60:	eef7 9a08 	vmov.f32	s19, #120	@ 0x3fc00000  1.5
 8012a64:	eee4 9a03 	vfma.f32	s19, s8, s6
 8012a68:	ed9f 4a14 	vldr	s8, [pc, #80]	@ 8012abc <iNemoEngine_API_Update+0x3fec>
 8012a6c:	eef4 7ac4 	vcmpe.f32	s15, s8
 8012a70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012a74:	f6fe aef8 	blt.w	8011868 <iNemoEngine_API_Update+0x2d98>
 8012a78:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 8012a7c:	eef4 7ac4 	vcmpe.f32	s15, s8
 8012a80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012a84:	f57e aef7 	bpl.w	8011876 <iNemoEngine_API_Update+0x2da6>
 8012a88:	ed9f 4a0c 	vldr	s8, [pc, #48]	@ 8012abc <iNemoEngine_API_Update+0x3fec>
 8012a8c:	ed9f 3a0c 	vldr	s6, [pc, #48]	@ 8012ac0 <iNemoEngine_API_Update+0x3ff0>
 8012a90:	ee37 4ac4 	vsub.f32	s8, s15, s8
 8012a94:	eef2 9a05 	vmov.f32	s19, #37	@ 0x41280000  10.5
 8012a98:	eee4 9a03 	vfma.f32	s19, s8, s6
 8012a9c:	f7fe bef5 	b.w	801188a <iNemoEngine_API_Update+0x2dba>
 8012aa0:	40a00000 	.word	0x40a00000
 8012aa4:	3c75c28f 	.word	0x3c75c28f
 8012aa8:	3cf5c28f 	.word	0x3cf5c28f
 8012aac:	40d5555a 	.word	0x40d5555a
 8012ab0:	3f866666 	.word	0x3f866666
 8012ab4:	3d4ccccd 	.word	0x3d4ccccd
 8012ab8:	3dcccccd 	.word	0x3dcccccd
 8012abc:	3e4ccccd 	.word	0x3e4ccccd
 8012ac0:	43055555 	.word	0x43055555
 8012ac4:	43c7ffff 	.word	0x43c7ffff
 8012ac8:	3ecccccd 	.word	0x3ecccccd
 8012acc:	3e999998 	.word	0x3e999998
 8012ad0:	3f99999a 	.word	0x3f99999a
 8012ad4:	42100000 	.word	0x42100000
 8012ad8:	42c7ffff 	.word	0x42c7ffff
 8012adc:	3d088889 	.word	0x3d088889
 8012ae0:	3d0d3dcb 	.word	0x3d0d3dcb
 8012ae4:	3e4cccd0 	.word	0x3e4cccd0
 8012ae8:	3f8ccccd 	.word	0x3f8ccccd
 8012aec:	edd7 5a36 	vldr	s11, [r7, #216]	@ 0xd8
 8012af0:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8012af4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012af8:	f140 8278 	bpl.w	8012fec <iNemoEngine_API_Update+0x451c>
 8012afc:	ed97 3a35 	vldr	s6, [r7, #212]	@ 0xd4
 8012b00:	edd7 3a37 	vldr	s7, [r7, #220]	@ 0xdc
 8012b04:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8012b08:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8012b0c:	ee78 7a67 	vsub.f32	s15, s16, s15
 8012b10:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8012b14:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 8012b18:	ee39 9a03 	vadd.f32	s18, s18, s6
 8012b1c:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 8012b20:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8012b24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b28:	f6fe acd2 	blt.w	80114d0 <iNemoEngine_API_Update+0x2a00>
 8012b2c:	edd7 5a3a 	vldr	s11, [r7, #232]	@ 0xe8
 8012b30:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8012b34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b38:	f140 8178 	bpl.w	8012e2c <iNemoEngine_API_Update+0x435c>
 8012b3c:	ed97 3a39 	vldr	s6, [r7, #228]	@ 0xe4
 8012b40:	edd7 3a3b 	vldr	s7, [r7, #236]	@ 0xec
 8012b44:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8012b48:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8012b4c:	ee78 7a67 	vsub.f32	s15, s16, s15
 8012b50:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8012b54:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 8012b58:	ee39 9a03 	vadd.f32	s18, s18, s6
 8012b5c:	edd7 7a3c 	vldr	s15, [r7, #240]	@ 0xf0
 8012b60:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8012b64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b68:	f6fe acd2 	blt.w	8011510 <iNemoEngine_API_Update+0x2a40>
 8012b6c:	edd7 5a3e 	vldr	s11, [r7, #248]	@ 0xf8
 8012b70:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8012b74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b78:	f140 8154 	bpl.w	8012e24 <iNemoEngine_API_Update+0x4354>
 8012b7c:	ed97 3a3d 	vldr	s6, [r7, #244]	@ 0xf4
 8012b80:	edd7 3a3f 	vldr	s7, [r7, #252]	@ 0xfc
 8012b84:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8012b88:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8012b8c:	ee78 7a67 	vsub.f32	s15, s16, s15
 8012b90:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8012b94:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 8012b98:	ee39 9a03 	vadd.f32	s18, s18, s6
 8012b9c:	edd7 7a40 	vldr	s15, [r7, #256]	@ 0x100
 8012ba0:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8012ba4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012ba8:	f6fe acd2 	blt.w	8011550 <iNemoEngine_API_Update+0x2a80>
 8012bac:	edd7 5a42 	vldr	s11, [r7, #264]	@ 0x108
 8012bb0:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8012bb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012bb8:	f140 8130 	bpl.w	8012e1c <iNemoEngine_API_Update+0x434c>
 8012bbc:	ed97 3a41 	vldr	s6, [r7, #260]	@ 0x104
 8012bc0:	edd7 3a43 	vldr	s7, [r7, #268]	@ 0x10c
 8012bc4:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8012bc8:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8012bcc:	ee78 7a67 	vsub.f32	s15, s16, s15
 8012bd0:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8012bd4:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 8012bd8:	ee39 9a03 	vadd.f32	s18, s18, s6
 8012bdc:	edd7 7a44 	vldr	s15, [r7, #272]	@ 0x110
 8012be0:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8012be4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012be8:	f6fe acd2 	blt.w	8011590 <iNemoEngine_API_Update+0x2ac0>
 8012bec:	edd7 5a46 	vldr	s11, [r7, #280]	@ 0x118
 8012bf0:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8012bf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012bf8:	f140 8109 	bpl.w	8012e0e <iNemoEngine_API_Update+0x433e>
 8012bfc:	edd7 3a45 	vldr	s7, [r7, #276]	@ 0x114
 8012c00:	ed97 5a47 	vldr	s10, [r7, #284]	@ 0x11c
 8012c04:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8012c08:	ee35 5a63 	vsub.f32	s10, s10, s7
 8012c0c:	ee78 7a67 	vsub.f32	s15, s16, s15
 8012c10:	ee65 7a27 	vmul.f32	s15, s10, s15
 8012c14:	ee87 9aa5 	vdiv.f32	s18, s15, s11
 8012c18:	ee39 9a23 	vadd.f32	s18, s18, s7
 8012c1c:	f7fd b97f 	b.w	800ff1e <iNemoEngine_API_Update+0x144e>
 8012c20:	eeb0 ba6a 	vmov.f32	s22, s21
 8012c24:	f7fc bac7 	b.w	800f1b6 <iNemoEngine_API_Update+0x6e6>
 8012c28:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 8012c2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c30:	dd45      	ble.n	8012cbe <iNemoEngine_API_Update+0x41ee>
 8012c32:	ed5f 7a5c 	vldr	s15, [pc, #-368]	@ 8012ac4 <iNemoEngine_API_Update+0x3ff4>
 8012c36:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8012c3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c3e:	f140 80d7 	bpl.w	8012df0 <iNemoEngine_API_Update+0x4320>
 8012c42:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8012c46:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8012c4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c4e:	f140 80bc 	bpl.w	8012dca <iNemoEngine_API_Update+0x42fa>
 8012c52:	eeb1 6a00 	vmov.f32	s12, #16	@ 0x40800000  4.0
 8012c56:	eeb4 7ac6 	vcmpe.f32	s14, s12
 8012c5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c5e:	da33      	bge.n	8012cc8 <iNemoEngine_API_Update+0x41f8>
 8012c60:	ed1f 6a60 	vldr	s12, [pc, #-384]	@ 8012ae4 <iNemoEngine_API_Update+0x4014>
 8012c64:	eee6 7a86 	vfma.f32	s15, s13, s12
 8012c68:	eeb3 6a00 	vmov.f32	s12, #48	@ 0x41800000  16.0
 8012c6c:	eeb4 7ac6 	vcmpe.f32	s14, s12
 8012c70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c74:	db39      	blt.n	8012cea <iNemoEngine_API_Update+0x421a>
 8012c76:	ed5f 7a69 	vldr	s15, [pc, #-420]	@ 8012ad4 <iNemoEngine_API_Update+0x4004>
 8012c7a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8012c7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c82:	d539      	bpl.n	8012cf8 <iNemoEngine_API_Update+0x4228>
 8012c84:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8012c88:	ee36 6ac6 	vsub.f32	s12, s13, s12
 8012c8c:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8012c90:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8012c94:	eee6 7a25 	vfma.f32	s15, s12, s11
 8012c98:	ed1f 6a71 	vldr	s12, [pc, #-452]	@ 8012ad8 <iNemoEngine_API_Update+0x4008>
 8012c9c:	eeb4 7ac6 	vcmpe.f32	s14, s12
 8012ca0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012ca4:	db09      	blt.n	8012cba <iNemoEngine_API_Update+0x41ea>
 8012ca6:	eef1 7a04 	vmov.f32	s15, #20	@ 0x40a00000  5.0
 8012caa:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8012cae:	ed1f 6a7a 	vldr	s12, [pc, #-488]	@ 8012ac8 <iNemoEngine_API_Update+0x3ff8>
 8012cb2:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 8012cb6:	eee6 7a86 	vfma.f32	s15, s13, s12
 8012cba:	ee68 8aa7 	vmul.f32	s17, s17, s15
 8012cbe:	2300      	movs	r3, #0
 8012cc0:	f8a7 31a6 	strh.w	r3, [r7, #422]	@ 0x1a6
 8012cc4:	f7fe b9a0 	b.w	8011008 <iNemoEngine_API_Update+0x2538>
 8012cc8:	eef3 7a00 	vmov.f32	s15, #48	@ 0x41800000  16.0
 8012ccc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8012cd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012cd4:	d5cf      	bpl.n	8012c76 <iNemoEngine_API_Update+0x41a6>
 8012cd6:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8012cda:	ee36 6ac6 	vsub.f32	s12, s13, s12
 8012cde:	ed5f 5a85 	vldr	s11, [pc, #-532]	@ 8012acc <iNemoEngine_API_Update+0x3ffc>
 8012ce2:	ed5f 7a85 	vldr	s15, [pc, #-532]	@ 8012ad0 <iNemoEngine_API_Update+0x4000>
 8012ce6:	eee6 7a25 	vfma.f32	s15, s12, s11
 8012cea:	ed1f 6a86 	vldr	s12, [pc, #-536]	@ 8012ad4 <iNemoEngine_API_Update+0x4004>
 8012cee:	eeb4 7ac6 	vcmpe.f32	s14, s12
 8012cf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012cf6:	dbcf      	blt.n	8012c98 <iNemoEngine_API_Update+0x41c8>
 8012cf8:	ed5f 7a89 	vldr	s15, [pc, #-548]	@ 8012ad8 <iNemoEngine_API_Update+0x4008>
 8012cfc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8012d00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d04:	d5cf      	bpl.n	8012ca6 <iNemoEngine_API_Update+0x41d6>
 8012d06:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 8012d0a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8012d0e:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8012d12:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8012d16:	eee6 7a86 	vfma.f32	s15, s13, s12
 8012d1a:	e7ce      	b.n	8012cba <iNemoEngine_API_Update+0x41ea>
 8012d1c:	ed1f 4a91 	vldr	s8, [pc, #-580]	@ 8012adc <iNemoEngine_API_Update+0x400c>
 8012d20:	ed5f 5a91 	vldr	s11, [pc, #-580]	@ 8012ae0 <iNemoEngine_API_Update+0x4010>
 8012d24:	ac4d      	add	r4, sp, #308	@ 0x134
 8012d26:	f04f 31ff 	mov.w	r1, #4294967295
 8012d2a:	edd0 7a7c 	vldr	s15, [r0, #496]	@ 0x1f0
 8012d2e:	f5a0 73ae 	sub.w	r3, r0, #348	@ 0x15c
 8012d32:	3101      	adds	r1, #1
 8012d34:	eeb0 7a67 	vmov.f32	s14, s15
 8012d38:	461a      	mov	r2, r3
 8012d3a:	ed92 6ad6 	vldr	s12, [r2, #856]	@ 0x358
 8012d3e:	320c      	adds	r2, #12
 8012d40:	4290      	cmp	r0, r2
 8012d42:	ee37 7a06 	vadd.f32	s14, s14, s12
 8012d46:	d1f8      	bne.n	8012d3a <iNemoEngine_API_Update+0x426a>
 8012d48:	ee27 7a04 	vmul.f32	s14, s14, s8
 8012d4c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012d50:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8012d54:	ed93 6ad6 	vldr	s12, [r3, #856]	@ 0x358
 8012d58:	330c      	adds	r3, #12
 8012d5a:	ee36 6a47 	vsub.f32	s12, s12, s14
 8012d5e:	4298      	cmp	r0, r3
 8012d60:	eee6 7a06 	vfma.f32	s15, s12, s12
 8012d64:	d1f6      	bne.n	8012d54 <iNemoEngine_API_Update+0x4284>
 8012d66:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8012d6a:	2902      	cmp	r1, #2
 8012d6c:	f100 0004 	add.w	r0, r0, #4
 8012d70:	ece4 7a01 	vstmia	r4!, {s15}
 8012d74:	d1d9      	bne.n	8012d2a <iNemoEngine_API_Update+0x425a>
 8012d76:	ed9d 6a4d 	vldr	s12, [sp, #308]	@ 0x134
 8012d7a:	eddd 7a4e 	vldr	s15, [sp, #312]	@ 0x138
 8012d7e:	ed9d 7a4f 	vldr	s14, [sp, #316]	@ 0x13c
 8012d82:	eef1 3ac6 	vsqrt.f32	s7, s12
 8012d86:	eeb1 4ae7 	vsqrt.f32	s8, s15
 8012d8a:	eef1 5ac7 	vsqrt.f32	s11, s14
 8012d8e:	ee77 7a86 	vadd.f32	s15, s15, s12
 8012d92:	eeb3 6a00 	vmov.f32	s12, #48	@ 0x41800000  16.0
 8012d96:	ee77 7a87 	vadd.f32	s15, s15, s14
 8012d9a:	edcd 3a4d 	vstr	s7, [sp, #308]	@ 0x134
 8012d9e:	eef4 7ac6 	vcmpe.f32	s15, s12
 8012da2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012da6:	ed8d 4a4e 	vstr	s8, [sp, #312]	@ 0x138
 8012daa:	edcd 5a4f 	vstr	s11, [sp, #316]	@ 0x13c
 8012dae:	f57e a98e 	bpl.w	80110ce <iNemoEngine_API_Update+0x25fe>
 8012db2:	2300      	movs	r3, #0
 8012db4:	edcd 4a9f 	vstr	s9, [sp, #636]	@ 0x27c
 8012db8:	ed8d 5aa0 	vstr	s10, [sp, #640]	@ 0x280
 8012dbc:	edcd 6aa1 	vstr	s13, [sp, #644]	@ 0x284
 8012dc0:	707b      	strb	r3, [r7, #1]
 8012dc2:	9b03      	ldr	r3, [sp, #12]
 8012dc4:	9309      	str	r3, [sp, #36]	@ 0x24
 8012dc6:	f7fd bf6d 	b.w	8010ca4 <iNemoEngine_API_Update+0x21d4>
 8012dca:	eef1 7a00 	vmov.f32	s15, #16	@ 0x40800000  4.0
 8012dce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8012dd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012dd6:	f57f af77 	bpl.w	8012cc8 <iNemoEngine_API_Update+0x41f8>
 8012dda:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8012dde:	ee36 6ac6 	vsub.f32	s12, s13, s12
 8012de2:	ed5f 5ac0 	vldr	s11, [pc, #-768]	@ 8012ae4 <iNemoEngine_API_Update+0x4014>
 8012de6:	ed5f 7ac0 	vldr	s15, [pc, #-768]	@ 8012ae8 <iNemoEngine_API_Update+0x4018>
 8012dea:	eee6 7a25 	vfma.f32	s15, s12, s11
 8012dee:	e73b      	b.n	8012c68 <iNemoEngine_API_Update+0x4198>
 8012df0:	eef1 7a04 	vmov.f32	s15, #20	@ 0x40a00000  5.0
 8012df4:	ee68 8aa7 	vmul.f32	s17, s17, s15
 8012df8:	e761      	b.n	8012cbe <iNemoEngine_API_Update+0x41ee>
 8012dfa:	eef0 7a65 	vmov.f32	s15, s11
 8012dfe:	f7fd b90c 	b.w	801001a <iNemoEngine_API_Update+0x154a>
 8012e02:	eef0 7a65 	vmov.f32	s15, s11
 8012e06:	e6d1      	b.n	8012bac <iNemoEngine_API_Update+0x40dc>
 8012e08:	eef0 7a65 	vmov.f32	s15, s11
 8012e0c:	e6ae      	b.n	8012b6c <iNemoEngine_API_Update+0x409c>
 8012e0e:	eef0 7a65 	vmov.f32	s15, s11
 8012e12:	f7fe bbc5 	b.w	80115a0 <iNemoEngine_API_Update+0x2ad0>
 8012e16:	eef0 7a65 	vmov.f32	s15, s11
 8012e1a:	e687      	b.n	8012b2c <iNemoEngine_API_Update+0x405c>
 8012e1c:	eef0 7a65 	vmov.f32	s15, s11
 8012e20:	f7fe bb9e 	b.w	8011560 <iNemoEngine_API_Update+0x2a90>
 8012e24:	eef0 7a65 	vmov.f32	s15, s11
 8012e28:	f7fe bb7a 	b.w	8011520 <iNemoEngine_API_Update+0x2a50>
 8012e2c:	eef0 7a65 	vmov.f32	s15, s11
 8012e30:	f7fe bb56 	b.w	80114e0 <iNemoEngine_API_Update+0x2a10>
 8012e34:	eef0 7a65 	vmov.f32	s15, s11
 8012e38:	f7fd b8cf 	b.w	800ffda <iNemoEngine_API_Update+0x150a>
 8012e3c:	eef0 7a65 	vmov.f32	s15, s11
 8012e40:	e59b      	b.n	801297a <iNemoEngine_API_Update+0x3eaa>
 8012e42:	eef0 7a65 	vmov.f32	s15, s11
 8012e46:	e5b8      	b.n	80129ba <iNemoEngine_API_Update+0x3eea>
 8012e48:	eef0 7a65 	vmov.f32	s15, s11
 8012e4c:	f7fd b905 	b.w	801005a <iNemoEngine_API_Update+0x158a>
 8012e50:	eef0 aa69 	vmov.f32	s21, s19
 8012e54:	eeb0 ba69 	vmov.f32	s22, s19
 8012e58:	f7fc b9ad 	b.w	800f1b6 <iNemoEngine_API_Update+0x6e6>
 8012e5c:	2a00      	cmp	r2, #0
 8012e5e:	f73e a94d 	bgt.w	80110fc <iNemoEngine_API_Update+0x262c>
 8012e62:	ed9d 5a8d 	vldr	s10, [sp, #564]	@ 0x234
 8012e66:	ed9d 6a8e 	vldr	s12, [sp, #568]	@ 0x238
 8012e6a:	eddd 7a8f 	vldr	s15, [sp, #572]	@ 0x23c
 8012e6e:	eef1 5a00 	vmov.f32	s11, #16	@ 0x40800000  4.0
 8012e72:	ee25 5a25 	vmul.f32	s10, s10, s11
 8012e76:	ee26 6a25 	vmul.f32	s12, s12, s11
 8012e7a:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8012e7e:	ed8d 5a8d 	vstr	s10, [sp, #564]	@ 0x234
 8012e82:	ed8d 6a8e 	vstr	s12, [sp, #568]	@ 0x238
 8012e86:	edcd 7a8f 	vstr	s15, [sp, #572]	@ 0x23c
 8012e8a:	f7fd bbfa 	b.w	8010682 <iNemoEngine_API_Update+0x1bb2>
 8012e8e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012e90:	f002 02fd 	and.w	r2, r2, #253	@ 0xfd
 8012e94:	2a01      	cmp	r2, #1
 8012e96:	d002      	beq.n	8012e9e <iNemoEngine_API_Update+0x43ce>
 8012e98:	2301      	movs	r3, #1
 8012e9a:	f7fe b84a 	b.w	8010f32 <iNemoEngine_API_Update+0x2462>
 8012e9e:	2b0a      	cmp	r3, #10
 8012ea0:	d01b      	beq.n	8012eda <iNemoEngine_API_Update+0x440a>
 8012ea2:	eddf 7a6f 	vldr	s15, [pc, #444]	@ 8013060 <iNemoEngine_API_Update+0x4590>
 8012ea6:	3301      	adds	r3, #1
 8012ea8:	eef4 9ae7 	vcmpe.f32	s19, s15
 8012eac:	f887 31a0 	strb.w	r3, [r7, #416]	@ 0x1a0
 8012eb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012eb4:	f04f 0300 	mov.w	r3, #0
 8012eb8:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 8012ebc:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 8012ec0:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
 8012ec4:	da32      	bge.n	8012f2c <iNemoEngine_API_Update+0x445c>
 8012ec6:	f897 31a2 	ldrb.w	r3, [r7, #418]	@ 0x1a2
 8012eca:	2b31      	cmp	r3, #49	@ 0x31
 8012ecc:	f63e a942 	bhi.w	8011154 <iNemoEngine_API_Update+0x2684>
 8012ed0:	3301      	adds	r3, #1
 8012ed2:	f887 31a2 	strb.w	r3, [r7, #418]	@ 0x1a2
 8012ed6:	f7fe b93d 	b.w	8011154 <iNemoEngine_API_Update+0x2684>
 8012eda:	f897 31a3 	ldrb.w	r3, [r7, #419]	@ 0x1a3
 8012ede:	eddd 7a10 	vldr	s15, [sp, #64]	@ 0x40
 8012ee2:	f88d 2118 	strb.w	r2, [sp, #280]	@ 0x118
 8012ee6:	3301      	adds	r3, #1
 8012ee8:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
 8012eec:	787b      	ldrb	r3, [r7, #1]
 8012eee:	edcd fa9f 	vstr	s31, [sp, #636]	@ 0x27c
 8012ef2:	f240 1201 	movw	r2, #257	@ 0x101
 8012ef6:	ed8d faa0 	vstr	s30, [sp, #640]	@ 0x280
 8012efa:	edcd 7aa1 	vstr	s15, [sp, #644]	@ 0x284
 8012efe:	f8ad 2116 	strh.w	r2, [sp, #278]	@ 0x116
 8012f02:	b13b      	cbz	r3, 8012f14 <iNemoEngine_API_Update+0x4444>
 8012f04:	2300      	movs	r3, #0
 8012f06:	edc7 fa6f 	vstr	s31, [r7, #444]	@ 0x1bc
 8012f0a:	ed87 fa70 	vstr	s30, [r7, #448]	@ 0x1c0
 8012f0e:	edc7 7a71 	vstr	s15, [r7, #452]	@ 0x1c4
 8012f12:	707b      	strb	r3, [r7, #1]
 8012f14:	eddf 7a52 	vldr	s15, [pc, #328]	@ 8013060 <iNemoEngine_API_Update+0x4590>
 8012f18:	eef4 9ae7 	vcmpe.f32	s19, s15
 8012f1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012f20:	db08      	blt.n	8012f34 <iNemoEngine_API_Update+0x4464>
 8012f22:	2300      	movs	r3, #0
 8012f24:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 8012f28:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 8012f2c:	f887 31a2 	strb.w	r3, [r7, #418]	@ 0x1a2
 8012f30:	f7fe b910 	b.w	8011154 <iNemoEngine_API_Update+0x2684>
 8012f34:	f897 31a2 	ldrb.w	r3, [r7, #418]	@ 0x1a2
 8012f38:	2b31      	cmp	r3, #49	@ 0x31
 8012f3a:	f63e a90b 	bhi.w	8011154 <iNemoEngine_API_Update+0x2684>
 8012f3e:	3301      	adds	r3, #1
 8012f40:	f887 31a2 	strb.w	r3, [r7, #418]	@ 0x1a2
 8012f44:	2300      	movs	r3, #0
 8012f46:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 8012f4a:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 8012f4e:	f7fe b901 	b.w	8011154 <iNemoEngine_API_Update+0x2684>
 8012f52:	eef0 7a65 	vmov.f32	s15, s11
 8012f56:	e649      	b.n	8012bec <iNemoEngine_API_Update+0x411c>
 8012f58:	eef0 7a65 	vmov.f32	s15, s11
 8012f5c:	e4cd      	b.n	80128fa <iNemoEngine_API_Update+0x3e2a>
 8012f5e:	eef0 7a65 	vmov.f32	s15, s11
 8012f62:	f7fd b81a 	b.w	800ff9a <iNemoEngine_API_Update+0x14ca>
 8012f66:	eef0 7a65 	vmov.f32	s15, s11
 8012f6a:	e4e6      	b.n	801293a <iNemoEngine_API_Update+0x3e6a>
 8012f6c:	f507 63f3 	add.w	r3, r7, #1944	@ 0x798
 8012f70:	930e      	str	r3, [sp, #56]	@ 0x38
 8012f72:	f7fc b8ba 	b.w	800f0ea <iNemoEngine_API_Update+0x61a>
 8012f76:	eef0 7a65 	vmov.f32	s15, s11
 8012f7a:	f7fd b88d 	b.w	8010098 <iNemoEngine_API_Update+0x15c8>
 8012f7e:	f8b7 31a6 	ldrh.w	r3, [r7, #422]	@ 0x1a6
 8012f82:	eddd 7a10 	vldr	s15, [sp, #64]	@ 0x40
 8012f86:	2b27      	cmp	r3, #39	@ 0x27
 8012f88:	f8b7 31a8 	ldrh.w	r3, [r7, #424]	@ 0x1a8
 8012f8c:	f103 0301 	add.w	r3, r3, #1
 8012f90:	bf98      	it	ls
 8012f92:	eef0 fa64 	vmovls.f32	s31, s9
 8012f96:	bf98      	it	ls
 8012f98:	eeb0 fa45 	vmovls.f32	s30, s10
 8012f9c:	bf98      	it	ls
 8012f9e:	eef0 7a66 	vmovls.f32	s15, s13
 8012fa2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8012fa6:	f04f 0201 	mov.w	r2, #1
 8012faa:	bf14      	ite	ne
 8012fac:	b29b      	uxthne	r3, r3
 8012fae:	f64f 73ff 	movweq	r3, #65535	@ 0xffff
 8012fb2:	edcd fa9f 	vstr	s31, [sp, #636]	@ 0x27c
 8012fb6:	ed8d faa0 	vstr	s30, [sp, #640]	@ 0x280
 8012fba:	edcd 7aa1 	vstr	s15, [sp, #644]	@ 0x284
 8012fbe:	f887 21a3 	strb.w	r2, [r7, #419]	@ 0x1a3
 8012fc2:	f8a7 31a8 	strh.w	r3, [r7, #424]	@ 0x1a8
 8012fc6:	e6fc      	b.n	8012dc2 <iNemoEngine_API_Update+0x42f2>
 8012fc8:	f507 6597 	add.w	r5, r7, #1208	@ 0x4b8
 8012fcc:	f7fe bdce 	b.w	8011b6c <iNemoEngine_API_Update+0x309c>
 8012fd0:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8012fd4:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c
 8012fd8:	f8c7 3274 	str.w	r3, [r7, #628]	@ 0x274
 8012fdc:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c
 8012fe0:	f7fe b812 	b.w	8011008 <iNemoEngine_API_Update+0x2538>
 8012fe4:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8012fe8:	f7ff ba35 	b.w	8012456 <iNemoEngine_API_Update+0x3986>
 8012fec:	eef0 7a65 	vmov.f32	s15, s11
 8012ff0:	f7fe ba56 	b.w	80114a0 <iNemoEngine_API_Update+0x29d0>
 8012ff4:	eef0 5a47 	vmov.f32	s11, s14
 8012ff8:	eeb0 6a67 	vmov.f32	s12, s15
 8012ffc:	eeb0 7a66 	vmov.f32	s14, s13
 8013000:	4619      	mov	r1, r3
 8013002:	465c      	mov	r4, fp
 8013004:	46b1      	mov	r9, r6
 8013006:	edd0 7a00 	vldr	s15, [r0]
 801300a:	eef0 6a65 	vmov.f32	s13, s11
 801300e:	ea4f 038c 	mov.w	r3, ip, lsl #2
 8013012:	ea4f 0b82 	mov.w	fp, r2, lsl #2
 8013016:	ea4f 068e 	mov.w	r6, lr, lsl #2
 801301a:	f7ff bb20 	b.w	801265e <iNemoEngine_API_Update+0x3b8e>
 801301e:	2306      	movs	r3, #6
 8013020:	2608      	movs	r6, #8
 8013022:	2204      	movs	r2, #4
 8013024:	2402      	movs	r4, #2
 8013026:	9306      	str	r3, [sp, #24]
 8013028:	f04f 0e07 	mov.w	lr, #7
 801302c:	2105      	movs	r1, #5
 801302e:	4630      	mov	r0, r6
 8013030:	4691      	mov	r9, r2
 8013032:	2300      	movs	r3, #0
 8013034:	f04f 0c01 	mov.w	ip, #1
 8013038:	9404      	str	r4, [sp, #16]
 801303a:	f7ff baa8 	b.w	801258e <iNemoEngine_API_Update+0x3abe>
 801303e:	2104      	movs	r1, #4
 8013040:	2301      	movs	r3, #1
 8013042:	2203      	movs	r2, #3
 8013044:	2607      	movs	r6, #7
 8013046:	f04f 0e06 	mov.w	lr, #6
 801304a:	4608      	mov	r0, r1
 801304c:	f04f 0c00 	mov.w	ip, #0
 8013050:	9304      	str	r3, [sp, #16]
 8013052:	f7ff ba8d 	b.w	8012570 <iNemoEngine_API_Update+0x3aa0>
 8013056:	eddf 9a03 	vldr	s19, [pc, #12]	@ 8013064 <iNemoEngine_API_Update+0x4594>
 801305a:	f7fb be94 	b.w	800ed86 <iNemoEngine_API_Update+0x2b6>
 801305e:	bf00      	nop
 8013060:	42480000 	.word	0x42480000
 8013064:	00000000 	.word	0x00000000

08013068 <MotionFX_GetStateSize>:
 8013068:	f44f 6018 	mov.w	r0, #2432	@ 0x980
 801306c:	4770      	bx	lr
 801306e:	bf00      	nop

08013070 <MotionFX_initialize>:
 8013070:	4a4b      	ldr	r2, [pc, #300]	@ (80131a0 <MotionFX_initialize+0x130>)
 8013072:	6813      	ldr	r3, [r2, #0]
 8013074:	f04f 2ce0 	mov.w	ip, #3758153728	@ 0xe000e000
 8013078:	f023 0301 	bic.w	r3, r3, #1
 801307c:	b530      	push	{r4, r5, lr}
 801307e:	6013      	str	r3, [r2, #0]
 8013080:	f8dc 3d00 	ldr.w	r3, [ip, #3328]	@ 0xd00
 8013084:	f64f 71f0 	movw	r1, #65520	@ 0xfff0
 8013088:	400b      	ands	r3, r1
 801308a:	f24c 2240 	movw	r2, #49728	@ 0xc240
 801308e:	4293      	cmp	r3, r2
 8013090:	b085      	sub	sp, #20
 8013092:	4604      	mov	r4, r0
 8013094:	d013      	beq.n	80130be <MotionFX_initialize+0x4e>
 8013096:	f8dc 3d00 	ldr.w	r3, [ip, #3328]	@ 0xd00
 801309a:	f24c 2270 	movw	r2, #49776	@ 0xc270
 801309e:	400b      	ands	r3, r1
 80130a0:	4293      	cmp	r3, r2
 80130a2:	d00c      	beq.n	80130be <MotionFX_initialize+0x4e>
 80130a4:	4a3f      	ldr	r2, [pc, #252]	@ (80131a4 <MotionFX_initialize+0x134>)
 80130a6:	2301      	movs	r3, #1
 80130a8:	6093      	str	r3, [r2, #8]
 80130aa:	6893      	ldr	r3, [r2, #8]
 80130ac:	2b00      	cmp	r3, #0
 80130ae:	d1fc      	bne.n	80130aa <MotionFX_initialize+0x3a>
 80130b0:	4b3d      	ldr	r3, [pc, #244]	@ (80131a8 <MotionFX_initialize+0x138>)
 80130b2:	6013      	str	r3, [r2, #0]
 80130b4:	6812      	ldr	r2, [r2, #0]
 80130b6:	4b3d      	ldr	r3, [pc, #244]	@ (80131ac <MotionFX_initialize+0x13c>)
 80130b8:	429a      	cmp	r2, r3
 80130ba:	d02c      	beq.n	8013116 <MotionFX_initialize+0xa6>
 80130bc:	e7fe      	b.n	80130bc <MotionFX_initialize+0x4c>
 80130be:	4b3c      	ldr	r3, [pc, #240]	@ (80131b0 <MotionFX_initialize+0x140>)
 80130c0:	681b      	ldr	r3, [r3, #0]
 80130c2:	2b00      	cmp	r3, #0
 80130c4:	d1ee      	bne.n	80130a4 <MotionFX_initialize+0x34>
 80130c6:	4a3b      	ldr	r2, [pc, #236]	@ (80131b4 <MotionFX_initialize+0x144>)
 80130c8:	6813      	ldr	r3, [r2, #0]
 80130ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80130ce:	f5b3 6f8a 	cmp.w	r3, #1104	@ 0x450
 80130d2:	d054      	beq.n	801317e <MotionFX_initialize+0x10e>
 80130d4:	6813      	ldr	r3, [r2, #0]
 80130d6:	f240 4183 	movw	r1, #1155	@ 0x483
 80130da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80130de:	428b      	cmp	r3, r1
 80130e0:	d04d      	beq.n	801317e <MotionFX_initialize+0x10e>
 80130e2:	6813      	ldr	r3, [r2, #0]
 80130e4:	f240 4285 	movw	r2, #1157	@ 0x485
 80130e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80130ec:	4293      	cmp	r3, r2
 80130ee:	d046      	beq.n	801317e <MotionFX_initialize+0x10e>
 80130f0:	4b31      	ldr	r3, [pc, #196]	@ (80131b8 <MotionFX_initialize+0x148>)
 80130f2:	681b      	ldr	r3, [r3, #0]
 80130f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80130f8:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80130fc:	d1d2      	bne.n	80130a4 <MotionFX_initialize+0x34>
 80130fe:	4a2f      	ldr	r2, [pc, #188]	@ (80131bc <MotionFX_initialize+0x14c>)
 8013100:	2301      	movs	r3, #1
 8013102:	6093      	str	r3, [r2, #8]
 8013104:	6893      	ldr	r3, [r2, #8]
 8013106:	2b00      	cmp	r3, #0
 8013108:	d1fc      	bne.n	8013104 <MotionFX_initialize+0x94>
 801310a:	4b27      	ldr	r3, [pc, #156]	@ (80131a8 <MotionFX_initialize+0x138>)
 801310c:	6013      	str	r3, [r2, #0]
 801310e:	6812      	ldr	r2, [r2, #0]
 8013110:	4b26      	ldr	r3, [pc, #152]	@ (80131ac <MotionFX_initialize+0x13c>)
 8013112:	429a      	cmp	r2, r3
 8013114:	d1d2      	bne.n	80130bc <MotionFX_initialize+0x4c>
 8013116:	4b2a      	ldr	r3, [pc, #168]	@ (80131c0 <MotionFX_initialize+0x150>)
 8013118:	4a2a      	ldr	r2, [pc, #168]	@ (80131c4 <MotionFX_initialize+0x154>)
 801311a:	9303      	str	r3, [sp, #12]
 801311c:	2501      	movs	r5, #1
 801311e:	4620      	mov	r0, r4
 8013120:	e9cd 3301 	strd	r3, r3, [sp, #4]
 8013124:	f882 53c4 	strb.w	r5, [r2, #964]	@ 0x3c4
 8013128:	f7fb f9e8 	bl	800e4fc <MFX_emptyAttitude>
 801312c:	a901      	add	r1, sp, #4
 801312e:	f104 003a 	add.w	r0, r4, #58	@ 0x3a
 8013132:	f7f9 ff45 	bl	800cfc0 <updateOrientation>
 8013136:	a903      	add	r1, sp, #12
 8013138:	f104 0043 	add.w	r0, r4, #67	@ 0x43
 801313c:	f7f9 ff40 	bl	800cfc0 <updateOrientation>
 8013140:	a902      	add	r1, sp, #8
 8013142:	f104 004c 	add.w	r0, r4, #76	@ 0x4c
 8013146:	f7f9 ff3b 	bl	800cfc0 <updateOrientation>
 801314a:	4b1f      	ldr	r3, [pc, #124]	@ (80131c8 <MotionFX_initialize+0x158>)
 801314c:	491f      	ldr	r1, [pc, #124]	@ (80131cc <MotionFX_initialize+0x15c>)
 801314e:	61a3      	str	r3, [r4, #24]
 8013150:	4b1f      	ldr	r3, [pc, #124]	@ (80131d0 <MotionFX_initialize+0x160>)
 8013152:	4a20      	ldr	r2, [pc, #128]	@ (80131d4 <MotionFX_initialize+0x164>)
 8013154:	62a1      	str	r1, [r4, #40]	@ 0x28
 8013156:	6223      	str	r3, [r4, #32]
 8013158:	491f      	ldr	r1, [pc, #124]	@ (80131d8 <MotionFX_initialize+0x168>)
 801315a:	61e2      	str	r2, [r4, #28]
 801315c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8013160:	f04f 507f 	mov.w	r0, #1069547520	@ 0x3fc00000
 8013164:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8013168:	8723      	strh	r3, [r4, #56]	@ 0x38
 801316a:	f240 1301 	movw	r3, #257	@ 0x101
 801316e:	62e0      	str	r0, [r4, #44]	@ 0x2c
 8013170:	6361      	str	r1, [r4, #52]	@ 0x34
 8013172:	80a2      	strh	r2, [r4, #4]
 8013174:	f8a4 300d 	strh.w	r3, [r4, #13]
 8013178:	73e5      	strb	r5, [r4, #15]
 801317a:	b005      	add	sp, #20
 801317c:	bd30      	pop	{r4, r5, pc}
 801317e:	4a17      	ldr	r2, [pc, #92]	@ (80131dc <MotionFX_initialize+0x16c>)
 8013180:	2301      	movs	r3, #1
 8013182:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 8013186:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 801318a:	2b00      	cmp	r3, #0
 801318c:	d1fb      	bne.n	8013186 <MotionFX_initialize+0x116>
 801318e:	4b06      	ldr	r3, [pc, #24]	@ (80131a8 <MotionFX_initialize+0x138>)
 8013190:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 8013194:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 8013198:	4b04      	ldr	r3, [pc, #16]	@ (80131ac <MotionFX_initialize+0x13c>)
 801319a:	429a      	cmp	r2, r3
 801319c:	d0bb      	beq.n	8013116 <MotionFX_initialize+0xa6>
 801319e:	e78d      	b.n	80130bc <MotionFX_initialize+0x4c>
 80131a0:	e0002000 	.word	0xe0002000
 80131a4:	40023000 	.word	0x40023000
 80131a8:	f407a5c2 	.word	0xf407a5c2
 80131ac:	b5e8b5cd 	.word	0xb5e8b5cd
 80131b0:	e0042000 	.word	0xe0042000
 80131b4:	5c001000 	.word	0x5c001000
 80131b8:	50081000 	.word	0x50081000
 80131bc:	4c004000 	.word	0x4c004000
 80131c0:	00756e65 	.word	0x00756e65
 80131c4:	20000184 	.word	0x20000184
 80131c8:	3a51b717 	.word	0x3a51b717
 80131cc:	3f666666 	.word	0x3f666666
 80131d0:	3b378034 	.word	0x3b378034
 80131d4:	3a378034 	.word	0x3a378034
 80131d8:	3f2ac083 	.word	0x3f2ac083
 80131dc:	58024000 	.word	0x58024000

080131e0 <MotionFX_setKnobs>:
 80131e0:	4b24      	ldr	r3, [pc, #144]	@ (8013274 <MotionFX_setKnobs+0x94>)
 80131e2:	f893 23c4 	ldrb.w	r2, [r3, #964]	@ 0x3c4
 80131e6:	b902      	cbnz	r2, 80131ea <MotionFX_setKnobs+0xa>
 80131e8:	4770      	bx	lr
 80131ea:	460b      	mov	r3, r1
 80131ec:	2900      	cmp	r1, #0
 80131ee:	d0fb      	beq.n	80131e8 <MotionFX_setKnobs+0x8>
 80131f0:	b510      	push	{r4, lr}
 80131f2:	4604      	mov	r4, r0
 80131f4:	689a      	ldr	r2, [r3, #8]
 80131f6:	6808      	ldr	r0, [r1, #0]
 80131f8:	6849      	ldr	r1, [r1, #4]
 80131fa:	62e1      	str	r1, [r4, #44]	@ 0x2c
 80131fc:	62a0      	str	r0, [r4, #40]	@ 0x28
 80131fe:	6362      	str	r2, [r4, #52]	@ 0x34
 8013200:	7b1a      	ldrb	r2, [r3, #12]
 8013202:	7162      	strb	r2, [r4, #5]
 8013204:	6918      	ldr	r0, [r3, #16]
 8013206:	6959      	ldr	r1, [r3, #20]
 8013208:	699a      	ldr	r2, [r3, #24]
 801320a:	6222      	str	r2, [r4, #32]
 801320c:	61a0      	str	r0, [r4, #24]
 801320e:	61e1      	str	r1, [r4, #28]
 8013210:	7f1a      	ldrb	r2, [r3, #28]
 8013212:	7122      	strb	r2, [r4, #4]
 8013214:	f893 2029 	ldrb.w	r2, [r3, #41]	@ 0x29
 8013218:	f884 2038 	strb.w	r2, [r4, #56]	@ 0x38
 801321c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801321e:	f884 2978 	strb.w	r2, [r4, #2424]	@ 0x978
 8013222:	b084      	sub	sp, #16
 8013224:	f8b3 101d 	ldrh.w	r1, [r3, #29]
 8013228:	7fda      	ldrb	r2, [r3, #31]
 801322a:	f88d 2006 	strb.w	r2, [sp, #6]
 801322e:	f8ad 1004 	strh.w	r1, [sp, #4]
 8013232:	f8b3 2021 	ldrh.w	r2, [r3, #33]	@ 0x21
 8013236:	f8ad 2008 	strh.w	r2, [sp, #8]
 801323a:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 801323e:	f88d 200a 	strb.w	r2, [sp, #10]
 8013242:	f8b3 2025 	ldrh.w	r2, [r3, #37]	@ 0x25
 8013246:	f8ad 200c 	strh.w	r2, [sp, #12]
 801324a:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 801324e:	f88d 300e 	strb.w	r3, [sp, #14]
 8013252:	a901      	add	r1, sp, #4
 8013254:	f104 003a 	add.w	r0, r4, #58	@ 0x3a
 8013258:	f7f9 feb2 	bl	800cfc0 <updateOrientation>
 801325c:	a903      	add	r1, sp, #12
 801325e:	f104 0043 	add.w	r0, r4, #67	@ 0x43
 8013262:	f7f9 fead 	bl	800cfc0 <updateOrientation>
 8013266:	a902      	add	r1, sp, #8
 8013268:	f104 004c 	add.w	r0, r4, #76	@ 0x4c
 801326c:	f7f9 fea8 	bl	800cfc0 <updateOrientation>
 8013270:	b004      	add	sp, #16
 8013272:	bd10      	pop	{r4, pc}
 8013274:	20000184 	.word	0x20000184

08013278 <MotionFX_getKnobs>:
 8013278:	4b1d      	ldr	r3, [pc, #116]	@ (80132f0 <MotionFX_getKnobs+0x78>)
 801327a:	f893 33c4 	ldrb.w	r3, [r3, #964]	@ 0x3c4
 801327e:	b903      	cbnz	r3, 8013282 <MotionFX_getKnobs+0xa>
 8013280:	4770      	bx	lr
 8013282:	460a      	mov	r2, r1
 8013284:	2900      	cmp	r1, #0
 8013286:	d0fb      	beq.n	8013280 <MotionFX_getKnobs+0x8>
 8013288:	b510      	push	{r4, lr}
 801328a:	4604      	mov	r4, r0
 801328c:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 801328e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8013290:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8013292:	6093      	str	r3, [r2, #8]
 8013294:	6010      	str	r0, [r2, #0]
 8013296:	6051      	str	r1, [r2, #4]
 8013298:	7963      	ldrb	r3, [r4, #5]
 801329a:	7313      	strb	r3, [r2, #12]
 801329c:	69a0      	ldr	r0, [r4, #24]
 801329e:	69e1      	ldr	r1, [r4, #28]
 80132a0:	6a23      	ldr	r3, [r4, #32]
 80132a2:	6193      	str	r3, [r2, #24]
 80132a4:	6110      	str	r0, [r2, #16]
 80132a6:	6151      	str	r1, [r2, #20]
 80132a8:	7923      	ldrb	r3, [r4, #4]
 80132aa:	7713      	strb	r3, [r2, #28]
 80132ac:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 80132b0:	f882 3029 	strb.w	r3, [r2, #41]	@ 0x29
 80132b4:	f894 3978 	ldrb.w	r3, [r4, #2424]	@ 0x978
 80132b8:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80132ba:	f102 011d 	add.w	r1, r2, #29
 80132be:	f104 003a 	add.w	r0, r4, #58	@ 0x3a
 80132c2:	f7f9 fd11 	bl	800cce8 <findAxis>
 80132c6:	f102 0121 	add.w	r1, r2, #33	@ 0x21
 80132ca:	f104 004c 	add.w	r0, r4, #76	@ 0x4c
 80132ce:	f7f9 fd0b 	bl	800cce8 <findAxis>
 80132d2:	f102 0125 	add.w	r1, r2, #37	@ 0x25
 80132d6:	f104 0043 	add.w	r0, r4, #67	@ 0x43
 80132da:	f7f9 fd05 	bl	800cce8 <findAxis>
 80132de:	2300      	movs	r3, #0
 80132e0:	f882 3020 	strb.w	r3, [r2, #32]
 80132e4:	f882 3024 	strb.w	r3, [r2, #36]	@ 0x24
 80132e8:	f882 3028 	strb.w	r3, [r2, #40]	@ 0x28
 80132ec:	bd10      	pop	{r4, pc}
 80132ee:	bf00      	nop
 80132f0:	20000184 	.word	0x20000184

080132f4 <MotionFX_enable_6X>:
 80132f4:	4b0e      	ldr	r3, [pc, #56]	@ (8013330 <MotionFX_enable_6X+0x3c>)
 80132f6:	f893 33c4 	ldrb.w	r3, [r3, #964]	@ 0x3c4
 80132fa:	b903      	cbnz	r3, 80132fe <MotionFX_enable_6X+0xa>
 80132fc:	4770      	bx	lr
 80132fe:	2900      	cmp	r1, #0
 8013300:	d0fc      	beq.n	80132fc <MotionFX_enable_6X+0x8>
 8013302:	b530      	push	{r4, r5, lr}
 8013304:	1d05      	adds	r5, r0, #4
 8013306:	b099      	sub	sp, #100	@ 0x64
 8013308:	4604      	mov	r4, r0
 801330a:	4629      	mov	r1, r5
 801330c:	225c      	movs	r2, #92	@ 0x5c
 801330e:	a801      	add	r0, sp, #4
 8013310:	f000 f96e 	bl	80135f0 <memcpy>
 8013314:	4620      	mov	r0, r4
 8013316:	f7fb f8f1 	bl	800e4fc <MFX_emptyAttitude>
 801331a:	225c      	movs	r2, #92	@ 0x5c
 801331c:	a901      	add	r1, sp, #4
 801331e:	4628      	mov	r0, r5
 8013320:	f000 f966 	bl	80135f0 <memcpy>
 8013324:	2300      	movs	r3, #0
 8013326:	f884 3039 	strb.w	r3, [r4, #57]	@ 0x39
 801332a:	7363      	strb	r3, [r4, #13]
 801332c:	b019      	add	sp, #100	@ 0x64
 801332e:	bd30      	pop	{r4, r5, pc}
 8013330:	20000184 	.word	0x20000184

08013334 <MotionFX_enable_9X>:
 8013334:	4b0e      	ldr	r3, [pc, #56]	@ (8013370 <MotionFX_enable_9X+0x3c>)
 8013336:	f893 33c4 	ldrb.w	r3, [r3, #964]	@ 0x3c4
 801333a:	b903      	cbnz	r3, 801333e <MotionFX_enable_9X+0xa>
 801333c:	4770      	bx	lr
 801333e:	2900      	cmp	r1, #0
 8013340:	d0fc      	beq.n	801333c <MotionFX_enable_9X+0x8>
 8013342:	b530      	push	{r4, r5, lr}
 8013344:	1d05      	adds	r5, r0, #4
 8013346:	b099      	sub	sp, #100	@ 0x64
 8013348:	4604      	mov	r4, r0
 801334a:	4629      	mov	r1, r5
 801334c:	225c      	movs	r2, #92	@ 0x5c
 801334e:	a801      	add	r0, sp, #4
 8013350:	f000 f94e 	bl	80135f0 <memcpy>
 8013354:	4620      	mov	r0, r4
 8013356:	f7fb f8d1 	bl	800e4fc <MFX_emptyAttitude>
 801335a:	225c      	movs	r2, #92	@ 0x5c
 801335c:	a901      	add	r1, sp, #4
 801335e:	4628      	mov	r0, r5
 8013360:	f000 f946 	bl	80135f0 <memcpy>
 8013364:	2301      	movs	r3, #1
 8013366:	f884 3039 	strb.w	r3, [r4, #57]	@ 0x39
 801336a:	7363      	strb	r3, [r4, #13]
 801336c:	b019      	add	sp, #100	@ 0x64
 801336e:	bd30      	pop	{r4, r5, pc}
 8013370:	20000184 	.word	0x20000184

08013374 <MotionFX_update>:
 8013374:	b430      	push	{r4, r5}
 8013376:	4c06      	ldr	r4, [pc, #24]	@ (8013390 <MotionFX_update+0x1c>)
 8013378:	9d02      	ldr	r5, [sp, #8]
 801337a:	f894 43c4 	ldrb.w	r4, [r4, #964]	@ 0x3c4
 801337e:	b90c      	cbnz	r4, 8013384 <MotionFX_update+0x10>
 8013380:	bc30      	pop	{r4, r5}
 8013382:	4770      	bx	lr
 8013384:	ed93 0a00 	vldr	s0, [r3]
 8013388:	462b      	mov	r3, r5
 801338a:	bc30      	pop	{r4, r5}
 801338c:	f7fb bba0 	b.w	800ead0 <iNemoEngine_API_Update>
 8013390:	20000184 	.word	0x20000184

08013394 <MotionFX_propagate>:
 8013394:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013396:	ed2d 8b06 	vpush	{d8-d10}
 801339a:	4c79      	ldr	r4, [pc, #484]	@ (8013580 <MotionFX_propagate+0x1ec>)
 801339c:	f894 63c4 	ldrb.w	r6, [r4, #964]	@ 0x3c4
 80133a0:	b09d      	sub	sp, #116	@ 0x74
 80133a2:	b91e      	cbnz	r6, 80133ac <MotionFX_propagate+0x18>
 80133a4:	b01d      	add	sp, #116	@ 0x74
 80133a6:	ecbd 8b06 	vpop	{d8-d10}
 80133aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80133ac:	4694      	mov	ip, r2
 80133ae:	4604      	mov	r4, r0
 80133b0:	460d      	mov	r5, r1
 80133b2:	68d0      	ldr	r0, [r2, #12]
 80133b4:	6911      	ldr	r1, [r2, #16]
 80133b6:	6952      	ldr	r2, [r2, #20]
 80133b8:	ed93 0a00 	vldr	s0, [r3]
 80133bc:	ab0f      	add	r3, sp, #60	@ 0x3c
 80133be:	c307      	stmia	r3!, {r0, r1, r2}
 80133c0:	f8dc 0018 	ldr.w	r0, [ip, #24]
 80133c4:	f8dc 101c 	ldr.w	r1, [ip, #28]
 80133c8:	f8dc 2020 	ldr.w	r2, [ip, #32]
 80133cc:	c307      	stmia	r3!, {r0, r1, r2}
 80133ce:	aa12      	add	r2, sp, #72	@ 0x48
 80133d0:	f104 014c 	add.w	r1, r4, #76	@ 0x4c
 80133d4:	a802      	add	r0, sp, #8
 80133d6:	f7f9 fc25 	bl	800cc24 <rotVect>
 80133da:	7923      	ldrb	r3, [r4, #4]
 80133dc:	f104 073a 	add.w	r7, r4, #58	@ 0x3a
 80133e0:	2b00      	cmp	r3, #0
 80133e2:	f000 80bf 	beq.w	8013564 <MotionFX_propagate+0x1d0>
 80133e6:	ee07 3a90 	vmov	s15, r3
 80133ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80133ee:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80133f2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80133f6:	f604 135c 	addw	r3, r4, #2396	@ 0x95c
 80133fa:	f504 6613 	add.w	r6, r4, #2352	@ 0x930
 80133fe:	edd3 7a00 	vldr	s15, [r3]
 8013402:	eddd 5a02 	vldr	s11, [sp, #8]
 8013406:	ed9d 5a03 	vldr	s10, [sp, #12]
 801340a:	ed9d 6a04 	vldr	s12, [sp, #16]
 801340e:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 8013584 <MotionFX_propagate+0x1f0>
 8013412:	eddf 4a5d 	vldr	s9, [pc, #372]	@ 8013588 <MotionFX_propagate+0x1f4>
 8013416:	eee5 7aa6 	vfma.f32	s15, s11, s13
 801341a:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 801341e:	edc3 7a00 	vstr	s15, [r3]
 8013422:	f504 6316 	add.w	r3, r4, #2400	@ 0x960
 8013426:	edd3 7a00 	vldr	s15, [r3]
 801342a:	eee5 7a26 	vfma.f32	s15, s10, s13
 801342e:	ee20 0a04 	vmul.f32	s0, s0, s8
 8013432:	edc3 7a00 	vstr	s15, [r3]
 8013436:	f604 1364 	addw	r3, r4, #2404	@ 0x964
 801343a:	edd3 7a00 	vldr	s15, [r3]
 801343e:	eee6 7a26 	vfma.f32	s15, s12, s13
 8013442:	edc3 7a00 	vstr	s15, [r3]
 8013446:	f604 1344 	addw	r3, r4, #2372	@ 0x944
 801344a:	edd3 8a00 	vldr	s17, [r3]
 801344e:	f504 6314 	add.w	r3, r4, #2368	@ 0x940
 8013452:	ed93 9a00 	vldr	s18, [r3]
 8013456:	eed5 8a07 	vfnms.f32	s17, s10, s14
 801345a:	f604 1348 	addw	r3, r4, #2376	@ 0x948
 801345e:	ee95 9a87 	vfnms.f32	s18, s11, s14
 8013462:	ee68 7aa8 	vmul.f32	s15, s17, s17
 8013466:	ed93 8a00 	vldr	s16, [r3]
 801346a:	eee9 7a09 	vfma.f32	s15, s18, s18
 801346e:	ee96 8a07 	vfnms.f32	s16, s12, s14
 8013472:	eee8 7a08 	vfma.f32	s15, s16, s16
 8013476:	eef4 7ae4 	vcmpe.f32	s15, s9
 801347a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801347e:	dd76      	ble.n	801356e <MotionFX_propagate+0x1da>
 8013480:	eeb1 aae7 	vsqrt.f32	s20, s15
 8013484:	ee6a 9a00 	vmul.f32	s19, s20, s0
 8013488:	eeb0 0a69 	vmov.f32	s0, s19
 801348c:	f000 f966 	bl	801375c <sinf>
 8013490:	eeb0 7a40 	vmov.f32	s14, s0
 8013494:	eec7 7a0a 	vdiv.f32	s15, s14, s20
 8013498:	eeb0 0a69 	vmov.f32	s0, s19
 801349c:	ee29 9a27 	vmul.f32	s18, s18, s15
 80134a0:	ee68 8aa7 	vmul.f32	s17, s17, s15
 80134a4:	ee28 8a27 	vmul.f32	s16, s16, s15
 80134a8:	f000 f90c 	bl	80136c4 <cosf>
 80134ac:	a805      	add	r0, sp, #20
 80134ae:	4632      	mov	r2, r6
 80134b0:	4631      	mov	r1, r6
 80134b2:	ed8d 0a08 	vstr	s0, [sp, #32]
 80134b6:	ed8d 9a05 	vstr	s18, [sp, #20]
 80134ba:	edcd 8a06 	vstr	s17, [sp, #24]
 80134be:	ed8d 8a07 	vstr	s16, [sp, #28]
 80134c2:	f7f9 fe01 	bl	800d0c8 <qmult>
 80134c6:	f604 1c38 	addw	ip, r4, #2360	@ 0x938
 80134ca:	ed9c 7a00 	vldr	s14, [ip]
 80134ce:	ed96 6a00 	vldr	s12, [r6]
 80134d2:	f604 1e34 	addw	lr, r4, #2356	@ 0x934
 80134d6:	edde 6a00 	vldr	s13, [lr]
 80134da:	ee67 7a07 	vmul.f32	s15, s14, s14
 80134de:	f604 133c 	addw	r3, r4, #2364	@ 0x93c
 80134e2:	eee6 7aa6 	vfma.f32	s15, s13, s13
 80134e6:	aa0f      	add	r2, sp, #60	@ 0x3c
 80134e8:	4639      	mov	r1, r7
 80134ea:	edd3 5a00 	vldr	s11, [r3]
 80134ee:	eee6 7a06 	vfma.f32	s15, s12, s12
 80134f2:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 80134f6:	eee5 7aa5 	vfma.f32	s15, s11, s11
 80134fa:	eeb1 5ae7 	vsqrt.f32	s10, s15
 80134fe:	eec4 7a85 	vdiv.f32	s15, s9, s10
 8013502:	ee27 4a86 	vmul.f32	s8, s15, s12
 8013506:	ee67 4aa6 	vmul.f32	s9, s15, s13
 801350a:	ee27 5a27 	vmul.f32	s10, s14, s15
 801350e:	ee67 5aa5 	vmul.f32	s11, s15, s11
 8013512:	ed86 4a00 	vstr	s8, [r6]
 8013516:	edce 4a00 	vstr	s9, [lr]
 801351a:	ed8c 5a00 	vstr	s10, [ip]
 801351e:	edc3 5a00 	vstr	s11, [r3]
 8013522:	f8b4 3950 	ldrh.w	r3, [r4, #2384]	@ 0x950
 8013526:	3301      	adds	r3, #1
 8013528:	f8a4 3950 	strh.w	r3, [r4, #2384]	@ 0x950
 801352c:	f7f9 fb7a 	bl	800cc24 <rotVect>
 8013530:	ed85 4a03 	vstr	s8, [r5, #12]
 8013534:	edc5 4a04 	vstr	s9, [r5, #16]
 8013538:	ed85 5a05 	vstr	s10, [r5, #20]
 801353c:	edc5 5a06 	vstr	s11, [r5, #24]
 8013540:	f894 2038 	ldrb.w	r2, [r4, #56]	@ 0x38
 8013544:	f105 0328 	add.w	r3, r5, #40	@ 0x28
 8013548:	e9cd 3200 	strd	r3, r2, [sp]
 801354c:	4601      	mov	r1, r0
 801354e:	f105 031c 	add.w	r3, r5, #28
 8013552:	462a      	mov	r2, r5
 8013554:	f105 000c 	add.w	r0, r5, #12
 8013558:	f7fa ff02 	bl	800e360 <output_update>
 801355c:	b01d      	add	sp, #116	@ 0x74
 801355e:	ecbd 8b06 	vpop	{d8-d10}
 8013562:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013564:	2301      	movs	r3, #1
 8013566:	7123      	strb	r3, [r4, #4]
 8013568:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801356c:	e743      	b.n	80133f6 <MotionFX_propagate+0x62>
 801356e:	ee29 9a00 	vmul.f32	s18, s18, s0
 8013572:	ee68 8a80 	vmul.f32	s17, s17, s0
 8013576:	ee28 8a00 	vmul.f32	s16, s16, s0
 801357a:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 801357e:	e795      	b.n	80134ac <MotionFX_propagate+0x118>
 8013580:	20000184 	.word	0x20000184
 8013584:	3c8efa35 	.word	0x3c8efa35
 8013588:	38d1b718 	.word	0x38d1b718

0801358c <memset>:
 801358c:	4402      	add	r2, r0
 801358e:	4603      	mov	r3, r0
 8013590:	4293      	cmp	r3, r2
 8013592:	d100      	bne.n	8013596 <memset+0xa>
 8013594:	4770      	bx	lr
 8013596:	f803 1b01 	strb.w	r1, [r3], #1
 801359a:	e7f9      	b.n	8013590 <memset+0x4>

0801359c <__errno>:
 801359c:	4b01      	ldr	r3, [pc, #4]	@ (80135a4 <__errno+0x8>)
 801359e:	6818      	ldr	r0, [r3, #0]
 80135a0:	4770      	bx	lr
 80135a2:	bf00      	nop
 80135a4:	20000118 	.word	0x20000118

080135a8 <__libc_init_array>:
 80135a8:	b570      	push	{r4, r5, r6, lr}
 80135aa:	4d0d      	ldr	r5, [pc, #52]	@ (80135e0 <__libc_init_array+0x38>)
 80135ac:	4c0d      	ldr	r4, [pc, #52]	@ (80135e4 <__libc_init_array+0x3c>)
 80135ae:	1b64      	subs	r4, r4, r5
 80135b0:	10a4      	asrs	r4, r4, #2
 80135b2:	2600      	movs	r6, #0
 80135b4:	42a6      	cmp	r6, r4
 80135b6:	d109      	bne.n	80135cc <__libc_init_array+0x24>
 80135b8:	4d0b      	ldr	r5, [pc, #44]	@ (80135e8 <__libc_init_array+0x40>)
 80135ba:	4c0c      	ldr	r4, [pc, #48]	@ (80135ec <__libc_init_array+0x44>)
 80135bc:	f001 fd9a 	bl	80150f4 <_init>
 80135c0:	1b64      	subs	r4, r4, r5
 80135c2:	10a4      	asrs	r4, r4, #2
 80135c4:	2600      	movs	r6, #0
 80135c6:	42a6      	cmp	r6, r4
 80135c8:	d105      	bne.n	80135d6 <__libc_init_array+0x2e>
 80135ca:	bd70      	pop	{r4, r5, r6, pc}
 80135cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80135d0:	4798      	blx	r3
 80135d2:	3601      	adds	r6, #1
 80135d4:	e7ee      	b.n	80135b4 <__libc_init_array+0xc>
 80135d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80135da:	4798      	blx	r3
 80135dc:	3601      	adds	r6, #1
 80135de:	e7f2      	b.n	80135c6 <__libc_init_array+0x1e>
 80135e0:	08015670 	.word	0x08015670
 80135e4:	08015670 	.word	0x08015670
 80135e8:	08015670 	.word	0x08015670
 80135ec:	08015674 	.word	0x08015674

080135f0 <memcpy>:
 80135f0:	440a      	add	r2, r1
 80135f2:	4291      	cmp	r1, r2
 80135f4:	f100 33ff 	add.w	r3, r0, #4294967295
 80135f8:	d100      	bne.n	80135fc <memcpy+0xc>
 80135fa:	4770      	bx	lr
 80135fc:	b510      	push	{r4, lr}
 80135fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013602:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013606:	4291      	cmp	r1, r2
 8013608:	d1f9      	bne.n	80135fe <memcpy+0xe>
 801360a:	bd10      	pop	{r4, pc}

0801360c <atan2>:
 801360c:	f000 baec 	b.w	8013be8 <__ieee754_atan2>

08013610 <sqrt>:
 8013610:	b538      	push	{r3, r4, r5, lr}
 8013612:	ed2d 8b02 	vpush	{d8}
 8013616:	ec55 4b10 	vmov	r4, r5, d0
 801361a:	f000 f917 	bl	801384c <__ieee754_sqrt>
 801361e:	4622      	mov	r2, r4
 8013620:	462b      	mov	r3, r5
 8013622:	4620      	mov	r0, r4
 8013624:	4629      	mov	r1, r5
 8013626:	eeb0 8a40 	vmov.f32	s16, s0
 801362a:	eef0 8a60 	vmov.f32	s17, s1
 801362e:	f7ed fa21 	bl	8000a74 <__aeabi_dcmpun>
 8013632:	b990      	cbnz	r0, 801365a <sqrt+0x4a>
 8013634:	2200      	movs	r2, #0
 8013636:	2300      	movs	r3, #0
 8013638:	4620      	mov	r0, r4
 801363a:	4629      	mov	r1, r5
 801363c:	f7ed f9f2 	bl	8000a24 <__aeabi_dcmplt>
 8013640:	b158      	cbz	r0, 801365a <sqrt+0x4a>
 8013642:	f7ff ffab 	bl	801359c <__errno>
 8013646:	2321      	movs	r3, #33	@ 0x21
 8013648:	6003      	str	r3, [r0, #0]
 801364a:	2200      	movs	r2, #0
 801364c:	2300      	movs	r3, #0
 801364e:	4610      	mov	r0, r2
 8013650:	4619      	mov	r1, r3
 8013652:	f7ed f89f 	bl	8000794 <__aeabi_ddiv>
 8013656:	ec41 0b18 	vmov	d8, r0, r1
 801365a:	eeb0 0a48 	vmov.f32	s0, s16
 801365e:	eef0 0a68 	vmov.f32	s1, s17
 8013662:	ecbd 8b02 	vpop	{d8}
 8013666:	bd38      	pop	{r3, r4, r5, pc}

08013668 <asinf>:
 8013668:	b508      	push	{r3, lr}
 801366a:	ed2d 8b02 	vpush	{d8}
 801366e:	eeb0 8a40 	vmov.f32	s16, s0
 8013672:	f000 fea1 	bl	80143b8 <__ieee754_asinf>
 8013676:	eeb4 8a48 	vcmp.f32	s16, s16
 801367a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801367e:	eef0 8a40 	vmov.f32	s17, s0
 8013682:	d615      	bvs.n	80136b0 <asinf+0x48>
 8013684:	eeb0 0a48 	vmov.f32	s0, s16
 8013688:	f000 f860 	bl	801374c <fabsf>
 801368c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8013690:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8013694:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013698:	dd0a      	ble.n	80136b0 <asinf+0x48>
 801369a:	f7ff ff7f 	bl	801359c <__errno>
 801369e:	ecbd 8b02 	vpop	{d8}
 80136a2:	2321      	movs	r3, #33	@ 0x21
 80136a4:	6003      	str	r3, [r0, #0]
 80136a6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80136aa:	4804      	ldr	r0, [pc, #16]	@ (80136bc <asinf+0x54>)
 80136ac:	f000 b8c8 	b.w	8013840 <nanf>
 80136b0:	eeb0 0a68 	vmov.f32	s0, s17
 80136b4:	ecbd 8b02 	vpop	{d8}
 80136b8:	bd08      	pop	{r3, pc}
 80136ba:	bf00      	nop
 80136bc:	080151d8 	.word	0x080151d8

080136c0 <atan2f>:
 80136c0:	f000 bf5e 	b.w	8014580 <__ieee754_atan2f>

080136c4 <cosf>:
 80136c4:	ee10 3a10 	vmov	r3, s0
 80136c8:	b507      	push	{r0, r1, r2, lr}
 80136ca:	4a1e      	ldr	r2, [pc, #120]	@ (8013744 <cosf+0x80>)
 80136cc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80136d0:	4293      	cmp	r3, r2
 80136d2:	d806      	bhi.n	80136e2 <cosf+0x1e>
 80136d4:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8013748 <cosf+0x84>
 80136d8:	b003      	add	sp, #12
 80136da:	f85d eb04 	ldr.w	lr, [sp], #4
 80136de:	f000 bceb 	b.w	80140b8 <__kernel_cosf>
 80136e2:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80136e6:	d304      	bcc.n	80136f2 <cosf+0x2e>
 80136e8:	ee30 0a40 	vsub.f32	s0, s0, s0
 80136ec:	b003      	add	sp, #12
 80136ee:	f85d fb04 	ldr.w	pc, [sp], #4
 80136f2:	4668      	mov	r0, sp
 80136f4:	f000 ffe4 	bl	80146c0 <__ieee754_rem_pio2f>
 80136f8:	f000 0003 	and.w	r0, r0, #3
 80136fc:	2801      	cmp	r0, #1
 80136fe:	d009      	beq.n	8013714 <cosf+0x50>
 8013700:	2802      	cmp	r0, #2
 8013702:	d010      	beq.n	8013726 <cosf+0x62>
 8013704:	b9b0      	cbnz	r0, 8013734 <cosf+0x70>
 8013706:	eddd 0a01 	vldr	s1, [sp, #4]
 801370a:	ed9d 0a00 	vldr	s0, [sp]
 801370e:	f000 fcd3 	bl	80140b8 <__kernel_cosf>
 8013712:	e7eb      	b.n	80136ec <cosf+0x28>
 8013714:	eddd 0a01 	vldr	s1, [sp, #4]
 8013718:	ed9d 0a00 	vldr	s0, [sp]
 801371c:	f000 fd24 	bl	8014168 <__kernel_sinf>
 8013720:	eeb1 0a40 	vneg.f32	s0, s0
 8013724:	e7e2      	b.n	80136ec <cosf+0x28>
 8013726:	eddd 0a01 	vldr	s1, [sp, #4]
 801372a:	ed9d 0a00 	vldr	s0, [sp]
 801372e:	f000 fcc3 	bl	80140b8 <__kernel_cosf>
 8013732:	e7f5      	b.n	8013720 <cosf+0x5c>
 8013734:	eddd 0a01 	vldr	s1, [sp, #4]
 8013738:	ed9d 0a00 	vldr	s0, [sp]
 801373c:	2001      	movs	r0, #1
 801373e:	f000 fd13 	bl	8014168 <__kernel_sinf>
 8013742:	e7d3      	b.n	80136ec <cosf+0x28>
 8013744:	3f490fd8 	.word	0x3f490fd8
 8013748:	00000000 	.word	0x00000000

0801374c <fabsf>:
 801374c:	ee10 3a10 	vmov	r3, s0
 8013750:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8013754:	ee00 3a10 	vmov	s0, r3
 8013758:	4770      	bx	lr
	...

0801375c <sinf>:
 801375c:	ee10 3a10 	vmov	r3, s0
 8013760:	b507      	push	{r0, r1, r2, lr}
 8013762:	4a1f      	ldr	r2, [pc, #124]	@ (80137e0 <sinf+0x84>)
 8013764:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8013768:	4293      	cmp	r3, r2
 801376a:	d807      	bhi.n	801377c <sinf+0x20>
 801376c:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 80137e4 <sinf+0x88>
 8013770:	2000      	movs	r0, #0
 8013772:	b003      	add	sp, #12
 8013774:	f85d eb04 	ldr.w	lr, [sp], #4
 8013778:	f000 bcf6 	b.w	8014168 <__kernel_sinf>
 801377c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8013780:	d304      	bcc.n	801378c <sinf+0x30>
 8013782:	ee30 0a40 	vsub.f32	s0, s0, s0
 8013786:	b003      	add	sp, #12
 8013788:	f85d fb04 	ldr.w	pc, [sp], #4
 801378c:	4668      	mov	r0, sp
 801378e:	f000 ff97 	bl	80146c0 <__ieee754_rem_pio2f>
 8013792:	f000 0003 	and.w	r0, r0, #3
 8013796:	2801      	cmp	r0, #1
 8013798:	d00a      	beq.n	80137b0 <sinf+0x54>
 801379a:	2802      	cmp	r0, #2
 801379c:	d00f      	beq.n	80137be <sinf+0x62>
 801379e:	b9c0      	cbnz	r0, 80137d2 <sinf+0x76>
 80137a0:	eddd 0a01 	vldr	s1, [sp, #4]
 80137a4:	ed9d 0a00 	vldr	s0, [sp]
 80137a8:	2001      	movs	r0, #1
 80137aa:	f000 fcdd 	bl	8014168 <__kernel_sinf>
 80137ae:	e7ea      	b.n	8013786 <sinf+0x2a>
 80137b0:	eddd 0a01 	vldr	s1, [sp, #4]
 80137b4:	ed9d 0a00 	vldr	s0, [sp]
 80137b8:	f000 fc7e 	bl	80140b8 <__kernel_cosf>
 80137bc:	e7e3      	b.n	8013786 <sinf+0x2a>
 80137be:	eddd 0a01 	vldr	s1, [sp, #4]
 80137c2:	ed9d 0a00 	vldr	s0, [sp]
 80137c6:	2001      	movs	r0, #1
 80137c8:	f000 fcce 	bl	8014168 <__kernel_sinf>
 80137cc:	eeb1 0a40 	vneg.f32	s0, s0
 80137d0:	e7d9      	b.n	8013786 <sinf+0x2a>
 80137d2:	eddd 0a01 	vldr	s1, [sp, #4]
 80137d6:	ed9d 0a00 	vldr	s0, [sp]
 80137da:	f000 fc6d 	bl	80140b8 <__kernel_cosf>
 80137de:	e7f5      	b.n	80137cc <sinf+0x70>
 80137e0:	3f490fd8 	.word	0x3f490fd8
 80137e4:	00000000 	.word	0x00000000

080137e8 <tanf>:
 80137e8:	ee10 3a10 	vmov	r3, s0
 80137ec:	b507      	push	{r0, r1, r2, lr}
 80137ee:	4a12      	ldr	r2, [pc, #72]	@ (8013838 <tanf+0x50>)
 80137f0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80137f4:	4293      	cmp	r3, r2
 80137f6:	d807      	bhi.n	8013808 <tanf+0x20>
 80137f8:	eddf 0a10 	vldr	s1, [pc, #64]	@ 801383c <tanf+0x54>
 80137fc:	2001      	movs	r0, #1
 80137fe:	b003      	add	sp, #12
 8013800:	f85d eb04 	ldr.w	lr, [sp], #4
 8013804:	f000 bcf8 	b.w	80141f8 <__kernel_tanf>
 8013808:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 801380c:	d304      	bcc.n	8013818 <tanf+0x30>
 801380e:	ee30 0a40 	vsub.f32	s0, s0, s0
 8013812:	b003      	add	sp, #12
 8013814:	f85d fb04 	ldr.w	pc, [sp], #4
 8013818:	4668      	mov	r0, sp
 801381a:	f000 ff51 	bl	80146c0 <__ieee754_rem_pio2f>
 801381e:	0040      	lsls	r0, r0, #1
 8013820:	f000 0002 	and.w	r0, r0, #2
 8013824:	eddd 0a01 	vldr	s1, [sp, #4]
 8013828:	ed9d 0a00 	vldr	s0, [sp]
 801382c:	f1c0 0001 	rsb	r0, r0, #1
 8013830:	f000 fce2 	bl	80141f8 <__kernel_tanf>
 8013834:	e7ed      	b.n	8013812 <tanf+0x2a>
 8013836:	bf00      	nop
 8013838:	3f490fda 	.word	0x3f490fda
 801383c:	00000000 	.word	0x00000000

08013840 <nanf>:
 8013840:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8013848 <nanf+0x8>
 8013844:	4770      	bx	lr
 8013846:	bf00      	nop
 8013848:	7fc00000 	.word	0x7fc00000

0801384c <__ieee754_sqrt>:
 801384c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013850:	4a66      	ldr	r2, [pc, #408]	@ (80139ec <__ieee754_sqrt+0x1a0>)
 8013852:	ec55 4b10 	vmov	r4, r5, d0
 8013856:	43aa      	bics	r2, r5
 8013858:	462b      	mov	r3, r5
 801385a:	4621      	mov	r1, r4
 801385c:	d110      	bne.n	8013880 <__ieee754_sqrt+0x34>
 801385e:	4622      	mov	r2, r4
 8013860:	4620      	mov	r0, r4
 8013862:	4629      	mov	r1, r5
 8013864:	f7ec fe6c 	bl	8000540 <__aeabi_dmul>
 8013868:	4602      	mov	r2, r0
 801386a:	460b      	mov	r3, r1
 801386c:	4620      	mov	r0, r4
 801386e:	4629      	mov	r1, r5
 8013870:	f7ec fcb0 	bl	80001d4 <__adddf3>
 8013874:	4604      	mov	r4, r0
 8013876:	460d      	mov	r5, r1
 8013878:	ec45 4b10 	vmov	d0, r4, r5
 801387c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013880:	2d00      	cmp	r5, #0
 8013882:	dc0e      	bgt.n	80138a2 <__ieee754_sqrt+0x56>
 8013884:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8013888:	4322      	orrs	r2, r4
 801388a:	d0f5      	beq.n	8013878 <__ieee754_sqrt+0x2c>
 801388c:	b19d      	cbz	r5, 80138b6 <__ieee754_sqrt+0x6a>
 801388e:	4622      	mov	r2, r4
 8013890:	4620      	mov	r0, r4
 8013892:	4629      	mov	r1, r5
 8013894:	f7ec fc9c 	bl	80001d0 <__aeabi_dsub>
 8013898:	4602      	mov	r2, r0
 801389a:	460b      	mov	r3, r1
 801389c:	f7ec ff7a 	bl	8000794 <__aeabi_ddiv>
 80138a0:	e7e8      	b.n	8013874 <__ieee754_sqrt+0x28>
 80138a2:	152a      	asrs	r2, r5, #20
 80138a4:	d115      	bne.n	80138d2 <__ieee754_sqrt+0x86>
 80138a6:	2000      	movs	r0, #0
 80138a8:	e009      	b.n	80138be <__ieee754_sqrt+0x72>
 80138aa:	0acb      	lsrs	r3, r1, #11
 80138ac:	3a15      	subs	r2, #21
 80138ae:	0549      	lsls	r1, r1, #21
 80138b0:	2b00      	cmp	r3, #0
 80138b2:	d0fa      	beq.n	80138aa <__ieee754_sqrt+0x5e>
 80138b4:	e7f7      	b.n	80138a6 <__ieee754_sqrt+0x5a>
 80138b6:	462a      	mov	r2, r5
 80138b8:	e7fa      	b.n	80138b0 <__ieee754_sqrt+0x64>
 80138ba:	005b      	lsls	r3, r3, #1
 80138bc:	3001      	adds	r0, #1
 80138be:	02dc      	lsls	r4, r3, #11
 80138c0:	d5fb      	bpl.n	80138ba <__ieee754_sqrt+0x6e>
 80138c2:	1e44      	subs	r4, r0, #1
 80138c4:	1b12      	subs	r2, r2, r4
 80138c6:	f1c0 0420 	rsb	r4, r0, #32
 80138ca:	fa21 f404 	lsr.w	r4, r1, r4
 80138ce:	4323      	orrs	r3, r4
 80138d0:	4081      	lsls	r1, r0
 80138d2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80138d6:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 80138da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80138de:	07d2      	lsls	r2, r2, #31
 80138e0:	bf5c      	itt	pl
 80138e2:	005b      	lslpl	r3, r3, #1
 80138e4:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 80138e8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80138ec:	bf58      	it	pl
 80138ee:	0049      	lslpl	r1, r1, #1
 80138f0:	2600      	movs	r6, #0
 80138f2:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 80138f6:	107f      	asrs	r7, r7, #1
 80138f8:	0049      	lsls	r1, r1, #1
 80138fa:	2016      	movs	r0, #22
 80138fc:	4632      	mov	r2, r6
 80138fe:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8013902:	1915      	adds	r5, r2, r4
 8013904:	429d      	cmp	r5, r3
 8013906:	bfde      	ittt	le
 8013908:	192a      	addle	r2, r5, r4
 801390a:	1b5b      	suble	r3, r3, r5
 801390c:	1936      	addle	r6, r6, r4
 801390e:	0fcd      	lsrs	r5, r1, #31
 8013910:	3801      	subs	r0, #1
 8013912:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8013916:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801391a:	ea4f 0454 	mov.w	r4, r4, lsr #1
 801391e:	d1f0      	bne.n	8013902 <__ieee754_sqrt+0xb6>
 8013920:	4605      	mov	r5, r0
 8013922:	2420      	movs	r4, #32
 8013924:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8013928:	4293      	cmp	r3, r2
 801392a:	eb0c 0e00 	add.w	lr, ip, r0
 801392e:	dc02      	bgt.n	8013936 <__ieee754_sqrt+0xea>
 8013930:	d113      	bne.n	801395a <__ieee754_sqrt+0x10e>
 8013932:	458e      	cmp	lr, r1
 8013934:	d811      	bhi.n	801395a <__ieee754_sqrt+0x10e>
 8013936:	f1be 0f00 	cmp.w	lr, #0
 801393a:	eb0e 000c 	add.w	r0, lr, ip
 801393e:	da3f      	bge.n	80139c0 <__ieee754_sqrt+0x174>
 8013940:	2800      	cmp	r0, #0
 8013942:	db3d      	blt.n	80139c0 <__ieee754_sqrt+0x174>
 8013944:	f102 0801 	add.w	r8, r2, #1
 8013948:	1a9b      	subs	r3, r3, r2
 801394a:	458e      	cmp	lr, r1
 801394c:	bf88      	it	hi
 801394e:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8013952:	eba1 010e 	sub.w	r1, r1, lr
 8013956:	4465      	add	r5, ip
 8013958:	4642      	mov	r2, r8
 801395a:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 801395e:	3c01      	subs	r4, #1
 8013960:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8013964:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8013968:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 801396c:	d1dc      	bne.n	8013928 <__ieee754_sqrt+0xdc>
 801396e:	4319      	orrs	r1, r3
 8013970:	d01b      	beq.n	80139aa <__ieee754_sqrt+0x15e>
 8013972:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 80139f0 <__ieee754_sqrt+0x1a4>
 8013976:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 80139f4 <__ieee754_sqrt+0x1a8>
 801397a:	e9da 0100 	ldrd	r0, r1, [sl]
 801397e:	e9db 2300 	ldrd	r2, r3, [fp]
 8013982:	f7ec fc25 	bl	80001d0 <__aeabi_dsub>
 8013986:	e9da 8900 	ldrd	r8, r9, [sl]
 801398a:	4602      	mov	r2, r0
 801398c:	460b      	mov	r3, r1
 801398e:	4640      	mov	r0, r8
 8013990:	4649      	mov	r1, r9
 8013992:	f7ed f851 	bl	8000a38 <__aeabi_dcmple>
 8013996:	b140      	cbz	r0, 80139aa <__ieee754_sqrt+0x15e>
 8013998:	f1b5 3fff 	cmp.w	r5, #4294967295
 801399c:	e9da 0100 	ldrd	r0, r1, [sl]
 80139a0:	e9db 2300 	ldrd	r2, r3, [fp]
 80139a4:	d10e      	bne.n	80139c4 <__ieee754_sqrt+0x178>
 80139a6:	3601      	adds	r6, #1
 80139a8:	4625      	mov	r5, r4
 80139aa:	1073      	asrs	r3, r6, #1
 80139ac:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 80139b0:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 80139b4:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 80139b8:	086b      	lsrs	r3, r5, #1
 80139ba:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 80139be:	e759      	b.n	8013874 <__ieee754_sqrt+0x28>
 80139c0:	4690      	mov	r8, r2
 80139c2:	e7c1      	b.n	8013948 <__ieee754_sqrt+0xfc>
 80139c4:	f7ec fc06 	bl	80001d4 <__adddf3>
 80139c8:	e9da 8900 	ldrd	r8, r9, [sl]
 80139cc:	4602      	mov	r2, r0
 80139ce:	460b      	mov	r3, r1
 80139d0:	4640      	mov	r0, r8
 80139d2:	4649      	mov	r1, r9
 80139d4:	f7ed f826 	bl	8000a24 <__aeabi_dcmplt>
 80139d8:	b120      	cbz	r0, 80139e4 <__ieee754_sqrt+0x198>
 80139da:	1cab      	adds	r3, r5, #2
 80139dc:	bf08      	it	eq
 80139de:	3601      	addeq	r6, #1
 80139e0:	3502      	adds	r5, #2
 80139e2:	e7e2      	b.n	80139aa <__ieee754_sqrt+0x15e>
 80139e4:	1c6b      	adds	r3, r5, #1
 80139e6:	f023 0501 	bic.w	r5, r3, #1
 80139ea:	e7de      	b.n	80139aa <__ieee754_sqrt+0x15e>
 80139ec:	7ff00000 	.word	0x7ff00000
 80139f0:	080151e8 	.word	0x080151e8
 80139f4:	080151e0 	.word	0x080151e0

080139f8 <ceil>:
 80139f8:	ec51 0b10 	vmov	r0, r1, d0
 80139fc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8013a00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013a04:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8013a08:	2e13      	cmp	r6, #19
 8013a0a:	460c      	mov	r4, r1
 8013a0c:	4605      	mov	r5, r0
 8013a0e:	4680      	mov	r8, r0
 8013a10:	dc2e      	bgt.n	8013a70 <ceil+0x78>
 8013a12:	2e00      	cmp	r6, #0
 8013a14:	da11      	bge.n	8013a3a <ceil+0x42>
 8013a16:	a332      	add	r3, pc, #200	@ (adr r3, 8013ae0 <ceil+0xe8>)
 8013a18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a1c:	f7ec fbda 	bl	80001d4 <__adddf3>
 8013a20:	2200      	movs	r2, #0
 8013a22:	2300      	movs	r3, #0
 8013a24:	f7ed f81c 	bl	8000a60 <__aeabi_dcmpgt>
 8013a28:	b120      	cbz	r0, 8013a34 <ceil+0x3c>
 8013a2a:	2c00      	cmp	r4, #0
 8013a2c:	db4f      	blt.n	8013ace <ceil+0xd6>
 8013a2e:	4325      	orrs	r5, r4
 8013a30:	d151      	bne.n	8013ad6 <ceil+0xde>
 8013a32:	462c      	mov	r4, r5
 8013a34:	4621      	mov	r1, r4
 8013a36:	4628      	mov	r0, r5
 8013a38:	e023      	b.n	8013a82 <ceil+0x8a>
 8013a3a:	4f2b      	ldr	r7, [pc, #172]	@ (8013ae8 <ceil+0xf0>)
 8013a3c:	4137      	asrs	r7, r6
 8013a3e:	ea01 0307 	and.w	r3, r1, r7
 8013a42:	4303      	orrs	r3, r0
 8013a44:	d01d      	beq.n	8013a82 <ceil+0x8a>
 8013a46:	a326      	add	r3, pc, #152	@ (adr r3, 8013ae0 <ceil+0xe8>)
 8013a48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a4c:	f7ec fbc2 	bl	80001d4 <__adddf3>
 8013a50:	2200      	movs	r2, #0
 8013a52:	2300      	movs	r3, #0
 8013a54:	f7ed f804 	bl	8000a60 <__aeabi_dcmpgt>
 8013a58:	2800      	cmp	r0, #0
 8013a5a:	d0eb      	beq.n	8013a34 <ceil+0x3c>
 8013a5c:	2c00      	cmp	r4, #0
 8013a5e:	bfc2      	ittt	gt
 8013a60:	f44f 1380 	movgt.w	r3, #1048576	@ 0x100000
 8013a64:	4133      	asrgt	r3, r6
 8013a66:	18e4      	addgt	r4, r4, r3
 8013a68:	ea24 0407 	bic.w	r4, r4, r7
 8013a6c:	2500      	movs	r5, #0
 8013a6e:	e7e1      	b.n	8013a34 <ceil+0x3c>
 8013a70:	2e33      	cmp	r6, #51	@ 0x33
 8013a72:	dd0a      	ble.n	8013a8a <ceil+0x92>
 8013a74:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8013a78:	d103      	bne.n	8013a82 <ceil+0x8a>
 8013a7a:	4602      	mov	r2, r0
 8013a7c:	460b      	mov	r3, r1
 8013a7e:	f7ec fba9 	bl	80001d4 <__adddf3>
 8013a82:	ec41 0b10 	vmov	d0, r0, r1
 8013a86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013a8a:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8013a8e:	f04f 37ff 	mov.w	r7, #4294967295
 8013a92:	40df      	lsrs	r7, r3
 8013a94:	4238      	tst	r0, r7
 8013a96:	d0f4      	beq.n	8013a82 <ceil+0x8a>
 8013a98:	a311      	add	r3, pc, #68	@ (adr r3, 8013ae0 <ceil+0xe8>)
 8013a9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a9e:	f7ec fb99 	bl	80001d4 <__adddf3>
 8013aa2:	2200      	movs	r2, #0
 8013aa4:	2300      	movs	r3, #0
 8013aa6:	f7ec ffdb 	bl	8000a60 <__aeabi_dcmpgt>
 8013aaa:	2800      	cmp	r0, #0
 8013aac:	d0c2      	beq.n	8013a34 <ceil+0x3c>
 8013aae:	2c00      	cmp	r4, #0
 8013ab0:	dd0a      	ble.n	8013ac8 <ceil+0xd0>
 8013ab2:	2e14      	cmp	r6, #20
 8013ab4:	d101      	bne.n	8013aba <ceil+0xc2>
 8013ab6:	3401      	adds	r4, #1
 8013ab8:	e006      	b.n	8013ac8 <ceil+0xd0>
 8013aba:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8013abe:	2301      	movs	r3, #1
 8013ac0:	40b3      	lsls	r3, r6
 8013ac2:	441d      	add	r5, r3
 8013ac4:	45a8      	cmp	r8, r5
 8013ac6:	d8f6      	bhi.n	8013ab6 <ceil+0xbe>
 8013ac8:	ea25 0507 	bic.w	r5, r5, r7
 8013acc:	e7b2      	b.n	8013a34 <ceil+0x3c>
 8013ace:	2500      	movs	r5, #0
 8013ad0:	f04f 4400 	mov.w	r4, #2147483648	@ 0x80000000
 8013ad4:	e7ae      	b.n	8013a34 <ceil+0x3c>
 8013ad6:	4c05      	ldr	r4, [pc, #20]	@ (8013aec <ceil+0xf4>)
 8013ad8:	2500      	movs	r5, #0
 8013ada:	e7ab      	b.n	8013a34 <ceil+0x3c>
 8013adc:	f3af 8000 	nop.w
 8013ae0:	8800759c 	.word	0x8800759c
 8013ae4:	7e37e43c 	.word	0x7e37e43c
 8013ae8:	000fffff 	.word	0x000fffff
 8013aec:	3ff00000 	.word	0x3ff00000

08013af0 <floor>:
 8013af0:	ec51 0b10 	vmov	r0, r1, d0
 8013af4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8013af8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013afc:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8013b00:	2e13      	cmp	r6, #19
 8013b02:	460c      	mov	r4, r1
 8013b04:	4605      	mov	r5, r0
 8013b06:	4680      	mov	r8, r0
 8013b08:	dc34      	bgt.n	8013b74 <floor+0x84>
 8013b0a:	2e00      	cmp	r6, #0
 8013b0c:	da17      	bge.n	8013b3e <floor+0x4e>
 8013b0e:	a332      	add	r3, pc, #200	@ (adr r3, 8013bd8 <floor+0xe8>)
 8013b10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013b14:	f7ec fb5e 	bl	80001d4 <__adddf3>
 8013b18:	2200      	movs	r2, #0
 8013b1a:	2300      	movs	r3, #0
 8013b1c:	f7ec ffa0 	bl	8000a60 <__aeabi_dcmpgt>
 8013b20:	b150      	cbz	r0, 8013b38 <floor+0x48>
 8013b22:	2c00      	cmp	r4, #0
 8013b24:	da55      	bge.n	8013bd2 <floor+0xe2>
 8013b26:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8013b2a:	432c      	orrs	r4, r5
 8013b2c:	2500      	movs	r5, #0
 8013b2e:	42ac      	cmp	r4, r5
 8013b30:	4c2b      	ldr	r4, [pc, #172]	@ (8013be0 <floor+0xf0>)
 8013b32:	bf08      	it	eq
 8013b34:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8013b38:	4621      	mov	r1, r4
 8013b3a:	4628      	mov	r0, r5
 8013b3c:	e023      	b.n	8013b86 <floor+0x96>
 8013b3e:	4f29      	ldr	r7, [pc, #164]	@ (8013be4 <floor+0xf4>)
 8013b40:	4137      	asrs	r7, r6
 8013b42:	ea01 0307 	and.w	r3, r1, r7
 8013b46:	4303      	orrs	r3, r0
 8013b48:	d01d      	beq.n	8013b86 <floor+0x96>
 8013b4a:	a323      	add	r3, pc, #140	@ (adr r3, 8013bd8 <floor+0xe8>)
 8013b4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013b50:	f7ec fb40 	bl	80001d4 <__adddf3>
 8013b54:	2200      	movs	r2, #0
 8013b56:	2300      	movs	r3, #0
 8013b58:	f7ec ff82 	bl	8000a60 <__aeabi_dcmpgt>
 8013b5c:	2800      	cmp	r0, #0
 8013b5e:	d0eb      	beq.n	8013b38 <floor+0x48>
 8013b60:	2c00      	cmp	r4, #0
 8013b62:	bfbe      	ittt	lt
 8013b64:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8013b68:	4133      	asrlt	r3, r6
 8013b6a:	18e4      	addlt	r4, r4, r3
 8013b6c:	ea24 0407 	bic.w	r4, r4, r7
 8013b70:	2500      	movs	r5, #0
 8013b72:	e7e1      	b.n	8013b38 <floor+0x48>
 8013b74:	2e33      	cmp	r6, #51	@ 0x33
 8013b76:	dd0a      	ble.n	8013b8e <floor+0x9e>
 8013b78:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8013b7c:	d103      	bne.n	8013b86 <floor+0x96>
 8013b7e:	4602      	mov	r2, r0
 8013b80:	460b      	mov	r3, r1
 8013b82:	f7ec fb27 	bl	80001d4 <__adddf3>
 8013b86:	ec41 0b10 	vmov	d0, r0, r1
 8013b8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013b8e:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8013b92:	f04f 37ff 	mov.w	r7, #4294967295
 8013b96:	40df      	lsrs	r7, r3
 8013b98:	4207      	tst	r7, r0
 8013b9a:	d0f4      	beq.n	8013b86 <floor+0x96>
 8013b9c:	a30e      	add	r3, pc, #56	@ (adr r3, 8013bd8 <floor+0xe8>)
 8013b9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013ba2:	f7ec fb17 	bl	80001d4 <__adddf3>
 8013ba6:	2200      	movs	r2, #0
 8013ba8:	2300      	movs	r3, #0
 8013baa:	f7ec ff59 	bl	8000a60 <__aeabi_dcmpgt>
 8013bae:	2800      	cmp	r0, #0
 8013bb0:	d0c2      	beq.n	8013b38 <floor+0x48>
 8013bb2:	2c00      	cmp	r4, #0
 8013bb4:	da0a      	bge.n	8013bcc <floor+0xdc>
 8013bb6:	2e14      	cmp	r6, #20
 8013bb8:	d101      	bne.n	8013bbe <floor+0xce>
 8013bba:	3401      	adds	r4, #1
 8013bbc:	e006      	b.n	8013bcc <floor+0xdc>
 8013bbe:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8013bc2:	2301      	movs	r3, #1
 8013bc4:	40b3      	lsls	r3, r6
 8013bc6:	441d      	add	r5, r3
 8013bc8:	4545      	cmp	r5, r8
 8013bca:	d3f6      	bcc.n	8013bba <floor+0xca>
 8013bcc:	ea25 0507 	bic.w	r5, r5, r7
 8013bd0:	e7b2      	b.n	8013b38 <floor+0x48>
 8013bd2:	2500      	movs	r5, #0
 8013bd4:	462c      	mov	r4, r5
 8013bd6:	e7af      	b.n	8013b38 <floor+0x48>
 8013bd8:	8800759c 	.word	0x8800759c
 8013bdc:	7e37e43c 	.word	0x7e37e43c
 8013be0:	bff00000 	.word	0xbff00000
 8013be4:	000fffff 	.word	0x000fffff

08013be8 <__ieee754_atan2>:
 8013be8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013bec:	ec57 6b11 	vmov	r6, r7, d1
 8013bf0:	4273      	negs	r3, r6
 8013bf2:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 8013d70 <__ieee754_atan2+0x188>
 8013bf6:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 8013bfa:	4333      	orrs	r3, r6
 8013bfc:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8013c00:	4543      	cmp	r3, r8
 8013c02:	ec51 0b10 	vmov	r0, r1, d0
 8013c06:	4635      	mov	r5, r6
 8013c08:	d809      	bhi.n	8013c1e <__ieee754_atan2+0x36>
 8013c0a:	4244      	negs	r4, r0
 8013c0c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8013c10:	4304      	orrs	r4, r0
 8013c12:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8013c16:	4544      	cmp	r4, r8
 8013c18:	468e      	mov	lr, r1
 8013c1a:	4681      	mov	r9, r0
 8013c1c:	d907      	bls.n	8013c2e <__ieee754_atan2+0x46>
 8013c1e:	4632      	mov	r2, r6
 8013c20:	463b      	mov	r3, r7
 8013c22:	f7ec fad7 	bl	80001d4 <__adddf3>
 8013c26:	ec41 0b10 	vmov	d0, r0, r1
 8013c2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013c2e:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 8013c32:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 8013c36:	4334      	orrs	r4, r6
 8013c38:	d103      	bne.n	8013c42 <__ieee754_atan2+0x5a>
 8013c3a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013c3e:	f000 b89b 	b.w	8013d78 <atan>
 8013c42:	17bc      	asrs	r4, r7, #30
 8013c44:	f004 0402 	and.w	r4, r4, #2
 8013c48:	ea53 0909 	orrs.w	r9, r3, r9
 8013c4c:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8013c50:	d107      	bne.n	8013c62 <__ieee754_atan2+0x7a>
 8013c52:	2c02      	cmp	r4, #2
 8013c54:	d05f      	beq.n	8013d16 <__ieee754_atan2+0x12e>
 8013c56:	2c03      	cmp	r4, #3
 8013c58:	d1e5      	bne.n	8013c26 <__ieee754_atan2+0x3e>
 8013c5a:	a143      	add	r1, pc, #268	@ (adr r1, 8013d68 <__ieee754_atan2+0x180>)
 8013c5c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013c60:	e7e1      	b.n	8013c26 <__ieee754_atan2+0x3e>
 8013c62:	4315      	orrs	r5, r2
 8013c64:	d106      	bne.n	8013c74 <__ieee754_atan2+0x8c>
 8013c66:	f1be 0f00 	cmp.w	lr, #0
 8013c6a:	db5f      	blt.n	8013d2c <__ieee754_atan2+0x144>
 8013c6c:	a136      	add	r1, pc, #216	@ (adr r1, 8013d48 <__ieee754_atan2+0x160>)
 8013c6e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013c72:	e7d8      	b.n	8013c26 <__ieee754_atan2+0x3e>
 8013c74:	4542      	cmp	r2, r8
 8013c76:	d10f      	bne.n	8013c98 <__ieee754_atan2+0xb0>
 8013c78:	4293      	cmp	r3, r2
 8013c7a:	f104 34ff 	add.w	r4, r4, #4294967295
 8013c7e:	d107      	bne.n	8013c90 <__ieee754_atan2+0xa8>
 8013c80:	2c02      	cmp	r4, #2
 8013c82:	d84c      	bhi.n	8013d1e <__ieee754_atan2+0x136>
 8013c84:	4b36      	ldr	r3, [pc, #216]	@ (8013d60 <__ieee754_atan2+0x178>)
 8013c86:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8013c8a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8013c8e:	e7ca      	b.n	8013c26 <__ieee754_atan2+0x3e>
 8013c90:	2c02      	cmp	r4, #2
 8013c92:	d848      	bhi.n	8013d26 <__ieee754_atan2+0x13e>
 8013c94:	4b33      	ldr	r3, [pc, #204]	@ (8013d64 <__ieee754_atan2+0x17c>)
 8013c96:	e7f6      	b.n	8013c86 <__ieee754_atan2+0x9e>
 8013c98:	4543      	cmp	r3, r8
 8013c9a:	d0e4      	beq.n	8013c66 <__ieee754_atan2+0x7e>
 8013c9c:	1a9b      	subs	r3, r3, r2
 8013c9e:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 8013ca2:	ea4f 5223 	mov.w	r2, r3, asr #20
 8013ca6:	da1e      	bge.n	8013ce6 <__ieee754_atan2+0xfe>
 8013ca8:	2f00      	cmp	r7, #0
 8013caa:	da01      	bge.n	8013cb0 <__ieee754_atan2+0xc8>
 8013cac:	323c      	adds	r2, #60	@ 0x3c
 8013cae:	db1e      	blt.n	8013cee <__ieee754_atan2+0x106>
 8013cb0:	4632      	mov	r2, r6
 8013cb2:	463b      	mov	r3, r7
 8013cb4:	f7ec fd6e 	bl	8000794 <__aeabi_ddiv>
 8013cb8:	ec41 0b10 	vmov	d0, r0, r1
 8013cbc:	f000 f9f4 	bl	80140a8 <fabs>
 8013cc0:	f000 f85a 	bl	8013d78 <atan>
 8013cc4:	ec51 0b10 	vmov	r0, r1, d0
 8013cc8:	2c01      	cmp	r4, #1
 8013cca:	d013      	beq.n	8013cf4 <__ieee754_atan2+0x10c>
 8013ccc:	2c02      	cmp	r4, #2
 8013cce:	d015      	beq.n	8013cfc <__ieee754_atan2+0x114>
 8013cd0:	2c00      	cmp	r4, #0
 8013cd2:	d0a8      	beq.n	8013c26 <__ieee754_atan2+0x3e>
 8013cd4:	a318      	add	r3, pc, #96	@ (adr r3, 8013d38 <__ieee754_atan2+0x150>)
 8013cd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013cda:	f7ec fa79 	bl	80001d0 <__aeabi_dsub>
 8013cde:	a318      	add	r3, pc, #96	@ (adr r3, 8013d40 <__ieee754_atan2+0x158>)
 8013ce0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013ce4:	e014      	b.n	8013d10 <__ieee754_atan2+0x128>
 8013ce6:	a118      	add	r1, pc, #96	@ (adr r1, 8013d48 <__ieee754_atan2+0x160>)
 8013ce8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013cec:	e7ec      	b.n	8013cc8 <__ieee754_atan2+0xe0>
 8013cee:	2000      	movs	r0, #0
 8013cf0:	2100      	movs	r1, #0
 8013cf2:	e7e9      	b.n	8013cc8 <__ieee754_atan2+0xe0>
 8013cf4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8013cf8:	4619      	mov	r1, r3
 8013cfa:	e794      	b.n	8013c26 <__ieee754_atan2+0x3e>
 8013cfc:	a30e      	add	r3, pc, #56	@ (adr r3, 8013d38 <__ieee754_atan2+0x150>)
 8013cfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013d02:	f7ec fa65 	bl	80001d0 <__aeabi_dsub>
 8013d06:	4602      	mov	r2, r0
 8013d08:	460b      	mov	r3, r1
 8013d0a:	a10d      	add	r1, pc, #52	@ (adr r1, 8013d40 <__ieee754_atan2+0x158>)
 8013d0c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013d10:	f7ec fa5e 	bl	80001d0 <__aeabi_dsub>
 8013d14:	e787      	b.n	8013c26 <__ieee754_atan2+0x3e>
 8013d16:	a10a      	add	r1, pc, #40	@ (adr r1, 8013d40 <__ieee754_atan2+0x158>)
 8013d18:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013d1c:	e783      	b.n	8013c26 <__ieee754_atan2+0x3e>
 8013d1e:	a10c      	add	r1, pc, #48	@ (adr r1, 8013d50 <__ieee754_atan2+0x168>)
 8013d20:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013d24:	e77f      	b.n	8013c26 <__ieee754_atan2+0x3e>
 8013d26:	2000      	movs	r0, #0
 8013d28:	2100      	movs	r1, #0
 8013d2a:	e77c      	b.n	8013c26 <__ieee754_atan2+0x3e>
 8013d2c:	a10a      	add	r1, pc, #40	@ (adr r1, 8013d58 <__ieee754_atan2+0x170>)
 8013d2e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013d32:	e778      	b.n	8013c26 <__ieee754_atan2+0x3e>
 8013d34:	f3af 8000 	nop.w
 8013d38:	33145c07 	.word	0x33145c07
 8013d3c:	3ca1a626 	.word	0x3ca1a626
 8013d40:	54442d18 	.word	0x54442d18
 8013d44:	400921fb 	.word	0x400921fb
 8013d48:	54442d18 	.word	0x54442d18
 8013d4c:	3ff921fb 	.word	0x3ff921fb
 8013d50:	54442d18 	.word	0x54442d18
 8013d54:	3fe921fb 	.word	0x3fe921fb
 8013d58:	54442d18 	.word	0x54442d18
 8013d5c:	bff921fb 	.word	0xbff921fb
 8013d60:	08015208 	.word	0x08015208
 8013d64:	080151f0 	.word	0x080151f0
 8013d68:	54442d18 	.word	0x54442d18
 8013d6c:	c00921fb 	.word	0xc00921fb
 8013d70:	7ff00000 	.word	0x7ff00000
 8013d74:	00000000 	.word	0x00000000

08013d78 <atan>:
 8013d78:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013d7c:	ec55 4b10 	vmov	r4, r5, d0
 8013d80:	4bbf      	ldr	r3, [pc, #764]	@ (8014080 <atan+0x308>)
 8013d82:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 8013d86:	429e      	cmp	r6, r3
 8013d88:	46ab      	mov	fp, r5
 8013d8a:	d918      	bls.n	8013dbe <atan+0x46>
 8013d8c:	4bbd      	ldr	r3, [pc, #756]	@ (8014084 <atan+0x30c>)
 8013d8e:	429e      	cmp	r6, r3
 8013d90:	d801      	bhi.n	8013d96 <atan+0x1e>
 8013d92:	d109      	bne.n	8013da8 <atan+0x30>
 8013d94:	b144      	cbz	r4, 8013da8 <atan+0x30>
 8013d96:	4622      	mov	r2, r4
 8013d98:	462b      	mov	r3, r5
 8013d9a:	4620      	mov	r0, r4
 8013d9c:	4629      	mov	r1, r5
 8013d9e:	f7ec fa19 	bl	80001d4 <__adddf3>
 8013da2:	4604      	mov	r4, r0
 8013da4:	460d      	mov	r5, r1
 8013da6:	e006      	b.n	8013db6 <atan+0x3e>
 8013da8:	f1bb 0f00 	cmp.w	fp, #0
 8013dac:	f340 812b 	ble.w	8014006 <atan+0x28e>
 8013db0:	a597      	add	r5, pc, #604	@ (adr r5, 8014010 <atan+0x298>)
 8013db2:	e9d5 4500 	ldrd	r4, r5, [r5]
 8013db6:	ec45 4b10 	vmov	d0, r4, r5
 8013dba:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013dbe:	4bb2      	ldr	r3, [pc, #712]	@ (8014088 <atan+0x310>)
 8013dc0:	429e      	cmp	r6, r3
 8013dc2:	d813      	bhi.n	8013dec <atan+0x74>
 8013dc4:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 8013dc8:	429e      	cmp	r6, r3
 8013dca:	d80c      	bhi.n	8013de6 <atan+0x6e>
 8013dcc:	a392      	add	r3, pc, #584	@ (adr r3, 8014018 <atan+0x2a0>)
 8013dce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013dd2:	4620      	mov	r0, r4
 8013dd4:	4629      	mov	r1, r5
 8013dd6:	f7ec f9fd 	bl	80001d4 <__adddf3>
 8013dda:	4bac      	ldr	r3, [pc, #688]	@ (801408c <atan+0x314>)
 8013ddc:	2200      	movs	r2, #0
 8013dde:	f7ec fe3f 	bl	8000a60 <__aeabi_dcmpgt>
 8013de2:	2800      	cmp	r0, #0
 8013de4:	d1e7      	bne.n	8013db6 <atan+0x3e>
 8013de6:	f04f 3aff 	mov.w	sl, #4294967295
 8013dea:	e029      	b.n	8013e40 <atan+0xc8>
 8013dec:	f000 f95c 	bl	80140a8 <fabs>
 8013df0:	4ba7      	ldr	r3, [pc, #668]	@ (8014090 <atan+0x318>)
 8013df2:	429e      	cmp	r6, r3
 8013df4:	ec55 4b10 	vmov	r4, r5, d0
 8013df8:	f200 80bc 	bhi.w	8013f74 <atan+0x1fc>
 8013dfc:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 8013e00:	429e      	cmp	r6, r3
 8013e02:	f200 809e 	bhi.w	8013f42 <atan+0x1ca>
 8013e06:	4622      	mov	r2, r4
 8013e08:	462b      	mov	r3, r5
 8013e0a:	4620      	mov	r0, r4
 8013e0c:	4629      	mov	r1, r5
 8013e0e:	f7ec f9e1 	bl	80001d4 <__adddf3>
 8013e12:	4b9e      	ldr	r3, [pc, #632]	@ (801408c <atan+0x314>)
 8013e14:	2200      	movs	r2, #0
 8013e16:	f7ec f9db 	bl	80001d0 <__aeabi_dsub>
 8013e1a:	2200      	movs	r2, #0
 8013e1c:	4606      	mov	r6, r0
 8013e1e:	460f      	mov	r7, r1
 8013e20:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8013e24:	4620      	mov	r0, r4
 8013e26:	4629      	mov	r1, r5
 8013e28:	f7ec f9d4 	bl	80001d4 <__adddf3>
 8013e2c:	4602      	mov	r2, r0
 8013e2e:	460b      	mov	r3, r1
 8013e30:	4630      	mov	r0, r6
 8013e32:	4639      	mov	r1, r7
 8013e34:	f7ec fcae 	bl	8000794 <__aeabi_ddiv>
 8013e38:	f04f 0a00 	mov.w	sl, #0
 8013e3c:	4604      	mov	r4, r0
 8013e3e:	460d      	mov	r5, r1
 8013e40:	4622      	mov	r2, r4
 8013e42:	462b      	mov	r3, r5
 8013e44:	4620      	mov	r0, r4
 8013e46:	4629      	mov	r1, r5
 8013e48:	f7ec fb7a 	bl	8000540 <__aeabi_dmul>
 8013e4c:	4602      	mov	r2, r0
 8013e4e:	460b      	mov	r3, r1
 8013e50:	4680      	mov	r8, r0
 8013e52:	4689      	mov	r9, r1
 8013e54:	f7ec fb74 	bl	8000540 <__aeabi_dmul>
 8013e58:	a371      	add	r3, pc, #452	@ (adr r3, 8014020 <atan+0x2a8>)
 8013e5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013e5e:	4606      	mov	r6, r0
 8013e60:	460f      	mov	r7, r1
 8013e62:	f7ec fb6d 	bl	8000540 <__aeabi_dmul>
 8013e66:	a370      	add	r3, pc, #448	@ (adr r3, 8014028 <atan+0x2b0>)
 8013e68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013e6c:	f7ec f9b2 	bl	80001d4 <__adddf3>
 8013e70:	4632      	mov	r2, r6
 8013e72:	463b      	mov	r3, r7
 8013e74:	f7ec fb64 	bl	8000540 <__aeabi_dmul>
 8013e78:	a36d      	add	r3, pc, #436	@ (adr r3, 8014030 <atan+0x2b8>)
 8013e7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013e7e:	f7ec f9a9 	bl	80001d4 <__adddf3>
 8013e82:	4632      	mov	r2, r6
 8013e84:	463b      	mov	r3, r7
 8013e86:	f7ec fb5b 	bl	8000540 <__aeabi_dmul>
 8013e8a:	a36b      	add	r3, pc, #428	@ (adr r3, 8014038 <atan+0x2c0>)
 8013e8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013e90:	f7ec f9a0 	bl	80001d4 <__adddf3>
 8013e94:	4632      	mov	r2, r6
 8013e96:	463b      	mov	r3, r7
 8013e98:	f7ec fb52 	bl	8000540 <__aeabi_dmul>
 8013e9c:	a368      	add	r3, pc, #416	@ (adr r3, 8014040 <atan+0x2c8>)
 8013e9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013ea2:	f7ec f997 	bl	80001d4 <__adddf3>
 8013ea6:	4632      	mov	r2, r6
 8013ea8:	463b      	mov	r3, r7
 8013eaa:	f7ec fb49 	bl	8000540 <__aeabi_dmul>
 8013eae:	a366      	add	r3, pc, #408	@ (adr r3, 8014048 <atan+0x2d0>)
 8013eb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013eb4:	f7ec f98e 	bl	80001d4 <__adddf3>
 8013eb8:	4642      	mov	r2, r8
 8013eba:	464b      	mov	r3, r9
 8013ebc:	f7ec fb40 	bl	8000540 <__aeabi_dmul>
 8013ec0:	a363      	add	r3, pc, #396	@ (adr r3, 8014050 <atan+0x2d8>)
 8013ec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013ec6:	4680      	mov	r8, r0
 8013ec8:	4689      	mov	r9, r1
 8013eca:	4630      	mov	r0, r6
 8013ecc:	4639      	mov	r1, r7
 8013ece:	f7ec fb37 	bl	8000540 <__aeabi_dmul>
 8013ed2:	a361      	add	r3, pc, #388	@ (adr r3, 8014058 <atan+0x2e0>)
 8013ed4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013ed8:	f7ec f97a 	bl	80001d0 <__aeabi_dsub>
 8013edc:	4632      	mov	r2, r6
 8013ede:	463b      	mov	r3, r7
 8013ee0:	f7ec fb2e 	bl	8000540 <__aeabi_dmul>
 8013ee4:	a35e      	add	r3, pc, #376	@ (adr r3, 8014060 <atan+0x2e8>)
 8013ee6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013eea:	f7ec f971 	bl	80001d0 <__aeabi_dsub>
 8013eee:	4632      	mov	r2, r6
 8013ef0:	463b      	mov	r3, r7
 8013ef2:	f7ec fb25 	bl	8000540 <__aeabi_dmul>
 8013ef6:	a35c      	add	r3, pc, #368	@ (adr r3, 8014068 <atan+0x2f0>)
 8013ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013efc:	f7ec f968 	bl	80001d0 <__aeabi_dsub>
 8013f00:	4632      	mov	r2, r6
 8013f02:	463b      	mov	r3, r7
 8013f04:	f7ec fb1c 	bl	8000540 <__aeabi_dmul>
 8013f08:	a359      	add	r3, pc, #356	@ (adr r3, 8014070 <atan+0x2f8>)
 8013f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f0e:	f7ec f95f 	bl	80001d0 <__aeabi_dsub>
 8013f12:	4632      	mov	r2, r6
 8013f14:	463b      	mov	r3, r7
 8013f16:	f7ec fb13 	bl	8000540 <__aeabi_dmul>
 8013f1a:	4602      	mov	r2, r0
 8013f1c:	460b      	mov	r3, r1
 8013f1e:	4640      	mov	r0, r8
 8013f20:	4649      	mov	r1, r9
 8013f22:	f7ec f957 	bl	80001d4 <__adddf3>
 8013f26:	4622      	mov	r2, r4
 8013f28:	462b      	mov	r3, r5
 8013f2a:	f7ec fb09 	bl	8000540 <__aeabi_dmul>
 8013f2e:	f1ba 3fff 	cmp.w	sl, #4294967295
 8013f32:	4602      	mov	r2, r0
 8013f34:	460b      	mov	r3, r1
 8013f36:	d148      	bne.n	8013fca <atan+0x252>
 8013f38:	4620      	mov	r0, r4
 8013f3a:	4629      	mov	r1, r5
 8013f3c:	f7ec f948 	bl	80001d0 <__aeabi_dsub>
 8013f40:	e72f      	b.n	8013da2 <atan+0x2a>
 8013f42:	4b52      	ldr	r3, [pc, #328]	@ (801408c <atan+0x314>)
 8013f44:	2200      	movs	r2, #0
 8013f46:	4620      	mov	r0, r4
 8013f48:	4629      	mov	r1, r5
 8013f4a:	f7ec f941 	bl	80001d0 <__aeabi_dsub>
 8013f4e:	4b4f      	ldr	r3, [pc, #316]	@ (801408c <atan+0x314>)
 8013f50:	4606      	mov	r6, r0
 8013f52:	460f      	mov	r7, r1
 8013f54:	2200      	movs	r2, #0
 8013f56:	4620      	mov	r0, r4
 8013f58:	4629      	mov	r1, r5
 8013f5a:	f7ec f93b 	bl	80001d4 <__adddf3>
 8013f5e:	4602      	mov	r2, r0
 8013f60:	460b      	mov	r3, r1
 8013f62:	4630      	mov	r0, r6
 8013f64:	4639      	mov	r1, r7
 8013f66:	f7ec fc15 	bl	8000794 <__aeabi_ddiv>
 8013f6a:	f04f 0a01 	mov.w	sl, #1
 8013f6e:	4604      	mov	r4, r0
 8013f70:	460d      	mov	r5, r1
 8013f72:	e765      	b.n	8013e40 <atan+0xc8>
 8013f74:	4b47      	ldr	r3, [pc, #284]	@ (8014094 <atan+0x31c>)
 8013f76:	429e      	cmp	r6, r3
 8013f78:	d21c      	bcs.n	8013fb4 <atan+0x23c>
 8013f7a:	4b47      	ldr	r3, [pc, #284]	@ (8014098 <atan+0x320>)
 8013f7c:	2200      	movs	r2, #0
 8013f7e:	4620      	mov	r0, r4
 8013f80:	4629      	mov	r1, r5
 8013f82:	f7ec f925 	bl	80001d0 <__aeabi_dsub>
 8013f86:	4b44      	ldr	r3, [pc, #272]	@ (8014098 <atan+0x320>)
 8013f88:	4606      	mov	r6, r0
 8013f8a:	460f      	mov	r7, r1
 8013f8c:	2200      	movs	r2, #0
 8013f8e:	4620      	mov	r0, r4
 8013f90:	4629      	mov	r1, r5
 8013f92:	f7ec fad5 	bl	8000540 <__aeabi_dmul>
 8013f96:	4b3d      	ldr	r3, [pc, #244]	@ (801408c <atan+0x314>)
 8013f98:	2200      	movs	r2, #0
 8013f9a:	f7ec f91b 	bl	80001d4 <__adddf3>
 8013f9e:	4602      	mov	r2, r0
 8013fa0:	460b      	mov	r3, r1
 8013fa2:	4630      	mov	r0, r6
 8013fa4:	4639      	mov	r1, r7
 8013fa6:	f7ec fbf5 	bl	8000794 <__aeabi_ddiv>
 8013faa:	f04f 0a02 	mov.w	sl, #2
 8013fae:	4604      	mov	r4, r0
 8013fb0:	460d      	mov	r5, r1
 8013fb2:	e745      	b.n	8013e40 <atan+0xc8>
 8013fb4:	4622      	mov	r2, r4
 8013fb6:	462b      	mov	r3, r5
 8013fb8:	4938      	ldr	r1, [pc, #224]	@ (801409c <atan+0x324>)
 8013fba:	2000      	movs	r0, #0
 8013fbc:	f7ec fbea 	bl	8000794 <__aeabi_ddiv>
 8013fc0:	f04f 0a03 	mov.w	sl, #3
 8013fc4:	4604      	mov	r4, r0
 8013fc6:	460d      	mov	r5, r1
 8013fc8:	e73a      	b.n	8013e40 <atan+0xc8>
 8013fca:	4b35      	ldr	r3, [pc, #212]	@ (80140a0 <atan+0x328>)
 8013fcc:	4e35      	ldr	r6, [pc, #212]	@ (80140a4 <atan+0x32c>)
 8013fce:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8013fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013fd6:	f7ec f8fb 	bl	80001d0 <__aeabi_dsub>
 8013fda:	4622      	mov	r2, r4
 8013fdc:	462b      	mov	r3, r5
 8013fde:	f7ec f8f7 	bl	80001d0 <__aeabi_dsub>
 8013fe2:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8013fe6:	4602      	mov	r2, r0
 8013fe8:	460b      	mov	r3, r1
 8013fea:	e9d6 0100 	ldrd	r0, r1, [r6]
 8013fee:	f7ec f8ef 	bl	80001d0 <__aeabi_dsub>
 8013ff2:	f1bb 0f00 	cmp.w	fp, #0
 8013ff6:	4604      	mov	r4, r0
 8013ff8:	460d      	mov	r5, r1
 8013ffa:	f6bf aedc 	bge.w	8013db6 <atan+0x3e>
 8013ffe:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8014002:	461d      	mov	r5, r3
 8014004:	e6d7      	b.n	8013db6 <atan+0x3e>
 8014006:	a51c      	add	r5, pc, #112	@ (adr r5, 8014078 <atan+0x300>)
 8014008:	e9d5 4500 	ldrd	r4, r5, [r5]
 801400c:	e6d3      	b.n	8013db6 <atan+0x3e>
 801400e:	bf00      	nop
 8014010:	54442d18 	.word	0x54442d18
 8014014:	3ff921fb 	.word	0x3ff921fb
 8014018:	8800759c 	.word	0x8800759c
 801401c:	7e37e43c 	.word	0x7e37e43c
 8014020:	e322da11 	.word	0xe322da11
 8014024:	3f90ad3a 	.word	0x3f90ad3a
 8014028:	24760deb 	.word	0x24760deb
 801402c:	3fa97b4b 	.word	0x3fa97b4b
 8014030:	a0d03d51 	.word	0xa0d03d51
 8014034:	3fb10d66 	.word	0x3fb10d66
 8014038:	c54c206e 	.word	0xc54c206e
 801403c:	3fb745cd 	.word	0x3fb745cd
 8014040:	920083ff 	.word	0x920083ff
 8014044:	3fc24924 	.word	0x3fc24924
 8014048:	5555550d 	.word	0x5555550d
 801404c:	3fd55555 	.word	0x3fd55555
 8014050:	2c6a6c2f 	.word	0x2c6a6c2f
 8014054:	bfa2b444 	.word	0xbfa2b444
 8014058:	52defd9a 	.word	0x52defd9a
 801405c:	3fadde2d 	.word	0x3fadde2d
 8014060:	af749a6d 	.word	0xaf749a6d
 8014064:	3fb3b0f2 	.word	0x3fb3b0f2
 8014068:	fe231671 	.word	0xfe231671
 801406c:	3fbc71c6 	.word	0x3fbc71c6
 8014070:	9998ebc4 	.word	0x9998ebc4
 8014074:	3fc99999 	.word	0x3fc99999
 8014078:	54442d18 	.word	0x54442d18
 801407c:	bff921fb 	.word	0xbff921fb
 8014080:	440fffff 	.word	0x440fffff
 8014084:	7ff00000 	.word	0x7ff00000
 8014088:	3fdbffff 	.word	0x3fdbffff
 801408c:	3ff00000 	.word	0x3ff00000
 8014090:	3ff2ffff 	.word	0x3ff2ffff
 8014094:	40038000 	.word	0x40038000
 8014098:	3ff80000 	.word	0x3ff80000
 801409c:	bff00000 	.word	0xbff00000
 80140a0:	08015220 	.word	0x08015220
 80140a4:	08015240 	.word	0x08015240

080140a8 <fabs>:
 80140a8:	ec51 0b10 	vmov	r0, r1, d0
 80140ac:	4602      	mov	r2, r0
 80140ae:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80140b2:	ec43 2b10 	vmov	d0, r2, r3
 80140b6:	4770      	bx	lr

080140b8 <__kernel_cosf>:
 80140b8:	ee10 3a10 	vmov	r3, s0
 80140bc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80140c0:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 80140c4:	eef0 6a40 	vmov.f32	s13, s0
 80140c8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80140cc:	d204      	bcs.n	80140d8 <__kernel_cosf+0x20>
 80140ce:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 80140d2:	ee17 2a90 	vmov	r2, s15
 80140d6:	b342      	cbz	r2, 801412a <__kernel_cosf+0x72>
 80140d8:	ee26 7aa6 	vmul.f32	s14, s13, s13
 80140dc:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8014148 <__kernel_cosf+0x90>
 80140e0:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 801414c <__kernel_cosf+0x94>
 80140e4:	4a1a      	ldr	r2, [pc, #104]	@ (8014150 <__kernel_cosf+0x98>)
 80140e6:	eea7 6a27 	vfma.f32	s12, s14, s15
 80140ea:	4293      	cmp	r3, r2
 80140ec:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8014154 <__kernel_cosf+0x9c>
 80140f0:	eee6 7a07 	vfma.f32	s15, s12, s14
 80140f4:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8014158 <__kernel_cosf+0xa0>
 80140f8:	eea7 6a87 	vfma.f32	s12, s15, s14
 80140fc:	eddf 7a17 	vldr	s15, [pc, #92]	@ 801415c <__kernel_cosf+0xa4>
 8014100:	eee6 7a07 	vfma.f32	s15, s12, s14
 8014104:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8014160 <__kernel_cosf+0xa8>
 8014108:	eea7 6a87 	vfma.f32	s12, s15, s14
 801410c:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8014110:	ee26 6a07 	vmul.f32	s12, s12, s14
 8014114:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8014118:	eee7 0a06 	vfma.f32	s1, s14, s12
 801411c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8014120:	d804      	bhi.n	801412c <__kernel_cosf+0x74>
 8014122:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8014126:	ee30 0a67 	vsub.f32	s0, s0, s15
 801412a:	4770      	bx	lr
 801412c:	4a0d      	ldr	r2, [pc, #52]	@ (8014164 <__kernel_cosf+0xac>)
 801412e:	4293      	cmp	r3, r2
 8014130:	bf9a      	itte	ls
 8014132:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 8014136:	ee07 3a10 	vmovls	s14, r3
 801413a:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 801413e:	ee30 0a47 	vsub.f32	s0, s0, s14
 8014142:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014146:	e7ec      	b.n	8014122 <__kernel_cosf+0x6a>
 8014148:	ad47d74e 	.word	0xad47d74e
 801414c:	310f74f6 	.word	0x310f74f6
 8014150:	3e999999 	.word	0x3e999999
 8014154:	b493f27c 	.word	0xb493f27c
 8014158:	37d00d01 	.word	0x37d00d01
 801415c:	bab60b61 	.word	0xbab60b61
 8014160:	3d2aaaab 	.word	0x3d2aaaab
 8014164:	3f480000 	.word	0x3f480000

08014168 <__kernel_sinf>:
 8014168:	ee10 3a10 	vmov	r3, s0
 801416c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8014170:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8014174:	d204      	bcs.n	8014180 <__kernel_sinf+0x18>
 8014176:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 801417a:	ee17 3a90 	vmov	r3, s15
 801417e:	b35b      	cbz	r3, 80141d8 <__kernel_sinf+0x70>
 8014180:	ee20 7a00 	vmul.f32	s14, s0, s0
 8014184:	eddf 7a15 	vldr	s15, [pc, #84]	@ 80141dc <__kernel_sinf+0x74>
 8014188:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 80141e0 <__kernel_sinf+0x78>
 801418c:	eea7 6a27 	vfma.f32	s12, s14, s15
 8014190:	eddf 7a14 	vldr	s15, [pc, #80]	@ 80141e4 <__kernel_sinf+0x7c>
 8014194:	eee6 7a07 	vfma.f32	s15, s12, s14
 8014198:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 80141e8 <__kernel_sinf+0x80>
 801419c:	eea7 6a87 	vfma.f32	s12, s15, s14
 80141a0:	eddf 7a12 	vldr	s15, [pc, #72]	@ 80141ec <__kernel_sinf+0x84>
 80141a4:	ee60 6a07 	vmul.f32	s13, s0, s14
 80141a8:	eee6 7a07 	vfma.f32	s15, s12, s14
 80141ac:	b930      	cbnz	r0, 80141bc <__kernel_sinf+0x54>
 80141ae:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 80141f0 <__kernel_sinf+0x88>
 80141b2:	eea7 6a27 	vfma.f32	s12, s14, s15
 80141b6:	eea6 0a26 	vfma.f32	s0, s12, s13
 80141ba:	4770      	bx	lr
 80141bc:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80141c0:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 80141c4:	eee0 7a86 	vfma.f32	s15, s1, s12
 80141c8:	eed7 0a87 	vfnms.f32	s1, s15, s14
 80141cc:	eddf 7a09 	vldr	s15, [pc, #36]	@ 80141f4 <__kernel_sinf+0x8c>
 80141d0:	eee6 0aa7 	vfma.f32	s1, s13, s15
 80141d4:	ee30 0a60 	vsub.f32	s0, s0, s1
 80141d8:	4770      	bx	lr
 80141da:	bf00      	nop
 80141dc:	2f2ec9d3 	.word	0x2f2ec9d3
 80141e0:	b2d72f34 	.word	0xb2d72f34
 80141e4:	3638ef1b 	.word	0x3638ef1b
 80141e8:	b9500d01 	.word	0xb9500d01
 80141ec:	3c088889 	.word	0x3c088889
 80141f0:	be2aaaab 	.word	0xbe2aaaab
 80141f4:	3e2aaaab 	.word	0x3e2aaaab

080141f8 <__kernel_tanf>:
 80141f8:	b508      	push	{r3, lr}
 80141fa:	ee10 3a10 	vmov	r3, s0
 80141fe:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8014202:	f1b2 5f46 	cmp.w	r2, #830472192	@ 0x31800000
 8014206:	eef0 7a40 	vmov.f32	s15, s0
 801420a:	d217      	bcs.n	801423c <__kernel_tanf+0x44>
 801420c:	eebd 7ac0 	vcvt.s32.f32	s14, s0
 8014210:	ee17 1a10 	vmov	r1, s14
 8014214:	bb41      	cbnz	r1, 8014268 <__kernel_tanf+0x70>
 8014216:	1c43      	adds	r3, r0, #1
 8014218:	4313      	orrs	r3, r2
 801421a:	d108      	bne.n	801422e <__kernel_tanf+0x36>
 801421c:	f7ff fa96 	bl	801374c <fabsf>
 8014220:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8014224:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8014228:	eeb0 0a67 	vmov.f32	s0, s15
 801422c:	bd08      	pop	{r3, pc}
 801422e:	2801      	cmp	r0, #1
 8014230:	d0fa      	beq.n	8014228 <__kernel_tanf+0x30>
 8014232:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8014236:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801423a:	e7f5      	b.n	8014228 <__kernel_tanf+0x30>
 801423c:	494c      	ldr	r1, [pc, #304]	@ (8014370 <__kernel_tanf+0x178>)
 801423e:	428a      	cmp	r2, r1
 8014240:	d312      	bcc.n	8014268 <__kernel_tanf+0x70>
 8014242:	2b00      	cmp	r3, #0
 8014244:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8014374 <__kernel_tanf+0x17c>
 8014248:	bfb8      	it	lt
 801424a:	eef1 7a40 	vneglt.f32	s15, s0
 801424e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8014252:	eddf 7a49 	vldr	s15, [pc, #292]	@ 8014378 <__kernel_tanf+0x180>
 8014256:	bfb8      	it	lt
 8014258:	eef1 0a60 	vneglt.f32	s1, s1
 801425c:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8014260:	eddf 0a46 	vldr	s1, [pc, #280]	@ 801437c <__kernel_tanf+0x184>
 8014264:	ee77 7a87 	vadd.f32	s15, s15, s14
 8014268:	ee67 6aa7 	vmul.f32	s13, s15, s15
 801426c:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8014380 <__kernel_tanf+0x188>
 8014270:	ed9f 6a44 	vldr	s12, [pc, #272]	@ 8014384 <__kernel_tanf+0x18c>
 8014274:	ed9f 5a44 	vldr	s10, [pc, #272]	@ 8014388 <__kernel_tanf+0x190>
 8014278:	493d      	ldr	r1, [pc, #244]	@ (8014370 <__kernel_tanf+0x178>)
 801427a:	ee26 7aa6 	vmul.f32	s14, s13, s13
 801427e:	428a      	cmp	r2, r1
 8014280:	eea7 6a25 	vfma.f32	s12, s14, s11
 8014284:	eddf 5a41 	vldr	s11, [pc, #260]	@ 801438c <__kernel_tanf+0x194>
 8014288:	eee6 5a07 	vfma.f32	s11, s12, s14
 801428c:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 8014390 <__kernel_tanf+0x198>
 8014290:	eea5 6a87 	vfma.f32	s12, s11, s14
 8014294:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8014394 <__kernel_tanf+0x19c>
 8014298:	eee6 5a07 	vfma.f32	s11, s12, s14
 801429c:	ed9f 6a3e 	vldr	s12, [pc, #248]	@ 8014398 <__kernel_tanf+0x1a0>
 80142a0:	eea5 6a87 	vfma.f32	s12, s11, s14
 80142a4:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 801439c <__kernel_tanf+0x1a4>
 80142a8:	eee7 5a05 	vfma.f32	s11, s14, s10
 80142ac:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 80143a0 <__kernel_tanf+0x1a8>
 80142b0:	eea5 5a87 	vfma.f32	s10, s11, s14
 80142b4:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 80143a4 <__kernel_tanf+0x1ac>
 80142b8:	eee5 5a07 	vfma.f32	s11, s10, s14
 80142bc:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 80143a8 <__kernel_tanf+0x1b0>
 80142c0:	eea5 5a87 	vfma.f32	s10, s11, s14
 80142c4:	eddf 5a39 	vldr	s11, [pc, #228]	@ 80143ac <__kernel_tanf+0x1b4>
 80142c8:	eee5 5a07 	vfma.f32	s11, s10, s14
 80142cc:	eeb0 7a46 	vmov.f32	s14, s12
 80142d0:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80142d4:	ee27 5aa6 	vmul.f32	s10, s15, s13
 80142d8:	eeb0 6a60 	vmov.f32	s12, s1
 80142dc:	eea7 6a05 	vfma.f32	s12, s14, s10
 80142e0:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 80143b0 <__kernel_tanf+0x1b8>
 80142e4:	eee6 0a26 	vfma.f32	s1, s12, s13
 80142e8:	eee5 0a07 	vfma.f32	s1, s10, s14
 80142ec:	ee37 6aa0 	vadd.f32	s12, s15, s1
 80142f0:	d31d      	bcc.n	801432e <__kernel_tanf+0x136>
 80142f2:	ee07 0a10 	vmov	s14, r0
 80142f6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80142fa:	ee26 5a06 	vmul.f32	s10, s12, s12
 80142fe:	ee36 6a07 	vadd.f32	s12, s12, s14
 8014302:	179b      	asrs	r3, r3, #30
 8014304:	eec5 5a06 	vdiv.f32	s11, s10, s12
 8014308:	f003 0302 	and.w	r3, r3, #2
 801430c:	f1c3 0301 	rsb	r3, r3, #1
 8014310:	ee06 3a90 	vmov	s13, r3
 8014314:	ee35 6ae0 	vsub.f32	s12, s11, s1
 8014318:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 801431c:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8014320:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8014324:	eea7 7ac6 	vfms.f32	s14, s15, s12
 8014328:	ee66 7a87 	vmul.f32	s15, s13, s14
 801432c:	e77c      	b.n	8014228 <__kernel_tanf+0x30>
 801432e:	2801      	cmp	r0, #1
 8014330:	d01b      	beq.n	801436a <__kernel_tanf+0x172>
 8014332:	4b20      	ldr	r3, [pc, #128]	@ (80143b4 <__kernel_tanf+0x1bc>)
 8014334:	ee16 2a10 	vmov	r2, s12
 8014338:	401a      	ands	r2, r3
 801433a:	ee05 2a90 	vmov	s11, r2
 801433e:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8014342:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8014346:	ee70 0ae7 	vsub.f32	s1, s1, s15
 801434a:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 801434e:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8014352:	ee16 2a90 	vmov	r2, s13
 8014356:	4013      	ands	r3, r2
 8014358:	ee07 3a90 	vmov	s15, r3
 801435c:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8014360:	eea0 7aa7 	vfma.f32	s14, s1, s15
 8014364:	eee7 7a26 	vfma.f32	s15, s14, s13
 8014368:	e75e      	b.n	8014228 <__kernel_tanf+0x30>
 801436a:	eef0 7a46 	vmov.f32	s15, s12
 801436e:	e75b      	b.n	8014228 <__kernel_tanf+0x30>
 8014370:	3f2ca140 	.word	0x3f2ca140
 8014374:	3f490fda 	.word	0x3f490fda
 8014378:	33222168 	.word	0x33222168
 801437c:	00000000 	.word	0x00000000
 8014380:	b79bae5f 	.word	0xb79bae5f
 8014384:	38a3f445 	.word	0x38a3f445
 8014388:	37d95384 	.word	0x37d95384
 801438c:	3a1a26c8 	.word	0x3a1a26c8
 8014390:	3b6b6916 	.word	0x3b6b6916
 8014394:	3cb327a4 	.word	0x3cb327a4
 8014398:	3e088889 	.word	0x3e088889
 801439c:	3895c07a 	.word	0x3895c07a
 80143a0:	398137b9 	.word	0x398137b9
 80143a4:	3abede48 	.word	0x3abede48
 80143a8:	3c11371f 	.word	0x3c11371f
 80143ac:	3d5d0dd1 	.word	0x3d5d0dd1
 80143b0:	3eaaaaab 	.word	0x3eaaaaab
 80143b4:	fffff000 	.word	0xfffff000

080143b8 <__ieee754_asinf>:
 80143b8:	b538      	push	{r3, r4, r5, lr}
 80143ba:	ee10 5a10 	vmov	r5, s0
 80143be:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 80143c2:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 80143c6:	ed2d 8b04 	vpush	{d8-d9}
 80143ca:	d10c      	bne.n	80143e6 <__ieee754_asinf+0x2e>
 80143cc:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8014540 <__ieee754_asinf+0x188>
 80143d0:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 8014544 <__ieee754_asinf+0x18c>
 80143d4:	ee60 7a27 	vmul.f32	s15, s0, s15
 80143d8:	eee0 7a07 	vfma.f32	s15, s0, s14
 80143dc:	eeb0 0a67 	vmov.f32	s0, s15
 80143e0:	ecbd 8b04 	vpop	{d8-d9}
 80143e4:	bd38      	pop	{r3, r4, r5, pc}
 80143e6:	d904      	bls.n	80143f2 <__ieee754_asinf+0x3a>
 80143e8:	ee70 7a40 	vsub.f32	s15, s0, s0
 80143ec:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 80143f0:	e7f6      	b.n	80143e0 <__ieee754_asinf+0x28>
 80143f2:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 80143f6:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 80143fa:	d20b      	bcs.n	8014414 <__ieee754_asinf+0x5c>
 80143fc:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 8014400:	d252      	bcs.n	80144a8 <__ieee754_asinf+0xf0>
 8014402:	eddf 7a51 	vldr	s15, [pc, #324]	@ 8014548 <__ieee754_asinf+0x190>
 8014406:	ee70 7a27 	vadd.f32	s15, s0, s15
 801440a:	eef4 7ae8 	vcmpe.f32	s15, s17
 801440e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014412:	dce5      	bgt.n	80143e0 <__ieee754_asinf+0x28>
 8014414:	f7ff f99a 	bl	801374c <fabsf>
 8014418:	ee38 8ac0 	vsub.f32	s16, s17, s0
 801441c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8014420:	ee28 8a27 	vmul.f32	s16, s16, s15
 8014424:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 801454c <__ieee754_asinf+0x194>
 8014428:	eddf 7a49 	vldr	s15, [pc, #292]	@ 8014550 <__ieee754_asinf+0x198>
 801442c:	ed9f 9a49 	vldr	s18, [pc, #292]	@ 8014554 <__ieee754_asinf+0x19c>
 8014430:	eea8 7a27 	vfma.f32	s14, s16, s15
 8014434:	eddf 7a48 	vldr	s15, [pc, #288]	@ 8014558 <__ieee754_asinf+0x1a0>
 8014438:	eee7 7a08 	vfma.f32	s15, s14, s16
 801443c:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 801455c <__ieee754_asinf+0x1a4>
 8014440:	eea7 7a88 	vfma.f32	s14, s15, s16
 8014444:	eddf 7a46 	vldr	s15, [pc, #280]	@ 8014560 <__ieee754_asinf+0x1a8>
 8014448:	eee7 7a08 	vfma.f32	s15, s14, s16
 801444c:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8014564 <__ieee754_asinf+0x1ac>
 8014450:	eea7 9a88 	vfma.f32	s18, s15, s16
 8014454:	eddf 7a44 	vldr	s15, [pc, #272]	@ 8014568 <__ieee754_asinf+0x1b0>
 8014458:	eee8 7a07 	vfma.f32	s15, s16, s14
 801445c:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 801456c <__ieee754_asinf+0x1b4>
 8014460:	eea7 7a88 	vfma.f32	s14, s15, s16
 8014464:	eddf 7a42 	vldr	s15, [pc, #264]	@ 8014570 <__ieee754_asinf+0x1b8>
 8014468:	eee7 7a08 	vfma.f32	s15, s14, s16
 801446c:	eeb0 0a48 	vmov.f32	s0, s16
 8014470:	eee7 8a88 	vfma.f32	s17, s15, s16
 8014474:	f000 fb28 	bl	8014ac8 <__ieee754_sqrtf>
 8014478:	4b3e      	ldr	r3, [pc, #248]	@ (8014574 <__ieee754_asinf+0x1bc>)
 801447a:	ee29 9a08 	vmul.f32	s18, s18, s16
 801447e:	429c      	cmp	r4, r3
 8014480:	ee89 6a28 	vdiv.f32	s12, s18, s17
 8014484:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8014488:	d93d      	bls.n	8014506 <__ieee754_asinf+0x14e>
 801448a:	eea0 0a06 	vfma.f32	s0, s0, s12
 801448e:	eddf 7a3a 	vldr	s15, [pc, #232]	@ 8014578 <__ieee754_asinf+0x1c0>
 8014492:	eee0 7a26 	vfma.f32	s15, s0, s13
 8014496:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 8014544 <__ieee754_asinf+0x18c>
 801449a:	ee30 0a67 	vsub.f32	s0, s0, s15
 801449e:	2d00      	cmp	r5, #0
 80144a0:	bfd8      	it	le
 80144a2:	eeb1 0a40 	vnegle.f32	s0, s0
 80144a6:	e79b      	b.n	80143e0 <__ieee754_asinf+0x28>
 80144a8:	ee60 7a00 	vmul.f32	s15, s0, s0
 80144ac:	eddf 6a28 	vldr	s13, [pc, #160]	@ 8014550 <__ieee754_asinf+0x198>
 80144b0:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 801454c <__ieee754_asinf+0x194>
 80144b4:	ed9f 6a2b 	vldr	s12, [pc, #172]	@ 8014564 <__ieee754_asinf+0x1ac>
 80144b8:	eea7 7aa6 	vfma.f32	s14, s15, s13
 80144bc:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8014558 <__ieee754_asinf+0x1a0>
 80144c0:	eee7 6a27 	vfma.f32	s13, s14, s15
 80144c4:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 801455c <__ieee754_asinf+0x1a4>
 80144c8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80144cc:	eddf 6a24 	vldr	s13, [pc, #144]	@ 8014560 <__ieee754_asinf+0x1a8>
 80144d0:	eee7 6a27 	vfma.f32	s13, s14, s15
 80144d4:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8014554 <__ieee754_asinf+0x19c>
 80144d8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80144dc:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8014568 <__ieee754_asinf+0x1b0>
 80144e0:	eee7 6a86 	vfma.f32	s13, s15, s12
 80144e4:	ed9f 6a21 	vldr	s12, [pc, #132]	@ 801456c <__ieee754_asinf+0x1b4>
 80144e8:	eea6 6aa7 	vfma.f32	s12, s13, s15
 80144ec:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8014570 <__ieee754_asinf+0x1b8>
 80144f0:	eee6 6a27 	vfma.f32	s13, s12, s15
 80144f4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80144f8:	eee6 8aa7 	vfma.f32	s17, s13, s15
 80144fc:	eec7 7a28 	vdiv.f32	s15, s14, s17
 8014500:	eea0 0a27 	vfma.f32	s0, s0, s15
 8014504:	e76c      	b.n	80143e0 <__ieee754_asinf+0x28>
 8014506:	ee10 3a10 	vmov	r3, s0
 801450a:	f36f 030b 	bfc	r3, #0, #12
 801450e:	ee07 3a10 	vmov	s14, r3
 8014512:	eea7 8a47 	vfms.f32	s16, s14, s14
 8014516:	ee70 5a00 	vadd.f32	s11, s0, s0
 801451a:	ee30 0a07 	vadd.f32	s0, s0, s14
 801451e:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8014540 <__ieee754_asinf+0x188>
 8014522:	ee88 5a00 	vdiv.f32	s10, s16, s0
 8014526:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 801457c <__ieee754_asinf+0x1c4>
 801452a:	eee5 7a66 	vfms.f32	s15, s10, s13
 801452e:	eed5 7a86 	vfnms.f32	s15, s11, s12
 8014532:	eeb0 6a40 	vmov.f32	s12, s0
 8014536:	eea7 6a66 	vfms.f32	s12, s14, s13
 801453a:	ee77 7ac6 	vsub.f32	s15, s15, s12
 801453e:	e7ac      	b.n	801449a <__ieee754_asinf+0xe2>
 8014540:	b33bbd2e 	.word	0xb33bbd2e
 8014544:	3fc90fdb 	.word	0x3fc90fdb
 8014548:	7149f2ca 	.word	0x7149f2ca
 801454c:	3a4f7f04 	.word	0x3a4f7f04
 8014550:	3811ef08 	.word	0x3811ef08
 8014554:	3e2aaaab 	.word	0x3e2aaaab
 8014558:	bd241146 	.word	0xbd241146
 801455c:	3e4e0aa8 	.word	0x3e4e0aa8
 8014560:	bea6b090 	.word	0xbea6b090
 8014564:	3d9dc62e 	.word	0x3d9dc62e
 8014568:	bf303361 	.word	0xbf303361
 801456c:	4001572d 	.word	0x4001572d
 8014570:	c019d139 	.word	0xc019d139
 8014574:	3f799999 	.word	0x3f799999
 8014578:	333bbd2e 	.word	0x333bbd2e
 801457c:	3f490fdb 	.word	0x3f490fdb

08014580 <__ieee754_atan2f>:
 8014580:	ee10 2a90 	vmov	r2, s1
 8014584:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8014588:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 801458c:	b510      	push	{r4, lr}
 801458e:	eef0 7a40 	vmov.f32	s15, s0
 8014592:	d806      	bhi.n	80145a2 <__ieee754_atan2f+0x22>
 8014594:	ee10 0a10 	vmov	r0, s0
 8014598:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 801459c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80145a0:	d904      	bls.n	80145ac <__ieee754_atan2f+0x2c>
 80145a2:	ee77 7aa0 	vadd.f32	s15, s15, s1
 80145a6:	eeb0 0a67 	vmov.f32	s0, s15
 80145aa:	bd10      	pop	{r4, pc}
 80145ac:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 80145b0:	d103      	bne.n	80145ba <__ieee754_atan2f+0x3a>
 80145b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80145b6:	f000 b9b3 	b.w	8014920 <atanf>
 80145ba:	1794      	asrs	r4, r2, #30
 80145bc:	f004 0402 	and.w	r4, r4, #2
 80145c0:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 80145c4:	b943      	cbnz	r3, 80145d8 <__ieee754_atan2f+0x58>
 80145c6:	2c02      	cmp	r4, #2
 80145c8:	d05e      	beq.n	8014688 <__ieee754_atan2f+0x108>
 80145ca:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 801469c <__ieee754_atan2f+0x11c>
 80145ce:	2c03      	cmp	r4, #3
 80145d0:	bf08      	it	eq
 80145d2:	eef0 7a47 	vmoveq.f32	s15, s14
 80145d6:	e7e6      	b.n	80145a6 <__ieee754_atan2f+0x26>
 80145d8:	b941      	cbnz	r1, 80145ec <__ieee754_atan2f+0x6c>
 80145da:	eddf 7a31 	vldr	s15, [pc, #196]	@ 80146a0 <__ieee754_atan2f+0x120>
 80145de:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 80146a4 <__ieee754_atan2f+0x124>
 80145e2:	2800      	cmp	r0, #0
 80145e4:	bfa8      	it	ge
 80145e6:	eef0 7a47 	vmovge.f32	s15, s14
 80145ea:	e7dc      	b.n	80145a6 <__ieee754_atan2f+0x26>
 80145ec:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80145f0:	d110      	bne.n	8014614 <__ieee754_atan2f+0x94>
 80145f2:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80145f6:	f104 34ff 	add.w	r4, r4, #4294967295
 80145fa:	d107      	bne.n	801460c <__ieee754_atan2f+0x8c>
 80145fc:	2c02      	cmp	r4, #2
 80145fe:	d846      	bhi.n	801468e <__ieee754_atan2f+0x10e>
 8014600:	4b29      	ldr	r3, [pc, #164]	@ (80146a8 <__ieee754_atan2f+0x128>)
 8014602:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8014606:	edd3 7a00 	vldr	s15, [r3]
 801460a:	e7cc      	b.n	80145a6 <__ieee754_atan2f+0x26>
 801460c:	2c02      	cmp	r4, #2
 801460e:	d841      	bhi.n	8014694 <__ieee754_atan2f+0x114>
 8014610:	4b26      	ldr	r3, [pc, #152]	@ (80146ac <__ieee754_atan2f+0x12c>)
 8014612:	e7f6      	b.n	8014602 <__ieee754_atan2f+0x82>
 8014614:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8014618:	d0df      	beq.n	80145da <__ieee754_atan2f+0x5a>
 801461a:	1a5b      	subs	r3, r3, r1
 801461c:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 8014620:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8014624:	da1a      	bge.n	801465c <__ieee754_atan2f+0xdc>
 8014626:	2a00      	cmp	r2, #0
 8014628:	da01      	bge.n	801462e <__ieee754_atan2f+0xae>
 801462a:	313c      	adds	r1, #60	@ 0x3c
 801462c:	db19      	blt.n	8014662 <__ieee754_atan2f+0xe2>
 801462e:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8014632:	f7ff f88b 	bl	801374c <fabsf>
 8014636:	f000 f973 	bl	8014920 <atanf>
 801463a:	eef0 7a40 	vmov.f32	s15, s0
 801463e:	2c01      	cmp	r4, #1
 8014640:	d012      	beq.n	8014668 <__ieee754_atan2f+0xe8>
 8014642:	2c02      	cmp	r4, #2
 8014644:	d017      	beq.n	8014676 <__ieee754_atan2f+0xf6>
 8014646:	2c00      	cmp	r4, #0
 8014648:	d0ad      	beq.n	80145a6 <__ieee754_atan2f+0x26>
 801464a:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80146b0 <__ieee754_atan2f+0x130>
 801464e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8014652:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80146b4 <__ieee754_atan2f+0x134>
 8014656:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801465a:	e7a4      	b.n	80145a6 <__ieee754_atan2f+0x26>
 801465c:	eddf 7a11 	vldr	s15, [pc, #68]	@ 80146a4 <__ieee754_atan2f+0x124>
 8014660:	e7ed      	b.n	801463e <__ieee754_atan2f+0xbe>
 8014662:	eddf 7a15 	vldr	s15, [pc, #84]	@ 80146b8 <__ieee754_atan2f+0x138>
 8014666:	e7ea      	b.n	801463e <__ieee754_atan2f+0xbe>
 8014668:	ee17 3a90 	vmov	r3, s15
 801466c:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8014670:	ee07 3a90 	vmov	s15, r3
 8014674:	e797      	b.n	80145a6 <__ieee754_atan2f+0x26>
 8014676:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 80146b0 <__ieee754_atan2f+0x130>
 801467a:	ee77 7a87 	vadd.f32	s15, s15, s14
 801467e:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 80146b4 <__ieee754_atan2f+0x134>
 8014682:	ee77 7a67 	vsub.f32	s15, s14, s15
 8014686:	e78e      	b.n	80145a6 <__ieee754_atan2f+0x26>
 8014688:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 80146b4 <__ieee754_atan2f+0x134>
 801468c:	e78b      	b.n	80145a6 <__ieee754_atan2f+0x26>
 801468e:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 80146bc <__ieee754_atan2f+0x13c>
 8014692:	e788      	b.n	80145a6 <__ieee754_atan2f+0x26>
 8014694:	eddf 7a08 	vldr	s15, [pc, #32]	@ 80146b8 <__ieee754_atan2f+0x138>
 8014698:	e785      	b.n	80145a6 <__ieee754_atan2f+0x26>
 801469a:	bf00      	nop
 801469c:	c0490fdb 	.word	0xc0490fdb
 80146a0:	bfc90fdb 	.word	0xbfc90fdb
 80146a4:	3fc90fdb 	.word	0x3fc90fdb
 80146a8:	0801526c 	.word	0x0801526c
 80146ac:	08015260 	.word	0x08015260
 80146b0:	33bbbd2e 	.word	0x33bbbd2e
 80146b4:	40490fdb 	.word	0x40490fdb
 80146b8:	00000000 	.word	0x00000000
 80146bc:	3f490fdb 	.word	0x3f490fdb

080146c0 <__ieee754_rem_pio2f>:
 80146c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80146c2:	ee10 6a10 	vmov	r6, s0
 80146c6:	4b88      	ldr	r3, [pc, #544]	@ (80148e8 <__ieee754_rem_pio2f+0x228>)
 80146c8:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 80146cc:	429d      	cmp	r5, r3
 80146ce:	b087      	sub	sp, #28
 80146d0:	4604      	mov	r4, r0
 80146d2:	d805      	bhi.n	80146e0 <__ieee754_rem_pio2f+0x20>
 80146d4:	2300      	movs	r3, #0
 80146d6:	ed80 0a00 	vstr	s0, [r0]
 80146da:	6043      	str	r3, [r0, #4]
 80146dc:	2000      	movs	r0, #0
 80146de:	e022      	b.n	8014726 <__ieee754_rem_pio2f+0x66>
 80146e0:	4b82      	ldr	r3, [pc, #520]	@ (80148ec <__ieee754_rem_pio2f+0x22c>)
 80146e2:	429d      	cmp	r5, r3
 80146e4:	d83a      	bhi.n	801475c <__ieee754_rem_pio2f+0x9c>
 80146e6:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80146ea:	2e00      	cmp	r6, #0
 80146ec:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 80148f0 <__ieee754_rem_pio2f+0x230>
 80146f0:	4a80      	ldr	r2, [pc, #512]	@ (80148f4 <__ieee754_rem_pio2f+0x234>)
 80146f2:	f023 030f 	bic.w	r3, r3, #15
 80146f6:	dd18      	ble.n	801472a <__ieee754_rem_pio2f+0x6a>
 80146f8:	4293      	cmp	r3, r2
 80146fa:	ee70 7a47 	vsub.f32	s15, s0, s14
 80146fe:	bf09      	itett	eq
 8014700:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 80148f8 <__ieee754_rem_pio2f+0x238>
 8014704:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 80148fc <__ieee754_rem_pio2f+0x23c>
 8014708:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8014900 <__ieee754_rem_pio2f+0x240>
 801470c:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8014710:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8014714:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014718:	ed80 7a00 	vstr	s14, [r0]
 801471c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8014720:	edc0 7a01 	vstr	s15, [r0, #4]
 8014724:	2001      	movs	r0, #1
 8014726:	b007      	add	sp, #28
 8014728:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801472a:	4293      	cmp	r3, r2
 801472c:	ee70 7a07 	vadd.f32	s15, s0, s14
 8014730:	bf09      	itett	eq
 8014732:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 80148f8 <__ieee754_rem_pio2f+0x238>
 8014736:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 80148fc <__ieee754_rem_pio2f+0x23c>
 801473a:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8014900 <__ieee754_rem_pio2f+0x240>
 801473e:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8014742:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8014746:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801474a:	ed80 7a00 	vstr	s14, [r0]
 801474e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8014752:	edc0 7a01 	vstr	s15, [r0, #4]
 8014756:	f04f 30ff 	mov.w	r0, #4294967295
 801475a:	e7e4      	b.n	8014726 <__ieee754_rem_pio2f+0x66>
 801475c:	4b69      	ldr	r3, [pc, #420]	@ (8014904 <__ieee754_rem_pio2f+0x244>)
 801475e:	429d      	cmp	r5, r3
 8014760:	d873      	bhi.n	801484a <__ieee754_rem_pio2f+0x18a>
 8014762:	f7fe fff3 	bl	801374c <fabsf>
 8014766:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8014908 <__ieee754_rem_pio2f+0x248>
 801476a:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 801476e:	eee0 7a07 	vfma.f32	s15, s0, s14
 8014772:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014776:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801477a:	ee17 0a90 	vmov	r0, s15
 801477e:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 80148f0 <__ieee754_rem_pio2f+0x230>
 8014782:	eea7 0a67 	vfms.f32	s0, s14, s15
 8014786:	281f      	cmp	r0, #31
 8014788:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 80148fc <__ieee754_rem_pio2f+0x23c>
 801478c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8014790:	eeb1 6a47 	vneg.f32	s12, s14
 8014794:	ee70 6a67 	vsub.f32	s13, s0, s15
 8014798:	ee16 1a90 	vmov	r1, s13
 801479c:	dc09      	bgt.n	80147b2 <__ieee754_rem_pio2f+0xf2>
 801479e:	4a5b      	ldr	r2, [pc, #364]	@ (801490c <__ieee754_rem_pio2f+0x24c>)
 80147a0:	1e47      	subs	r7, r0, #1
 80147a2:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80147a6:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 80147aa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80147ae:	4293      	cmp	r3, r2
 80147b0:	d107      	bne.n	80147c2 <__ieee754_rem_pio2f+0x102>
 80147b2:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 80147b6:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 80147ba:	2a08      	cmp	r2, #8
 80147bc:	ea4f 53e5 	mov.w	r3, r5, asr #23
 80147c0:	dc14      	bgt.n	80147ec <__ieee754_rem_pio2f+0x12c>
 80147c2:	6021      	str	r1, [r4, #0]
 80147c4:	ed94 7a00 	vldr	s14, [r4]
 80147c8:	ee30 0a47 	vsub.f32	s0, s0, s14
 80147cc:	2e00      	cmp	r6, #0
 80147ce:	ee30 0a67 	vsub.f32	s0, s0, s15
 80147d2:	ed84 0a01 	vstr	s0, [r4, #4]
 80147d6:	daa6      	bge.n	8014726 <__ieee754_rem_pio2f+0x66>
 80147d8:	eeb1 7a47 	vneg.f32	s14, s14
 80147dc:	eeb1 0a40 	vneg.f32	s0, s0
 80147e0:	ed84 7a00 	vstr	s14, [r4]
 80147e4:	ed84 0a01 	vstr	s0, [r4, #4]
 80147e8:	4240      	negs	r0, r0
 80147ea:	e79c      	b.n	8014726 <__ieee754_rem_pio2f+0x66>
 80147ec:	eddf 5a42 	vldr	s11, [pc, #264]	@ 80148f8 <__ieee754_rem_pio2f+0x238>
 80147f0:	eef0 6a40 	vmov.f32	s13, s0
 80147f4:	eee6 6a25 	vfma.f32	s13, s12, s11
 80147f8:	ee70 7a66 	vsub.f32	s15, s0, s13
 80147fc:	eee6 7a25 	vfma.f32	s15, s12, s11
 8014800:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8014900 <__ieee754_rem_pio2f+0x240>
 8014804:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8014808:	ee76 5ae7 	vsub.f32	s11, s13, s15
 801480c:	ee15 2a90 	vmov	r2, s11
 8014810:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8014814:	1a5b      	subs	r3, r3, r1
 8014816:	2b19      	cmp	r3, #25
 8014818:	dc04      	bgt.n	8014824 <__ieee754_rem_pio2f+0x164>
 801481a:	edc4 5a00 	vstr	s11, [r4]
 801481e:	eeb0 0a66 	vmov.f32	s0, s13
 8014822:	e7cf      	b.n	80147c4 <__ieee754_rem_pio2f+0x104>
 8014824:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8014910 <__ieee754_rem_pio2f+0x250>
 8014828:	eeb0 0a66 	vmov.f32	s0, s13
 801482c:	eea6 0a25 	vfma.f32	s0, s12, s11
 8014830:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8014834:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8014914 <__ieee754_rem_pio2f+0x254>
 8014838:	eee6 7a25 	vfma.f32	s15, s12, s11
 801483c:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8014840:	ee30 7a67 	vsub.f32	s14, s0, s15
 8014844:	ed84 7a00 	vstr	s14, [r4]
 8014848:	e7bc      	b.n	80147c4 <__ieee754_rem_pio2f+0x104>
 801484a:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 801484e:	d306      	bcc.n	801485e <__ieee754_rem_pio2f+0x19e>
 8014850:	ee70 7a40 	vsub.f32	s15, s0, s0
 8014854:	edc0 7a01 	vstr	s15, [r0, #4]
 8014858:	edc0 7a00 	vstr	s15, [r0]
 801485c:	e73e      	b.n	80146dc <__ieee754_rem_pio2f+0x1c>
 801485e:	15ea      	asrs	r2, r5, #23
 8014860:	3a86      	subs	r2, #134	@ 0x86
 8014862:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8014866:	ee07 3a90 	vmov	s15, r3
 801486a:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 801486e:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8014918 <__ieee754_rem_pio2f+0x258>
 8014872:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8014876:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801487a:	ed8d 7a03 	vstr	s14, [sp, #12]
 801487e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8014882:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8014886:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801488a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801488e:	ed8d 7a04 	vstr	s14, [sp, #16]
 8014892:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8014896:	eef5 7a40 	vcmp.f32	s15, #0.0
 801489a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801489e:	edcd 7a05 	vstr	s15, [sp, #20]
 80148a2:	d11e      	bne.n	80148e2 <__ieee754_rem_pio2f+0x222>
 80148a4:	eeb5 7a40 	vcmp.f32	s14, #0.0
 80148a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80148ac:	bf0c      	ite	eq
 80148ae:	2301      	moveq	r3, #1
 80148b0:	2302      	movne	r3, #2
 80148b2:	491a      	ldr	r1, [pc, #104]	@ (801491c <__ieee754_rem_pio2f+0x25c>)
 80148b4:	9101      	str	r1, [sp, #4]
 80148b6:	2102      	movs	r1, #2
 80148b8:	9100      	str	r1, [sp, #0]
 80148ba:	a803      	add	r0, sp, #12
 80148bc:	4621      	mov	r1, r4
 80148be:	f000 f907 	bl	8014ad0 <__kernel_rem_pio2f>
 80148c2:	2e00      	cmp	r6, #0
 80148c4:	f6bf af2f 	bge.w	8014726 <__ieee754_rem_pio2f+0x66>
 80148c8:	edd4 7a00 	vldr	s15, [r4]
 80148cc:	eef1 7a67 	vneg.f32	s15, s15
 80148d0:	edc4 7a00 	vstr	s15, [r4]
 80148d4:	edd4 7a01 	vldr	s15, [r4, #4]
 80148d8:	eef1 7a67 	vneg.f32	s15, s15
 80148dc:	edc4 7a01 	vstr	s15, [r4, #4]
 80148e0:	e782      	b.n	80147e8 <__ieee754_rem_pio2f+0x128>
 80148e2:	2303      	movs	r3, #3
 80148e4:	e7e5      	b.n	80148b2 <__ieee754_rem_pio2f+0x1f2>
 80148e6:	bf00      	nop
 80148e8:	3f490fd8 	.word	0x3f490fd8
 80148ec:	4016cbe3 	.word	0x4016cbe3
 80148f0:	3fc90f80 	.word	0x3fc90f80
 80148f4:	3fc90fd0 	.word	0x3fc90fd0
 80148f8:	37354400 	.word	0x37354400
 80148fc:	37354443 	.word	0x37354443
 8014900:	2e85a308 	.word	0x2e85a308
 8014904:	43490f80 	.word	0x43490f80
 8014908:	3f22f984 	.word	0x3f22f984
 801490c:	08015278 	.word	0x08015278
 8014910:	2e85a300 	.word	0x2e85a300
 8014914:	248d3132 	.word	0x248d3132
 8014918:	43800000 	.word	0x43800000
 801491c:	080152f8 	.word	0x080152f8

08014920 <atanf>:
 8014920:	b538      	push	{r3, r4, r5, lr}
 8014922:	ee10 5a10 	vmov	r5, s0
 8014926:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 801492a:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 801492e:	eef0 7a40 	vmov.f32	s15, s0
 8014932:	d310      	bcc.n	8014956 <atanf+0x36>
 8014934:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 8014938:	d904      	bls.n	8014944 <atanf+0x24>
 801493a:	ee70 7a00 	vadd.f32	s15, s0, s0
 801493e:	eeb0 0a67 	vmov.f32	s0, s15
 8014942:	bd38      	pop	{r3, r4, r5, pc}
 8014944:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8014a7c <atanf+0x15c>
 8014948:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8014a80 <atanf+0x160>
 801494c:	2d00      	cmp	r5, #0
 801494e:	bfc8      	it	gt
 8014950:	eef0 7a47 	vmovgt.f32	s15, s14
 8014954:	e7f3      	b.n	801493e <atanf+0x1e>
 8014956:	4b4b      	ldr	r3, [pc, #300]	@ (8014a84 <atanf+0x164>)
 8014958:	429c      	cmp	r4, r3
 801495a:	d810      	bhi.n	801497e <atanf+0x5e>
 801495c:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 8014960:	d20a      	bcs.n	8014978 <atanf+0x58>
 8014962:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8014a88 <atanf+0x168>
 8014966:	ee30 7a07 	vadd.f32	s14, s0, s14
 801496a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801496e:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8014972:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014976:	dce2      	bgt.n	801493e <atanf+0x1e>
 8014978:	f04f 33ff 	mov.w	r3, #4294967295
 801497c:	e013      	b.n	80149a6 <atanf+0x86>
 801497e:	f7fe fee5 	bl	801374c <fabsf>
 8014982:	4b42      	ldr	r3, [pc, #264]	@ (8014a8c <atanf+0x16c>)
 8014984:	429c      	cmp	r4, r3
 8014986:	d84f      	bhi.n	8014a28 <atanf+0x108>
 8014988:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 801498c:	429c      	cmp	r4, r3
 801498e:	d841      	bhi.n	8014a14 <atanf+0xf4>
 8014990:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8014994:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8014998:	eea0 7a27 	vfma.f32	s14, s0, s15
 801499c:	2300      	movs	r3, #0
 801499e:	ee30 0a27 	vadd.f32	s0, s0, s15
 80149a2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80149a6:	1c5a      	adds	r2, r3, #1
 80149a8:	ee27 6aa7 	vmul.f32	s12, s15, s15
 80149ac:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8014a90 <atanf+0x170>
 80149b0:	eddf 5a38 	vldr	s11, [pc, #224]	@ 8014a94 <atanf+0x174>
 80149b4:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8014a98 <atanf+0x178>
 80149b8:	ee66 6a06 	vmul.f32	s13, s12, s12
 80149bc:	eee6 5a87 	vfma.f32	s11, s13, s14
 80149c0:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8014a9c <atanf+0x17c>
 80149c4:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80149c8:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8014aa0 <atanf+0x180>
 80149cc:	eee7 5a26 	vfma.f32	s11, s14, s13
 80149d0:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8014aa4 <atanf+0x184>
 80149d4:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80149d8:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8014aa8 <atanf+0x188>
 80149dc:	eee7 5a26 	vfma.f32	s11, s14, s13
 80149e0:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8014aac <atanf+0x18c>
 80149e4:	eea6 5a87 	vfma.f32	s10, s13, s14
 80149e8:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8014ab0 <atanf+0x190>
 80149ec:	eea5 7a26 	vfma.f32	s14, s10, s13
 80149f0:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8014ab4 <atanf+0x194>
 80149f4:	eea7 5a26 	vfma.f32	s10, s14, s13
 80149f8:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8014ab8 <atanf+0x198>
 80149fc:	eea5 7a26 	vfma.f32	s14, s10, s13
 8014a00:	ee27 7a26 	vmul.f32	s14, s14, s13
 8014a04:	eea5 7a86 	vfma.f32	s14, s11, s12
 8014a08:	ee27 7a87 	vmul.f32	s14, s15, s14
 8014a0c:	d121      	bne.n	8014a52 <atanf+0x132>
 8014a0e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014a12:	e794      	b.n	801493e <atanf+0x1e>
 8014a14:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8014a18:	ee30 7a67 	vsub.f32	s14, s0, s15
 8014a1c:	ee30 0a27 	vadd.f32	s0, s0, s15
 8014a20:	2301      	movs	r3, #1
 8014a22:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8014a26:	e7be      	b.n	80149a6 <atanf+0x86>
 8014a28:	4b24      	ldr	r3, [pc, #144]	@ (8014abc <atanf+0x19c>)
 8014a2a:	429c      	cmp	r4, r3
 8014a2c:	d80b      	bhi.n	8014a46 <atanf+0x126>
 8014a2e:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8014a32:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8014a36:	eea0 7a27 	vfma.f32	s14, s0, s15
 8014a3a:	2302      	movs	r3, #2
 8014a3c:	ee70 6a67 	vsub.f32	s13, s0, s15
 8014a40:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8014a44:	e7af      	b.n	80149a6 <atanf+0x86>
 8014a46:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8014a4a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8014a4e:	2303      	movs	r3, #3
 8014a50:	e7a9      	b.n	80149a6 <atanf+0x86>
 8014a52:	4a1b      	ldr	r2, [pc, #108]	@ (8014ac0 <atanf+0x1a0>)
 8014a54:	491b      	ldr	r1, [pc, #108]	@ (8014ac4 <atanf+0x1a4>)
 8014a56:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8014a5a:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8014a5e:	edd3 6a00 	vldr	s13, [r3]
 8014a62:	ee37 7a66 	vsub.f32	s14, s14, s13
 8014a66:	2d00      	cmp	r5, #0
 8014a68:	ee37 7a67 	vsub.f32	s14, s14, s15
 8014a6c:	edd2 7a00 	vldr	s15, [r2]
 8014a70:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014a74:	bfb8      	it	lt
 8014a76:	eef1 7a67 	vneglt.f32	s15, s15
 8014a7a:	e760      	b.n	801493e <atanf+0x1e>
 8014a7c:	bfc90fdb 	.word	0xbfc90fdb
 8014a80:	3fc90fdb 	.word	0x3fc90fdb
 8014a84:	3edfffff 	.word	0x3edfffff
 8014a88:	7149f2ca 	.word	0x7149f2ca
 8014a8c:	3f97ffff 	.word	0x3f97ffff
 8014a90:	3c8569d7 	.word	0x3c8569d7
 8014a94:	3d4bda59 	.word	0x3d4bda59
 8014a98:	bd6ef16b 	.word	0xbd6ef16b
 8014a9c:	3d886b35 	.word	0x3d886b35
 8014aa0:	3dba2e6e 	.word	0x3dba2e6e
 8014aa4:	3e124925 	.word	0x3e124925
 8014aa8:	3eaaaaab 	.word	0x3eaaaaab
 8014aac:	bd15a221 	.word	0xbd15a221
 8014ab0:	bd9d8795 	.word	0xbd9d8795
 8014ab4:	bde38e38 	.word	0xbde38e38
 8014ab8:	be4ccccd 	.word	0xbe4ccccd
 8014abc:	401bffff 	.word	0x401bffff
 8014ac0:	08015620 	.word	0x08015620
 8014ac4:	08015610 	.word	0x08015610

08014ac8 <__ieee754_sqrtf>:
 8014ac8:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8014acc:	4770      	bx	lr
	...

08014ad0 <__kernel_rem_pio2f>:
 8014ad0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014ad4:	ed2d 8b04 	vpush	{d8-d9}
 8014ad8:	b0d9      	sub	sp, #356	@ 0x164
 8014ada:	4690      	mov	r8, r2
 8014adc:	9001      	str	r0, [sp, #4]
 8014ade:	4ab6      	ldr	r2, [pc, #728]	@ (8014db8 <__kernel_rem_pio2f+0x2e8>)
 8014ae0:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8014ae2:	f118 0f04 	cmn.w	r8, #4
 8014ae6:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 8014aea:	460f      	mov	r7, r1
 8014aec:	f103 3bff 	add.w	fp, r3, #4294967295
 8014af0:	db26      	blt.n	8014b40 <__kernel_rem_pio2f+0x70>
 8014af2:	f1b8 0203 	subs.w	r2, r8, #3
 8014af6:	bf48      	it	mi
 8014af8:	f108 0204 	addmi.w	r2, r8, #4
 8014afc:	10d2      	asrs	r2, r2, #3
 8014afe:	1c55      	adds	r5, r2, #1
 8014b00:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8014b02:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8014dc8 <__kernel_rem_pio2f+0x2f8>
 8014b06:	00e8      	lsls	r0, r5, #3
 8014b08:	eba2 060b 	sub.w	r6, r2, fp
 8014b0c:	9002      	str	r0, [sp, #8]
 8014b0e:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8014b12:	eb0a 0c0b 	add.w	ip, sl, fp
 8014b16:	ac1c      	add	r4, sp, #112	@ 0x70
 8014b18:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8014b1c:	2000      	movs	r0, #0
 8014b1e:	4560      	cmp	r0, ip
 8014b20:	dd10      	ble.n	8014b44 <__kernel_rem_pio2f+0x74>
 8014b22:	a91c      	add	r1, sp, #112	@ 0x70
 8014b24:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8014b28:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8014b2c:	2600      	movs	r6, #0
 8014b2e:	4556      	cmp	r6, sl
 8014b30:	dc24      	bgt.n	8014b7c <__kernel_rem_pio2f+0xac>
 8014b32:	f8dd e004 	ldr.w	lr, [sp, #4]
 8014b36:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 8014dc8 <__kernel_rem_pio2f+0x2f8>
 8014b3a:	4684      	mov	ip, r0
 8014b3c:	2400      	movs	r4, #0
 8014b3e:	e016      	b.n	8014b6e <__kernel_rem_pio2f+0x9e>
 8014b40:	2200      	movs	r2, #0
 8014b42:	e7dc      	b.n	8014afe <__kernel_rem_pio2f+0x2e>
 8014b44:	42c6      	cmn	r6, r0
 8014b46:	bf5d      	ittte	pl
 8014b48:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8014b4c:	ee07 1a90 	vmovpl	s15, r1
 8014b50:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8014b54:	eef0 7a47 	vmovmi.f32	s15, s14
 8014b58:	ece4 7a01 	vstmia	r4!, {s15}
 8014b5c:	3001      	adds	r0, #1
 8014b5e:	e7de      	b.n	8014b1e <__kernel_rem_pio2f+0x4e>
 8014b60:	ecfe 6a01 	vldmia	lr!, {s13}
 8014b64:	ed3c 7a01 	vldmdb	ip!, {s14}
 8014b68:	eee6 7a87 	vfma.f32	s15, s13, s14
 8014b6c:	3401      	adds	r4, #1
 8014b6e:	455c      	cmp	r4, fp
 8014b70:	ddf6      	ble.n	8014b60 <__kernel_rem_pio2f+0x90>
 8014b72:	ece9 7a01 	vstmia	r9!, {s15}
 8014b76:	3601      	adds	r6, #1
 8014b78:	3004      	adds	r0, #4
 8014b7a:	e7d8      	b.n	8014b2e <__kernel_rem_pio2f+0x5e>
 8014b7c:	a908      	add	r1, sp, #32
 8014b7e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8014b82:	9104      	str	r1, [sp, #16]
 8014b84:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8014b86:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8014dc4 <__kernel_rem_pio2f+0x2f4>
 8014b8a:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8014dc0 <__kernel_rem_pio2f+0x2f0>
 8014b8e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8014b92:	9203      	str	r2, [sp, #12]
 8014b94:	4654      	mov	r4, sl
 8014b96:	00a2      	lsls	r2, r4, #2
 8014b98:	9205      	str	r2, [sp, #20]
 8014b9a:	aa58      	add	r2, sp, #352	@ 0x160
 8014b9c:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8014ba0:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8014ba4:	a944      	add	r1, sp, #272	@ 0x110
 8014ba6:	aa08      	add	r2, sp, #32
 8014ba8:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8014bac:	4694      	mov	ip, r2
 8014bae:	4626      	mov	r6, r4
 8014bb0:	2e00      	cmp	r6, #0
 8014bb2:	dc4c      	bgt.n	8014c4e <__kernel_rem_pio2f+0x17e>
 8014bb4:	4628      	mov	r0, r5
 8014bb6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8014bba:	f000 f9f1 	bl	8014fa0 <scalbnf>
 8014bbe:	eeb0 8a40 	vmov.f32	s16, s0
 8014bc2:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8014bc6:	ee28 0a00 	vmul.f32	s0, s16, s0
 8014bca:	f000 fa4f 	bl	801506c <floorf>
 8014bce:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8014bd2:	eea0 8a67 	vfms.f32	s16, s0, s15
 8014bd6:	2d00      	cmp	r5, #0
 8014bd8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014bdc:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8014be0:	ee17 9a90 	vmov	r9, s15
 8014be4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014be8:	ee38 8a67 	vsub.f32	s16, s16, s15
 8014bec:	dd41      	ble.n	8014c72 <__kernel_rem_pio2f+0x1a2>
 8014bee:	f104 3cff 	add.w	ip, r4, #4294967295
 8014bf2:	a908      	add	r1, sp, #32
 8014bf4:	f1c5 0e08 	rsb	lr, r5, #8
 8014bf8:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8014bfc:	fa46 f00e 	asr.w	r0, r6, lr
 8014c00:	4481      	add	r9, r0
 8014c02:	fa00 f00e 	lsl.w	r0, r0, lr
 8014c06:	1a36      	subs	r6, r6, r0
 8014c08:	f1c5 0007 	rsb	r0, r5, #7
 8014c0c:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8014c10:	4106      	asrs	r6, r0
 8014c12:	2e00      	cmp	r6, #0
 8014c14:	dd3c      	ble.n	8014c90 <__kernel_rem_pio2f+0x1c0>
 8014c16:	f04f 0e00 	mov.w	lr, #0
 8014c1a:	f109 0901 	add.w	r9, r9, #1
 8014c1e:	4670      	mov	r0, lr
 8014c20:	4574      	cmp	r4, lr
 8014c22:	dc68      	bgt.n	8014cf6 <__kernel_rem_pio2f+0x226>
 8014c24:	2d00      	cmp	r5, #0
 8014c26:	dd03      	ble.n	8014c30 <__kernel_rem_pio2f+0x160>
 8014c28:	2d01      	cmp	r5, #1
 8014c2a:	d074      	beq.n	8014d16 <__kernel_rem_pio2f+0x246>
 8014c2c:	2d02      	cmp	r5, #2
 8014c2e:	d07d      	beq.n	8014d2c <__kernel_rem_pio2f+0x25c>
 8014c30:	2e02      	cmp	r6, #2
 8014c32:	d12d      	bne.n	8014c90 <__kernel_rem_pio2f+0x1c0>
 8014c34:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8014c38:	ee30 8a48 	vsub.f32	s16, s0, s16
 8014c3c:	b340      	cbz	r0, 8014c90 <__kernel_rem_pio2f+0x1c0>
 8014c3e:	4628      	mov	r0, r5
 8014c40:	9306      	str	r3, [sp, #24]
 8014c42:	f000 f9ad 	bl	8014fa0 <scalbnf>
 8014c46:	9b06      	ldr	r3, [sp, #24]
 8014c48:	ee38 8a40 	vsub.f32	s16, s16, s0
 8014c4c:	e020      	b.n	8014c90 <__kernel_rem_pio2f+0x1c0>
 8014c4e:	ee60 7a28 	vmul.f32	s15, s0, s17
 8014c52:	3e01      	subs	r6, #1
 8014c54:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014c58:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014c5c:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8014c60:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8014c64:	ecac 0a01 	vstmia	ip!, {s0}
 8014c68:	ed30 0a01 	vldmdb	r0!, {s0}
 8014c6c:	ee37 0a80 	vadd.f32	s0, s15, s0
 8014c70:	e79e      	b.n	8014bb0 <__kernel_rem_pio2f+0xe0>
 8014c72:	d105      	bne.n	8014c80 <__kernel_rem_pio2f+0x1b0>
 8014c74:	1e60      	subs	r0, r4, #1
 8014c76:	a908      	add	r1, sp, #32
 8014c78:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8014c7c:	11f6      	asrs	r6, r6, #7
 8014c7e:	e7c8      	b.n	8014c12 <__kernel_rem_pio2f+0x142>
 8014c80:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8014c84:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8014c88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014c8c:	da31      	bge.n	8014cf2 <__kernel_rem_pio2f+0x222>
 8014c8e:	2600      	movs	r6, #0
 8014c90:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8014c94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014c98:	f040 8098 	bne.w	8014dcc <__kernel_rem_pio2f+0x2fc>
 8014c9c:	1e60      	subs	r0, r4, #1
 8014c9e:	2200      	movs	r2, #0
 8014ca0:	4550      	cmp	r0, sl
 8014ca2:	da4b      	bge.n	8014d3c <__kernel_rem_pio2f+0x26c>
 8014ca4:	2a00      	cmp	r2, #0
 8014ca6:	d065      	beq.n	8014d74 <__kernel_rem_pio2f+0x2a4>
 8014ca8:	3c01      	subs	r4, #1
 8014caa:	ab08      	add	r3, sp, #32
 8014cac:	3d08      	subs	r5, #8
 8014cae:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8014cb2:	2b00      	cmp	r3, #0
 8014cb4:	d0f8      	beq.n	8014ca8 <__kernel_rem_pio2f+0x1d8>
 8014cb6:	4628      	mov	r0, r5
 8014cb8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8014cbc:	f000 f970 	bl	8014fa0 <scalbnf>
 8014cc0:	1c63      	adds	r3, r4, #1
 8014cc2:	aa44      	add	r2, sp, #272	@ 0x110
 8014cc4:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8014dc4 <__kernel_rem_pio2f+0x2f4>
 8014cc8:	0099      	lsls	r1, r3, #2
 8014cca:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8014cce:	4623      	mov	r3, r4
 8014cd0:	2b00      	cmp	r3, #0
 8014cd2:	f280 80a9 	bge.w	8014e28 <__kernel_rem_pio2f+0x358>
 8014cd6:	4623      	mov	r3, r4
 8014cd8:	2b00      	cmp	r3, #0
 8014cda:	f2c0 80c7 	blt.w	8014e6c <__kernel_rem_pio2f+0x39c>
 8014cde:	aa44      	add	r2, sp, #272	@ 0x110
 8014ce0:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8014ce4:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8014dbc <__kernel_rem_pio2f+0x2ec>
 8014ce8:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8014dc8 <__kernel_rem_pio2f+0x2f8>
 8014cec:	2000      	movs	r0, #0
 8014cee:	1ae2      	subs	r2, r4, r3
 8014cf0:	e0b1      	b.n	8014e56 <__kernel_rem_pio2f+0x386>
 8014cf2:	2602      	movs	r6, #2
 8014cf4:	e78f      	b.n	8014c16 <__kernel_rem_pio2f+0x146>
 8014cf6:	f852 1b04 	ldr.w	r1, [r2], #4
 8014cfa:	b948      	cbnz	r0, 8014d10 <__kernel_rem_pio2f+0x240>
 8014cfc:	b121      	cbz	r1, 8014d08 <__kernel_rem_pio2f+0x238>
 8014cfe:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8014d02:	f842 1c04 	str.w	r1, [r2, #-4]
 8014d06:	2101      	movs	r1, #1
 8014d08:	f10e 0e01 	add.w	lr, lr, #1
 8014d0c:	4608      	mov	r0, r1
 8014d0e:	e787      	b.n	8014c20 <__kernel_rem_pio2f+0x150>
 8014d10:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8014d14:	e7f5      	b.n	8014d02 <__kernel_rem_pio2f+0x232>
 8014d16:	f104 3cff 	add.w	ip, r4, #4294967295
 8014d1a:	aa08      	add	r2, sp, #32
 8014d1c:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8014d20:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8014d24:	a908      	add	r1, sp, #32
 8014d26:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 8014d2a:	e781      	b.n	8014c30 <__kernel_rem_pio2f+0x160>
 8014d2c:	f104 3cff 	add.w	ip, r4, #4294967295
 8014d30:	aa08      	add	r2, sp, #32
 8014d32:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8014d36:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8014d3a:	e7f3      	b.n	8014d24 <__kernel_rem_pio2f+0x254>
 8014d3c:	a908      	add	r1, sp, #32
 8014d3e:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8014d42:	3801      	subs	r0, #1
 8014d44:	430a      	orrs	r2, r1
 8014d46:	e7ab      	b.n	8014ca0 <__kernel_rem_pio2f+0x1d0>
 8014d48:	3201      	adds	r2, #1
 8014d4a:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 8014d4e:	2e00      	cmp	r6, #0
 8014d50:	d0fa      	beq.n	8014d48 <__kernel_rem_pio2f+0x278>
 8014d52:	9905      	ldr	r1, [sp, #20]
 8014d54:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8014d58:	eb0d 0001 	add.w	r0, sp, r1
 8014d5c:	18e6      	adds	r6, r4, r3
 8014d5e:	a91c      	add	r1, sp, #112	@ 0x70
 8014d60:	f104 0c01 	add.w	ip, r4, #1
 8014d64:	384c      	subs	r0, #76	@ 0x4c
 8014d66:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8014d6a:	4422      	add	r2, r4
 8014d6c:	4562      	cmp	r2, ip
 8014d6e:	da04      	bge.n	8014d7a <__kernel_rem_pio2f+0x2aa>
 8014d70:	4614      	mov	r4, r2
 8014d72:	e710      	b.n	8014b96 <__kernel_rem_pio2f+0xc6>
 8014d74:	9804      	ldr	r0, [sp, #16]
 8014d76:	2201      	movs	r2, #1
 8014d78:	e7e7      	b.n	8014d4a <__kernel_rem_pio2f+0x27a>
 8014d7a:	9903      	ldr	r1, [sp, #12]
 8014d7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8014d80:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8014d84:	9105      	str	r1, [sp, #20]
 8014d86:	ee07 1a90 	vmov	s15, r1
 8014d8a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014d8e:	2400      	movs	r4, #0
 8014d90:	ece6 7a01 	vstmia	r6!, {s15}
 8014d94:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8014dc8 <__kernel_rem_pio2f+0x2f8>
 8014d98:	46b1      	mov	r9, r6
 8014d9a:	455c      	cmp	r4, fp
 8014d9c:	dd04      	ble.n	8014da8 <__kernel_rem_pio2f+0x2d8>
 8014d9e:	ece0 7a01 	vstmia	r0!, {s15}
 8014da2:	f10c 0c01 	add.w	ip, ip, #1
 8014da6:	e7e1      	b.n	8014d6c <__kernel_rem_pio2f+0x29c>
 8014da8:	ecfe 6a01 	vldmia	lr!, {s13}
 8014dac:	ed39 7a01 	vldmdb	r9!, {s14}
 8014db0:	3401      	adds	r4, #1
 8014db2:	eee6 7a87 	vfma.f32	s15, s13, s14
 8014db6:	e7f0      	b.n	8014d9a <__kernel_rem_pio2f+0x2ca>
 8014db8:	0801565c 	.word	0x0801565c
 8014dbc:	08015630 	.word	0x08015630
 8014dc0:	43800000 	.word	0x43800000
 8014dc4:	3b800000 	.word	0x3b800000
 8014dc8:	00000000 	.word	0x00000000
 8014dcc:	9b02      	ldr	r3, [sp, #8]
 8014dce:	eeb0 0a48 	vmov.f32	s0, s16
 8014dd2:	eba3 0008 	sub.w	r0, r3, r8
 8014dd6:	f000 f8e3 	bl	8014fa0 <scalbnf>
 8014dda:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8014dc0 <__kernel_rem_pio2f+0x2f0>
 8014dde:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8014de2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014de6:	db19      	blt.n	8014e1c <__kernel_rem_pio2f+0x34c>
 8014de8:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8014dc4 <__kernel_rem_pio2f+0x2f4>
 8014dec:	ee60 7a27 	vmul.f32	s15, s0, s15
 8014df0:	aa08      	add	r2, sp, #32
 8014df2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014df6:	3508      	adds	r5, #8
 8014df8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014dfc:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8014e00:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014e04:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8014e08:	ee10 3a10 	vmov	r3, s0
 8014e0c:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8014e10:	ee17 3a90 	vmov	r3, s15
 8014e14:	3401      	adds	r4, #1
 8014e16:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8014e1a:	e74c      	b.n	8014cb6 <__kernel_rem_pio2f+0x1e6>
 8014e1c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8014e20:	aa08      	add	r2, sp, #32
 8014e22:	ee10 3a10 	vmov	r3, s0
 8014e26:	e7f6      	b.n	8014e16 <__kernel_rem_pio2f+0x346>
 8014e28:	a808      	add	r0, sp, #32
 8014e2a:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8014e2e:	9001      	str	r0, [sp, #4]
 8014e30:	ee07 0a90 	vmov	s15, r0
 8014e34:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014e38:	3b01      	subs	r3, #1
 8014e3a:	ee67 7a80 	vmul.f32	s15, s15, s0
 8014e3e:	ee20 0a07 	vmul.f32	s0, s0, s14
 8014e42:	ed62 7a01 	vstmdb	r2!, {s15}
 8014e46:	e743      	b.n	8014cd0 <__kernel_rem_pio2f+0x200>
 8014e48:	ecfc 6a01 	vldmia	ip!, {s13}
 8014e4c:	ecb5 7a01 	vldmia	r5!, {s14}
 8014e50:	eee6 7a87 	vfma.f32	s15, s13, s14
 8014e54:	3001      	adds	r0, #1
 8014e56:	4550      	cmp	r0, sl
 8014e58:	dc01      	bgt.n	8014e5e <__kernel_rem_pio2f+0x38e>
 8014e5a:	4290      	cmp	r0, r2
 8014e5c:	ddf4      	ble.n	8014e48 <__kernel_rem_pio2f+0x378>
 8014e5e:	a858      	add	r0, sp, #352	@ 0x160
 8014e60:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8014e64:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8014e68:	3b01      	subs	r3, #1
 8014e6a:	e735      	b.n	8014cd8 <__kernel_rem_pio2f+0x208>
 8014e6c:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8014e6e:	2b02      	cmp	r3, #2
 8014e70:	dc09      	bgt.n	8014e86 <__kernel_rem_pio2f+0x3b6>
 8014e72:	2b00      	cmp	r3, #0
 8014e74:	dc27      	bgt.n	8014ec6 <__kernel_rem_pio2f+0x3f6>
 8014e76:	d040      	beq.n	8014efa <__kernel_rem_pio2f+0x42a>
 8014e78:	f009 0007 	and.w	r0, r9, #7
 8014e7c:	b059      	add	sp, #356	@ 0x164
 8014e7e:	ecbd 8b04 	vpop	{d8-d9}
 8014e82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014e86:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8014e88:	2b03      	cmp	r3, #3
 8014e8a:	d1f5      	bne.n	8014e78 <__kernel_rem_pio2f+0x3a8>
 8014e8c:	aa30      	add	r2, sp, #192	@ 0xc0
 8014e8e:	1f0b      	subs	r3, r1, #4
 8014e90:	4413      	add	r3, r2
 8014e92:	461a      	mov	r2, r3
 8014e94:	4620      	mov	r0, r4
 8014e96:	2800      	cmp	r0, #0
 8014e98:	dc50      	bgt.n	8014f3c <__kernel_rem_pio2f+0x46c>
 8014e9a:	4622      	mov	r2, r4
 8014e9c:	2a01      	cmp	r2, #1
 8014e9e:	dc5d      	bgt.n	8014f5c <__kernel_rem_pio2f+0x48c>
 8014ea0:	ab30      	add	r3, sp, #192	@ 0xc0
 8014ea2:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 8014dc8 <__kernel_rem_pio2f+0x2f8>
 8014ea6:	440b      	add	r3, r1
 8014ea8:	2c01      	cmp	r4, #1
 8014eaa:	dc67      	bgt.n	8014f7c <__kernel_rem_pio2f+0x4ac>
 8014eac:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8014eb0:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8014eb4:	2e00      	cmp	r6, #0
 8014eb6:	d167      	bne.n	8014f88 <__kernel_rem_pio2f+0x4b8>
 8014eb8:	edc7 6a00 	vstr	s13, [r7]
 8014ebc:	ed87 7a01 	vstr	s14, [r7, #4]
 8014ec0:	edc7 7a02 	vstr	s15, [r7, #8]
 8014ec4:	e7d8      	b.n	8014e78 <__kernel_rem_pio2f+0x3a8>
 8014ec6:	ab30      	add	r3, sp, #192	@ 0xc0
 8014ec8:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 8014dc8 <__kernel_rem_pio2f+0x2f8>
 8014ecc:	440b      	add	r3, r1
 8014ece:	4622      	mov	r2, r4
 8014ed0:	2a00      	cmp	r2, #0
 8014ed2:	da24      	bge.n	8014f1e <__kernel_rem_pio2f+0x44e>
 8014ed4:	b34e      	cbz	r6, 8014f2a <__kernel_rem_pio2f+0x45a>
 8014ed6:	eef1 7a47 	vneg.f32	s15, s14
 8014eda:	edc7 7a00 	vstr	s15, [r7]
 8014ede:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8014ee2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014ee6:	aa31      	add	r2, sp, #196	@ 0xc4
 8014ee8:	2301      	movs	r3, #1
 8014eea:	429c      	cmp	r4, r3
 8014eec:	da20      	bge.n	8014f30 <__kernel_rem_pio2f+0x460>
 8014eee:	b10e      	cbz	r6, 8014ef4 <__kernel_rem_pio2f+0x424>
 8014ef0:	eef1 7a67 	vneg.f32	s15, s15
 8014ef4:	edc7 7a01 	vstr	s15, [r7, #4]
 8014ef8:	e7be      	b.n	8014e78 <__kernel_rem_pio2f+0x3a8>
 8014efa:	ab30      	add	r3, sp, #192	@ 0xc0
 8014efc:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 8014dc8 <__kernel_rem_pio2f+0x2f8>
 8014f00:	440b      	add	r3, r1
 8014f02:	2c00      	cmp	r4, #0
 8014f04:	da05      	bge.n	8014f12 <__kernel_rem_pio2f+0x442>
 8014f06:	b10e      	cbz	r6, 8014f0c <__kernel_rem_pio2f+0x43c>
 8014f08:	eef1 7a67 	vneg.f32	s15, s15
 8014f0c:	edc7 7a00 	vstr	s15, [r7]
 8014f10:	e7b2      	b.n	8014e78 <__kernel_rem_pio2f+0x3a8>
 8014f12:	ed33 7a01 	vldmdb	r3!, {s14}
 8014f16:	3c01      	subs	r4, #1
 8014f18:	ee77 7a87 	vadd.f32	s15, s15, s14
 8014f1c:	e7f1      	b.n	8014f02 <__kernel_rem_pio2f+0x432>
 8014f1e:	ed73 7a01 	vldmdb	r3!, {s15}
 8014f22:	3a01      	subs	r2, #1
 8014f24:	ee37 7a27 	vadd.f32	s14, s14, s15
 8014f28:	e7d2      	b.n	8014ed0 <__kernel_rem_pio2f+0x400>
 8014f2a:	eef0 7a47 	vmov.f32	s15, s14
 8014f2e:	e7d4      	b.n	8014eda <__kernel_rem_pio2f+0x40a>
 8014f30:	ecb2 7a01 	vldmia	r2!, {s14}
 8014f34:	3301      	adds	r3, #1
 8014f36:	ee77 7a87 	vadd.f32	s15, s15, s14
 8014f3a:	e7d6      	b.n	8014eea <__kernel_rem_pio2f+0x41a>
 8014f3c:	ed72 7a01 	vldmdb	r2!, {s15}
 8014f40:	edd2 6a01 	vldr	s13, [r2, #4]
 8014f44:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8014f48:	3801      	subs	r0, #1
 8014f4a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014f4e:	ed82 7a00 	vstr	s14, [r2]
 8014f52:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8014f56:	edc2 7a01 	vstr	s15, [r2, #4]
 8014f5a:	e79c      	b.n	8014e96 <__kernel_rem_pio2f+0x3c6>
 8014f5c:	ed73 7a01 	vldmdb	r3!, {s15}
 8014f60:	edd3 6a01 	vldr	s13, [r3, #4]
 8014f64:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8014f68:	3a01      	subs	r2, #1
 8014f6a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014f6e:	ed83 7a00 	vstr	s14, [r3]
 8014f72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8014f76:	edc3 7a01 	vstr	s15, [r3, #4]
 8014f7a:	e78f      	b.n	8014e9c <__kernel_rem_pio2f+0x3cc>
 8014f7c:	ed33 7a01 	vldmdb	r3!, {s14}
 8014f80:	3c01      	subs	r4, #1
 8014f82:	ee77 7a87 	vadd.f32	s15, s15, s14
 8014f86:	e78f      	b.n	8014ea8 <__kernel_rem_pio2f+0x3d8>
 8014f88:	eef1 6a66 	vneg.f32	s13, s13
 8014f8c:	eeb1 7a47 	vneg.f32	s14, s14
 8014f90:	edc7 6a00 	vstr	s13, [r7]
 8014f94:	ed87 7a01 	vstr	s14, [r7, #4]
 8014f98:	eef1 7a67 	vneg.f32	s15, s15
 8014f9c:	e790      	b.n	8014ec0 <__kernel_rem_pio2f+0x3f0>
 8014f9e:	bf00      	nop

08014fa0 <scalbnf>:
 8014fa0:	ee10 3a10 	vmov	r3, s0
 8014fa4:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8014fa8:	d02b      	beq.n	8015002 <scalbnf+0x62>
 8014faa:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8014fae:	d302      	bcc.n	8014fb6 <scalbnf+0x16>
 8014fb0:	ee30 0a00 	vadd.f32	s0, s0, s0
 8014fb4:	4770      	bx	lr
 8014fb6:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8014fba:	d123      	bne.n	8015004 <scalbnf+0x64>
 8014fbc:	4b24      	ldr	r3, [pc, #144]	@ (8015050 <scalbnf+0xb0>)
 8014fbe:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8015054 <scalbnf+0xb4>
 8014fc2:	4298      	cmp	r0, r3
 8014fc4:	ee20 0a27 	vmul.f32	s0, s0, s15
 8014fc8:	db17      	blt.n	8014ffa <scalbnf+0x5a>
 8014fca:	ee10 3a10 	vmov	r3, s0
 8014fce:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8014fd2:	3a19      	subs	r2, #25
 8014fd4:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8014fd8:	4288      	cmp	r0, r1
 8014fda:	dd15      	ble.n	8015008 <scalbnf+0x68>
 8014fdc:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8015058 <scalbnf+0xb8>
 8014fe0:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 801505c <scalbnf+0xbc>
 8014fe4:	ee10 3a10 	vmov	r3, s0
 8014fe8:	eeb0 7a67 	vmov.f32	s14, s15
 8014fec:	2b00      	cmp	r3, #0
 8014fee:	bfb8      	it	lt
 8014ff0:	eef0 7a66 	vmovlt.f32	s15, s13
 8014ff4:	ee27 0a87 	vmul.f32	s0, s15, s14
 8014ff8:	4770      	bx	lr
 8014ffa:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8015060 <scalbnf+0xc0>
 8014ffe:	ee27 0a80 	vmul.f32	s0, s15, s0
 8015002:	4770      	bx	lr
 8015004:	0dd2      	lsrs	r2, r2, #23
 8015006:	e7e5      	b.n	8014fd4 <scalbnf+0x34>
 8015008:	4410      	add	r0, r2
 801500a:	28fe      	cmp	r0, #254	@ 0xfe
 801500c:	dce6      	bgt.n	8014fdc <scalbnf+0x3c>
 801500e:	2800      	cmp	r0, #0
 8015010:	dd06      	ble.n	8015020 <scalbnf+0x80>
 8015012:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8015016:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 801501a:	ee00 3a10 	vmov	s0, r3
 801501e:	4770      	bx	lr
 8015020:	f110 0f16 	cmn.w	r0, #22
 8015024:	da09      	bge.n	801503a <scalbnf+0x9a>
 8015026:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8015060 <scalbnf+0xc0>
 801502a:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8015064 <scalbnf+0xc4>
 801502e:	ee10 3a10 	vmov	r3, s0
 8015032:	eeb0 7a67 	vmov.f32	s14, s15
 8015036:	2b00      	cmp	r3, #0
 8015038:	e7d9      	b.n	8014fee <scalbnf+0x4e>
 801503a:	3019      	adds	r0, #25
 801503c:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8015040:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8015044:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8015068 <scalbnf+0xc8>
 8015048:	ee07 3a90 	vmov	s15, r3
 801504c:	e7d7      	b.n	8014ffe <scalbnf+0x5e>
 801504e:	bf00      	nop
 8015050:	ffff3cb0 	.word	0xffff3cb0
 8015054:	4c000000 	.word	0x4c000000
 8015058:	7149f2ca 	.word	0x7149f2ca
 801505c:	f149f2ca 	.word	0xf149f2ca
 8015060:	0da24260 	.word	0x0da24260
 8015064:	8da24260 	.word	0x8da24260
 8015068:	33000000 	.word	0x33000000

0801506c <floorf>:
 801506c:	ee10 3a10 	vmov	r3, s0
 8015070:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8015074:	3a7f      	subs	r2, #127	@ 0x7f
 8015076:	2a16      	cmp	r2, #22
 8015078:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 801507c:	dc2b      	bgt.n	80150d6 <floorf+0x6a>
 801507e:	2a00      	cmp	r2, #0
 8015080:	da12      	bge.n	80150a8 <floorf+0x3c>
 8015082:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80150e8 <floorf+0x7c>
 8015086:	ee30 0a27 	vadd.f32	s0, s0, s15
 801508a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801508e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015092:	dd06      	ble.n	80150a2 <floorf+0x36>
 8015094:	2b00      	cmp	r3, #0
 8015096:	da24      	bge.n	80150e2 <floorf+0x76>
 8015098:	2900      	cmp	r1, #0
 801509a:	4b14      	ldr	r3, [pc, #80]	@ (80150ec <floorf+0x80>)
 801509c:	bf08      	it	eq
 801509e:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 80150a2:	ee00 3a10 	vmov	s0, r3
 80150a6:	4770      	bx	lr
 80150a8:	4911      	ldr	r1, [pc, #68]	@ (80150f0 <floorf+0x84>)
 80150aa:	4111      	asrs	r1, r2
 80150ac:	420b      	tst	r3, r1
 80150ae:	d0fa      	beq.n	80150a6 <floorf+0x3a>
 80150b0:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 80150e8 <floorf+0x7c>
 80150b4:	ee30 0a27 	vadd.f32	s0, s0, s15
 80150b8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80150bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80150c0:	ddef      	ble.n	80150a2 <floorf+0x36>
 80150c2:	2b00      	cmp	r3, #0
 80150c4:	bfbe      	ittt	lt
 80150c6:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 80150ca:	fa40 f202 	asrlt.w	r2, r0, r2
 80150ce:	189b      	addlt	r3, r3, r2
 80150d0:	ea23 0301 	bic.w	r3, r3, r1
 80150d4:	e7e5      	b.n	80150a2 <floorf+0x36>
 80150d6:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80150da:	d3e4      	bcc.n	80150a6 <floorf+0x3a>
 80150dc:	ee30 0a00 	vadd.f32	s0, s0, s0
 80150e0:	4770      	bx	lr
 80150e2:	2300      	movs	r3, #0
 80150e4:	e7dd      	b.n	80150a2 <floorf+0x36>
 80150e6:	bf00      	nop
 80150e8:	7149f2ca 	.word	0x7149f2ca
 80150ec:	bf800000 	.word	0xbf800000
 80150f0:	007fffff 	.word	0x007fffff

080150f4 <_init>:
 80150f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80150f6:	bf00      	nop
 80150f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80150fa:	bc08      	pop	{r3}
 80150fc:	469e      	mov	lr, r3
 80150fe:	4770      	bx	lr

08015100 <_fini>:
 8015100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015102:	bf00      	nop
 8015104:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015106:	bc08      	pop	{r3}
 8015108:	469e      	mov	lr, r3
 801510a:	4770      	bx	lr
