library IEEE;
use ieee.std_logic_1164.all;

entity reg_n_shifter is 
generic (N: integer := 32);
port (
	D		:	in std_logic_vector(N-1 downto 0);
	clk	:	in std_logic;
	reset	:	in std_logic;
	shift	:	in std_logic;
	Q		: out std_logic_vector(N-1 downto 0)	
);
end entity;

architecture RTL of reg_n_shifter is
begin
	process(clk, reset) is
	begin
		if reset = '1' then
			Q <= (others => '0');
		elsif rising_edge(clk) then
			if shift = 1 then
				Q <= '0' & Q (31 downto 1);
			else
				Q <= D;
			end if;
		end if;
	end process;
end architecture RTL;