{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650813962107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650813962107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 24 20:56:02 2022 " "Processing started: Sun Apr 24 20:56:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650813962107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650813962107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off router_fifo -c router_fifo " "Command: quartus_map --read_settings_files=on --write_settings_files=off router_fifo -c router_fifo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650813962107 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650813962429 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650813962429 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "router_fifo.v(43) " "Verilog HDL warning at router_fifo.v(43): extended using \"x\" or \"z\"" {  } { { "../rtl/router_fifo.v" "" { Text "D:/Maven Learning/Practicals/Lab5/5 FIFO_MEM_16x8/rtl/router_fifo.v" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1650813968940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/maven learning/practicals/lab5/5 fifo_mem_16x8/rtl/router_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /maven learning/practicals/lab5/5 fifo_mem_16x8/rtl/router_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_fifo " "Found entity 1: router_fifo" {  } { { "../rtl/router_fifo.v" "" { Text "D:/Maven Learning/Practicals/Lab5/5 FIFO_MEM_16x8/rtl/router_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650813968941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650813968941 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pointer_equal router_fifo.v(35) " "Verilog HDL Implicit Net warning at router_fifo.v(35): created implicit net for \"pointer_equal\"" {  } { { "../rtl/router_fifo.v" "" { Text "D:/Maven Learning/Practicals/Lab5/5 FIFO_MEM_16x8/rtl/router_fifo.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650813968941 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "router_fifo " "Elaborating entity \"router_fifo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650813968964 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 router_fifo.v(43) " "Verilog HDL assignment warning at router_fifo.v(43): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/router_fifo.v" "" { Text "D:/Maven Learning/Practicals/Lab5/5 FIFO_MEM_16x8/rtl/router_fifo.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650813968991 "|router_fifo"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "router_fifo.v(47) " "Verilog HDL warning at router_fifo.v(47): ignoring unsupported system task" {  } { { "../rtl/router_fifo.v" "" { Text "D:/Maven Learning/Practicals/Lab5/5 FIFO_MEM_16x8/rtl/router_fifo.v" 47 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1650813968991 "|router_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 router_fifo.v(53) " "Verilog HDL assignment warning at router_fifo.v(53): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/router_fifo.v" "" { Text "D:/Maven Learning/Practicals/Lab5/5 FIFO_MEM_16x8/rtl/router_fifo.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650813968991 "|router_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 router_fifo.v(59) " "Verilog HDL assignment warning at router_fifo.v(59): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/router_fifo.v" "" { Text "D:/Maven Learning/Practicals/Lab5/5 FIFO_MEM_16x8/rtl/router_fifo.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650813968991 "|router_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 router_fifo.v(67) " "Verilog HDL assignment warning at router_fifo.v(67): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/router_fifo.v" "" { Text "D:/Maven Learning/Practicals/Lab5/5 FIFO_MEM_16x8/rtl/router_fifo.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650813968991 "|router_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 router_fifo.v(70) " "Verilog HDL assignment warning at router_fifo.v(70): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/router_fifo.v" "" { Text "D:/Maven Learning/Practicals/Lab5/5 FIFO_MEM_16x8/rtl/router_fifo.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650813968991 "|router_fifo"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1650813969418 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Maven Learning/Practicals/Lab5/5 FIFO_MEM_16x8/quartus/output_files/router_fifo.map.smsg " "Generated suppressed messages file D:/Maven Learning/Practicals/Lab5/5 FIFO_MEM_16x8/quartus/output_files/router_fifo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650813969582 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650813969654 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650813969654 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "284 " "Implemented 284 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650813969683 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650813969683 ""} { "Info" "ICUT_CUT_TM_LCELLS" "260 " "Implemented 260 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650813969683 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650813969683 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650813969695 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 24 20:56:09 2022 " "Processing ended: Sun Apr 24 20:56:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650813969695 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650813969695 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650813969695 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650813969695 ""}
