Classic Timing Analyzer report for SequenceDetector
Fri May 09 12:32:07 2025
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clock'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                 ;
+------------------------------+-------+---------------+----------------------------------+------------+---------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From       ; To                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------------+---------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.973 ns                         ; SW2        ; 7474:AB|10                ; --         ; Clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.825 ns                         ; 7474:AB|9  ; Led3                      ; Clock      ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 11.370 ns                        ; SW2        ; Led2                      ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 1.989 ns                         ; SW4        ; Flags:inst16|7474:inst|10 ; --         ; SW2      ; 0            ;
; Clock Setup: 'Clock'         ; N/A   ; None          ; 389.26 MHz ( period = 2.569 ns ) ; 7474:AB|10 ; 7474:AB|10                ; Clock      ; Clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;            ;                           ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------------+---------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP1C3T100C6        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SW4             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SW2             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SW1             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SW3             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clock'                                                                                                                                                                                                     ;
+-------+------------------------------------------------+--------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                     ; To                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 389.26 MHz ( period = 2.569 ns )               ; 7474:AB|10               ; 7474:AB|10               ; Clock      ; Clock    ; None                        ; None                      ; 2.367 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; 7474:AB|9                ; 7474:AB|10               ; Clock      ; Clock    ; None                        ; None                      ; 2.164 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; Treset:inst|7474:inst|10 ; 7474:AB|10               ; Clock      ; Clock    ; None                        ; None                      ; 2.097 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; 7474:C|9                 ; 7474:AB|10               ; Clock      ; Clock    ; None                        ; None                      ; 2.090 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; Treset:inst|7474:inst|9  ; 7474:AB|10               ; Clock      ; Clock    ; None                        ; None                      ; 1.861 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; 7474:AB|10               ; 7474:AB|9                ; Clock      ; Clock    ; None                        ; None                      ; 1.766 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; 7474:AB|10               ; 7474:C|9                 ; Clock      ; Clock    ; None                        ; None                      ; 1.659 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; 7474:AB|9                ; 7474:AB|9                ; Clock      ; Clock    ; None                        ; None                      ; 1.563 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; 7474:AB|10               ; Treset:inst|7474:inst|10 ; Clock      ; Clock    ; None                        ; None                      ; 1.550 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; 7474:AB|10               ; Treset:inst|7474:inst|9  ; Clock      ; Clock    ; None                        ; None                      ; 1.549 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; 7474:AB|9                ; 7474:C|9                 ; Clock      ; Clock    ; None                        ; None                      ; 1.546 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; 7474:C|9                 ; 7474:AB|9                ; Clock      ; Clock    ; None                        ; None                      ; 1.489 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; Treset:inst|7474:inst|10 ; 7474:AB|9                ; Clock      ; Clock    ; None                        ; None                      ; 1.470 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; 7474:AB|9                ; Treset:inst|7474:inst|10 ; Clock      ; Clock    ; None                        ; None                      ; 1.347 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; 7474:AB|9                ; Treset:inst|7474:inst|9  ; Clock      ; Clock    ; None                        ; None                      ; 1.346 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; 7474:C|9                 ; 7474:C|9                 ; Clock      ; Clock    ; None                        ; None                      ; 1.304 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; Treset:inst|7474:inst|10 ; 7474:C|9                 ; Clock      ; Clock    ; None                        ; None                      ; 1.289 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; 7474:C|9                 ; Treset:inst|7474:inst|10 ; Clock      ; Clock    ; None                        ; None                      ; 1.273 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; 7474:C|9                 ; Treset:inst|7474:inst|9  ; Clock      ; Clock    ; None                        ; None                      ; 1.272 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; Treset:inst|7474:inst|10 ; Treset:inst|7474:inst|9  ; Clock      ; Clock    ; None                        ; None                      ; 1.238 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; Treset:inst|7474:inst|10 ; Treset:inst|7474:inst|10 ; Clock      ; Clock    ; None                        ; None                      ; 1.237 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; Treset:inst|7474:inst|9  ; 7474:AB|9                ; Clock      ; Clock    ; None                        ; None                      ; 1.234 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; Treset:inst|7474:inst|9  ; 7474:C|9                 ; Clock      ; Clock    ; None                        ; None                      ; 1.053 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; Treset:inst|7474:inst|9  ; Treset:inst|7474:inst|10 ; Clock      ; Clock    ; None                        ; None                      ; 1.005 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; Treset:inst|7474:inst|9  ; Treset:inst|7474:inst|9  ; Clock      ; Clock    ; None                        ; None                      ; 1.005 ns                ;
+-------+------------------------------------------------+--------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------+
; tsu                                                                             ;
+-------+--------------+------------+------+---------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                        ; To Clock ;
+-------+--------------+------------+------+---------------------------+----------+
; N/A   ; None         ; 6.973 ns   ; SW2  ; 7474:AB|10                ; Clock    ;
; N/A   ; None         ; 6.346 ns   ; SW2  ; 7474:AB|9                 ; Clock    ;
; N/A   ; None         ; 6.272 ns   ; SW1  ; 7474:AB|10                ; Clock    ;
; N/A   ; None         ; 6.165 ns   ; SW2  ; 7474:C|9                  ; Clock    ;
; N/A   ; None         ; 6.029 ns   ; SW3  ; 7474:AB|10                ; Clock    ;
; N/A   ; None         ; 5.731 ns   ; SW4  ; 7474:AB|10                ; Clock    ;
; N/A   ; None         ; 5.645 ns   ; SW1  ; 7474:AB|9                 ; Clock    ;
; N/A   ; None         ; 5.587 ns   ; SW2  ; Treset:inst|7474:inst|10  ; Clock    ;
; N/A   ; None         ; 5.586 ns   ; SW2  ; Treset:inst|7474:inst|9   ; Clock    ;
; N/A   ; None         ; 5.464 ns   ; SW1  ; 7474:C|9                  ; Clock    ;
; N/A   ; None         ; 5.402 ns   ; SW3  ; 7474:AB|9                 ; Clock    ;
; N/A   ; None         ; 5.221 ns   ; SW3  ; 7474:C|9                  ; Clock    ;
; N/A   ; None         ; 5.104 ns   ; SW4  ; 7474:AB|9                 ; Clock    ;
; N/A   ; None         ; 4.923 ns   ; SW4  ; 7474:C|9                  ; Clock    ;
; N/A   ; None         ; 4.886 ns   ; SW1  ; Treset:inst|7474:inst|10  ; Clock    ;
; N/A   ; None         ; 4.885 ns   ; SW1  ; Treset:inst|7474:inst|9   ; Clock    ;
; N/A   ; None         ; 4.643 ns   ; SW3  ; Treset:inst|7474:inst|10  ; Clock    ;
; N/A   ; None         ; 4.642 ns   ; SW3  ; Treset:inst|7474:inst|9   ; Clock    ;
; N/A   ; None         ; 4.345 ns   ; SW4  ; Treset:inst|7474:inst|10  ; Clock    ;
; N/A   ; None         ; 4.344 ns   ; SW4  ; Treset:inst|7474:inst|9   ; Clock    ;
; N/A   ; None         ; 0.323 ns   ; SW2  ; Flags:inst16|7474:inst|10 ; SW4      ;
; N/A   ; None         ; 0.318 ns   ; SW2  ; Flags:inst16|7474:inst|9  ; SW4      ;
; N/A   ; None         ; -0.302 ns  ; SW2  ; Flags:inst16|7474:inst|10 ; SW1      ;
; N/A   ; None         ; -0.307 ns  ; SW2  ; Flags:inst16|7474:inst|9  ; SW1      ;
; N/A   ; None         ; -0.416 ns  ; SW1  ; Flags:inst16|7474:inst|10 ; SW4      ;
; N/A   ; None         ; -0.421 ns  ; SW1  ; Flags:inst16|7474:inst|9  ; SW4      ;
; N/A   ; None         ; -0.495 ns  ; SW2  ; Flags:inst16|7474:inst|10 ; SW3      ;
; N/A   ; None         ; -0.500 ns  ; SW2  ; Flags:inst16|7474:inst|9  ; SW3      ;
; N/A   ; None         ; -0.629 ns  ; SW3  ; Flags:inst16|7474:inst|10 ; SW4      ;
; N/A   ; None         ; -0.634 ns  ; SW3  ; Flags:inst16|7474:inst|9  ; SW4      ;
; N/A   ; None         ; -0.677 ns  ; SW2  ; Flags:inst16|7474:inst|10 ; SW2      ;
; N/A   ; None         ; -0.682 ns  ; SW2  ; Flags:inst16|7474:inst|9  ; SW2      ;
; N/A   ; None         ; -0.945 ns  ; SW4  ; Flags:inst16|7474:inst|9  ; SW4      ;
; N/A   ; None         ; -0.948 ns  ; SW4  ; Flags:inst16|7474:inst|10 ; SW4      ;
; N/A   ; None         ; -1.041 ns  ; SW1  ; Flags:inst16|7474:inst|10 ; SW1      ;
; N/A   ; None         ; -1.046 ns  ; SW1  ; Flags:inst16|7474:inst|9  ; SW1      ;
; N/A   ; None         ; -1.234 ns  ; SW1  ; Flags:inst16|7474:inst|10 ; SW3      ;
; N/A   ; None         ; -1.239 ns  ; SW1  ; Flags:inst16|7474:inst|9  ; SW3      ;
; N/A   ; None         ; -1.254 ns  ; SW3  ; Flags:inst16|7474:inst|10 ; SW1      ;
; N/A   ; None         ; -1.259 ns  ; SW3  ; Flags:inst16|7474:inst|9  ; SW1      ;
; N/A   ; None         ; -1.416 ns  ; SW1  ; Flags:inst16|7474:inst|10 ; SW2      ;
; N/A   ; None         ; -1.421 ns  ; SW1  ; Flags:inst16|7474:inst|9  ; SW2      ;
; N/A   ; None         ; -1.447 ns  ; SW3  ; Flags:inst16|7474:inst|10 ; SW3      ;
; N/A   ; None         ; -1.452 ns  ; SW3  ; Flags:inst16|7474:inst|9  ; SW3      ;
; N/A   ; None         ; -1.570 ns  ; SW4  ; Flags:inst16|7474:inst|9  ; SW1      ;
; N/A   ; None         ; -1.573 ns  ; SW4  ; Flags:inst16|7474:inst|10 ; SW1      ;
; N/A   ; None         ; -1.629 ns  ; SW3  ; Flags:inst16|7474:inst|10 ; SW2      ;
; N/A   ; None         ; -1.634 ns  ; SW3  ; Flags:inst16|7474:inst|9  ; SW2      ;
; N/A   ; None         ; -1.763 ns  ; SW4  ; Flags:inst16|7474:inst|9  ; SW3      ;
; N/A   ; None         ; -1.766 ns  ; SW4  ; Flags:inst16|7474:inst|10 ; SW3      ;
; N/A   ; None         ; -1.945 ns  ; SW4  ; Flags:inst16|7474:inst|9  ; SW2      ;
; N/A   ; None         ; -1.948 ns  ; SW4  ; Flags:inst16|7474:inst|10 ; SW2      ;
+-------+--------------+------------+------+---------------------------+----------+


+--------------------------------------------------------------------+
; tco                                                                ;
+-------+--------------+------------+------------+------+------------+
; Slack ; Required tco ; Actual tco ; From       ; To   ; From Clock ;
+-------+--------------+------------+------------+------+------------+
; N/A   ; None         ; 9.825 ns   ; 7474:AB|9  ; Led3 ; Clock      ;
; N/A   ; None         ; 9.665 ns   ; 7474:C|9   ; Led3 ; Clock      ;
; N/A   ; None         ; 9.567 ns   ; 7474:AB|10 ; Led3 ; Clock      ;
; N/A   ; None         ; 9.235 ns   ; 7474:C|9   ; seg3 ; Clock      ;
; N/A   ; None         ; 9.182 ns   ; 7474:AB|10 ; Led2 ; Clock      ;
; N/A   ; None         ; 9.107 ns   ; 7474:AB|9  ; Led1 ; Clock      ;
; N/A   ; None         ; 9.020 ns   ; 7474:AB|10 ; seg3 ; Clock      ;
; N/A   ; None         ; 8.878 ns   ; 7474:AB|10 ; Led1 ; Clock      ;
; N/A   ; None         ; 8.763 ns   ; 7474:C|9   ; seg5 ; Clock      ;
; N/A   ; None         ; 8.664 ns   ; 7474:C|9   ; Led2 ; Clock      ;
; N/A   ; None         ; 8.663 ns   ; 7474:C|9   ; seg6 ; Clock      ;
; N/A   ; None         ; 8.548 ns   ; 7474:AB|10 ; seg5 ; Clock      ;
; N/A   ; None         ; 8.449 ns   ; 7474:AB|10 ; seg6 ; Clock      ;
; N/A   ; None         ; 8.389 ns   ; 7474:C|9   ; Led1 ; Clock      ;
; N/A   ; None         ; 7.978 ns   ; 7474:AB|9  ; Led2 ; Clock      ;
; N/A   ; None         ; 7.543 ns   ; 7474:AB|9  ; seg7 ; Clock      ;
; N/A   ; None         ; 7.176 ns   ; 7474:AB|10 ; Led4 ; Clock      ;
; N/A   ; None         ; 7.149 ns   ; 7474:C|9   ; Led4 ; Clock      ;
; N/A   ; None         ; 6.226 ns   ; 7474:AB|9  ; Led4 ; Clock      ;
; N/A   ; None         ; 6.145 ns   ; 7474:AB|10 ; seg4 ; Clock      ;
; N/A   ; None         ; 5.546 ns   ; 7474:AB|10 ; seg1 ; Clock      ;
+-------+--------------+------------+------------+------+------------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 11.370 ns       ; SW2  ; Led2 ;
; N/A   ; None              ; 10.928 ns       ; SW3  ; Led3 ;
; N/A   ; None              ; 10.729 ns       ; SW4  ; Led3 ;
; N/A   ; None              ; 10.720 ns       ; SW1  ; Led1 ;
; N/A   ; None              ; 10.423 ns       ; SW3  ; Led2 ;
; N/A   ; None              ; 10.367 ns       ; SW2  ; Led3 ;
; N/A   ; None              ; 10.057 ns       ; SW1  ; Led2 ;
; N/A   ; None              ; 10.049 ns       ; SW2  ; Led1 ;
; N/A   ; None              ; 9.984 ns        ; SW4  ; Led1 ;
; N/A   ; None              ; 9.889 ns        ; SW4  ; Led2 ;
; N/A   ; None              ; 9.751 ns        ; SW2  ; Led4 ;
; N/A   ; None              ; 8.681 ns        ; SW3  ; Led4 ;
; N/A   ; None              ; 8.546 ns        ; SW1  ; Led4 ;
; N/A   ; None              ; 7.887 ns        ; SW4  ; Led4 ;
+-------+-------------------+-----------------+------+------+


+---------------------------------------------------------------------------------------+
; th                                                                                    ;
+---------------+-------------+-----------+------+---------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                        ; To Clock ;
+---------------+-------------+-----------+------+---------------------------+----------+
; N/A           ; None        ; 1.989 ns  ; SW4  ; Flags:inst16|7474:inst|10 ; SW2      ;
; N/A           ; None        ; 1.986 ns  ; SW4  ; Flags:inst16|7474:inst|9  ; SW2      ;
; N/A           ; None        ; 1.807 ns  ; SW4  ; Flags:inst16|7474:inst|10 ; SW3      ;
; N/A           ; None        ; 1.804 ns  ; SW4  ; Flags:inst16|7474:inst|9  ; SW3      ;
; N/A           ; None        ; 1.675 ns  ; SW3  ; Flags:inst16|7474:inst|9  ; SW2      ;
; N/A           ; None        ; 1.670 ns  ; SW3  ; Flags:inst16|7474:inst|10 ; SW2      ;
; N/A           ; None        ; 1.614 ns  ; SW4  ; Flags:inst16|7474:inst|10 ; SW1      ;
; N/A           ; None        ; 1.611 ns  ; SW4  ; Flags:inst16|7474:inst|9  ; SW1      ;
; N/A           ; None        ; 1.493 ns  ; SW3  ; Flags:inst16|7474:inst|9  ; SW3      ;
; N/A           ; None        ; 1.488 ns  ; SW3  ; Flags:inst16|7474:inst|10 ; SW3      ;
; N/A           ; None        ; 1.462 ns  ; SW1  ; Flags:inst16|7474:inst|9  ; SW2      ;
; N/A           ; None        ; 1.457 ns  ; SW1  ; Flags:inst16|7474:inst|10 ; SW2      ;
; N/A           ; None        ; 1.300 ns  ; SW3  ; Flags:inst16|7474:inst|9  ; SW1      ;
; N/A           ; None        ; 1.295 ns  ; SW3  ; Flags:inst16|7474:inst|10 ; SW1      ;
; N/A           ; None        ; 1.280 ns  ; SW1  ; Flags:inst16|7474:inst|9  ; SW3      ;
; N/A           ; None        ; 1.275 ns  ; SW1  ; Flags:inst16|7474:inst|10 ; SW3      ;
; N/A           ; None        ; 1.087 ns  ; SW1  ; Flags:inst16|7474:inst|9  ; SW1      ;
; N/A           ; None        ; 1.082 ns  ; SW1  ; Flags:inst16|7474:inst|10 ; SW1      ;
; N/A           ; None        ; 0.989 ns  ; SW4  ; Flags:inst16|7474:inst|10 ; SW4      ;
; N/A           ; None        ; 0.986 ns  ; SW4  ; Flags:inst16|7474:inst|9  ; SW4      ;
; N/A           ; None        ; 0.723 ns  ; SW2  ; Flags:inst16|7474:inst|9  ; SW2      ;
; N/A           ; None        ; 0.718 ns  ; SW2  ; Flags:inst16|7474:inst|10 ; SW2      ;
; N/A           ; None        ; 0.675 ns  ; SW3  ; Flags:inst16|7474:inst|9  ; SW4      ;
; N/A           ; None        ; 0.670 ns  ; SW3  ; Flags:inst16|7474:inst|10 ; SW4      ;
; N/A           ; None        ; 0.541 ns  ; SW2  ; Flags:inst16|7474:inst|9  ; SW3      ;
; N/A           ; None        ; 0.536 ns  ; SW2  ; Flags:inst16|7474:inst|10 ; SW3      ;
; N/A           ; None        ; 0.462 ns  ; SW1  ; Flags:inst16|7474:inst|9  ; SW4      ;
; N/A           ; None        ; 0.457 ns  ; SW1  ; Flags:inst16|7474:inst|10 ; SW4      ;
; N/A           ; None        ; 0.348 ns  ; SW2  ; Flags:inst16|7474:inst|9  ; SW1      ;
; N/A           ; None        ; 0.343 ns  ; SW2  ; Flags:inst16|7474:inst|10 ; SW1      ;
; N/A           ; None        ; -0.277 ns ; SW2  ; Flags:inst16|7474:inst|9  ; SW4      ;
; N/A           ; None        ; -0.282 ns ; SW2  ; Flags:inst16|7474:inst|10 ; SW4      ;
; N/A           ; None        ; -4.303 ns ; SW4  ; Treset:inst|7474:inst|9   ; Clock    ;
; N/A           ; None        ; -4.304 ns ; SW4  ; Treset:inst|7474:inst|10  ; Clock    ;
; N/A           ; None        ; -4.406 ns ; SW1  ; 7474:AB|10                ; Clock    ;
; N/A           ; None        ; -4.456 ns ; SW2  ; 7474:C|9                  ; Clock    ;
; N/A           ; None        ; -4.601 ns ; SW3  ; Treset:inst|7474:inst|9   ; Clock    ;
; N/A           ; None        ; -4.602 ns ; SW3  ; Treset:inst|7474:inst|10  ; Clock    ;
; N/A           ; None        ; -4.844 ns ; SW1  ; Treset:inst|7474:inst|9   ; Clock    ;
; N/A           ; None        ; -4.845 ns ; SW1  ; Treset:inst|7474:inst|10  ; Clock    ;
; N/A           ; None        ; -4.882 ns ; SW4  ; 7474:C|9                  ; Clock    ;
; N/A           ; None        ; -4.928 ns ; SW2  ; 7474:AB|10                ; Clock    ;
; N/A           ; None        ; -5.063 ns ; SW4  ; 7474:AB|9                 ; Clock    ;
; N/A           ; None        ; -5.180 ns ; SW3  ; 7474:C|9                  ; Clock    ;
; N/A           ; None        ; -5.361 ns ; SW3  ; 7474:AB|9                 ; Clock    ;
; N/A           ; None        ; -5.423 ns ; SW1  ; 7474:C|9                  ; Clock    ;
; N/A           ; None        ; -5.545 ns ; SW2  ; Treset:inst|7474:inst|9   ; Clock    ;
; N/A           ; None        ; -5.546 ns ; SW2  ; Treset:inst|7474:inst|10  ; Clock    ;
; N/A           ; None        ; -5.604 ns ; SW1  ; 7474:AB|9                 ; Clock    ;
; N/A           ; None        ; -5.690 ns ; SW4  ; 7474:AB|10                ; Clock    ;
; N/A           ; None        ; -5.988 ns ; SW3  ; 7474:AB|10                ; Clock    ;
; N/A           ; None        ; -6.305 ns ; SW2  ; 7474:AB|9                 ; Clock    ;
+---------------+-------------+-----------+------+---------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri May 09 12:32:07 2025
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SequenceDetector -c SequenceDetector --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clock" is an undefined clock
    Info: Assuming node "SW4" is an undefined clock
    Info: Assuming node "SW2" is an undefined clock
    Info: Assuming node "SW1" is an undefined clock
    Info: Assuming node "SW3" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "Flags:inst16|E" as buffer
Info: Clock "Clock" has Internal fmax of 389.26 MHz between source register "7474:AB|10" and destination register "7474:AB|10" (period= 2.569 ns)
    Info: + Longest register to register delay is 2.367 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y10_N9; Fanout = 12; REG Node = '7474:AB|10'
        Info: 2: + IC(0.865 ns) + CELL(0.088 ns) = 0.953 ns; Loc. = LC_X1_Y10_N0; Fanout = 4; COMB Node = 'A:inst28|2andF1orF2~0'
        Info: 3: + IC(0.140 ns) + CELL(0.088 ns) = 1.181 ns; Loc. = LC_X1_Y10_N1; Fanout = 3; COMB Node = 'Treset:inst|Y'
        Info: 4: + IC(0.818 ns) + CELL(0.368 ns) = 2.367 ns; Loc. = LC_X1_Y10_N9; Fanout = 12; REG Node = '7474:AB|10'
        Info: Total cell delay = 0.544 ns ( 22.98 % )
        Info: Total interconnect delay = 1.823 ns ( 77.02 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "Clock" to destination register is 2.129 ns
            Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_10; Fanout = 5; CLK Node = 'Clock'
            Info: 2: + IC(0.452 ns) + CELL(0.547 ns) = 2.129 ns; Loc. = LC_X1_Y10_N9; Fanout = 12; REG Node = '7474:AB|10'
            Info: Total cell delay = 1.677 ns ( 78.77 % )
            Info: Total interconnect delay = 0.452 ns ( 21.23 % )
        Info: - Longest clock path from clock "Clock" to source register is 2.129 ns
            Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_10; Fanout = 5; CLK Node = 'Clock'
            Info: 2: + IC(0.452 ns) + CELL(0.547 ns) = 2.129 ns; Loc. = LC_X1_Y10_N9; Fanout = 12; REG Node = '7474:AB|10'
            Info: Total cell delay = 1.677 ns ( 78.77 % )
            Info: Total interconnect delay = 0.452 ns ( 21.23 % )
    Info: + Micro clock to output delay of source is 0.173 ns
    Info: + Micro setup delay of destination is 0.029 ns
Info: No valid register-to-register data paths exist for clock "SW4"
Info: No valid register-to-register data paths exist for clock "SW2"
Info: No valid register-to-register data paths exist for clock "SW1"
Info: No valid register-to-register data paths exist for clock "SW3"
Info: tsu for register "7474:AB|10" (data pin = "SW2", clock pin = "Clock") is 6.973 ns
    Info: + Longest pin to register delay is 9.073 ns
        Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_91; Fanout = 10; CLK Node = 'SW2'
        Info: 2: + IC(5.088 ns) + CELL(0.088 ns) = 6.311 ns; Loc. = LC_X1_Y11_N8; Fanout = 3; COMB Node = 'Treset:inst|I~0'
        Info: 3: + IC(1.122 ns) + CELL(0.454 ns) = 7.887 ns; Loc. = LC_X1_Y10_N1; Fanout = 3; COMB Node = 'Treset:inst|Y'
        Info: 4: + IC(0.818 ns) + CELL(0.368 ns) = 9.073 ns; Loc. = LC_X1_Y10_N9; Fanout = 12; REG Node = '7474:AB|10'
        Info: Total cell delay = 2.045 ns ( 22.54 % )
        Info: Total interconnect delay = 7.028 ns ( 77.46 % )
    Info: + Micro setup delay of destination is 0.029 ns
    Info: - Shortest clock path from clock "Clock" to destination register is 2.129 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_10; Fanout = 5; CLK Node = 'Clock'
        Info: 2: + IC(0.452 ns) + CELL(0.547 ns) = 2.129 ns; Loc. = LC_X1_Y10_N9; Fanout = 12; REG Node = '7474:AB|10'
        Info: Total cell delay = 1.677 ns ( 78.77 % )
        Info: Total interconnect delay = 0.452 ns ( 21.23 % )
Info: tco from clock "Clock" to destination pin "Led3" through register "7474:AB|9" is 9.825 ns
    Info: + Longest clock path from clock "Clock" to source register is 2.129 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_10; Fanout = 5; CLK Node = 'Clock'
        Info: 2: + IC(0.452 ns) + CELL(0.547 ns) = 2.129 ns; Loc. = LC_X1_Y10_N5; Fanout = 10; REG Node = '7474:AB|9'
        Info: Total cell delay = 1.677 ns ( 78.77 % )
        Info: Total interconnect delay = 0.452 ns ( 21.23 % )
    Info: + Micro clock to output delay of source is 0.173 ns
    Info: + Longest register to pin delay is 7.523 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y10_N5; Fanout = 10; REG Node = '7474:AB|9'
        Info: 2: + IC(3.059 ns) + CELL(0.340 ns) = 3.399 ns; Loc. = LC_X20_Y2_N5; Fanout = 1; COMB Node = 'Led3:inst14|inst2~0'
        Info: 3: + IC(0.546 ns) + CELL(0.225 ns) = 4.170 ns; Loc. = LC_X20_Y2_N4; Fanout = 1; COMB Node = 'Led3:inst14|inst2~1'
        Info: 4: + IC(1.731 ns) + CELL(1.622 ns) = 7.523 ns; Loc. = PIN_79; Fanout = 0; PIN Node = 'Led3'
        Info: Total cell delay = 2.187 ns ( 29.07 % )
        Info: Total interconnect delay = 5.336 ns ( 70.93 % )
Info: Longest tpd from source pin "SW2" to destination pin "Led2" is 11.370 ns
    Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_91; Fanout = 10; CLK Node = 'SW2'
    Info: 2: + IC(5.085 ns) + CELL(0.088 ns) = 6.308 ns; Loc. = LC_X1_Y11_N5; Fanout = 1; COMB Node = 'Led2:inst13|inst3~1'
    Info: 3: + IC(0.318 ns) + CELL(0.340 ns) = 6.966 ns; Loc. = LC_X1_Y11_N2; Fanout = 1; COMB Node = 'Led2:inst13|inst3~2'
    Info: 4: + IC(2.782 ns) + CELL(1.622 ns) = 11.370 ns; Loc. = PIN_77; Fanout = 0; PIN Node = 'Led2'
    Info: Total cell delay = 3.185 ns ( 28.01 % )
    Info: Total interconnect delay = 8.185 ns ( 71.99 % )
Info: th for register "Flags:inst16|7474:inst|10" (data pin = "SW4", clock pin = "SW2") is 1.989 ns
    Info: + Longest clock path from clock "SW2" to destination register is 7.171 ns
        Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_91; Fanout = 10; CLK Node = 'SW2'
        Info: 2: + IC(1.452 ns) + CELL(0.225 ns) = 2.812 ns; Loc. = LC_X1_Y11_N9; Fanout = 2; COMB Node = 'Flags:inst16|E'
        Info: 3: + IC(3.812 ns) + CELL(0.547 ns) = 7.171 ns; Loc. = LC_X1_Y11_N4; Fanout = 2; REG Node = 'Flags:inst16|7474:inst|10'
        Info: Total cell delay = 1.907 ns ( 26.59 % )
        Info: Total interconnect delay = 5.264 ns ( 73.41 % )
    Info: + Micro hold delay of destination is 0.012 ns
    Info: - Shortest pin to register delay is 5.194 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_4; Fanout = 8; CLK Node = 'SW4'
        Info: 2: + IC(3.597 ns) + CELL(0.467 ns) = 5.194 ns; Loc. = LC_X1_Y11_N4; Fanout = 2; REG Node = 'Flags:inst16|7474:inst|10'
        Info: Total cell delay = 1.597 ns ( 30.75 % )
        Info: Total interconnect delay = 3.597 ns ( 69.25 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 188 megabytes
    Info: Processing ended: Fri May 09 12:32:07 2025
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


