Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Sep 13 02:57:25 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/0828/cascade/square15/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  225         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (225)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (225)
5. checking no_input_delay (15)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (225)
--------------------------
 There are 225 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src0_reg[10]/C
src0_reg[11]/C
src0_reg[12]/C
src0_reg[13]/C
src0_reg[14]/C
src0_reg[1]/C
src0_reg[2]/C
src0_reg[3]/C
src0_reg[4]/C
src0_reg[5]/C
src0_reg[6]/C
src0_reg[7]/C
src0_reg[8]/C
src0_reg[9]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[11]/C
src10_reg[12]/C
src10_reg[13]/C
src10_reg[14]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[12]/C
src11_reg[13]/C
src11_reg[14]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[13]/C
src12_reg[14]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[14]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[13]/C
src14_reg[14]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src1_reg[0]/C
src1_reg[10]/C
src1_reg[11]/C
src1_reg[12]/C
src1_reg[13]/C
src1_reg[14]/C
src1_reg[1]/C
src1_reg[2]/C
src1_reg[3]/C
src1_reg[4]/C
src1_reg[5]/C
src1_reg[6]/C
src1_reg[7]/C
src1_reg[8]/C
src1_reg[9]/C
src2_reg[0]/C
src2_reg[10]/C
src2_reg[11]/C
src2_reg[12]/C
src2_reg[13]/C
src2_reg[14]/C
src2_reg[1]/C
src2_reg[2]/C
src2_reg[3]/C
src2_reg[4]/C
src2_reg[5]/C
src2_reg[6]/C
src2_reg[7]/C
src2_reg[8]/C
src2_reg[9]/C
src3_reg[0]/C
src3_reg[10]/C
src3_reg[11]/C
src3_reg[12]/C
src3_reg[13]/C
src3_reg[14]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src3_reg[4]/C
src3_reg[5]/C
src3_reg[6]/C
src3_reg[7]/C
src3_reg[8]/C
src3_reg[9]/C
src4_reg[0]/C
src4_reg[10]/C
src4_reg[11]/C
src4_reg[12]/C
src4_reg[13]/C
src4_reg[14]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src4_reg[5]/C
src4_reg[6]/C
src4_reg[7]/C
src4_reg[8]/C
src4_reg[9]/C
src5_reg[0]/C
src5_reg[10]/C
src5_reg[11]/C
src5_reg[12]/C
src5_reg[13]/C
src5_reg[14]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src5_reg[6]/C
src5_reg[7]/C
src5_reg[8]/C
src5_reg[9]/C
src6_reg[0]/C
src6_reg[10]/C
src6_reg[11]/C
src6_reg[12]/C
src6_reg[13]/C
src6_reg[14]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src6_reg[7]/C
src6_reg[8]/C
src6_reg[9]/C
src7_reg[0]/C
src7_reg[10]/C
src7_reg[11]/C
src7_reg[12]/C
src7_reg[13]/C
src7_reg[14]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src7_reg[8]/C
src7_reg[9]/C
src8_reg[0]/C
src8_reg[10]/C
src8_reg[11]/C
src8_reg[12]/C
src8_reg[13]/C
src8_reg[14]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src8_reg[9]/C
src9_reg[0]/C
src9_reg[10]/C
src9_reg[11]/C
src9_reg[12]/C
src9_reg[13]/C
src9_reg[14]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (225)
--------------------------------------------------
 There are 225 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src0_reg[10]/D
src0_reg[11]/D
src0_reg[12]/D
src0_reg[13]/D
src0_reg[14]/D
src0_reg[1]/D
src0_reg[2]/D
src0_reg[3]/D
src0_reg[4]/D
src0_reg[5]/D
src0_reg[6]/D
src0_reg[7]/D
src0_reg[8]/D
src0_reg[9]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[11]/D
src10_reg[12]/D
src10_reg[13]/D
src10_reg[14]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[12]/D
src11_reg[13]/D
src11_reg[14]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[13]/D
src12_reg[14]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[14]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[13]/D
src14_reg[14]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src1_reg[0]/D
src1_reg[10]/D
src1_reg[11]/D
src1_reg[12]/D
src1_reg[13]/D
src1_reg[14]/D
src1_reg[1]/D
src1_reg[2]/D
src1_reg[3]/D
src1_reg[4]/D
src1_reg[5]/D
src1_reg[6]/D
src1_reg[7]/D
src1_reg[8]/D
src1_reg[9]/D
src2_reg[0]/D
src2_reg[10]/D
src2_reg[11]/D
src2_reg[12]/D
src2_reg[13]/D
src2_reg[14]/D
src2_reg[1]/D
src2_reg[2]/D
src2_reg[3]/D
src2_reg[4]/D
src2_reg[5]/D
src2_reg[6]/D
src2_reg[7]/D
src2_reg[8]/D
src2_reg[9]/D
src3_reg[0]/D
src3_reg[10]/D
src3_reg[11]/D
src3_reg[12]/D
src3_reg[13]/D
src3_reg[14]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src3_reg[4]/D
src3_reg[5]/D
src3_reg[6]/D
src3_reg[7]/D
src3_reg[8]/D
src3_reg[9]/D
src4_reg[0]/D
src4_reg[10]/D
src4_reg[11]/D
src4_reg[12]/D
src4_reg[13]/D
src4_reg[14]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src4_reg[5]/D
src4_reg[6]/D
src4_reg[7]/D
src4_reg[8]/D
src4_reg[9]/D
src5_reg[0]/D
src5_reg[10]/D
src5_reg[11]/D
src5_reg[12]/D
src5_reg[13]/D
src5_reg[14]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src5_reg[6]/D
src5_reg[7]/D
src5_reg[8]/D
src5_reg[9]/D
src6_reg[0]/D
src6_reg[10]/D
src6_reg[11]/D
src6_reg[12]/D
src6_reg[13]/D
src6_reg[14]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src6_reg[7]/D
src6_reg[8]/D
src6_reg[9]/D
src7_reg[0]/D
src7_reg[10]/D
src7_reg[11]/D
src7_reg[12]/D
src7_reg[13]/D
src7_reg[14]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src7_reg[8]/D
src7_reg[9]/D
src8_reg[0]/D
src8_reg[10]/D
src8_reg[11]/D
src8_reg[12]/D
src8_reg[13]/D
src8_reg[14]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src8_reg[9]/D
src9_reg[0]/D
src9_reg[10]/D
src9_reg[11]/D
src9_reg[12]/D
src9_reg[13]/D
src9_reg[14]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src1_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst1[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  244          inf        0.000                      0                  244           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           244 Endpoints
Min Delay           244 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src4_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst18[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.494ns  (logic 5.080ns (53.502%)  route 4.415ns (46.498%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE                         0.000     0.000 r  src4_reg[7]/C
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src4_reg[7]/Q
                         net (fo=5, routed)           1.191     1.584    compressor/chain0_1/lut6_2_inst4/I0
    SLICE_X5Y64                                                       r  compressor/chain0_1/lut6_2_inst4/LUT6/I0
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.097     1.681 r  compressor/chain0_1/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     1.681    compressor/chain0_1/prop[4]
    SLICE_X5Y64                                                       r  compressor/chain0_1/carry4_inst1/S[0]
    SLICE_X5Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.076 r  compressor/chain0_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.076    compressor/chain0_1/carryout[7]
    SLICE_X5Y65                                                       r  compressor/chain0_1/carry4_inst2/CI
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     2.257 r  compressor/chain0_1/carry4_inst2/O[2]
                         net (fo=4, routed)           0.923     3.180    compressor/chain1_0/lut6_2_inst10/I0
    SLICE_X6Y67                                                       r  compressor/chain1_0/lut6_2_inst10/LUT6/I0
    SLICE_X6Y67          LUT6 (Prop_lut6_I0_O)        0.230     3.410 r  compressor/chain1_0/lut6_2_inst10/LUT6/O
                         net (fo=1, routed)           0.000     3.410    compressor/chain1_0/prop[10]
    SLICE_X6Y67                                                       r  compressor/chain1_0/carry4_inst2/S[2]
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.696 r  compressor/chain1_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.696    compressor/chain1_0/carryout[11]
    SLICE_X6Y68                                                       r  compressor/chain1_0/carry4_inst3/CI
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.919 r  compressor/chain1_0/carry4_inst3/O[1]
                         net (fo=2, routed)           0.801     4.720    compressor/chain2_0/lut5_gene15_0[12]
    SLICE_X3Y68                                                       r  compressor/chain2_0/lut2_prop12/I0
    SLICE_X3Y68          LUT2 (Prop_lut2_I0_O)        0.216     4.936 r  compressor/chain2_0/lut2_prop12/O
                         net (fo=1, routed)           0.000     4.936    compressor/chain2_0/prop[12]
    SLICE_X3Y68                                                       r  compressor/chain2_0/carry4_inst3/S[0]
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.331 r  compressor/chain2_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.331    compressor/chain2_0/carryout[15]
    SLICE_X3Y69                                                       r  compressor/chain2_0/carry4_inst4/CI
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     5.518 r  compressor/chain2_0/carry4_inst4/CO[0]
                         net (fo=1, routed)           1.500     7.018    dst18_OBUF[0]
    U12                                                               r  dst18_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.477     9.494 r  dst18_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.494    dst18[0]
    U12                                                               r  dst18[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst17[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.414ns  (logic 4.989ns (52.993%)  route 4.425ns (47.007%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE                         0.000     0.000 r  src4_reg[7]/C
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src4_reg[7]/Q
                         net (fo=5, routed)           1.191     1.584    compressor/chain0_1/lut6_2_inst4/I0
    SLICE_X5Y64                                                       r  compressor/chain0_1/lut6_2_inst4/LUT6/I0
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.097     1.681 r  compressor/chain0_1/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     1.681    compressor/chain0_1/prop[4]
    SLICE_X5Y64                                                       r  compressor/chain0_1/carry4_inst1/S[0]
    SLICE_X5Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.076 r  compressor/chain0_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.076    compressor/chain0_1/carryout[7]
    SLICE_X5Y65                                                       r  compressor/chain0_1/carry4_inst2/CI
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     2.257 r  compressor/chain0_1/carry4_inst2/O[2]
                         net (fo=4, routed)           0.923     3.180    compressor/chain1_0/lut6_2_inst10/I0
    SLICE_X6Y67                                                       r  compressor/chain1_0/lut6_2_inst10/LUT6/I0
    SLICE_X6Y67          LUT6 (Prop_lut6_I0_O)        0.230     3.410 r  compressor/chain1_0/lut6_2_inst10/LUT6/O
                         net (fo=1, routed)           0.000     3.410    compressor/chain1_0/prop[10]
    SLICE_X6Y67                                                       r  compressor/chain1_0/carry4_inst2/S[2]
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.696 r  compressor/chain1_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.696    compressor/chain1_0/carryout[11]
    SLICE_X6Y68                                                       r  compressor/chain1_0/carry4_inst3/CI
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.919 r  compressor/chain1_0/carry4_inst3/O[1]
                         net (fo=2, routed)           0.801     4.720    compressor/chain2_0/lut5_gene15_0[12]
    SLICE_X3Y68                                                       r  compressor/chain2_0/lut2_prop12/I0
    SLICE_X3Y68          LUT2 (Prop_lut2_I0_O)        0.216     4.936 r  compressor/chain2_0/lut2_prop12/O
                         net (fo=1, routed)           0.000     4.936    compressor/chain2_0/prop[12]
    SLICE_X3Y68                                                       r  compressor/chain2_0/carry4_inst3/S[0]
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.331 r  compressor/chain2_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.331    compressor/chain2_0/carryout[15]
    SLICE_X3Y69                                                       r  compressor/chain2_0/carry4_inst4/CI
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.490 r  compressor/chain2_0/carry4_inst4/O[0]
                         net (fo=1, routed)           1.510     7.000    dst17_OBUF[0]
    V12                                                               r  dst17_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.414     9.414 r  dst17_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.414    dst17[0]
    V12                                                               r  dst17[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst14[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.327ns  (logic 4.971ns (53.293%)  route 4.357ns (46.707%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE                         0.000     0.000 r  src4_reg[7]/C
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src4_reg[7]/Q
                         net (fo=5, routed)           1.191     1.584    compressor/chain0_1/lut6_2_inst4/I0
    SLICE_X5Y64                                                       r  compressor/chain0_1/lut6_2_inst4/LUT6/I0
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.097     1.681 r  compressor/chain0_1/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     1.681    compressor/chain0_1/prop[4]
    SLICE_X5Y64                                                       r  compressor/chain0_1/carry4_inst1/S[0]
    SLICE_X5Y64          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     2.133 r  compressor/chain0_1/carry4_inst1/O[3]
                         net (fo=4, routed)           0.953     3.086    compressor/chain1_1/lut6_2_inst6/I0
    SLICE_X4Y66                                                       r  compressor/chain1_1/lut6_2_inst6/LUT6/I0
    SLICE_X4Y66          LUT6 (Prop_lut6_I0_O)        0.234     3.320 r  compressor/chain1_1/lut6_2_inst6/LUT6/O
                         net (fo=1, routed)           0.000     3.320    compressor/chain1_1/prop[6]
    SLICE_X4Y66                                                       r  compressor/chain1_1/carry4_inst1/S[2]
    SLICE_X4Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.621 r  compressor/chain1_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.621    compressor/chain1_1/carryout[7]
    SLICE_X4Y67                                                       r  compressor/chain1_1/carry4_inst2/CI
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.851 r  compressor/chain1_1/carry4_inst2/O[1]
                         net (fo=2, routed)           0.605     4.456    compressor/chain2_0/dst[9]
    SLICE_X3Y67                                                       r  compressor/chain2_0/lut2_prop9/I1
    SLICE_X3Y67          LUT2 (Prop_lut2_I1_O)        0.225     4.681 r  compressor/chain2_0/lut2_prop9/O
                         net (fo=1, routed)           0.000     4.681    compressor/chain2_0/prop[9]
    SLICE_X3Y67                                                       r  compressor/chain2_0/carry4_inst2/S[1]
    SLICE_X3Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.093 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.093    compressor/chain2_0/carryout[11]
    SLICE_X3Y68                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.323 r  compressor/chain2_0/carry4_inst3/O[1]
                         net (fo=1, routed)           1.607     6.931    dst14_OBUF[0]
    U14                                                               r  dst14_OBUF[0]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         2.397     9.327 r  dst14_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.327    dst14[0]
    U14                                                               r  dst14[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.266ns  (logic 4.901ns (52.885%)  route 4.366ns (47.115%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE                         0.000     0.000 r  src4_reg[7]/C
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src4_reg[7]/Q
                         net (fo=5, routed)           1.191     1.584    compressor/chain0_1/lut6_2_inst4/I0
    SLICE_X5Y64                                                       r  compressor/chain0_1/lut6_2_inst4/LUT6/I0
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.097     1.681 r  compressor/chain0_1/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     1.681    compressor/chain0_1/prop[4]
    SLICE_X5Y64                                                       r  compressor/chain0_1/carry4_inst1/S[0]
    SLICE_X5Y64          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     2.133 r  compressor/chain0_1/carry4_inst1/O[3]
                         net (fo=4, routed)           0.953     3.086    compressor/chain1_1/lut6_2_inst6/I0
    SLICE_X4Y66                                                       r  compressor/chain1_1/lut6_2_inst6/LUT6/I0
    SLICE_X4Y66          LUT6 (Prop_lut6_I0_O)        0.234     3.320 r  compressor/chain1_1/lut6_2_inst6/LUT6/O
                         net (fo=1, routed)           0.000     3.320    compressor/chain1_1/prop[6]
    SLICE_X4Y66                                                       r  compressor/chain1_1/carry4_inst1/S[2]
    SLICE_X4Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.621 r  compressor/chain1_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.621    compressor/chain1_1/carryout[7]
    SLICE_X4Y67                                                       r  compressor/chain1_1/carry4_inst2/CI
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.851 r  compressor/chain1_1/carry4_inst2/O[1]
                         net (fo=2, routed)           0.605     4.456    compressor/chain2_0/dst[9]
    SLICE_X3Y67                                                       r  compressor/chain2_0/lut2_prop9/I1
    SLICE_X3Y67          LUT2 (Prop_lut2_I1_O)        0.225     4.681 r  compressor/chain2_0/lut2_prop9/O
                         net (fo=1, routed)           0.000     4.681    compressor/chain2_0/prop[9]
    SLICE_X3Y67                                                       r  compressor/chain2_0/carry4_inst2/S[1]
    SLICE_X3Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.093 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.093    compressor/chain2_0/carryout[11]
    SLICE_X3Y68                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.252 r  compressor/chain2_0/carry4_inst3/O[0]
                         net (fo=1, routed)           1.616     6.869    dst13_OBUF[0]
    V14                                                               r  dst13_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.398     9.266 r  dst13_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.266    dst13[0]
    V14                                                               r  dst13[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst15[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.249ns  (logic 4.846ns (52.401%)  route 4.402ns (47.599%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE                         0.000     0.000 r  src4_reg[7]/C
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src4_reg[7]/Q
                         net (fo=5, routed)           1.191     1.584    compressor/chain0_1/lut6_2_inst4/I0
    SLICE_X5Y64                                                       r  compressor/chain0_1/lut6_2_inst4/LUT6/I0
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.097     1.681 r  compressor/chain0_1/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     1.681    compressor/chain0_1/prop[4]
    SLICE_X5Y64                                                       r  compressor/chain0_1/carry4_inst1/S[0]
    SLICE_X5Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.076 r  compressor/chain0_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.076    compressor/chain0_1/carryout[7]
    SLICE_X5Y65                                                       r  compressor/chain0_1/carry4_inst2/CI
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     2.257 r  compressor/chain0_1/carry4_inst2/O[2]
                         net (fo=4, routed)           0.923     3.180    compressor/chain1_0/lut6_2_inst10/I0
    SLICE_X6Y67                                                       r  compressor/chain1_0/lut6_2_inst10/LUT6/I0
    SLICE_X6Y67          LUT6 (Prop_lut6_I0_O)        0.230     3.410 r  compressor/chain1_0/lut6_2_inst10/LUT6/O
                         net (fo=1, routed)           0.000     3.410    compressor/chain1_0/prop[10]
    SLICE_X6Y67                                                       r  compressor/chain1_0/carry4_inst2/S[2]
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.696 r  compressor/chain1_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.696    compressor/chain1_0/carryout[11]
    SLICE_X6Y68                                                       r  compressor/chain1_0/carry4_inst3/CI
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.919 r  compressor/chain1_0/carry4_inst3/O[1]
                         net (fo=2, routed)           0.801     4.720    compressor/chain2_0/lut5_gene15_0[12]
    SLICE_X3Y68                                                       r  compressor/chain2_0/lut2_prop12/I0
    SLICE_X3Y68          LUT2 (Prop_lut2_I0_O)        0.216     4.936 r  compressor/chain2_0/lut2_prop12/O
                         net (fo=1, routed)           0.000     4.936    compressor/chain2_0/prop[12]
    SLICE_X3Y68                                                       r  compressor/chain2_0/carry4_inst3/S[0]
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     5.343 r  compressor/chain2_0/carry4_inst3/O[2]
                         net (fo=1, routed)           1.487     6.830    dst15_OBUF[0]
    V11                                                               r  dst15_OBUF[0]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         2.418     9.249 r  dst15_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.249    dst15[0]
    V11                                                               r  dst15[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst16[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.230ns  (logic 4.905ns (53.143%)  route 4.325ns (46.857%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE                         0.000     0.000 r  src4_reg[7]/C
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src4_reg[7]/Q
                         net (fo=5, routed)           1.191     1.584    compressor/chain0_1/lut6_2_inst4/I0
    SLICE_X5Y64                                                       r  compressor/chain0_1/lut6_2_inst4/LUT6/I0
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.097     1.681 r  compressor/chain0_1/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     1.681    compressor/chain0_1/prop[4]
    SLICE_X5Y64                                                       r  compressor/chain0_1/carry4_inst1/S[0]
    SLICE_X5Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.076 r  compressor/chain0_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.076    compressor/chain0_1/carryout[7]
    SLICE_X5Y65                                                       r  compressor/chain0_1/carry4_inst2/CI
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     2.257 r  compressor/chain0_1/carry4_inst2/O[2]
                         net (fo=4, routed)           0.923     3.180    compressor/chain1_0/lut6_2_inst10/I0
    SLICE_X6Y67                                                       r  compressor/chain1_0/lut6_2_inst10/LUT6/I0
    SLICE_X6Y67          LUT6 (Prop_lut6_I0_O)        0.230     3.410 r  compressor/chain1_0/lut6_2_inst10/LUT6/O
                         net (fo=1, routed)           0.000     3.410    compressor/chain1_0/prop[10]
    SLICE_X6Y67                                                       r  compressor/chain1_0/carry4_inst2/S[2]
    SLICE_X6Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.696 r  compressor/chain1_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.696    compressor/chain1_0/carryout[11]
    SLICE_X6Y68                                                       r  compressor/chain1_0/carry4_inst3/CI
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.919 r  compressor/chain1_0/carry4_inst3/O[1]
                         net (fo=2, routed)           0.801     4.720    compressor/chain2_0/lut5_gene15_0[12]
    SLICE_X3Y68                                                       r  compressor/chain2_0/lut2_prop12/I0
    SLICE_X3Y68          LUT2 (Prop_lut2_I0_O)        0.216     4.936 r  compressor/chain2_0/lut2_prop12/O
                         net (fo=1, routed)           0.000     4.936    compressor/chain2_0/prop[12]
    SLICE_X3Y68                                                       r  compressor/chain2_0/carry4_inst3/S[0]
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     5.388 r  compressor/chain2_0/carry4_inst3/O[3]
                         net (fo=1, routed)           1.410     6.798    dst16_OBUF[0]
    V10                                                               r  dst16_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.432     9.230 r  dst16_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.230    dst16[0]
    V10                                                               r  dst16[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst12[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.081ns  (logic 4.819ns (53.070%)  route 4.262ns (46.930%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE                         0.000     0.000 r  src4_reg[7]/C
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src4_reg[7]/Q
                         net (fo=5, routed)           1.191     1.584    compressor/chain0_1/lut6_2_inst4/I0
    SLICE_X5Y64                                                       r  compressor/chain0_1/lut6_2_inst4/LUT6/I0
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.097     1.681 r  compressor/chain0_1/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     1.681    compressor/chain0_1/prop[4]
    SLICE_X5Y64                                                       r  compressor/chain0_1/carry4_inst1/S[0]
    SLICE_X5Y64          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     2.133 r  compressor/chain0_1/carry4_inst1/O[3]
                         net (fo=4, routed)           0.953     3.086    compressor/chain1_1/lut6_2_inst6/I0
    SLICE_X4Y66                                                       r  compressor/chain1_1/lut6_2_inst6/LUT6/I0
    SLICE_X4Y66          LUT6 (Prop_lut6_I0_O)        0.234     3.320 r  compressor/chain1_1/lut6_2_inst6/LUT6/O
                         net (fo=1, routed)           0.000     3.320    compressor/chain1_1/prop[6]
    SLICE_X4Y66                                                       r  compressor/chain1_1/carry4_inst1/S[2]
    SLICE_X4Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.621 r  compressor/chain1_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.621    compressor/chain1_1/carryout[7]
    SLICE_X4Y67                                                       r  compressor/chain1_1/carry4_inst2/CI
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.851 r  compressor/chain1_1/carry4_inst2/O[1]
                         net (fo=2, routed)           0.605     4.456    compressor/chain2_0/dst[9]
    SLICE_X3Y67                                                       r  compressor/chain2_0/lut2_prop9/I1
    SLICE_X3Y67          LUT2 (Prop_lut2_I1_O)        0.225     4.681 r  compressor/chain2_0/lut2_prop9/O
                         net (fo=1, routed)           0.000     4.681    compressor/chain2_0/prop[9]
    SLICE_X3Y67                                                       r  compressor/chain2_0/carry4_inst2/S[1]
    SLICE_X3Y67          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     5.158 r  compressor/chain2_0/carry4_inst2/O[3]
                         net (fo=1, routed)           1.512     6.671    dst12_OBUF[0]
    T13                                                               r  dst12_OBUF[0]_inst/I
    T13                  OBUF (Prop_obuf_I_O)         2.410     9.081 r  dst12_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.081    dst12[0]
    T13                                                               r  dst12[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst10[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.052ns  (logic 4.655ns (51.424%)  route 4.397ns (48.576%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE                         0.000     0.000 r  src4_reg[7]/C
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src4_reg[7]/Q
                         net (fo=5, routed)           1.191     1.584    compressor/chain0_1/lut6_2_inst4/I0
    SLICE_X5Y64                                                       r  compressor/chain0_1/lut6_2_inst4/LUT6/I0
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.097     1.681 r  compressor/chain0_1/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     1.681    compressor/chain0_1/prop[4]
    SLICE_X5Y64                                                       r  compressor/chain0_1/carry4_inst1/S[0]
    SLICE_X5Y64          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     2.133 r  compressor/chain0_1/carry4_inst1/O[3]
                         net (fo=4, routed)           0.953     3.086    compressor/chain1_1/lut6_2_inst6/I0
    SLICE_X4Y66                                                       r  compressor/chain1_1/lut6_2_inst6/LUT5/I0
    SLICE_X4Y66          LUT5 (Prop_lut5_I0_O)        0.240     3.326 r  compressor/chain1_1/lut6_2_inst6/LUT5/O
                         net (fo=1, routed)           0.000     3.326    compressor/chain1_1/gene[6]
    SLICE_X4Y66                                                       r  compressor/chain1_1/carry4_inst1/DI[2]
    SLICE_X4Y66          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     3.617 r  compressor/chain1_1/carry4_inst1/O[3]
                         net (fo=2, routed)           0.606     4.223    compressor/chain2_0/dst[7]
    SLICE_X3Y66                                                       r  compressor/chain2_0/lut2_prop7/I1
    SLICE_X3Y66          LUT2 (Prop_lut2_I1_O)        0.234     4.457 r  compressor/chain2_0/lut2_prop7/O
                         net (fo=1, routed)           0.000     4.457    compressor/chain2_0/prop[7]
    SLICE_X3Y66                                                       r  compressor/chain2_0/carry4_inst1/S[3]
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.756 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.756    compressor/chain2_0/carryout[7]
    SLICE_X3Y67                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.986 r  compressor/chain2_0/carry4_inst2/O[1]
                         net (fo=1, routed)           1.647     6.633    dst10_OBUF[0]
    T9                                                                r  dst10_OBUF[0]_inst/I
    T9                   OBUF (Prop_obuf_I_O)         2.419     9.052 r  dst10_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.052    dst10[0]
    T9                                                                r  dst10[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst11[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.046ns  (logic 4.767ns (52.694%)  route 4.279ns (47.306%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE                         0.000     0.000 r  src4_reg[7]/C
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src4_reg[7]/Q
                         net (fo=5, routed)           1.191     1.584    compressor/chain0_1/lut6_2_inst4/I0
    SLICE_X5Y64                                                       r  compressor/chain0_1/lut6_2_inst4/LUT6/I0
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.097     1.681 r  compressor/chain0_1/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     1.681    compressor/chain0_1/prop[4]
    SLICE_X5Y64                                                       r  compressor/chain0_1/carry4_inst1/S[0]
    SLICE_X5Y64          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     2.133 r  compressor/chain0_1/carry4_inst1/O[3]
                         net (fo=4, routed)           0.953     3.086    compressor/chain1_1/lut6_2_inst6/I0
    SLICE_X4Y66                                                       r  compressor/chain1_1/lut6_2_inst6/LUT6/I0
    SLICE_X4Y66          LUT6 (Prop_lut6_I0_O)        0.234     3.320 r  compressor/chain1_1/lut6_2_inst6/LUT6/O
                         net (fo=1, routed)           0.000     3.320    compressor/chain1_1/prop[6]
    SLICE_X4Y66                                                       r  compressor/chain1_1/carry4_inst1/S[2]
    SLICE_X4Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.621 r  compressor/chain1_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.621    compressor/chain1_1/carryout[7]
    SLICE_X4Y67                                                       r  compressor/chain1_1/carry4_inst2/CI
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.851 r  compressor/chain1_1/carry4_inst2/O[1]
                         net (fo=2, routed)           0.605     4.456    compressor/chain2_0/dst[9]
    SLICE_X3Y67                                                       r  compressor/chain2_0/lut2_prop9/I1
    SLICE_X3Y67          LUT2 (Prop_lut2_I1_O)        0.225     4.681 r  compressor/chain2_0/lut2_prop9/O
                         net (fo=1, routed)           0.000     4.681    compressor/chain2_0/prop[9]
    SLICE_X3Y67                                                       r  compressor/chain2_0/carry4_inst2/S[1]
    SLICE_X3Y67          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     5.113 r  compressor/chain2_0/carry4_inst2/O[2]
                         net (fo=1, routed)           1.530     6.643    dst11_OBUF[0]
    U13                                                               r  dst11_OBUF[0]_inst/I
    U13                  OBUF (Prop_obuf_I_O)         2.403     9.046 r  dst11_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.046    dst11[0]
    U13                                                               r  dst11[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst9[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.601ns  (logic 4.560ns (53.018%)  route 4.041ns (46.982%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE                         0.000     0.000 r  src4_reg[7]/C
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src4_reg[7]/Q
                         net (fo=5, routed)           1.191     1.584    compressor/chain0_1/lut6_2_inst4/I0
    SLICE_X5Y64                                                       r  compressor/chain0_1/lut6_2_inst4/LUT6/I0
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.097     1.681 r  compressor/chain0_1/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     1.681    compressor/chain0_1/prop[4]
    SLICE_X5Y64                                                       r  compressor/chain0_1/carry4_inst1/S[0]
    SLICE_X5Y64          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     2.133 r  compressor/chain0_1/carry4_inst1/O[3]
                         net (fo=4, routed)           0.953     3.086    compressor/chain1_1/lut6_2_inst6/I0
    SLICE_X4Y66                                                       r  compressor/chain1_1/lut6_2_inst6/LUT5/I0
    SLICE_X4Y66          LUT5 (Prop_lut5_I0_O)        0.240     3.326 r  compressor/chain1_1/lut6_2_inst6/LUT5/O
                         net (fo=1, routed)           0.000     3.326    compressor/chain1_1/gene[6]
    SLICE_X4Y66                                                       r  compressor/chain1_1/carry4_inst1/DI[2]
    SLICE_X4Y66          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     3.617 r  compressor/chain1_1/carry4_inst1/O[3]
                         net (fo=2, routed)           0.606     4.223    compressor/chain2_0/dst[7]
    SLICE_X3Y66                                                       r  compressor/chain2_0/lut2_prop7/I1
    SLICE_X3Y66          LUT2 (Prop_lut2_I1_O)        0.234     4.457 r  compressor/chain2_0/lut2_prop7/O
                         net (fo=1, routed)           0.000     4.457    compressor/chain2_0/prop[7]
    SLICE_X3Y66                                                       r  compressor/chain2_0/carry4_inst1/S[3]
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.756 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.756    compressor/chain2_0/carryout[7]
    SLICE_X3Y67                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.915 r  compressor/chain2_0/carry4_inst2/O[0]
                         net (fo=1, routed)           1.291     6.206    dst9_OBUF[0]
    V15                                                               r  dst9_OBUF[0]_inst/I
    V15                  OBUF (Prop_obuf_I_O)         2.395     8.601 r  dst9_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.601    dst9[0]
    V15                                                               r  dst9[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src6_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src6_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.128ns (61.538%)  route 0.080ns (38.462%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE                         0.000     0.000 r  src6_reg[9]/C
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src6_reg[9]/Q
                         net (fo=5, routed)           0.080     0.208    src6[9]
    SLICE_X4Y64          FDRE                                         r  src6_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.212ns  (logic 0.148ns (69.716%)  route 0.064ns (30.284%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDRE                         0.000     0.000 r  src5_reg[9]/C
    SLICE_X8Y65          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  src5_reg[9]/Q
                         net (fo=5, routed)           0.064     0.212    src5[9]
    SLICE_X8Y65          FDRE                                         r  src5_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src6_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.128ns (52.108%)  route 0.118ns (47.892%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE                         0.000     0.000 r  src6_reg[8]/C
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src6_reg[8]/Q
                         net (fo=5, routed)           0.118     0.246    src6[8]
    SLICE_X4Y64          FDRE                                         r  src6_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src6_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.212%)  route 0.122ns (48.788%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE                         0.000     0.000 r  src6_reg[6]/C
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src6_reg[6]/Q
                         net (fo=2, routed)           0.122     0.250    src6[6]
    SLICE_X4Y64          FDRE                                         r  src6_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.321%)  route 0.109ns (43.679%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE                         0.000     0.000 r  src5_reg[6]/C
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src5_reg[6]/Q
                         net (fo=5, routed)           0.109     0.250    src5[6]
    SLICE_X2Y66          FDRE                                         r  src5_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src11_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (56.027%)  route 0.111ns (43.973%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE                         0.000     0.000 r  src11_reg[6]/C
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src11_reg[6]/Q
                         net (fo=7, routed)           0.111     0.252    src11[6]
    SLICE_X6Y70          FDRE                                         r  src11_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.970%)  route 0.111ns (44.030%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDRE                         0.000     0.000 r  src7_reg[13]/C
    SLICE_X7Y66          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src7_reg[13]/Q
                         net (fo=3, routed)           0.111     0.252    src7[13]
    SLICE_X4Y65          FDRE                                         r  src7_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.585%)  route 0.113ns (44.415%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE                         0.000     0.000 r  src7_reg[10]/C
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src7_reg[10]/Q
                         net (fo=5, routed)           0.113     0.254    src7[10]
    SLICE_X9Y67          FDRE                                         r  src7_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.456%)  route 0.126ns (49.544%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE                         0.000     0.000 r  src8_reg[7]/C
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src8_reg[7]/Q
                         net (fo=5, routed)           0.126     0.254    src8[7]
    SLICE_X7Y65          FDRE                                         r  src8_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src4_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.118%)  route 0.115ns (44.882%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE                         0.000     0.000 r  src4_reg[4]/C
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src4_reg[4]/Q
                         net (fo=5, routed)           0.115     0.256    src4[4]
    SLICE_X2Y65          FDRE                                         r  src4_reg[5]/D
  -------------------------------------------------------------------    -------------------





