

================================================================
== Vitis HLS Report for 'mSP_findStartIndex'
================================================================
* Date:           Tue Jul 30 23:06:08 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.463 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- mSP_findStartIndex_startValue  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%projectionToRow_read = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %projectionToRow"   --->   Operation 5 'read' 'projectionToRow_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%row_list_size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %row_list_size"   --->   Operation 6 'read' 'row_list_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%projectionToRow_cast = sext i33 %projectionToRow_read"   --->   Operation 7 'sext' 'projectionToRow_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%br_ln1721 = br void" [patchMaker.cpp:1721]   --->   Operation 8 'br' 'br_ln1721' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.19>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%start_index_write_assign = phi i32 0, void %.lr.ph, i32 %select_ln1723, void %.split" [patchMaker.cpp:1723]   --->   Operation 9 'phi' 'start_index_write_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%start_value_write_assign = phi i64 9223372036854775807, void %.lr.ph, i64 %select_ln1723_1, void %.split" [patchMaker.cpp:1723]   --->   Operation 10 'phi' 'start_value_write_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%j = phi i32 0, void %.lr.ph, i32 %add_ln1721, void %.split" [patchMaker.cpp:1725]   --->   Operation 11 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%p_x_assign_1 = phi i64 9223372036854775807, void %.lr.ph, i64 %select_ln1723_2, void %.split" [patchMaker.cpp:1723]   --->   Operation 12 'phi' 'p_x_assign_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.88ns)   --->   "%add_ln1721 = add i32 %j, i32 1" [patchMaker.cpp:1721]   --->   Operation 13 'add' 'add_ln1721' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.85ns)   --->   "%icmp_ln1721 = icmp_eq  i32 %j, i32 %row_list_size_read" [patchMaker.cpp:1721]   --->   Operation 15 'icmp' 'icmp_ln1721' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln1721 = br i1 %icmp_ln1721, void %.split, void %._crit_edge.loopexit" [patchMaker.cpp:1721]   --->   Operation 16 'br' 'br_ln1721' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln1725_cast = zext i32 %j" [patchMaker.cpp:1725]   --->   Operation 17 'zext' 'trunc_ln1725_cast' <Predicate = (!icmp_ln1721)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%row_list_addr = getelementptr i32 %row_list, i64 0, i64 %trunc_ln1725_cast"   --->   Operation 18 'getelementptr' 'row_list_addr' <Predicate = (!icmp_ln1721)> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (1.19ns)   --->   "%row_list_load = load i8 %row_list_addr"   --->   Operation 19 'load' 'row_list_load' <Predicate = (!icmp_ln1721)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 4.46>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln1721 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [patchMaker.cpp:1721]   --->   Operation 20 'specloopname' 'specloopname_ln1721' <Predicate = (!icmp_ln1721)> <Delay = 0.00>
ST_3 : Operation 21 [1/2] (1.19ns)   --->   "%row_list_load = load i8 %row_list_addr"   --->   Operation 21 'load' 'row_list_load' <Predicate = (!icmp_ln1721)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln1347 = sext i32 %row_list_load"   --->   Operation 22 'sext' 'sext_ln1347' <Predicate = (!icmp_ln1721)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.89ns)   --->   "%sub_ln534 = sub i34 %sext_ln1347, i34 %projectionToRow_cast"   --->   Operation 23 'sub' 'sub_ln534' <Predicate = (!icmp_ln1721)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln180 = sext i34 %sub_ln534" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 24 'sext' 'sext_ln180' <Predicate = (!icmp_ln1721)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.90ns)   --->   "%sub_ln180 = sub i34 0, i34 %sub_ln534" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 25 'sub' 'sub_ln180' <Predicate = (!icmp_ln1721)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1723)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %sub_ln534, i32 33" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 26 'bitselect' 'tmp' <Predicate = (!icmp_ln1721)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1723)   --->   "%select_ln180 = select i1 %tmp, i34 %sub_ln180, i34 %sub_ln534" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 27 'select' 'select_ln180' <Predicate = (!icmp_ln1721)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1723)   --->   "%sext_ln180_1 = sext i34 %select_ln180" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 28 'sext' 'sext_ln180_1' <Predicate = (!icmp_ln1721)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.14ns)   --->   "%sub_ln180_1 = sub i64 0, i64 %p_x_assign_1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 29 'sub' 'sub_ln180_1' <Predicate = (!icmp_ln1721)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1723)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %p_x_assign_1, i32 63" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 30 'bitselect' 'tmp_2' <Predicate = (!icmp_ln1721)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1723)   --->   "%select_ln180_1 = select i1 %tmp_2, i64 %sub_ln180_1, i64 %p_x_assign_1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 31 'select' 'select_ln180_1' <Predicate = (!icmp_ln1721)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (1.06ns) (out node of the LUT)   --->   "%icmp_ln1723 = icmp_slt  i64 %sext_ln180_1, i64 %select_ln180_1" [patchMaker.cpp:1723]   --->   Operation 32 'icmp' 'icmp_ln1723' <Predicate = (!icmp_ln1721)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.22ns)   --->   "%select_ln1723 = select i1 %icmp_ln1723, i32 %j, i32 %start_index_write_assign" [patchMaker.cpp:1723]   --->   Operation 33 'select' 'select_ln1723' <Predicate = (!icmp_ln1721)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.41ns)   --->   "%select_ln1723_1 = select i1 %icmp_ln1723, i64 %sext_ln180, i64 %start_value_write_assign" [patchMaker.cpp:1723]   --->   Operation 34 'select' 'select_ln1723_1' <Predicate = (!icmp_ln1721)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.41ns)   --->   "%select_ln1723_2 = select i1 %icmp_ln1723, i64 %sext_ln180, i64 %p_x_assign_1" [patchMaker.cpp:1723]   --->   Operation 35 'select' 'select_ln1723_2' <Predicate = (!icmp_ln1721)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 36 'br' 'br_ln0' <Predicate = (!icmp_ln1721)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%mrv = insertvalue i96 <undef>, i32 %start_index_write_assign" [patchMaker.cpp:1729]   --->   Operation 37 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i96 %mrv, i64 %start_value_write_assign" [patchMaker.cpp:1729]   --->   Operation 38 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln1729 = ret i96 %mrv_1" [patchMaker.cpp:1729]   --->   Operation 39 'ret' 'ret_ln1729' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ row_list]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ row_list_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ projectionToRow]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
projectionToRow_read     (read         ) [ 00000]
row_list_size_read       (read         ) [ 00110]
projectionToRow_cast     (sext         ) [ 00110]
br_ln1721                (br           ) [ 01110]
start_index_write_assign (phi          ) [ 00111]
start_value_write_assign (phi          ) [ 00111]
j                        (phi          ) [ 00110]
p_x_assign_1             (phi          ) [ 00110]
add_ln1721               (add          ) [ 01110]
specpipeline_ln0         (specpipeline ) [ 00000]
icmp_ln1721              (icmp         ) [ 00110]
br_ln1721                (br           ) [ 00000]
trunc_ln1725_cast        (zext         ) [ 00000]
row_list_addr            (getelementptr) [ 00110]
specloopname_ln1721      (specloopname ) [ 00000]
row_list_load            (load         ) [ 00000]
sext_ln1347              (sext         ) [ 00000]
sub_ln534                (sub          ) [ 00000]
sext_ln180               (sext         ) [ 00000]
sub_ln180                (sub          ) [ 00000]
tmp                      (bitselect    ) [ 00000]
select_ln180             (select       ) [ 00000]
sext_ln180_1             (sext         ) [ 00000]
sub_ln180_1              (sub          ) [ 00000]
tmp_2                    (bitselect    ) [ 00000]
select_ln180_1           (select       ) [ 00000]
icmp_ln1723              (icmp         ) [ 00000]
select_ln1723            (select       ) [ 01110]
select_ln1723_1          (select       ) [ 01110]
select_ln1723_2          (select       ) [ 01110]
br_ln0                   (br           ) [ 01110]
mrv                      (insertvalue  ) [ 00000]
mrv_1                    (insertvalue  ) [ 00000]
ret_ln1729               (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="row_list">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_list"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="row_list_size">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_list_size"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="projectionToRow">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="projectionToRow"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i33"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i34.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="projectionToRow_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="33" slack="0"/>
<pin id="42" dir="0" index="1" bw="33" slack="0"/>
<pin id="43" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="projectionToRow_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="row_list_size_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="row_list_size_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="row_list_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="32" slack="0"/>
<pin id="56" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_list_addr/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="8" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="62" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_list_load/2 "/>
</bind>
</comp>

<comp id="65" class="1005" name="start_index_write_assign_reg_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="1"/>
<pin id="67" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="start_index_write_assign (phireg) "/>
</bind>
</comp>

<comp id="69" class="1004" name="start_index_write_assign_phi_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="1" slack="1"/>
<pin id="71" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="32" slack="1"/>
<pin id="73" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="start_index_write_assign/2 "/>
</bind>
</comp>

<comp id="77" class="1005" name="start_value_write_assign_reg_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="64" slack="1"/>
<pin id="79" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="start_value_write_assign (phireg) "/>
</bind>
</comp>

<comp id="81" class="1004" name="start_value_write_assign_phi_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="64" slack="1"/>
<pin id="83" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="64" slack="1"/>
<pin id="85" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="start_value_write_assign/2 "/>
</bind>
</comp>

<comp id="89" class="1005" name="j_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="1"/>
<pin id="91" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="93" class="1004" name="j_phi_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="1"/>
<pin id="95" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="32" slack="0"/>
<pin id="97" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="101" class="1005" name="p_x_assign_1_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="64" slack="1"/>
<pin id="103" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_x_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="p_x_assign_1_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="64" slack="1"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="64" slack="1"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_x_assign_1/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="projectionToRow_cast_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="33" slack="0"/>
<pin id="115" dir="1" index="1" bw="34" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="projectionToRow_cast/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="add_ln1721_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1721/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="icmp_ln1721_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="1"/>
<pin id="126" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1721/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="trunc_ln1725_cast_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln1725_cast/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="sext_ln1347_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1347/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="sub_ln534_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="33" slack="2"/>
<pin id="140" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln534/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="sext_ln180_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="34" slack="0"/>
<pin id="144" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln180/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="sub_ln180_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="34" slack="0"/>
<pin id="149" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln180/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="34" slack="0"/>
<pin id="155" dir="0" index="2" bw="7" slack="0"/>
<pin id="156" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="select_ln180_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="34" slack="0"/>
<pin id="163" dir="0" index="2" bw="34" slack="0"/>
<pin id="164" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln180/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="sext_ln180_1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="34" slack="0"/>
<pin id="170" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln180_1/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="sub_ln180_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="1"/>
<pin id="175" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln180_1/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_2_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="64" slack="1"/>
<pin id="181" dir="0" index="2" bw="7" slack="0"/>
<pin id="182" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="select_ln180_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="64" slack="0"/>
<pin id="189" dir="0" index="2" bw="64" slack="1"/>
<pin id="190" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln180_1/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="icmp_ln1723_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="34" slack="0"/>
<pin id="196" dir="0" index="1" bw="64" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1723/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="select_ln1723_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="1"/>
<pin id="203" dir="0" index="2" bw="32" slack="1"/>
<pin id="204" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1723/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="select_ln1723_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="34" slack="0"/>
<pin id="211" dir="0" index="2" bw="64" slack="1"/>
<pin id="212" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1723_1/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="select_ln1723_2_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="34" slack="0"/>
<pin id="219" dir="0" index="2" bw="64" slack="1"/>
<pin id="220" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1723_2/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="mrv_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="96" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="1"/>
<pin id="227" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="mrv_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="96" slack="0"/>
<pin id="232" dir="0" index="1" bw="64" slack="1"/>
<pin id="233" dir="1" index="2" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/4 "/>
</bind>
</comp>

<comp id="236" class="1005" name="row_list_size_read_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="1"/>
<pin id="238" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="row_list_size_read "/>
</bind>
</comp>

<comp id="241" class="1005" name="projectionToRow_cast_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="34" slack="2"/>
<pin id="243" dir="1" index="1" bw="34" slack="2"/>
</pin_list>
<bind>
<opset="projectionToRow_cast "/>
</bind>
</comp>

<comp id="246" class="1005" name="add_ln1721_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1721 "/>
</bind>
</comp>

<comp id="251" class="1005" name="icmp_ln1721_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1721 "/>
</bind>
</comp>

<comp id="255" class="1005" name="row_list_addr_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="1"/>
<pin id="257" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="row_list_addr "/>
</bind>
</comp>

<comp id="260" class="1005" name="select_ln1723_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1723 "/>
</bind>
</comp>

<comp id="265" class="1005" name="select_ln1723_1_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="64" slack="1"/>
<pin id="267" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1723_1 "/>
</bind>
</comp>

<comp id="270" class="1005" name="select_ln1723_2_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="64" slack="1"/>
<pin id="272" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1723_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="22" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="68"><net_src comp="10" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="75"><net_src comp="65" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="76"><net_src comp="69" pin="4"/><net_sink comp="65" pin=0"/></net>

<net id="80"><net_src comp="12" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="77" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="88"><net_src comp="81" pin="4"/><net_sink comp="77" pin=0"/></net>

<net id="92"><net_src comp="10" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="89" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="100"><net_src comp="93" pin="4"/><net_sink comp="89" pin=0"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="112"><net_src comp="105" pin="4"/><net_sink comp="101" pin=0"/></net>

<net id="116"><net_src comp="40" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="121"><net_src comp="93" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="93" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="131"><net_src comp="93" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="136"><net_src comp="59" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="141"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="145"><net_src comp="137" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="28" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="137" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="30" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="137" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="32" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="165"><net_src comp="152" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="146" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="137" pin="2"/><net_sink comp="160" pin=2"/></net>

<net id="171"><net_src comp="160" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="22" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="101" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="34" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="101" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="36" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="191"><net_src comp="178" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="172" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="101" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="198"><net_src comp="168" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="186" pin="3"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="194" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="89" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="65" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="213"><net_src comp="194" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="142" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="77" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="221"><net_src comp="194" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="142" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="101" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="228"><net_src comp="38" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="65" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="224" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="77" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="46" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="244"><net_src comp="113" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="249"><net_src comp="117" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="254"><net_src comp="123" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="52" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="263"><net_src comp="200" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="268"><net_src comp="208" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="273"><net_src comp="216" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="105" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: mSP_findStartIndex : row_list | {2 3 }
	Port: mSP_findStartIndex : row_list_size | {1 }
	Port: mSP_findStartIndex : projectionToRow | {1 }
  - Chain level:
	State 1
	State 2
		add_ln1721 : 1
		icmp_ln1721 : 1
		br_ln1721 : 2
		trunc_ln1725_cast : 1
		row_list_addr : 2
		row_list_load : 3
	State 3
		sext_ln1347 : 1
		sub_ln534 : 2
		sext_ln180 : 3
		sub_ln180 : 3
		tmp : 3
		select_ln180 : 4
		sext_ln180_1 : 5
		select_ln180_1 : 1
		icmp_ln1723 : 6
		select_ln1723 : 7
		select_ln1723_1 : 7
		select_ln1723_2 : 7
	State 4
		mrv_1 : 1
		ret_ln1729 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |       select_ln180_fu_160       |    0    |    34   |
|          |      select_ln180_1_fu_186      |    0    |    63   |
|  select  |       select_ln1723_fu_200      |    0    |    32   |
|          |      select_ln1723_1_fu_208     |    0    |    63   |
|          |      select_ln1723_2_fu_216     |    0    |    63   |
|----------|---------------------------------|---------|---------|
|          |         sub_ln534_fu_137        |    0    |    40   |
|    sub   |         sub_ln180_fu_146        |    0    |    41   |
|          |        sub_ln180_1_fu_172       |    0    |    71   |
|----------|---------------------------------|---------|---------|
|   icmp   |        icmp_ln1721_fu_123       |    0    |    20   |
|          |        icmp_ln1723_fu_194       |    0    |    29   |
|----------|---------------------------------|---------|---------|
|    add   |        add_ln1721_fu_117        |    0    |    39   |
|----------|---------------------------------|---------|---------|
|   read   | projectionToRow_read_read_fu_40 |    0    |    0    |
|          |  row_list_size_read_read_fu_46  |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |   projectionToRow_cast_fu_113   |    0    |    0    |
|   sext   |        sext_ln1347_fu_133       |    0    |    0    |
|          |        sext_ln180_fu_142        |    0    |    0    |
|          |       sext_ln180_1_fu_168       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   zext   |     trunc_ln1725_cast_fu_128    |    0    |    0    |
|----------|---------------------------------|---------|---------|
| bitselect|            tmp_fu_152           |    0    |    0    |
|          |           tmp_2_fu_178          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|insertvalue|            mrv_fu_224           |    0    |    0    |
|          |           mrv_1_fu_230          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   495   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|       add_ln1721_reg_246      |   32   |
|      icmp_ln1721_reg_251      |    1   |
|            j_reg_89           |   32   |
|      p_x_assign_1_reg_101     |   64   |
|  projectionToRow_cast_reg_241 |   34   |
|     row_list_addr_reg_255     |    8   |
|   row_list_size_read_reg_236  |   32   |
|    select_ln1723_1_reg_265    |   64   |
|    select_ln1723_2_reg_270    |   64   |
|     select_ln1723_reg_260     |   32   |
|start_index_write_assign_reg_65|   32   |
|start_value_write_assign_reg_77|   64   |
+-------------------------------+--------+
|             Total             |   459  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
|         grp_access_fu_59        |  p0  |   2  |   8  |   16   ||    9    |
| start_index_write_assign_reg_65 |  p0  |   2  |  32  |   64   ||    9    |
| start_value_write_assign_reg_77 |  p0  |   2  |  64  |   128  ||    9    |
|             j_reg_89            |  p0  |   2  |  32  |   64   ||    9    |
|       p_x_assign_1_reg_101      |  p0  |   2  |  64  |   128  ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   400  ||  1.935  ||    45   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   495  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   45   |
|  Register |    -   |   459  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   459  |   540  |
+-----------+--------+--------+--------+
