{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 12 14:09:13 2012 " "Info: Processing started: Thu Jul 12 14:09:13 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off test -c test " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "test.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/test.bdf" { { 144 64 232 160 "clk_in" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clock:inst\|clk_out_sig " "Info: Detected ripple clock \"clock:inst\|clk_out_sig\" as buffer" {  } { { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock:inst\|clk_out_sig" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_in register clock:inst\|clk_sig\[3\] register clock:inst\|clk_sig\[14\] 66.81 MHz 14.967 ns Internal " "Info: Clock \"clk_in\" has Internal fmax of 66.81 MHz between source register \"clock:inst\|clk_sig\[3\]\" and destination register \"clock:inst\|clk_sig\[14\]\" (period= 14.967 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.258 ns + Longest register register " "Info: + Longest register to register delay is 14.258 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock:inst\|clk_sig\[3\] 1 REG LC_X12_Y10_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y10_N7; Fanout = 3; REG Node = 'clock:inst\|clk_sig\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock:inst|clk_sig[3] } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.590 ns) + CELL(0.747 ns) 3.337 ns clock:inst\|Add0~17 2 COMB LC_X8_Y9_N6 2 " "Info: 2: + IC(2.590 ns) + CELL(0.747 ns) = 3.337 ns; Loc. = LC_X8_Y9_N6; Fanout = 2; COMB Node = 'clock:inst\|Add0~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.337 ns" { clock:inst|clk_sig[3] clock:inst|Add0~17 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.460 ns clock:inst\|Add0~27 3 COMB LC_X8_Y9_N7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 3.460 ns; Loc. = LC_X8_Y9_N7; Fanout = 2; COMB Node = 'clock:inst\|Add0~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { clock:inst|Add0~17 clock:inst|Add0~27 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 4.275 ns clock:inst\|Add0~30 4 COMB LC_X8_Y9_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.815 ns) = 4.275 ns; Loc. = LC_X8_Y9_N8; Fanout = 2; COMB Node = 'clock:inst\|Add0~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { clock:inst|Add0~27 clock:inst|Add0~30 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.305 ns) + CELL(0.914 ns) 7.494 ns clock:inst\|Equal0~1 5 COMB LC_X9_Y10_N4 1 " "Info: 5: + IC(2.305 ns) + CELL(0.914 ns) = 7.494 ns; Loc. = LC_X9_Y10_N4; Fanout = 1; COMB Node = 'clock:inst\|Equal0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.219 ns" { clock:inst|Add0~30 clock:inst|Equal0~1 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.914 ns) 9.101 ns clock:inst\|Equal0~4 6 COMB LC_X9_Y10_N7 2 " "Info: 6: + IC(0.693 ns) + CELL(0.914 ns) = 9.101 ns; Loc. = LC_X9_Y10_N7; Fanout = 2; COMB Node = 'clock:inst\|Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { clock:inst|Equal0~1 clock:inst|Equal0~4 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.879 ns) + CELL(0.200 ns) 11.180 ns clock:inst\|Equal0~7 7 COMB LC_X10_Y8_N0 12 " "Info: 7: + IC(1.879 ns) + CELL(0.200 ns) = 11.180 ns; Loc. = LC_X10_Y8_N0; Fanout = 12; COMB Node = 'clock:inst\|Equal0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.079 ns" { clock:inst|Equal0~4 clock:inst|Equal0~7 } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.487 ns) + CELL(0.591 ns) 14.258 ns clock:inst\|clk_sig\[14\] 8 REG LC_X9_Y10_N8 3 " "Info: 8: + IC(2.487 ns) + CELL(0.591 ns) = 14.258 ns; Loc. = LC_X9_Y10_N8; Fanout = 3; REG Node = 'clock:inst\|clk_sig\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.078 ns" { clock:inst|Equal0~7 clock:inst|clk_sig[14] } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.304 ns ( 30.19 % ) " "Info: Total cell delay = 4.304 ns ( 30.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.954 ns ( 69.81 % ) " "Info: Total interconnect delay = 9.954 ns ( 69.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.258 ns" { clock:inst|clk_sig[3] clock:inst|Add0~17 clock:inst|Add0~27 clock:inst|Add0~30 clock:inst|Equal0~1 clock:inst|Equal0~4 clock:inst|Equal0~7 clock:inst|clk_sig[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.258 ns" { clock:inst|clk_sig[3] {} clock:inst|Add0~17 {} clock:inst|Add0~27 {} clock:inst|Add0~30 {} clock:inst|Equal0~1 {} clock:inst|Equal0~4 {} clock:inst|Equal0~7 {} clock:inst|clk_sig[14] {} } { 0.000ns 2.590ns 0.000ns 0.000ns 2.305ns 0.693ns 1.879ns 2.487ns } { 0.000ns 0.747ns 0.123ns 0.815ns 0.914ns 0.914ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 26 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 26; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/test.bdf" { { 144 64 232 160 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns clock:inst\|clk_sig\[14\] 2 REG LC_X9_Y10_N8 3 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X9_Y10_N8; Fanout = 3; REG Node = 'clock:inst\|clk_sig\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk_in clock:inst|clk_sig[14] } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in clock:inst|clk_sig[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} clock:inst|clk_sig[14] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 3.819 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 26 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 26; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/test.bdf" { { 144 64 232 160 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns clock:inst\|clk_sig\[3\] 2 REG LC_X12_Y10_N7 3 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X12_Y10_N7; Fanout = 3; REG Node = 'clock:inst\|clk_sig\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk_in clock:inst|clk_sig[3] } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in clock:inst|clk_sig[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} clock:inst|clk_sig[3] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in clock:inst|clk_sig[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} clock:inst|clk_sig[14] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in clock:inst|clk_sig[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} clock:inst|clk_sig[3] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.258 ns" { clock:inst|clk_sig[3] clock:inst|Add0~17 clock:inst|Add0~27 clock:inst|Add0~30 clock:inst|Equal0~1 clock:inst|Equal0~4 clock:inst|Equal0~7 clock:inst|clk_sig[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.258 ns" { clock:inst|clk_sig[3] {} clock:inst|Add0~17 {} clock:inst|Add0~27 {} clock:inst|Add0~30 {} clock:inst|Equal0~1 {} clock:inst|Equal0~4 {} clock:inst|Equal0~7 {} clock:inst|clk_sig[14] {} } { 0.000ns 2.590ns 0.000ns 0.000ns 2.305ns 0.693ns 1.879ns 2.487ns } { 0.000ns 0.747ns 0.123ns 0.815ns 0.914ns 0.914ns 0.200ns 0.591ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in clock:inst|clk_sig[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} clock:inst|clk_sig[14] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in clock:inst|clk_sig[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} clock:inst|clk_sig[3] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in led_out\[4\] led_8:inst1\|led_sig\[3\] 17.795 ns register " "Info: tco from clock \"clk_in\" to destination pin \"led_out\[4\]\" through register \"led_8:inst1\|led_sig\[3\]\" is 17.795 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 10.187 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 10.187 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 26 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 26; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/test.bdf" { { 144 64 232 160 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clock:inst\|clk_out_sig 2 REG LC_X10_Y8_N9 5 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X10_Y8_N9; Fanout = 5; REG Node = 'clock:inst\|clk_out_sig'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in clock:inst|clk_out_sig } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.074 ns) + CELL(0.918 ns) 10.187 ns led_8:inst1\|led_sig\[3\] 3 REG LC_X5_Y10_N8 10 " "Info: 3: + IC(5.074 ns) + CELL(0.918 ns) = 10.187 ns; Loc. = LC_X5_Y10_N8; Fanout = 10; REG Node = 'led_8:inst1\|led_sig\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.992 ns" { clock:inst|clk_out_sig led_8:inst1|led_sig[3] } "NODE_NAME" } } { "led_8.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/led_8.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 33.13 % ) " "Info: Total cell delay = 3.375 ns ( 33.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.812 ns ( 66.87 % ) " "Info: Total interconnect delay = 6.812 ns ( 66.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.187 ns" { clk_in clock:inst|clk_out_sig led_8:inst1|led_sig[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.187 ns" { clk_in {} clk_in~combout {} clock:inst|clk_out_sig {} led_8:inst1|led_sig[3] {} } { 0.000ns 0.000ns 1.738ns 5.074ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "led_8.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/led_8.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.232 ns + Longest register pin " "Info: + Longest register to pin delay is 7.232 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns led_8:inst1\|led_sig\[3\] 1 REG LC_X5_Y10_N8 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y10_N8; Fanout = 10; REG Node = 'led_8:inst1\|led_sig\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_8:inst1|led_sig[3] } "NODE_NAME" } } { "led_8.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/led_8.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.914 ns) 1.835 ns led_8:inst1\|Mux3~0 2 COMB LC_X5_Y10_N1 1 " "Info: 2: + IC(0.921 ns) + CELL(0.914 ns) = 1.835 ns; Loc. = LC_X5_Y10_N1; Fanout = 1; COMB Node = 'led_8:inst1\|Mux3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.835 ns" { led_8:inst1|led_sig[3] led_8:inst1|Mux3~0 } "NODE_NAME" } } { "led_8.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/led_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.075 ns) + CELL(2.322 ns) 7.232 ns led_out\[4\] 3 PIN PIN_5 0 " "Info: 3: + IC(3.075 ns) + CELL(2.322 ns) = 7.232 ns; Loc. = PIN_5; Fanout = 0; PIN Node = 'led_out\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.397 ns" { led_8:inst1|Mux3~0 led_out[4] } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/test.bdf" { { 216 656 832 232 "led_out\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 44.75 % ) " "Info: Total cell delay = 3.236 ns ( 44.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.996 ns ( 55.25 % ) " "Info: Total interconnect delay = 3.996 ns ( 55.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.232 ns" { led_8:inst1|led_sig[3] led_8:inst1|Mux3~0 led_out[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.232 ns" { led_8:inst1|led_sig[3] {} led_8:inst1|Mux3~0 {} led_out[4] {} } { 0.000ns 0.921ns 3.075ns } { 0.000ns 0.914ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.187 ns" { clk_in clock:inst|clk_out_sig led_8:inst1|led_sig[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.187 ns" { clk_in {} clk_in~combout {} clock:inst|clk_out_sig {} led_8:inst1|led_sig[3] {} } { 0.000ns 0.000ns 1.738ns 5.074ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.232 ns" { led_8:inst1|led_sig[3] led_8:inst1|Mux3~0 led_out[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.232 ns" { led_8:inst1|led_sig[3] {} led_8:inst1|Mux3~0 {} led_out[4] {} } { 0.000ns 0.921ns 3.075ns } { 0.000ns 0.914ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Peak virtual memory: 165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 12 14:09:14 2012 " "Info: Processing ended: Thu Jul 12 14:09:14 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
