Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: ad7866_driver.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ad7866_driver.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ad7866_driver"
Output Format                      : NGC
Target Device                      : xc7z010-3-clg400

---- Source Options
Top Module Name                    : ad7866_driver
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Xilinx\project\AD7866\ad7866_driver.vhd" into library work
Parsing entity <ad7866_driver>.
Parsing architecture <Behavioral> of entity <ad7866_driver>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <ad7866_driver> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ad7866_driver>.
    Related source file is "D:\Xilinx\project\AD7866\ad7866_driver.vhd".
    Found 1-bit register for signal <r_cs>.
    Found 12-bit register for signal <CurrentState[1]_dff_27_OUT>.
    Found 12-bit register for signal <CurrentState[1]_dff_28_OUT>.
    Found 1-bit register for signal <o_datavalid>.
    Found 4-bit register for signal <r_index>.
    Found 16-bit register for signal <r_Dout_A>.
    Found 16-bit register for signal <r_Dout_B>.
    Found 1-bit register for signal <o_channel>.
    Found 1-bit register for signal <r_channel>.
    Found 1-bit register for signal <i_reset_i_clk_DFF_39>.
    Found 1-bit register for signal <i_reset_i_clk_DFF_40>.
    Found 1-bit register for signal <i_reset_i_clk_DFF_41>.
    Found 1-bit register for signal <i_reset_i_clk_DFF_42>.
    Found 1-bit register for signal <i_reset_i_clk_DFF_43>.
    Found 1-bit register for signal <i_reset_i_clk_DFF_44>.
    Found 1-bit register for signal <i_reset_i_clk_DFF_45>.
    Found 1-bit register for signal <i_reset_i_clk_DFF_46>.
    Found 1-bit register for signal <i_reset_i_clk_DFF_47>.
    Found 1-bit register for signal <i_reset_i_clk_DFF_48>.
    Found 1-bit register for signal <i_reset_i_clk_DFF_49>.
    Found 1-bit register for signal <i_reset_i_clk_DFF_50>.
    Found 1-bit register for signal <i_reset_i_clk_DFF_51>.
    Found 1-bit register for signal <i_reset_i_clk_DFF_52>.
    Found 1-bit register for signal <i_reset_i_clk_DFF_53>.
    Found 1-bit register for signal <i_reset_i_clk_DFF_54>.
    Found 1-bit register for signal <i_reset_i_clk_DFF_55>.
    Found 1-bit register for signal <i_reset_i_clk_DFF_56>.
    Found 1-bit register for signal <i_reset_i_clk_DFF_57>.
    Found 1-bit register for signal <i_reset_i_clk_DFF_58>.
    Found 1-bit register for signal <i_reset_i_clk_DFF_59>.
    Found 1-bit register for signal <i_reset_i_clk_DFF_60>.
    Found 1-bit register for signal <i_reset_i_clk_DFF_61>.
    Found 1-bit register for signal <i_reset_i_clk_DFF_62>.
    Found 2-bit register for signal <CurrentState>.
    Found finite state machine <FSM_0> for signal <CurrentState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 4                                              |
    | Clock              | i_clk (rising_edge)                            |
    | Reset              | i_reset_INV_4_o (positive)                     |
    | Reset type         | synchronous                                    |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <r_index[3]_GND_3_o_add_1_OUT> created at line 51.
    Found 4-bit subtractor for signal <GND_3_o_GND_3_o_sub_3_OUT<3:0>> created at line 52.
    Found 1-bit tristate buffer for signal <o_Dout_A<11>> created at line 32
    Found 1-bit tristate buffer for signal <o_Dout_A<10>> created at line 32
    Found 1-bit tristate buffer for signal <o_Dout_A<9>> created at line 32
    Found 1-bit tristate buffer for signal <o_Dout_A<8>> created at line 32
    Found 1-bit tristate buffer for signal <o_Dout_A<7>> created at line 32
    Found 1-bit tristate buffer for signal <o_Dout_A<6>> created at line 32
    Found 1-bit tristate buffer for signal <o_Dout_A<5>> created at line 32
    Found 1-bit tristate buffer for signal <o_Dout_A<4>> created at line 32
    Found 1-bit tristate buffer for signal <o_Dout_A<3>> created at line 32
    Found 1-bit tristate buffer for signal <o_Dout_A<2>> created at line 32
    Found 1-bit tristate buffer for signal <o_Dout_A<1>> created at line 32
    Found 1-bit tristate buffer for signal <o_Dout_A<0>> created at line 32
    Found 1-bit tristate buffer for signal <o_Dout_B<11>> created at line 32
    Found 1-bit tristate buffer for signal <o_Dout_B<10>> created at line 32
    Found 1-bit tristate buffer for signal <o_Dout_B<9>> created at line 32
    Found 1-bit tristate buffer for signal <o_Dout_B<8>> created at line 32
    Found 1-bit tristate buffer for signal <o_Dout_B<7>> created at line 32
    Found 1-bit tristate buffer for signal <o_Dout_B<6>> created at line 32
    Found 1-bit tristate buffer for signal <o_Dout_B<5>> created at line 32
    Found 1-bit tristate buffer for signal <o_Dout_B<4>> created at line 32
    Found 1-bit tristate buffer for signal <o_Dout_B<3>> created at line 32
    Found 1-bit tristate buffer for signal <o_Dout_B<2>> created at line 32
    Found 1-bit tristate buffer for signal <o_Dout_B<1>> created at line 32
    Found 1-bit tristate buffer for signal <o_Dout_B<0>> created at line 32
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  88 D-type flip-flop(s).
	inferred  36 Multiplexer(s).
	inferred  24 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <ad7866_driver> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 1
 4-bit subtractor                                      : 1
# Registers                                            : 33
 1-bit register                                        : 28
 12-bit register                                       : 2
 16-bit register                                       : 2
 4-bit register                                        : 1
# Multiplexers                                         : 36
 1-bit 2-to-1 multiplexer                              : 33
 12-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 24
 1-bit tristate buffer                                 : 24
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ad7866_driver>.
The following registers are absorbed into counter <r_index>: 1 register on signal <r_index>.
Unit <ad7866_driver> synthesized (advanced).
WARNING:Xst:2677 - Node <r_Dout_A_0> of sequential type is unconnected in block <ad7866_driver>.
WARNING:Xst:2677 - Node <r_Dout_A_13> of sequential type is unconnected in block <ad7866_driver>.
WARNING:Xst:2677 - Node <r_Dout_A_15> of sequential type is unconnected in block <ad7866_driver>.
WARNING:Xst:2677 - Node <r_Dout_B_0> of sequential type is unconnected in block <ad7866_driver>.
WARNING:Xst:2677 - Node <r_Dout_B_13> of sequential type is unconnected in block <ad7866_driver>.
WARNING:Xst:2677 - Node <r_Dout_B_14> of sequential type is unconnected in block <ad7866_driver>.
WARNING:Xst:2677 - Node <r_Dout_B_15> of sequential type is unconnected in block <ad7866_driver>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit subtractor                                      : 1
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 77
 Flip-Flops                                            : 77
# Multiplexers                                         : 49
 1-bit 2-to-1 multiplexer                              : 49
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <i_reset_i_clk_DFF_40> in Unit <ad7866_driver> is equivalent to the following 23 FFs/Latches, which will be removed : <i_reset_i_clk_DFF_39> <i_reset_i_clk_DFF_43> <i_reset_i_clk_DFF_41> <i_reset_i_clk_DFF_42> <i_reset_i_clk_DFF_44> <i_reset_i_clk_DFF_45> <i_reset_i_clk_DFF_48> <i_reset_i_clk_DFF_46> <i_reset_i_clk_DFF_47> <i_reset_i_clk_DFF_51> <i_reset_i_clk_DFF_49> <i_reset_i_clk_DFF_50> <i_reset_i_clk_DFF_54> <i_reset_i_clk_DFF_52> <i_reset_i_clk_DFF_53> <i_reset_i_clk_DFF_57> <i_reset_i_clk_DFF_55> <i_reset_i_clk_DFF_56> <i_reset_i_clk_DFF_60> <i_reset_i_clk_DFF_58> <i_reset_i_clk_DFF_59> <i_reset_i_clk_DFF_61> <i_reset_i_clk_DFF_62> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <CurrentState[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 s0    | 00
 s1    | 01
 s2    | 10
 s3    | 11
-------------------
WARNING:Xst:2042 - Unit ad7866_driver: 24 internal tristates are replaced by logic (pull-up yes): N10, N11, N12, N13, N14, N15, N16, N17, N18, N19, N20, N21, N22, N23, N24, N25, N26, N3, N4, N5, N6, N7, N8, N9.

Optimizing unit <ad7866_driver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ad7866_driver, actual ratio is 0.
FlipFlop r_index_0 has been replicated 1 time(s)
FlipFlop r_index_1 has been replicated 1 time(s)
FlipFlop r_index_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 63
 Flip-Flops                                            : 63

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ad7866_driver.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 91
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 1
#      LUT3                        : 1
#      LUT4                        : 4
#      LUT5                        : 26
#      LUT6                        : 55
# FlipFlops/Latches                : 63
#      FD                          : 28
#      FDE                         : 32
#      FDR                         : 2
#      FDS                         : 1
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 34
#      IBUF                        : 4
#      OBUF                        : 6
#      OBUFT                       : 24

Device utilization summary:
---------------------------

Selected Device : 7z010clg400-3 


Slice Logic Utilization: 
 Number of Slice Registers:              63  out of  35200     0%  
 Number of Slice LUTs:                   90  out of  17600     0%  
    Number used as Logic:                90  out of  17600     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     91
   Number with an unused Flip Flop:      28  out of     91    30%  
   Number with an unused LUT:             1  out of     91     1%  
   Number of fully used LUT-FF pairs:    62  out of     91    68%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    100    34%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
i_clk                              | IBUF+BUFG              | 63    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.269ns (Maximum Frequency: 787.836MHz)
   Minimum input arrival time before clock: 0.987ns
   Maximum output required time after clock: 1.052ns
   Maximum combinational path delay: 0.612ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_clk'
  Clock period: 1.269ns (frequency: 787.836MHz)
  Total number of paths / destination ports: 490 / 95
-------------------------------------------------------------------------
Delay:               1.269ns (Levels of Logic = 1)
  Source:            r_index_1_1 (FF)
  Destination:       r_Dout_A_1 (FF)
  Source Clock:      i_clk rising
  Destination Clock: i_clk rising

  Data Path: r_index_1_1 to r_Dout_A_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.232   0.456  r_index_1_1 (r_index_1_1)
     LUT4:I0->O           25   0.043   0.385  _n0336_inv1_cepot (_n0336_inv1_cepot)
     FDE:CE                    0.153          r_Dout_A_1
    ----------------------------------------
    Total                      1.269ns (0.428ns logic, 0.841ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_clk'
  Total number of paths / destination ports: 88 / 63
-------------------------------------------------------------------------
Offset:              0.987ns (Levels of Logic = 2)
  Source:            i_reset (PAD)
  Destination:       CurrentState_FSM_FFd2 (FF)
  Destination Clock: i_clk rising

  Data Path: i_reset to CurrentState_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            58   0.000   0.390  i_reset_IBUF (i_reset_IBUF)
     INV:I->O              3   0.053   0.289  i_reset_inv1_INV_0 (i_reset_inv)
     FDR:R                     0.255          CurrentState_FSM_FFd2
    ----------------------------------------
    Total                      0.987ns (0.308ns logic, 0.679ns route)
                                       (31.2% logic, 68.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_clk'
  Total number of paths / destination ports: 53 / 29
-------------------------------------------------------------------------
Offset:              1.052ns (Levels of Logic = 2)
  Source:            i_reset_i_clk_DFF_40 (FF)
  Destination:       o_Dout_A<11> (PAD)
  Source Clock:      i_clk rising

  Data Path: i_reset_i_clk_DFF_40 to o_Dout_A<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              26   0.232   0.385  i_reset_i_clk_DFF_40 (i_reset_i_clk_DFF_40)
     INV:I->O             24   0.053   0.382  i_reset_i_clk_DFF_39_inv1_INV_0 (i_reset_i_clk_DFF_39_inv)
     OBUFT:T->O                0.000          o_Dout_A_11_OBUFT (o_Dout_A<11>)
    ----------------------------------------
    Total                      1.052ns (0.285ns logic, 0.767ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.612ns (Levels of Logic = 3)
  Source:            i_clk (PAD)
  Destination:       o_sclk (PAD)

  Data Path: i_clk to o_sclk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.000   0.289  i_clk_IBUF (i_clk_IBUF)
     LUT2:I1->O            1   0.043   0.279  Mmux_o_sclk11 (o_sclk_OBUF)
     OBUF:I->O                 0.000          o_sclk_OBUF (o_sclk)
    ----------------------------------------
    Total                      0.612ns (0.043ns logic, 0.569ns route)
                                       (7.0% logic, 93.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock i_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clk          |    1.269|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.91 secs
 
--> 

Total memory usage is 4617508 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    1 (   0 filtered)

