<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `&#x2F;home&#x2F;s7rul&#x2F;.cargo&#x2F;registry&#x2F;src&#x2F;github.com-1ecc6299db9ec823&#x2F;stm32f4-0.14.0&#x2F;src&#x2F;stm32f411&#x2F;otg_fs_device.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>otg_fs_device.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../../storage.js"></script><script src="../../../crates.js"></script><script defer src="../../../main.js"></script><script defer src="../../../source-script.js"></script><script defer src="../../../source-files.js"></script>
    <noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu" role="button">&#9776;</div><a class="sidebar-logo" href="../../../stm32f4/index.html"><div class="logo-container"><img class="rust-logo" src="../../../rust-logo.png" alt="logo"></div>
        </a></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../../stm32f4/index.html"><img class="rust-logo" src="../../../rust-logo.png" alt="logo"></a><nav class="sub"><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu" title="themes"><img width="18" height="18" alt="Pick another theme!" src="../../../brush.svg"></button><div id="theme-choices" role="menu"></div></div><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><button type="button" id="help-button" title="help">?</button><a id="settings-menu" href="../../../settings.html" title="settings"><img width="18" height="18" alt="Change settings" src="../../../wheel.svg"></a></div></form></nav></div><section id="main-content" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">  1</span>
<span id="2">  2</span>
<span id="3">  3</span>
<span id="4">  4</span>
<span id="5">  5</span>
<span id="6">  6</span>
<span id="7">  7</span>
<span id="8">  8</span>
<span id="9">  9</span>
<span id="10"> 10</span>
<span id="11"> 11</span>
<span id="12"> 12</span>
<span id="13"> 13</span>
<span id="14"> 14</span>
<span id="15"> 15</span>
<span id="16"> 16</span>
<span id="17"> 17</span>
<span id="18"> 18</span>
<span id="19"> 19</span>
<span id="20"> 20</span>
<span id="21"> 21</span>
<span id="22"> 22</span>
<span id="23"> 23</span>
<span id="24"> 24</span>
<span id="25"> 25</span>
<span id="26"> 26</span>
<span id="27"> 27</span>
<span id="28"> 28</span>
<span id="29"> 29</span>
<span id="30"> 30</span>
<span id="31"> 31</span>
<span id="32"> 32</span>
<span id="33"> 33</span>
<span id="34"> 34</span>
<span id="35"> 35</span>
<span id="36"> 36</span>
<span id="37"> 37</span>
<span id="38"> 38</span>
<span id="39"> 39</span>
<span id="40"> 40</span>
<span id="41"> 41</span>
<span id="42"> 42</span>
<span id="43"> 43</span>
<span id="44"> 44</span>
<span id="45"> 45</span>
<span id="46"> 46</span>
<span id="47"> 47</span>
<span id="48"> 48</span>
<span id="49"> 49</span>
<span id="50"> 50</span>
<span id="51"> 51</span>
<span id="52"> 52</span>
<span id="53"> 53</span>
<span id="54"> 54</span>
<span id="55"> 55</span>
<span id="56"> 56</span>
<span id="57"> 57</span>
<span id="58"> 58</span>
<span id="59"> 59</span>
<span id="60"> 60</span>
<span id="61"> 61</span>
<span id="62"> 62</span>
<span id="63"> 63</span>
<span id="64"> 64</span>
<span id="65"> 65</span>
<span id="66"> 66</span>
<span id="67"> 67</span>
<span id="68"> 68</span>
<span id="69"> 69</span>
<span id="70"> 70</span>
<span id="71"> 71</span>
<span id="72"> 72</span>
<span id="73"> 73</span>
<span id="74"> 74</span>
<span id="75"> 75</span>
<span id="76"> 76</span>
<span id="77"> 77</span>
<span id="78"> 78</span>
<span id="79"> 79</span>
<span id="80"> 80</span>
<span id="81"> 81</span>
<span id="82"> 82</span>
<span id="83"> 83</span>
<span id="84"> 84</span>
<span id="85"> 85</span>
<span id="86"> 86</span>
<span id="87"> 87</span>
<span id="88"> 88</span>
<span id="89"> 89</span>
<span id="90"> 90</span>
<span id="91"> 91</span>
<span id="92"> 92</span>
<span id="93"> 93</span>
<span id="94"> 94</span>
<span id="95"> 95</span>
<span id="96"> 96</span>
<span id="97"> 97</span>
<span id="98"> 98</span>
<span id="99"> 99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
</pre><pre class="rust"><code><span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">r&quot;Register block&quot;</span>]</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">RegisterBlock</span> {
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x00 - OTG_FS device configuration register (OTG_FS_DCFG)&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">dcfg</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">dcfg::DCFG_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x04 - OTG_FS device control register (OTG_FS_DCTL)&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">dctl</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">dctl::DCTL_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x08 - OTG_FS device status register (OTG_FS_DSTS)&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">dsts</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">dsts::DSTS_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved3</span>: [<span class="ident">u8</span>; <span class="number">0x04</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x10 - OTG_FS device IN endpoint common interrupt mask register (OTG_FS_DIEPMSK)&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">diepmsk</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">diepmsk::DIEPMSK_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x14 - OTG_FS device OUT endpoint common interrupt mask register (OTG_FS_DOEPMSK)&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">doepmsk</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">doepmsk::DOEPMSK_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x18 - OTG_FS device all endpoints interrupt register (OTG_FS_DAINT)&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">daint</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">daint::DAINT_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1c - OTG_FS all endpoints interrupt mask register (OTG_FS_DAINTMSK)&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">daintmsk</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">daintmsk::DAINTMSK_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved7</span>: [<span class="ident">u8</span>; <span class="number">0x08</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x28 - OTG_FS device VBUS discharge time register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">dvbusdis</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">dvbusdis::DVBUSDIS_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x2c - OTG_FS device VBUS pulsing time register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">dvbuspulse</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">dvbuspulse::DVBUSPULSE_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved9</span>: [<span class="ident">u8</span>; <span class="number">0x04</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x34 - OTG_FS device IN endpoint FIFO empty interrupt mask register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">diepempmsk</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">diepempmsk::DIEPEMPMSK_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved10</span>: [<span class="ident">u8</span>; <span class="number">0xc8</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x100 - OTG_FS device control IN endpoint 0 control register (OTG_FS_DIEPCTL0)&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">diepctl0</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">diepctl0::DIEPCTL0_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved11</span>: [<span class="ident">u8</span>; <span class="number">0x04</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x108 - device endpoint-x interrupt register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">diepint0</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">diepint0::DIEPINT0_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved12</span>: [<span class="ident">u8</span>; <span class="number">0x04</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x110 - device endpoint-0 transfer size register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">dieptsiz0</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">dieptsiz0::DIEPTSIZ0_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved13</span>: [<span class="ident">u8</span>; <span class="number">0x04</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x118 - OTG_FS device IN endpoint transmit FIFO status register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">dtxfsts0</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">dtxfsts0::DTXFSTS0_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved14</span>: [<span class="ident">u8</span>; <span class="number">0x04</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x120 - OTG device endpoint-1 control register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">diepctl1</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">diepctl::DIEPCTL_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved15</span>: [<span class="ident">u8</span>; <span class="number">0x04</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x128 - device endpoint-1 interrupt register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">diepint1</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">diepint1::DIEPINT1_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved16</span>: [<span class="ident">u8</span>; <span class="number">0x04</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x130 - device endpoint-1 transfer size register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">dieptsiz1</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">dieptsiz1::DIEPTSIZ1_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved17</span>: [<span class="ident">u8</span>; <span class="number">0x04</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x138 - OTG_FS device IN endpoint transmit FIFO status register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">dtxfsts1</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">dtxfsts1::DTXFSTS1_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved18</span>: [<span class="ident">u8</span>; <span class="number">0x04</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x140 - OTG device endpoint-1 control register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">diepctl2</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">diepctl::DIEPCTL_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved19</span>: [<span class="ident">u8</span>; <span class="number">0x04</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x148 - device endpoint-2 interrupt register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">diepint2</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">diepint2::DIEPINT2_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved20</span>: [<span class="ident">u8</span>; <span class="number">0x04</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x150 - device endpoint-2 transfer size register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">dieptsiz2</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">dieptsiz2::DIEPTSIZ2_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved21</span>: [<span class="ident">u8</span>; <span class="number">0x04</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x158 - OTG_FS device IN endpoint transmit FIFO status register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">dtxfsts2</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">dtxfsts2::DTXFSTS2_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved22</span>: [<span class="ident">u8</span>; <span class="number">0x04</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x160 - OTG device endpoint-1 control register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">diepctl3</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">diepctl::DIEPCTL_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved23</span>: [<span class="ident">u8</span>; <span class="number">0x04</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x168 - device endpoint-3 interrupt register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">diepint3</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">diepint3::DIEPINT3_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved24</span>: [<span class="ident">u8</span>; <span class="number">0x04</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x170 - device endpoint-3 transfer size register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">dieptsiz3</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">dieptsiz3::DIEPTSIZ3_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved25</span>: [<span class="ident">u8</span>; <span class="number">0x04</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x178 - OTG_FS device IN endpoint transmit FIFO status register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">dtxfsts3</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">dtxfsts3::DTXFSTS3_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved26</span>: [<span class="ident">u8</span>; <span class="number">0x0184</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x300 - device endpoint-0 control register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">doepctl0</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">doepctl0::DOEPCTL0_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved27</span>: [<span class="ident">u8</span>; <span class="number">0x04</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x308 - device endpoint-0 interrupt register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">doepint0</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">doepint0::DOEPINT0_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved28</span>: [<span class="ident">u8</span>; <span class="number">0x04</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x310 - device OUT endpoint-0 transfer size register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">doeptsiz0</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">doeptsiz0::DOEPTSIZ0_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved29</span>: [<span class="ident">u8</span>; <span class="number">0x0c</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x320 - device endpoint-1 control register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">doepctl1</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">doepctl::DOEPCTL_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved30</span>: [<span class="ident">u8</span>; <span class="number">0x04</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x328 - device endpoint-1 interrupt register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">doepint1</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">doepint1::DOEPINT1_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved31</span>: [<span class="ident">u8</span>; <span class="number">0x04</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x330 - device OUT endpoint-1 transfer size register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">doeptsiz1</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">doeptsiz1::DOEPTSIZ1_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved32</span>: [<span class="ident">u8</span>; <span class="number">0x0c</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x340 - device endpoint-1 control register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">doepctl2</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">doepctl::DOEPCTL_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved33</span>: [<span class="ident">u8</span>; <span class="number">0x04</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x348 - device endpoint-2 interrupt register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">doepint2</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">doepint2::DOEPINT2_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved34</span>: [<span class="ident">u8</span>; <span class="number">0x04</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x350 - device OUT endpoint-2 transfer size register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">doeptsiz2</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">doeptsiz2::DOEPTSIZ2_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved35</span>: [<span class="ident">u8</span>; <span class="number">0x0c</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x360 - device endpoint-1 control register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">doepctl3</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">doepctl::DOEPCTL_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved36</span>: [<span class="ident">u8</span>; <span class="number">0x04</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x368 - device endpoint-3 interrupt register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">doepint3</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">doepint3::DOEPINT3_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved37</span>: [<span class="ident">u8</span>; <span class="number">0x04</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x370 - device OUT endpoint-3 transfer size register&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">doeptsiz3</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">doeptsiz3::DOEPTSIZ3_SPEC</span><span class="op">&gt;</span>,
}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;DCFG register accessor: an alias for `Reg&lt;DCFG_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">DCFG</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">dcfg::DCFG_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS device configuration register (OTG_FS_DCFG)&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">dcfg</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;DCTL register accessor: an alias for `Reg&lt;DCTL_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">DCTL</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">dctl::DCTL_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS device control register (OTG_FS_DCTL)&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">dctl</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;DSTS register accessor: an alias for `Reg&lt;DSTS_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">DSTS</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">dsts::DSTS_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS device status register (OTG_FS_DSTS)&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">dsts</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;DIEPMSK register accessor: an alias for `Reg&lt;DIEPMSK_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">DIEPMSK</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">diepmsk::DIEPMSK_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS device IN endpoint common interrupt mask register (OTG_FS_DIEPMSK)&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">diepmsk</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;DOEPMSK register accessor: an alias for `Reg&lt;DOEPMSK_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">DOEPMSK</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">doepmsk::DOEPMSK_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS device OUT endpoint common interrupt mask register (OTG_FS_DOEPMSK)&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">doepmsk</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;DAINT register accessor: an alias for `Reg&lt;DAINT_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">DAINT</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">daint::DAINT_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS device all endpoints interrupt register (OTG_FS_DAINT)&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">daint</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;DAINTMSK register accessor: an alias for `Reg&lt;DAINTMSK_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">DAINTMSK</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">daintmsk::DAINTMSK_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS all endpoints interrupt mask register (OTG_FS_DAINTMSK)&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">daintmsk</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;DVBUSDIS register accessor: an alias for `Reg&lt;DVBUSDIS_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">DVBUSDIS</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">dvbusdis::DVBUSDIS_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS device VBUS discharge time register&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">dvbusdis</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;DVBUSPULSE register accessor: an alias for `Reg&lt;DVBUSPULSE_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">DVBUSPULSE</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">dvbuspulse::DVBUSPULSE_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS device VBUS pulsing time register&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">dvbuspulse</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;DIEPEMPMSK register accessor: an alias for `Reg&lt;DIEPEMPMSK_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">DIEPEMPMSK</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">diepempmsk::DIEPEMPMSK_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS device IN endpoint FIFO empty interrupt mask register&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">diepempmsk</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;DIEPCTL0 register accessor: an alias for `Reg&lt;DIEPCTL0_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">DIEPCTL0</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">diepctl0::DIEPCTL0_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS device control IN endpoint 0 control register (OTG_FS_DIEPCTL0)&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">diepctl0</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;DIEPCTL register accessor: an alias for `Reg&lt;DIEPCTL_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">DIEPCTL</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">diepctl::DIEPCTL_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG device endpoint-1 control register&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">diepctl</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;DOEPCTL0 register accessor: an alias for `Reg&lt;DOEPCTL0_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">DOEPCTL0</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">doepctl0::DOEPCTL0_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;device endpoint-0 control register&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">doepctl0</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;DOEPCTL register accessor: an alias for `Reg&lt;DOEPCTL_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">DOEPCTL</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">doepctl::DOEPCTL_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;device endpoint-1 control register&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">doepctl</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;DIEPINT0 register accessor: an alias for `Reg&lt;DIEPINT0_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">DIEPINT0</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">diepint0::DIEPINT0_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;device endpoint-x interrupt register&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">diepint0</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;DIEPINT1 register accessor: an alias for `Reg&lt;DIEPINT1_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">DIEPINT1</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">diepint1::DIEPINT1_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;device endpoint-1 interrupt register&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">diepint1</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;DIEPINT2 register accessor: an alias for `Reg&lt;DIEPINT2_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">DIEPINT2</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">diepint2::DIEPINT2_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;device endpoint-2 interrupt register&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">diepint2</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;DIEPINT3 register accessor: an alias for `Reg&lt;DIEPINT3_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">DIEPINT3</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">diepint3::DIEPINT3_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;device endpoint-3 interrupt register&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">diepint3</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;DOEPINT0 register accessor: an alias for `Reg&lt;DOEPINT0_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">DOEPINT0</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">doepint0::DOEPINT0_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;device endpoint-0 interrupt register&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">doepint0</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;DOEPINT1 register accessor: an alias for `Reg&lt;DOEPINT1_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">DOEPINT1</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">doepint1::DOEPINT1_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;device endpoint-1 interrupt register&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">doepint1</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;DOEPINT2 register accessor: an alias for `Reg&lt;DOEPINT2_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">DOEPINT2</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">doepint2::DOEPINT2_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;device endpoint-2 interrupt register&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">doepint2</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;DOEPINT3 register accessor: an alias for `Reg&lt;DOEPINT3_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">DOEPINT3</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">doepint3::DOEPINT3_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;device endpoint-3 interrupt register&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">doepint3</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;DIEPTSIZ0 register accessor: an alias for `Reg&lt;DIEPTSIZ0_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">DIEPTSIZ0</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">dieptsiz0::DIEPTSIZ0_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;device endpoint-0 transfer size register&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">dieptsiz0</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;DOEPTSIZ0 register accessor: an alias for `Reg&lt;DOEPTSIZ0_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">DOEPTSIZ0</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">doeptsiz0::DOEPTSIZ0_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;device OUT endpoint-0 transfer size register&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">doeptsiz0</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;DIEPTSIZ1 register accessor: an alias for `Reg&lt;DIEPTSIZ1_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">DIEPTSIZ1</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">dieptsiz1::DIEPTSIZ1_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;device endpoint-1 transfer size register&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">dieptsiz1</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;DIEPTSIZ2 register accessor: an alias for `Reg&lt;DIEPTSIZ2_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">DIEPTSIZ2</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">dieptsiz2::DIEPTSIZ2_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;device endpoint-2 transfer size register&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">dieptsiz2</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;DIEPTSIZ3 register accessor: an alias for `Reg&lt;DIEPTSIZ3_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">DIEPTSIZ3</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">dieptsiz3::DIEPTSIZ3_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;device endpoint-3 transfer size register&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">dieptsiz3</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;DTXFSTS0 register accessor: an alias for `Reg&lt;DTXFSTS0_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">DTXFSTS0</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">dtxfsts0::DTXFSTS0_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS device IN endpoint transmit FIFO status register&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">dtxfsts0</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;DTXFSTS1 register accessor: an alias for `Reg&lt;DTXFSTS1_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">DTXFSTS1</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">dtxfsts1::DTXFSTS1_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS device IN endpoint transmit FIFO status register&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">dtxfsts1</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;DTXFSTS2 register accessor: an alias for `Reg&lt;DTXFSTS2_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">DTXFSTS2</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">dtxfsts2::DTXFSTS2_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS device IN endpoint transmit FIFO status register&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">dtxfsts2</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;DTXFSTS3 register accessor: an alias for `Reg&lt;DTXFSTS3_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">DTXFSTS3</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">dtxfsts3::DTXFSTS3_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;OTG_FS device IN endpoint transmit FIFO status register&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">dtxfsts3</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;DOEPTSIZ1 register accessor: an alias for `Reg&lt;DOEPTSIZ1_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">DOEPTSIZ1</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">doeptsiz1::DOEPTSIZ1_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;device OUT endpoint-1 transfer size register&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">doeptsiz1</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;DOEPTSIZ2 register accessor: an alias for `Reg&lt;DOEPTSIZ2_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">DOEPTSIZ2</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">doeptsiz2::DOEPTSIZ2_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;device OUT endpoint-2 transfer size register&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">doeptsiz2</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;DOEPTSIZ3 register accessor: an alias for `Reg&lt;DOEPTSIZ3_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">DOEPTSIZ3</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">doeptsiz3::DOEPTSIZ3_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;device OUT endpoint-3 transfer size register&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">doeptsiz3</span>;
</code></pre></div>
</section><section id="search" class="content hidden"></section></div></main><div id="rustdoc-vars" data-root-path="../../../" data-current-crate="stm32f4" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.59.0 (9d1b2106e 2022-02-23)" ></div>
</body></html>