Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date         : Mon Dec 07 00:29:03 2015
| Host         : maicuong running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file CONTROLLOR_VHDL_timing_summary_routed.rpt -rpx CONTROLLOR_VHDL_timing_summary_routed.rpx
| Design       : CONTROLLOR_VHDL
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.383     -492.116                    651                 2882        0.031        0.000                      0                 2882        0.500        0.000                       0                  1312  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 1.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.383     -492.116                    651                 2882        0.031        0.000                      0                 2882        0.500        0.000                       0                  1312  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          651  Failing Endpoints,  Worst Slack       -3.383ns,  Total Violation     -492.116ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.383ns  (required time - arrival time)
  Source:                 FILE_INPUT/alt_top_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            FILE_INPUT/STR_TEXT_reg[1][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.951ns  (logic 2.085ns (19.039%)  route 8.866ns (80.961%))
  Logic Levels:           10  (LUT3=2 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.681ns = ( 12.681 - 8.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        1.678     5.130    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  FILE_INPUT/alt_top_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.518     5.648 r  FILE_INPUT/alt_top_reg[1]/Q
                         net (fo=123, routed)         1.040     6.688    FILE_INPUT/alt_top_reg[1]
    SLICE_X34Y50         LUT3 (Prop_lut3_I1_O)        0.124     6.812 r  FILE_INPUT/cmd_read_no[4]_i_44/O
                         net (fo=21, routed)          0.847     7.659    FILE_INPUT/cmd_read_no[4]_i_44_n_0
    SLICE_X40Y52         MUXF7 (Prop_muxf7_S_O)       0.276     7.935 r  FILE_INPUT/cmd_read_no_reg[2]_i_38/O
                         net (fo=1, routed)           0.652     8.588    FILE_INPUT/cmd_read_no_reg[2]_i_38_n_0
    SLICE_X39Y52         LUT3 (Prop_lut3_I1_O)        0.299     8.887 r  FILE_INPUT/cmd_read_no[2]_i_26/O
                         net (fo=1, routed)           0.446     9.333    FILE_INPUT/cmd_read_no[2]_i_26_n_0
    SLICE_X38Y55         LUT6 (Prop_lut6_I5_O)        0.124     9.457 r  FILE_INPUT/cmd_read_no[2]_i_15/O
                         net (fo=1, routed)           0.862    10.319    FILE_INPUT/cmd_read_no[2]_i_15_n_0
    SLICE_X29Y57         LUT6 (Prop_lut6_I5_O)        0.124    10.443 r  FILE_INPUT/cmd_read_no[2]_i_8/O
                         net (fo=1, routed)           0.997    11.439    FILE_INPUT/cmd_read_no[2]_i_8_n_0
    SLICE_X19Y58         LUT6 (Prop_lut6_I5_O)        0.124    11.563 r  FILE_INPUT/cmd_read_no[2]_i_2/O
                         net (fo=50, routed)          1.127    12.691    FILE_INPUT/cmd_read_no1_out[2]
    SLICE_X15Y56         LUT5 (Prop_lut5_I2_O)        0.124    12.815 f  FILE_INPUT/NEXT_RDY_i_12/O
                         net (fo=1, routed)           0.808    13.623    FILE_INPUT/NEXT_RDY_i_12_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I0_O)        0.124    13.747 r  FILE_INPUT/NEXT_RDY_i_4/O
                         net (fo=8, routed)           0.850    14.597    FILE_INPUT/NEXT_RDY_i_4_n_0
    SLICE_X17Y57         LUT5 (Prop_lut5_I1_O)        0.124    14.721 r  FILE_INPUT/ID[0]_i_1/O
                         net (fo=5, routed)           0.875    15.596    FILE_INPUT/command_array[1][id][0]
    SLICE_X16Y55         LUT5 (Prop_lut5_I1_O)        0.124    15.720 r  FILE_INPUT/STR_TEXT[1][6]_i_1/O
                         net (fo=14, routed)          0.362    16.082    FILE_INPUT/STR_TEXT[1][6]_i_1_n_0
    SLICE_X18Y56         FDRE                                         r  FILE_INPUT/STR_TEXT_reg[1][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        1.487    12.681    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X18Y56         FDRE                                         r  FILE_INPUT/STR_TEXT_reg[1][1]/C
                         clock pessimism              0.258    12.939    
                         clock uncertainty           -0.035    12.904    
    SLICE_X18Y56         FDRE (Setup_fdre_C_CE)      -0.205    12.699    FILE_INPUT/STR_TEXT_reg[1][1]
  -------------------------------------------------------------------
                         required time                         12.699    
                         arrival time                         -16.082    
  -------------------------------------------------------------------
                         slack                                 -3.383    

Slack (VIOLATED) :        -3.383ns  (required time - arrival time)
  Source:                 FILE_INPUT/alt_top_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            FILE_INPUT/STR_TEXT_reg[2][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.951ns  (logic 2.085ns (19.039%)  route 8.866ns (80.961%))
  Logic Levels:           10  (LUT3=2 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.681ns = ( 12.681 - 8.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        1.678     5.130    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  FILE_INPUT/alt_top_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.518     5.648 r  FILE_INPUT/alt_top_reg[1]/Q
                         net (fo=123, routed)         1.040     6.688    FILE_INPUT/alt_top_reg[1]
    SLICE_X34Y50         LUT3 (Prop_lut3_I1_O)        0.124     6.812 r  FILE_INPUT/cmd_read_no[4]_i_44/O
                         net (fo=21, routed)          0.847     7.659    FILE_INPUT/cmd_read_no[4]_i_44_n_0
    SLICE_X40Y52         MUXF7 (Prop_muxf7_S_O)       0.276     7.935 r  FILE_INPUT/cmd_read_no_reg[2]_i_38/O
                         net (fo=1, routed)           0.652     8.588    FILE_INPUT/cmd_read_no_reg[2]_i_38_n_0
    SLICE_X39Y52         LUT3 (Prop_lut3_I1_O)        0.299     8.887 r  FILE_INPUT/cmd_read_no[2]_i_26/O
                         net (fo=1, routed)           0.446     9.333    FILE_INPUT/cmd_read_no[2]_i_26_n_0
    SLICE_X38Y55         LUT6 (Prop_lut6_I5_O)        0.124     9.457 r  FILE_INPUT/cmd_read_no[2]_i_15/O
                         net (fo=1, routed)           0.862    10.319    FILE_INPUT/cmd_read_no[2]_i_15_n_0
    SLICE_X29Y57         LUT6 (Prop_lut6_I5_O)        0.124    10.443 r  FILE_INPUT/cmd_read_no[2]_i_8/O
                         net (fo=1, routed)           0.997    11.439    FILE_INPUT/cmd_read_no[2]_i_8_n_0
    SLICE_X19Y58         LUT6 (Prop_lut6_I5_O)        0.124    11.563 r  FILE_INPUT/cmd_read_no[2]_i_2/O
                         net (fo=50, routed)          1.127    12.691    FILE_INPUT/cmd_read_no1_out[2]
    SLICE_X15Y56         LUT5 (Prop_lut5_I2_O)        0.124    12.815 f  FILE_INPUT/NEXT_RDY_i_12/O
                         net (fo=1, routed)           0.808    13.623    FILE_INPUT/NEXT_RDY_i_12_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I0_O)        0.124    13.747 r  FILE_INPUT/NEXT_RDY_i_4/O
                         net (fo=8, routed)           0.850    14.597    FILE_INPUT/NEXT_RDY_i_4_n_0
    SLICE_X17Y57         LUT5 (Prop_lut5_I1_O)        0.124    14.721 r  FILE_INPUT/ID[0]_i_1/O
                         net (fo=5, routed)           0.875    15.596    FILE_INPUT/command_array[1][id][0]
    SLICE_X16Y55         LUT5 (Prop_lut5_I1_O)        0.124    15.720 r  FILE_INPUT/STR_TEXT[1][6]_i_1/O
                         net (fo=14, routed)          0.362    16.082    FILE_INPUT/STR_TEXT[1][6]_i_1_n_0
    SLICE_X18Y56         FDRE                                         r  FILE_INPUT/STR_TEXT_reg[2][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        1.487    12.681    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X18Y56         FDRE                                         r  FILE_INPUT/STR_TEXT_reg[2][2]/C
                         clock pessimism              0.258    12.939    
                         clock uncertainty           -0.035    12.904    
    SLICE_X18Y56         FDRE (Setup_fdre_C_CE)      -0.205    12.699    FILE_INPUT/STR_TEXT_reg[2][2]
  -------------------------------------------------------------------
                         required time                         12.699    
                         arrival time                         -16.082    
  -------------------------------------------------------------------
                         slack                                 -3.383    

Slack (VIOLATED) :        -3.383ns  (required time - arrival time)
  Source:                 FILE_INPUT/alt_top_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            FILE_INPUT/STR_TEXT_reg[2][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.951ns  (logic 2.085ns (19.039%)  route 8.866ns (80.961%))
  Logic Levels:           10  (LUT3=2 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.681ns = ( 12.681 - 8.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        1.678     5.130    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  FILE_INPUT/alt_top_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.518     5.648 r  FILE_INPUT/alt_top_reg[1]/Q
                         net (fo=123, routed)         1.040     6.688    FILE_INPUT/alt_top_reg[1]
    SLICE_X34Y50         LUT3 (Prop_lut3_I1_O)        0.124     6.812 r  FILE_INPUT/cmd_read_no[4]_i_44/O
                         net (fo=21, routed)          0.847     7.659    FILE_INPUT/cmd_read_no[4]_i_44_n_0
    SLICE_X40Y52         MUXF7 (Prop_muxf7_S_O)       0.276     7.935 r  FILE_INPUT/cmd_read_no_reg[2]_i_38/O
                         net (fo=1, routed)           0.652     8.588    FILE_INPUT/cmd_read_no_reg[2]_i_38_n_0
    SLICE_X39Y52         LUT3 (Prop_lut3_I1_O)        0.299     8.887 r  FILE_INPUT/cmd_read_no[2]_i_26/O
                         net (fo=1, routed)           0.446     9.333    FILE_INPUT/cmd_read_no[2]_i_26_n_0
    SLICE_X38Y55         LUT6 (Prop_lut6_I5_O)        0.124     9.457 r  FILE_INPUT/cmd_read_no[2]_i_15/O
                         net (fo=1, routed)           0.862    10.319    FILE_INPUT/cmd_read_no[2]_i_15_n_0
    SLICE_X29Y57         LUT6 (Prop_lut6_I5_O)        0.124    10.443 r  FILE_INPUT/cmd_read_no[2]_i_8/O
                         net (fo=1, routed)           0.997    11.439    FILE_INPUT/cmd_read_no[2]_i_8_n_0
    SLICE_X19Y58         LUT6 (Prop_lut6_I5_O)        0.124    11.563 r  FILE_INPUT/cmd_read_no[2]_i_2/O
                         net (fo=50, routed)          1.127    12.691    FILE_INPUT/cmd_read_no1_out[2]
    SLICE_X15Y56         LUT5 (Prop_lut5_I2_O)        0.124    12.815 f  FILE_INPUT/NEXT_RDY_i_12/O
                         net (fo=1, routed)           0.808    13.623    FILE_INPUT/NEXT_RDY_i_12_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I0_O)        0.124    13.747 r  FILE_INPUT/NEXT_RDY_i_4/O
                         net (fo=8, routed)           0.850    14.597    FILE_INPUT/NEXT_RDY_i_4_n_0
    SLICE_X17Y57         LUT5 (Prop_lut5_I1_O)        0.124    14.721 r  FILE_INPUT/ID[0]_i_1/O
                         net (fo=5, routed)           0.875    15.596    FILE_INPUT/command_array[1][id][0]
    SLICE_X16Y55         LUT5 (Prop_lut5_I1_O)        0.124    15.720 r  FILE_INPUT/STR_TEXT[1][6]_i_1/O
                         net (fo=14, routed)          0.362    16.082    FILE_INPUT/STR_TEXT[1][6]_i_1_n_0
    SLICE_X18Y56         FDRE                                         r  FILE_INPUT/STR_TEXT_reg[2][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        1.487    12.681    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X18Y56         FDRE                                         r  FILE_INPUT/STR_TEXT_reg[2][5]/C
                         clock pessimism              0.258    12.939    
                         clock uncertainty           -0.035    12.904    
    SLICE_X18Y56         FDRE (Setup_fdre_C_CE)      -0.205    12.699    FILE_INPUT/STR_TEXT_reg[2][5]
  -------------------------------------------------------------------
                         required time                         12.699    
                         arrival time                         -16.082    
  -------------------------------------------------------------------
                         slack                                 -3.383    

Slack (VIOLATED) :        -3.383ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            FILE_INPUT/STR_TEXT_reg[1][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.083ns  (logic 2.323ns (20.960%)  route 8.760ns (79.040%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.682ns = ( 12.682 - 8.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        1.661     5.113    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X17Y52         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.456     5.569 r  FILE_INPUT/cmd_read_no_reg[5]/Q
                         net (fo=62, routed)          1.072     6.641    FILE_INPUT/call_stack_reg[30][4]_0[4]
    SLICE_X18Y50         LUT5 (Prop_lut5_I0_O)        0.124     6.765 f  FILE_INPUT/cmd_read_no[30]_i_32/O
                         net (fo=2, routed)           0.766     7.531    FILE_INPUT/cmd_read_no[30]_i_32_n_0
    SLICE_X18Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.655 f  FILE_INPUT/cmd_read_no[30]_i_21/O
                         net (fo=3, routed)           0.446     8.101    FILE_INPUT/cmd_read_no[30]_i_21_n_0
    SLICE_X18Y49         LUT3 (Prop_lut3_I0_O)        0.124     8.225 f  FILE_INPUT/cmd_read_no[1]_i_15/O
                         net (fo=8, routed)           0.617     8.842    FILE_INPUT/cmd_read_no[1]_i_15_n_0
    SLICE_X17Y50         LUT4 (Prop_lut4_I0_O)        0.124     8.966 r  FILE_INPUT/cmd_read_no[30]_i_10/O
                         net (fo=1, routed)           0.000     8.966    FILE_INPUT/cmd_read_no[30]_i_10_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     9.280 r  FILE_INPUT/cmd_read_no_reg[30]_i_4/CO[2]
                         net (fo=57, routed)          0.729    10.009    FILE_INPUT/cmd_read_no_reg[30]_i_4_n_1
    SLICE_X21Y52         LUT6 (Prop_lut6_I4_O)        0.313    10.322 f  FILE_INPUT/cmd_read_no[6]_i_11/O
                         net (fo=3, routed)           0.655    10.977    FILE_INPUT/cmd_read_no[6]_i_11_n_0
    SLICE_X23Y57         LUT6 (Prop_lut6_I1_O)        0.124    11.101 f  FILE_INPUT/cmd_read_no[6]_i_4/O
                         net (fo=1, routed)           0.607    11.708    FILE_INPUT/cmd_read_no[6]_i_4_n_0
    SLICE_X20Y57         LUT6 (Prop_lut6_I2_O)        0.124    11.832 f  FILE_INPUT/cmd_read_no[6]_i_2/O
                         net (fo=42, routed)          1.115    12.947    FILE_INPUT/cmd_read_no1_out[6]
    SLICE_X14Y57         LUT2 (Prop_lut2_I0_O)        0.124    13.071 f  FILE_INPUT/NEXT_RDY_i_13/O
                         net (fo=2, routed)           0.667    13.738    FILE_INPUT/NEXT_RDY_i_13_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I1_O)        0.124    13.862 r  FILE_INPUT/NEXT_RDY_i_4/O
                         net (fo=8, routed)           0.850    14.712    FILE_INPUT/NEXT_RDY_i_4_n_0
    SLICE_X17Y57         LUT5 (Prop_lut5_I1_O)        0.124    14.836 r  FILE_INPUT/ID[0]_i_1/O
                         net (fo=5, routed)           0.875    15.712    FILE_INPUT/command_array[1][id][0]
    SLICE_X16Y55         LUT5 (Prop_lut5_I1_O)        0.124    15.836 r  FILE_INPUT/STR_TEXT[1][6]_i_1/O
                         net (fo=14, routed)          0.361    16.196    FILE_INPUT/STR_TEXT[1][6]_i_1_n_0
    SLICE_X14Y55         FDRE                                         r  FILE_INPUT/STR_TEXT_reg[1][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        1.488    12.682    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X14Y55         FDRE                                         r  FILE_INPUT/STR_TEXT_reg[1][2]/C
                         clock pessimism              0.372    13.054    
                         clock uncertainty           -0.035    13.019    
    SLICE_X14Y55         FDRE (Setup_fdre_C_CE)      -0.205    12.814    FILE_INPUT/STR_TEXT_reg[1][2]
  -------------------------------------------------------------------
                         required time                         12.814    
                         arrival time                         -16.196    
  -------------------------------------------------------------------
                         slack                                 -3.383    

Slack (VIOLATED) :        -3.383ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            FILE_INPUT/STR_TEXT_reg[2][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.083ns  (logic 2.323ns (20.960%)  route 8.760ns (79.040%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.682ns = ( 12.682 - 8.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        1.661     5.113    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X17Y52         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.456     5.569 r  FILE_INPUT/cmd_read_no_reg[5]/Q
                         net (fo=62, routed)          1.072     6.641    FILE_INPUT/call_stack_reg[30][4]_0[4]
    SLICE_X18Y50         LUT5 (Prop_lut5_I0_O)        0.124     6.765 f  FILE_INPUT/cmd_read_no[30]_i_32/O
                         net (fo=2, routed)           0.766     7.531    FILE_INPUT/cmd_read_no[30]_i_32_n_0
    SLICE_X18Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.655 f  FILE_INPUT/cmd_read_no[30]_i_21/O
                         net (fo=3, routed)           0.446     8.101    FILE_INPUT/cmd_read_no[30]_i_21_n_0
    SLICE_X18Y49         LUT3 (Prop_lut3_I0_O)        0.124     8.225 f  FILE_INPUT/cmd_read_no[1]_i_15/O
                         net (fo=8, routed)           0.617     8.842    FILE_INPUT/cmd_read_no[1]_i_15_n_0
    SLICE_X17Y50         LUT4 (Prop_lut4_I0_O)        0.124     8.966 r  FILE_INPUT/cmd_read_no[30]_i_10/O
                         net (fo=1, routed)           0.000     8.966    FILE_INPUT/cmd_read_no[30]_i_10_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     9.280 r  FILE_INPUT/cmd_read_no_reg[30]_i_4/CO[2]
                         net (fo=57, routed)          0.729    10.009    FILE_INPUT/cmd_read_no_reg[30]_i_4_n_1
    SLICE_X21Y52         LUT6 (Prop_lut6_I4_O)        0.313    10.322 f  FILE_INPUT/cmd_read_no[6]_i_11/O
                         net (fo=3, routed)           0.655    10.977    FILE_INPUT/cmd_read_no[6]_i_11_n_0
    SLICE_X23Y57         LUT6 (Prop_lut6_I1_O)        0.124    11.101 f  FILE_INPUT/cmd_read_no[6]_i_4/O
                         net (fo=1, routed)           0.607    11.708    FILE_INPUT/cmd_read_no[6]_i_4_n_0
    SLICE_X20Y57         LUT6 (Prop_lut6_I2_O)        0.124    11.832 f  FILE_INPUT/cmd_read_no[6]_i_2/O
                         net (fo=42, routed)          1.115    12.947    FILE_INPUT/cmd_read_no1_out[6]
    SLICE_X14Y57         LUT2 (Prop_lut2_I0_O)        0.124    13.071 f  FILE_INPUT/NEXT_RDY_i_13/O
                         net (fo=2, routed)           0.667    13.738    FILE_INPUT/NEXT_RDY_i_13_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I1_O)        0.124    13.862 r  FILE_INPUT/NEXT_RDY_i_4/O
                         net (fo=8, routed)           0.850    14.712    FILE_INPUT/NEXT_RDY_i_4_n_0
    SLICE_X17Y57         LUT5 (Prop_lut5_I1_O)        0.124    14.836 r  FILE_INPUT/ID[0]_i_1/O
                         net (fo=5, routed)           0.875    15.712    FILE_INPUT/command_array[1][id][0]
    SLICE_X16Y55         LUT5 (Prop_lut5_I1_O)        0.124    15.836 r  FILE_INPUT/STR_TEXT[1][6]_i_1/O
                         net (fo=14, routed)          0.361    16.196    FILE_INPUT/STR_TEXT[1][6]_i_1_n_0
    SLICE_X14Y55         FDRE                                         r  FILE_INPUT/STR_TEXT_reg[2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        1.488    12.682    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X14Y55         FDRE                                         r  FILE_INPUT/STR_TEXT_reg[2][0]/C
                         clock pessimism              0.372    13.054    
                         clock uncertainty           -0.035    13.019    
    SLICE_X14Y55         FDRE (Setup_fdre_C_CE)      -0.205    12.814    FILE_INPUT/STR_TEXT_reg[2][0]
  -------------------------------------------------------------------
                         required time                         12.814    
                         arrival time                         -16.196    
  -------------------------------------------------------------------
                         slack                                 -3.383    

Slack (VIOLATED) :        -3.383ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            FILE_INPUT/STR_TEXT_reg[2][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.083ns  (logic 2.323ns (20.960%)  route 8.760ns (79.040%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.682ns = ( 12.682 - 8.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        1.661     5.113    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X17Y52         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.456     5.569 r  FILE_INPUT/cmd_read_no_reg[5]/Q
                         net (fo=62, routed)          1.072     6.641    FILE_INPUT/call_stack_reg[30][4]_0[4]
    SLICE_X18Y50         LUT5 (Prop_lut5_I0_O)        0.124     6.765 f  FILE_INPUT/cmd_read_no[30]_i_32/O
                         net (fo=2, routed)           0.766     7.531    FILE_INPUT/cmd_read_no[30]_i_32_n_0
    SLICE_X18Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.655 f  FILE_INPUT/cmd_read_no[30]_i_21/O
                         net (fo=3, routed)           0.446     8.101    FILE_INPUT/cmd_read_no[30]_i_21_n_0
    SLICE_X18Y49         LUT3 (Prop_lut3_I0_O)        0.124     8.225 f  FILE_INPUT/cmd_read_no[1]_i_15/O
                         net (fo=8, routed)           0.617     8.842    FILE_INPUT/cmd_read_no[1]_i_15_n_0
    SLICE_X17Y50         LUT4 (Prop_lut4_I0_O)        0.124     8.966 r  FILE_INPUT/cmd_read_no[30]_i_10/O
                         net (fo=1, routed)           0.000     8.966    FILE_INPUT/cmd_read_no[30]_i_10_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     9.280 r  FILE_INPUT/cmd_read_no_reg[30]_i_4/CO[2]
                         net (fo=57, routed)          0.729    10.009    FILE_INPUT/cmd_read_no_reg[30]_i_4_n_1
    SLICE_X21Y52         LUT6 (Prop_lut6_I4_O)        0.313    10.322 f  FILE_INPUT/cmd_read_no[6]_i_11/O
                         net (fo=3, routed)           0.655    10.977    FILE_INPUT/cmd_read_no[6]_i_11_n_0
    SLICE_X23Y57         LUT6 (Prop_lut6_I1_O)        0.124    11.101 f  FILE_INPUT/cmd_read_no[6]_i_4/O
                         net (fo=1, routed)           0.607    11.708    FILE_INPUT/cmd_read_no[6]_i_4_n_0
    SLICE_X20Y57         LUT6 (Prop_lut6_I2_O)        0.124    11.832 f  FILE_INPUT/cmd_read_no[6]_i_2/O
                         net (fo=42, routed)          1.115    12.947    FILE_INPUT/cmd_read_no1_out[6]
    SLICE_X14Y57         LUT2 (Prop_lut2_I0_O)        0.124    13.071 f  FILE_INPUT/NEXT_RDY_i_13/O
                         net (fo=2, routed)           0.667    13.738    FILE_INPUT/NEXT_RDY_i_13_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I1_O)        0.124    13.862 r  FILE_INPUT/NEXT_RDY_i_4/O
                         net (fo=8, routed)           0.850    14.712    FILE_INPUT/NEXT_RDY_i_4_n_0
    SLICE_X17Y57         LUT5 (Prop_lut5_I1_O)        0.124    14.836 r  FILE_INPUT/ID[0]_i_1/O
                         net (fo=5, routed)           0.875    15.712    FILE_INPUT/command_array[1][id][0]
    SLICE_X16Y55         LUT5 (Prop_lut5_I1_O)        0.124    15.836 r  FILE_INPUT/STR_TEXT[1][6]_i_1/O
                         net (fo=14, routed)          0.361    16.196    FILE_INPUT/STR_TEXT[1][6]_i_1_n_0
    SLICE_X14Y55         FDRE                                         r  FILE_INPUT/STR_TEXT_reg[2][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        1.488    12.682    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X14Y55         FDRE                                         r  FILE_INPUT/STR_TEXT_reg[2][1]/C
                         clock pessimism              0.372    13.054    
                         clock uncertainty           -0.035    13.019    
    SLICE_X14Y55         FDRE (Setup_fdre_C_CE)      -0.205    12.814    FILE_INPUT/STR_TEXT_reg[2][1]
  -------------------------------------------------------------------
                         required time                         12.814    
                         arrival time                         -16.196    
  -------------------------------------------------------------------
                         slack                                 -3.383    

Slack (VIOLATED) :        -3.383ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            FILE_INPUT/STR_TEXT_reg[2][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.083ns  (logic 2.323ns (20.960%)  route 8.760ns (79.040%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.682ns = ( 12.682 - 8.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        1.661     5.113    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X17Y52         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.456     5.569 r  FILE_INPUT/cmd_read_no_reg[5]/Q
                         net (fo=62, routed)          1.072     6.641    FILE_INPUT/call_stack_reg[30][4]_0[4]
    SLICE_X18Y50         LUT5 (Prop_lut5_I0_O)        0.124     6.765 f  FILE_INPUT/cmd_read_no[30]_i_32/O
                         net (fo=2, routed)           0.766     7.531    FILE_INPUT/cmd_read_no[30]_i_32_n_0
    SLICE_X18Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.655 f  FILE_INPUT/cmd_read_no[30]_i_21/O
                         net (fo=3, routed)           0.446     8.101    FILE_INPUT/cmd_read_no[30]_i_21_n_0
    SLICE_X18Y49         LUT3 (Prop_lut3_I0_O)        0.124     8.225 f  FILE_INPUT/cmd_read_no[1]_i_15/O
                         net (fo=8, routed)           0.617     8.842    FILE_INPUT/cmd_read_no[1]_i_15_n_0
    SLICE_X17Y50         LUT4 (Prop_lut4_I0_O)        0.124     8.966 r  FILE_INPUT/cmd_read_no[30]_i_10/O
                         net (fo=1, routed)           0.000     8.966    FILE_INPUT/cmd_read_no[30]_i_10_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     9.280 r  FILE_INPUT/cmd_read_no_reg[30]_i_4/CO[2]
                         net (fo=57, routed)          0.729    10.009    FILE_INPUT/cmd_read_no_reg[30]_i_4_n_1
    SLICE_X21Y52         LUT6 (Prop_lut6_I4_O)        0.313    10.322 f  FILE_INPUT/cmd_read_no[6]_i_11/O
                         net (fo=3, routed)           0.655    10.977    FILE_INPUT/cmd_read_no[6]_i_11_n_0
    SLICE_X23Y57         LUT6 (Prop_lut6_I1_O)        0.124    11.101 f  FILE_INPUT/cmd_read_no[6]_i_4/O
                         net (fo=1, routed)           0.607    11.708    FILE_INPUT/cmd_read_no[6]_i_4_n_0
    SLICE_X20Y57         LUT6 (Prop_lut6_I2_O)        0.124    11.832 f  FILE_INPUT/cmd_read_no[6]_i_2/O
                         net (fo=42, routed)          1.115    12.947    FILE_INPUT/cmd_read_no1_out[6]
    SLICE_X14Y57         LUT2 (Prop_lut2_I0_O)        0.124    13.071 f  FILE_INPUT/NEXT_RDY_i_13/O
                         net (fo=2, routed)           0.667    13.738    FILE_INPUT/NEXT_RDY_i_13_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I1_O)        0.124    13.862 r  FILE_INPUT/NEXT_RDY_i_4/O
                         net (fo=8, routed)           0.850    14.712    FILE_INPUT/NEXT_RDY_i_4_n_0
    SLICE_X17Y57         LUT5 (Prop_lut5_I1_O)        0.124    14.836 r  FILE_INPUT/ID[0]_i_1/O
                         net (fo=5, routed)           0.875    15.712    FILE_INPUT/command_array[1][id][0]
    SLICE_X16Y55         LUT5 (Prop_lut5_I1_O)        0.124    15.836 r  FILE_INPUT/STR_TEXT[1][6]_i_1/O
                         net (fo=14, routed)          0.361    16.196    FILE_INPUT/STR_TEXT[1][6]_i_1_n_0
    SLICE_X14Y55         FDRE                                         r  FILE_INPUT/STR_TEXT_reg[2][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        1.488    12.682    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X14Y55         FDRE                                         r  FILE_INPUT/STR_TEXT_reg[2][3]/C
                         clock pessimism              0.372    13.054    
                         clock uncertainty           -0.035    13.019    
    SLICE_X14Y55         FDRE (Setup_fdre_C_CE)      -0.205    12.814    FILE_INPUT/STR_TEXT_reg[2][3]
  -------------------------------------------------------------------
                         required time                         12.814    
                         arrival time                         -16.196    
  -------------------------------------------------------------------
                         slack                                 -3.383    

Slack (VIOLATED) :        -3.276ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            FILE_INPUT/SET_TEXT_SECOND_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.977ns  (logic 2.323ns (21.163%)  route 8.654ns (78.837%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.682ns = ( 12.682 - 8.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        1.661     5.113    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X17Y52         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.456     5.569 r  FILE_INPUT/cmd_read_no_reg[5]/Q
                         net (fo=62, routed)          1.072     6.641    FILE_INPUT/call_stack_reg[30][4]_0[4]
    SLICE_X18Y50         LUT5 (Prop_lut5_I0_O)        0.124     6.765 f  FILE_INPUT/cmd_read_no[30]_i_32/O
                         net (fo=2, routed)           0.766     7.531    FILE_INPUT/cmd_read_no[30]_i_32_n_0
    SLICE_X18Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.655 f  FILE_INPUT/cmd_read_no[30]_i_21/O
                         net (fo=3, routed)           0.446     8.101    FILE_INPUT/cmd_read_no[30]_i_21_n_0
    SLICE_X18Y49         LUT3 (Prop_lut3_I0_O)        0.124     8.225 f  FILE_INPUT/cmd_read_no[1]_i_15/O
                         net (fo=8, routed)           0.617     8.842    FILE_INPUT/cmd_read_no[1]_i_15_n_0
    SLICE_X17Y50         LUT4 (Prop_lut4_I0_O)        0.124     8.966 r  FILE_INPUT/cmd_read_no[30]_i_10/O
                         net (fo=1, routed)           0.000     8.966    FILE_INPUT/cmd_read_no[30]_i_10_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     9.280 r  FILE_INPUT/cmd_read_no_reg[30]_i_4/CO[2]
                         net (fo=57, routed)          0.729    10.009    FILE_INPUT/cmd_read_no_reg[30]_i_4_n_1
    SLICE_X21Y52         LUT6 (Prop_lut6_I4_O)        0.313    10.322 r  FILE_INPUT/cmd_read_no[6]_i_11/O
                         net (fo=3, routed)           0.655    10.977    FILE_INPUT/cmd_read_no[6]_i_11_n_0
    SLICE_X23Y57         LUT6 (Prop_lut6_I1_O)        0.124    11.101 r  FILE_INPUT/cmd_read_no[6]_i_4/O
                         net (fo=1, routed)           0.607    11.708    FILE_INPUT/cmd_read_no[6]_i_4_n_0
    SLICE_X20Y57         LUT6 (Prop_lut6_I2_O)        0.124    11.832 r  FILE_INPUT/cmd_read_no[6]_i_2/O
                         net (fo=42, routed)          0.916    12.748    FILE_INPUT/cmd_read_no1_out[6]
    SLICE_X18Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.872 f  FILE_INPUT/NEXT_RDY_i_24/O
                         net (fo=1, routed)           0.749    13.621    FILE_INPUT/NEXT_RDY_i_24_n_0
    SLICE_X16Y56         LUT4 (Prop_lut4_I0_O)        0.124    13.745 f  FILE_INPUT/NEXT_RDY_i_6/O
                         net (fo=8, routed)           0.913    14.658    FILE_INPUT/NEXT_RDY_i_6_n_0
    SLICE_X15Y56         LUT5 (Prop_lut5_I0_O)        0.124    14.782 r  FILE_INPUT/ID[3]_i_1/O
                         net (fo=5, routed)           0.676    15.458    FILE_INPUT/command_array[1][id][3]
    SLICE_X14Y56         LUT5 (Prop_lut5_I3_O)        0.124    15.582 r  FILE_INPUT/SET_TEXT_START[6]_i_1/O
                         net (fo=14, routed)          0.508    16.090    FILE_INPUT/SET_TEXT_START[6]_i_1_n_0
    SLICE_X14Y54         FDRE                                         r  FILE_INPUT/SET_TEXT_SECOND_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        1.488    12.682    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X14Y54         FDRE                                         r  FILE_INPUT/SET_TEXT_SECOND_reg[4]/C
                         clock pessimism              0.372    13.054    
                         clock uncertainty           -0.035    13.019    
    SLICE_X14Y54         FDRE (Setup_fdre_C_CE)      -0.205    12.814    FILE_INPUT/SET_TEXT_SECOND_reg[4]
  -------------------------------------------------------------------
                         required time                         12.814    
                         arrival time                         -16.090    
  -------------------------------------------------------------------
                         slack                                 -3.276    

Slack (VIOLATED) :        -3.276ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            FILE_INPUT/SET_TEXT_START_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.977ns  (logic 2.323ns (21.163%)  route 8.654ns (78.837%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.682ns = ( 12.682 - 8.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        1.661     5.113    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X17Y52         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.456     5.569 r  FILE_INPUT/cmd_read_no_reg[5]/Q
                         net (fo=62, routed)          1.072     6.641    FILE_INPUT/call_stack_reg[30][4]_0[4]
    SLICE_X18Y50         LUT5 (Prop_lut5_I0_O)        0.124     6.765 f  FILE_INPUT/cmd_read_no[30]_i_32/O
                         net (fo=2, routed)           0.766     7.531    FILE_INPUT/cmd_read_no[30]_i_32_n_0
    SLICE_X18Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.655 f  FILE_INPUT/cmd_read_no[30]_i_21/O
                         net (fo=3, routed)           0.446     8.101    FILE_INPUT/cmd_read_no[30]_i_21_n_0
    SLICE_X18Y49         LUT3 (Prop_lut3_I0_O)        0.124     8.225 f  FILE_INPUT/cmd_read_no[1]_i_15/O
                         net (fo=8, routed)           0.617     8.842    FILE_INPUT/cmd_read_no[1]_i_15_n_0
    SLICE_X17Y50         LUT4 (Prop_lut4_I0_O)        0.124     8.966 r  FILE_INPUT/cmd_read_no[30]_i_10/O
                         net (fo=1, routed)           0.000     8.966    FILE_INPUT/cmd_read_no[30]_i_10_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     9.280 r  FILE_INPUT/cmd_read_no_reg[30]_i_4/CO[2]
                         net (fo=57, routed)          0.729    10.009    FILE_INPUT/cmd_read_no_reg[30]_i_4_n_1
    SLICE_X21Y52         LUT6 (Prop_lut6_I4_O)        0.313    10.322 r  FILE_INPUT/cmd_read_no[6]_i_11/O
                         net (fo=3, routed)           0.655    10.977    FILE_INPUT/cmd_read_no[6]_i_11_n_0
    SLICE_X23Y57         LUT6 (Prop_lut6_I1_O)        0.124    11.101 r  FILE_INPUT/cmd_read_no[6]_i_4/O
                         net (fo=1, routed)           0.607    11.708    FILE_INPUT/cmd_read_no[6]_i_4_n_0
    SLICE_X20Y57         LUT6 (Prop_lut6_I2_O)        0.124    11.832 r  FILE_INPUT/cmd_read_no[6]_i_2/O
                         net (fo=42, routed)          0.916    12.748    FILE_INPUT/cmd_read_no1_out[6]
    SLICE_X18Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.872 f  FILE_INPUT/NEXT_RDY_i_24/O
                         net (fo=1, routed)           0.749    13.621    FILE_INPUT/NEXT_RDY_i_24_n_0
    SLICE_X16Y56         LUT4 (Prop_lut4_I0_O)        0.124    13.745 f  FILE_INPUT/NEXT_RDY_i_6/O
                         net (fo=8, routed)           0.913    14.658    FILE_INPUT/NEXT_RDY_i_6_n_0
    SLICE_X15Y56         LUT5 (Prop_lut5_I0_O)        0.124    14.782 r  FILE_INPUT/ID[3]_i_1/O
                         net (fo=5, routed)           0.676    15.458    FILE_INPUT/command_array[1][id][3]
    SLICE_X14Y56         LUT5 (Prop_lut5_I3_O)        0.124    15.582 r  FILE_INPUT/SET_TEXT_START[6]_i_1/O
                         net (fo=14, routed)          0.508    16.090    FILE_INPUT/SET_TEXT_START[6]_i_1_n_0
    SLICE_X14Y54         FDRE                                         r  FILE_INPUT/SET_TEXT_START_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        1.488    12.682    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X14Y54         FDRE                                         r  FILE_INPUT/SET_TEXT_START_reg[5]/C
                         clock pessimism              0.372    13.054    
                         clock uncertainty           -0.035    13.019    
    SLICE_X14Y54         FDRE (Setup_fdre_C_CE)      -0.205    12.814    FILE_INPUT/SET_TEXT_START_reg[5]
  -------------------------------------------------------------------
                         required time                         12.814    
                         arrival time                         -16.090    
  -------------------------------------------------------------------
                         slack                                 -3.276    

Slack (VIOLATED) :        -3.271ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            FILE_INPUT/SET_TEXT_SECOND_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.978ns  (logic 2.323ns (21.161%)  route 8.655ns (78.839%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.688ns = ( 12.688 - 8.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        1.661     5.113    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X17Y52         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.456     5.569 r  FILE_INPUT/cmd_read_no_reg[5]/Q
                         net (fo=62, routed)          1.072     6.641    FILE_INPUT/call_stack_reg[30][4]_0[4]
    SLICE_X18Y50         LUT5 (Prop_lut5_I0_O)        0.124     6.765 f  FILE_INPUT/cmd_read_no[30]_i_32/O
                         net (fo=2, routed)           0.766     7.531    FILE_INPUT/cmd_read_no[30]_i_32_n_0
    SLICE_X18Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.655 f  FILE_INPUT/cmd_read_no[30]_i_21/O
                         net (fo=3, routed)           0.446     8.101    FILE_INPUT/cmd_read_no[30]_i_21_n_0
    SLICE_X18Y49         LUT3 (Prop_lut3_I0_O)        0.124     8.225 f  FILE_INPUT/cmd_read_no[1]_i_15/O
                         net (fo=8, routed)           0.617     8.842    FILE_INPUT/cmd_read_no[1]_i_15_n_0
    SLICE_X17Y50         LUT4 (Prop_lut4_I0_O)        0.124     8.966 r  FILE_INPUT/cmd_read_no[30]_i_10/O
                         net (fo=1, routed)           0.000     8.966    FILE_INPUT/cmd_read_no[30]_i_10_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     9.280 r  FILE_INPUT/cmd_read_no_reg[30]_i_4/CO[2]
                         net (fo=57, routed)          0.729    10.009    FILE_INPUT/cmd_read_no_reg[30]_i_4_n_1
    SLICE_X21Y52         LUT6 (Prop_lut6_I4_O)        0.313    10.322 r  FILE_INPUT/cmd_read_no[6]_i_11/O
                         net (fo=3, routed)           0.655    10.977    FILE_INPUT/cmd_read_no[6]_i_11_n_0
    SLICE_X23Y57         LUT6 (Prop_lut6_I1_O)        0.124    11.101 r  FILE_INPUT/cmd_read_no[6]_i_4/O
                         net (fo=1, routed)           0.607    11.708    FILE_INPUT/cmd_read_no[6]_i_4_n_0
    SLICE_X20Y57         LUT6 (Prop_lut6_I2_O)        0.124    11.832 r  FILE_INPUT/cmd_read_no[6]_i_2/O
                         net (fo=42, routed)          0.916    12.748    FILE_INPUT/cmd_read_no1_out[6]
    SLICE_X18Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.872 f  FILE_INPUT/NEXT_RDY_i_24/O
                         net (fo=1, routed)           0.749    13.621    FILE_INPUT/NEXT_RDY_i_24_n_0
    SLICE_X16Y56         LUT4 (Prop_lut4_I0_O)        0.124    13.745 f  FILE_INPUT/NEXT_RDY_i_6/O
                         net (fo=8, routed)           0.913    14.658    FILE_INPUT/NEXT_RDY_i_6_n_0
    SLICE_X15Y56         LUT5 (Prop_lut5_I0_O)        0.124    14.782 r  FILE_INPUT/ID[3]_i_1/O
                         net (fo=5, routed)           0.676    15.458    FILE_INPUT/command_array[1][id][3]
    SLICE_X14Y56         LUT5 (Prop_lut5_I3_O)        0.124    15.582 r  FILE_INPUT/SET_TEXT_START[6]_i_1/O
                         net (fo=14, routed)          0.509    16.091    FILE_INPUT/SET_TEXT_START[6]_i_1_n_0
    SLICE_X13Y56         FDRE                                         r  FILE_INPUT/SET_TEXT_SECOND_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        1.494    12.688    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X13Y56         FDRE                                         r  FILE_INPUT/SET_TEXT_SECOND_reg[0]/C
                         clock pessimism              0.372    13.060    
                         clock uncertainty           -0.035    13.025    
    SLICE_X13Y56         FDRE (Setup_fdre_C_CE)      -0.205    12.820    FILE_INPUT/SET_TEXT_SECOND_reg[0]
  -------------------------------------------------------------------
                         required time                         12.820    
                         arrival time                         -16.091    
  -------------------------------------------------------------------
                         slack                                 -3.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 STATE_CONTROLLOR/trg_array_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            OBYTE/match_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.286%)  route 0.190ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        0.555     1.398    STATE_CONTROLLOR/CLK_IBUF_BUFG
    SLICE_X24Y57         FDRE                                         r  STATE_CONTROLLOR/trg_array_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y57         FDRE (Prop_fdre_C_Q)         0.164     1.562 r  STATE_CONTROLLOR/trg_array_reg[17]/Q
                         net (fo=1, routed)           0.190     1.752    OBYTE/trg_array_reg[17]
    SLICE_X21Y57         FDRE                                         r  OBYTE/match_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        0.826     1.904    OBYTE/CLK_IBUF_BUFG
    SLICE_X21Y57         FDRE                                         r  OBYTE/match_reg_reg/C
                         clock pessimism             -0.240     1.664    
    SLICE_X21Y57         FDRE (Hold_fdre_C_D)         0.057     1.721    OBYTE/match_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 FILE_INPUT/ID_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            STATE_CONTROLLOR/trg_array_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.212ns (45.774%)  route 0.251ns (54.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        0.556     1.399    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X20Y54         FDRE                                         r  FILE_INPUT/ID_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y54         FDRE (Prop_fdre_C_Q)         0.164     1.563 f  FILE_INPUT/ID_reg[2]/Q
                         net (fo=13, routed)          0.251     1.814    FILE_INPUT/ID[2]
    SLICE_X24Y57         LUT5 (Prop_lut5_I2_O)        0.048     1.862 r  FILE_INPUT/trg_array[9]_i_1/O
                         net (fo=1, routed)           0.000     1.862    STATE_CONTROLLOR/p_0_out[10]
    SLICE_X24Y57         FDRE                                         r  STATE_CONTROLLOR/trg_array_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        0.824     1.902    STATE_CONTROLLOR/CLK_IBUF_BUFG
    SLICE_X24Y57         FDRE                                         r  STATE_CONTROLLOR/trg_array_reg[9]/C
                         clock pessimism             -0.240     1.662    
    SLICE_X24Y57         FDRE (Hold_fdre_C_D)         0.131     1.793    STATE_CONTROLLOR/trg_array_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 FILE_INPUT/ID_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            STATE_CONTROLLOR/trg_array_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.212ns (45.264%)  route 0.256ns (54.736%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        0.556     1.399    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X20Y54         FDRE                                         r  FILE_INPUT/ID_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y54         FDRE (Prop_fdre_C_Q)         0.164     1.563 r  FILE_INPUT/ID_reg[2]/Q
                         net (fo=13, routed)          0.256     1.819    FILE_INPUT/ID[2]
    SLICE_X24Y59         LUT5 (Prop_lut5_I2_O)        0.048     1.867 r  FILE_INPUT/trg_array[14]_i_1/O
                         net (fo=1, routed)           0.000     1.867    STATE_CONTROLLOR/p_0_out[5]
    SLICE_X24Y59         FDRE                                         r  STATE_CONTROLLOR/trg_array_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        0.824     1.902    STATE_CONTROLLOR/CLK_IBUF_BUFG
    SLICE_X24Y59         FDRE                                         r  STATE_CONTROLLOR/trg_array_reg[14]/C
                         clock pessimism             -0.240     1.662    
    SLICE_X24Y59         FDRE (Hold_fdre_C_D)         0.131     1.793    STATE_CONTROLLOR/trg_array_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 FILE_INPUT/ID_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            STATE_CONTROLLOR/trg_array_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.209ns (45.421%)  route 0.251ns (54.579%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        0.556     1.399    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X20Y54         FDRE                                         r  FILE_INPUT/ID_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y54         FDRE (Prop_fdre_C_Q)         0.164     1.563 f  FILE_INPUT/ID_reg[2]/Q
                         net (fo=13, routed)          0.251     1.814    FILE_INPUT/ID[2]
    SLICE_X24Y57         LUT5 (Prop_lut5_I2_O)        0.045     1.859 r  FILE_INPUT/trg_array[17]_i_1/O
                         net (fo=1, routed)           0.000     1.859    STATE_CONTROLLOR/p_0_out[2]
    SLICE_X24Y57         FDRE                                         r  STATE_CONTROLLOR/trg_array_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        0.824     1.902    STATE_CONTROLLOR/CLK_IBUF_BUFG
    SLICE_X24Y57         FDRE                                         r  STATE_CONTROLLOR/trg_array_reg[17]/C
                         clock pessimism             -0.240     1.662    
    SLICE_X24Y57         FDRE (Hold_fdre_C_D)         0.121     1.783    STATE_CONTROLLOR/trg_array_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 FILE_INPUT/ID_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            STATE_CONTROLLOR/trg_array_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.212ns (44.881%)  route 0.260ns (55.119%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        0.556     1.399    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X20Y54         FDRE                                         r  FILE_INPUT/ID_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y54         FDRE (Prop_fdre_C_Q)         0.164     1.563 f  FILE_INPUT/ID_reg[2]/Q
                         net (fo=13, routed)          0.260     1.823    FILE_INPUT/ID[2]
    SLICE_X24Y59         LUT5 (Prop_lut5_I2_O)        0.048     1.871 r  FILE_INPUT/trg_array[3]_i_1/O
                         net (fo=1, routed)           0.000     1.871    STATE_CONTROLLOR/p_0_out[11]
    SLICE_X24Y59         FDRE                                         r  STATE_CONTROLLOR/trg_array_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        0.824     1.902    STATE_CONTROLLOR/CLK_IBUF_BUFG
    SLICE_X24Y59         FDRE                                         r  STATE_CONTROLLOR/trg_array_reg[3]/C
                         clock pessimism             -0.240     1.662    
    SLICE_X24Y59         FDRE (Hold_fdre_C_D)         0.131     1.793    STATE_CONTROLLOR/trg_array_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 FILE_INPUT/ID_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            STATE_CONTROLLOR/trg_array_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.209ns (44.912%)  route 0.256ns (55.088%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        0.556     1.399    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X20Y54         FDRE                                         r  FILE_INPUT/ID_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y54         FDRE (Prop_fdre_C_Q)         0.164     1.563 r  FILE_INPUT/ID_reg[2]/Q
                         net (fo=13, routed)          0.256     1.819    FILE_INPUT/ID[2]
    SLICE_X24Y59         LUT5 (Prop_lut5_I2_O)        0.045     1.864 r  FILE_INPUT/trg_array[12]_i_1/O
                         net (fo=1, routed)           0.000     1.864    STATE_CONTROLLOR/p_0_out[7]
    SLICE_X24Y59         FDRE                                         r  STATE_CONTROLLOR/trg_array_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        0.824     1.902    STATE_CONTROLLOR/CLK_IBUF_BUFG
    SLICE_X24Y59         FDRE                                         r  STATE_CONTROLLOR/trg_array_reg[12]/C
                         clock pessimism             -0.240     1.662    
    SLICE_X24Y59         FDRE (Hold_fdre_C_D)         0.120     1.782    STATE_CONTROLLOR/trg_array_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 FILE_INPUT/ID_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            STATE_CONTROLLOR/trg_array_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.209ns (44.529%)  route 0.260ns (55.471%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        0.556     1.399    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X20Y54         FDRE                                         r  FILE_INPUT/ID_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y54         FDRE (Prop_fdre_C_Q)         0.164     1.563 f  FILE_INPUT/ID_reg[2]/Q
                         net (fo=13, routed)          0.260     1.823    FILE_INPUT/ID[2]
    SLICE_X24Y59         LUT5 (Prop_lut5_I2_O)        0.045     1.868 r  FILE_INPUT/trg_array[18]_i_1/O
                         net (fo=1, routed)           0.000     1.868    STATE_CONTROLLOR/p_0_out[1]
    SLICE_X24Y59         FDRE                                         r  STATE_CONTROLLOR/trg_array_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        0.824     1.902    STATE_CONTROLLOR/CLK_IBUF_BUFG
    SLICE_X24Y59         FDRE                                         r  STATE_CONTROLLOR/trg_array_reg[18]/C
                         clock pessimism             -0.240     1.662    
    SLICE_X24Y59         FDRE (Hold_fdre_C_D)         0.121     1.783    STATE_CONTROLLOR/trg_array_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 FILE_INPUT/ID_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            STATE_CONTROLLOR/trg_array_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.212ns (46.357%)  route 0.245ns (53.643%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        0.558     1.401    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X16Y57         FDRE                                         r  FILE_INPUT/ID_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y57         FDRE (Prop_fdre_C_Q)         0.164     1.565 f  FILE_INPUT/ID_reg[3]/Q
                         net (fo=13, routed)          0.245     1.810    FILE_INPUT/ID[3]
    SLICE_X23Y59         LUT5 (Prop_lut5_I3_O)        0.048     1.858 r  FILE_INPUT/trg_array[16]_i_1/O
                         net (fo=1, routed)           0.000     1.858    STATE_CONTROLLOR/p_0_out[3]
    SLICE_X23Y59         FDRE                                         r  STATE_CONTROLLOR/trg_array_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        0.824     1.902    STATE_CONTROLLOR/CLK_IBUF_BUFG
    SLICE_X23Y59         FDRE                                         r  STATE_CONTROLLOR/trg_array_reg[16]/C
                         clock pessimism             -0.240     1.662    
    SLICE_X23Y59         FDRE (Hold_fdre_C_D)         0.107     1.769    STATE_CONTROLLOR/trg_array_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 FILE_INPUT/ID_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            STATE_CONTROLLOR/trg_array_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.209ns (43.573%)  route 0.271ns (56.427%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        0.558     1.401    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X16Y58         FDRE                                         r  FILE_INPUT/ID_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y58         FDRE (Prop_fdre_C_Q)         0.164     1.565 f  FILE_INPUT/ID_reg[1]/Q
                         net (fo=13, routed)          0.271     1.835    FILE_INPUT/ID[1]
    SLICE_X24Y59         LUT5 (Prop_lut5_I0_O)        0.045     1.880 r  FILE_INPUT/trg_array[13]_i_1/O
                         net (fo=1, routed)           0.000     1.880    STATE_CONTROLLOR/p_0_out[6]
    SLICE_X24Y59         FDRE                                         r  STATE_CONTROLLOR/trg_array_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        0.824     1.902    STATE_CONTROLLOR/CLK_IBUF_BUFG
    SLICE_X24Y59         FDRE                                         r  STATE_CONTROLLOR/trg_array_reg[13]/C
                         clock pessimism             -0.240     1.662    
    SLICE_X24Y59         FDRE (Hold_fdre_C_D)         0.121     1.783    STATE_CONTROLLOR/trg_array_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 count_start_reg[26]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            start_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@1.000ns - sys_clk_pin fall@1.000ns)
  Data Path Delay:        0.473ns  (logic 0.345ns (72.867%)  route 0.128ns (27.133%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns = ( 2.904 - 1.000 ) 
    Source Clock Delay      (SCD):    1.398ns = ( 2.398 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      1.000     1.000 f  
    L16                                               0.000     1.000 f  CLK (IN)
                         net (fo=0)                   0.000     1.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     1.259 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     1.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.843 f  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        0.555     2.398    CLK_IBUF_BUFG
    SLICE_X22Y58         FDRE                                         r  count_start_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y58         FDRE (Prop_fdre_C_Q)         0.146     2.544 f  count_start_reg[26]/Q
                         net (fo=3, routed)           0.128     2.672    count_start_reg[26]
    SLICE_X21Y58         LUT3 (Prop_lut3_I0_O)        0.045     2.717 r  start_i_5/O
                         net (fo=1, routed)           0.000     2.717    start_i_5_n_0
    SLICE_X21Y58         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.154     2.871 r  start_reg_i_1/CO[2]
                         net (fo=1, routed)           0.000     2.871    start_reg_i_1_n_1
    SLICE_X21Y58         FDRE                                         r  start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      1.000     1.000 f  
    L16                                               0.000     1.000 f  CLK (IN)
                         net (fo=0)                   0.000     1.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     1.447 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     2.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.078 f  CLK_IBUF_BUFG_inst/O
                         net (fo=1311, routed)        0.826     2.904    CLK_IBUF_BUFG
    SLICE_X21Y58         FDRE                                         r  start_reg/C  (IS_INVERTED)
                         clock pessimism             -0.240     2.664    
    SLICE_X21Y58         FDRE (Hold_fdre_C_D)         0.107     2.771    start_reg
  -------------------------------------------------------------------
                         required time                         -2.771    
                         arrival time                           2.871    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 1.000 }
Period(ns):         8.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X23Y57    BYTE/fail_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X23Y57    BYTE/match_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X17Y57    FILE_INPUT/BYTE_TEXT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X15Y56    FILE_INPUT/BYTE_TEXT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X15Y57    FILE_INPUT/BYTE_TEXT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X15Y56    FILE_INPUT/BYTE_TEXT_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X15Y56    FILE_INPUT/BYTE_TEXT_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X15Y57    FILE_INPUT/BYTE_TEXT_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X15Y56    FILE_INPUT/BYTE_TEXT_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X22Y52    count_start_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X22Y52    count_start_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X22Y52    count_start_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X22Y52    count_start_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X43Y52    PARSER_OK_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X22Y52    count_start_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X22Y54    count_start_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X22Y54    count_start_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X22Y54    count_start_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X22Y54    count_start_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X17Y57    FILE_INPUT/BYTE_TEXT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X15Y56    FILE_INPUT/BYTE_TEXT_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X15Y57    FILE_INPUT/BYTE_TEXT_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X15Y56    FILE_INPUT/BYTE_TEXT_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X15Y56    FILE_INPUT/BYTE_TEXT_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X15Y57    FILE_INPUT/BYTE_TEXT_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X15Y56    FILE_INPUT/BYTE_TEXT_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X32Y55    FILE_INPUT/END_FAIL_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X15Y55    FILE_INPUT/ID_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X16Y58    FILE_INPUT/ID_reg[1]/C



