xpm_memory.sv,systemverilog,xpm,../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xpm/xpm_VCOMP.vhd,
microblaze_v11_0_vh_rfs.vhd,vhdl,microblaze_v11_0_2,../../../ipstatic/hdl/microblaze_v11_0_vh_rfs.vhd,
bd_3914_microblaze_I_0.vhd,vhdl,xil_defaultlib,../../../../LAB_7.srcs/sources_1/ip/cpu/bd_0/ip/ip_0/sim/bd_3914_microblaze_I_0.vhd,
lib_cdc_v1_0_rfs.vhd,vhdl,lib_cdc_v1_0_2,../../../ipstatic/hdl/lib_cdc_v1_0_rfs.vhd,
proc_sys_reset_v5_0_vh_rfs.vhd,vhdl,proc_sys_reset_v5_0_13,../../../ipstatic/hdl/proc_sys_reset_v5_0_vh_rfs.vhd,
bd_3914_rst_0_0.vhd,vhdl,xil_defaultlib,../../../../LAB_7.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/sim/bd_3914_rst_0_0.vhd,
lmb_v10_v3_0_vh_rfs.vhd,vhdl,lmb_v10_v3_0_10,../../../ipstatic/hdl/lmb_v10_v3_0_vh_rfs.vhd,
bd_3914_ilmb_0.vhd,vhdl,xil_defaultlib,../../../../LAB_7.srcs/sources_1/ip/cpu/bd_0/ip/ip_2/sim/bd_3914_ilmb_0.vhd,
bd_3914_dlmb_0.vhd,vhdl,xil_defaultlib,../../../../LAB_7.srcs/sources_1/ip/cpu/bd_0/ip/ip_3/sim/bd_3914_dlmb_0.vhd,
lmb_bram_if_cntlr_v4_0_vh_rfs.vhd,vhdl,lmb_bram_if_cntlr_v4_0_17,../../../ipstatic/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd,
bd_3914_dlmb_cntlr_0.vhd,vhdl,xil_defaultlib,../../../../LAB_7.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/sim/bd_3914_dlmb_cntlr_0.vhd,
bd_3914_ilmb_cntlr_0.vhd,vhdl,xil_defaultlib,../../../../LAB_7.srcs/sources_1/ip/cpu/bd_0/ip/ip_5/sim/bd_3914_ilmb_cntlr_0.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_4,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
bd_3914_lmb_bram_I_0.v,verilog,xil_defaultlib,../../../../LAB_7.srcs/sources_1/ip/cpu/bd_0/ip/ip_6/sim/bd_3914_lmb_bram_I_0.v,
iomodule_v3_1_vh_rfs.vhd,vhdl,iomodule_v3_1_5,../../../ipstatic/hdl/iomodule_v3_1_vh_rfs.vhd,
bd_3914_iomodule_0_0.vhd,vhdl,xil_defaultlib,../../../../LAB_7.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/sim/bd_3914_iomodule_0_0.vhd,
bd_3914.v,verilog,xil_defaultlib,../../../../LAB_7.srcs/sources_1/ip/cpu/bd_0/sim/bd_3914.v,
cpu.v,verilog,xil_defaultlib,../../../../LAB_7.srcs/sources_1/ip/cpu/sim/cpu.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
