<div id="pf220" class="pf w0 h0" data-page-no="220"><div class="pc pc220 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg220.png"/><div class="t m0 x9 h1b y2d7 ff1 fsc fc0 sc0 ls0 ws0">30.5.1.2<span class="_ _b"> </span>Modes of DAC data buffer operation</div><div class="t m0 x9 hf y147f ff3 fs5 fc0 sc0 ls0 ws0">The following table describes the different modes of data buffer operation for the DAC</div><div class="t m0 x9 hf y1480 ff3 fs5 fc0 sc0 ls0">module.</div><div class="t m0 x121 h9 y302d ff1 fs2 fc0 sc0 ls0 ws0">Table 30-23.<span class="_ _1a"> </span>Modes of DAC data buffer operation</div><div class="t m0 x3b h10 y11e7 ff1 fs4 fc0 sc0 ls0 ws3db">Modes Description</div><div class="t m0 x67 h7 y17e6 ff2 fs4 fc0 sc0 ls0 ws0">Buffer Normal mode</div><div class="t m0 x2d h7 y1e0 ff2 fs4 fc0 sc0 ls0 ws0">This is the default mode. The buffer works as a circular buffer.</div><div class="t m0 x2d h7 y1e1 ff2 fs4 fc0 sc0 ls0 ws0">The read pointer increases by one, every time the trigger</div><div class="t m0 x2d h7 y1e2 ff2 fs4 fc0 sc0 ls0 ws0">occurs. When the read pointer reaches the upper limit, it goes</div><div class="t m0 x2d h7 y1e3 ff2 fs4 fc0 sc0 ls0 ws0">to 0 directly in the next trigger event.</div><div class="t m0 x45 h7 y1682 ff2 fs4 fc0 sc0 ls0 ws0">Buffer One-time Scan mode</div><div class="t m0 x2d h7 y17e8 ff2 fs4 fc0 sc0 ls0 ws0">The read pointer increases by 1 every time the trigger occurs.</div><div class="t m0 x2d h7 y1e5 ff2 fs4 fc0 sc0 ls0 ws0">When it reaches the upper limit, it stops there. If read pointer</div><div class="t m0 x2d h7 y1e6 ff2 fs4 fc0 sc0 ls0 ws0">is reset to the address other than the upper limit, it will</div><div class="t m0 x2d h7 y1e7 ff2 fs4 fc0 sc0 ls0 ws0">increase to the upper address and stop there again.</div><div class="t m0 x2d h10 yec6 ff1 fs4 fc0 sc0 ls0 ws212">NOTE: <span class="ff2 ws0">If the software set the read pointer to the upper limit,</span></div><div class="t m0 xfe h7 yec7 ff2 fs4 fc0 sc0 ls0 ws0">the read pointer will not advance in this mode.</div><div class="t m0 x9 he y302e ff1 fs1 fc0 sc0 ls0 ws0">30.5.2<span class="_ _b"> </span>DMA operation</div><div class="t m0 x9 hf y178a ff3 fs5 fc0 sc0 ls0 ws0">When DMA is enabled, DMA requests are generated instead of interrupt requests. The</div><div class="t m0 x9 hf y1b16 ff3 fs5 fc0 sc0 ls0 ws0">DMA Done signal clears the DMA request.</div><div class="t m0 x9 hf ye6 ff3 fs5 fc0 sc0 ls0 ws0">The status register flags are still set and are cleared automatically when the DMA</div><div class="t m0 x9 hf ye7 ff3 fs5 fc0 sc0 ls0">completes.</div><div class="t m0 x9 he y302f ff1 fs1 fc0 sc0 ls0 ws18f">30.5.3 Resets</div><div class="t m0 x9 hf ya7f ff3 fs5 fc0 sc0 ls0 ws0">During reset, the DAC is configured in the default mode and is disabled.</div><div class="t m0 x9 he y3030 ff1 fs1 fc0 sc0 ls0 ws0">30.5.4<span class="_ _b"> </span>Low-Power mode operation</div><div class="t m0 x9 hf y3031 ff3 fs5 fc0 sc0 ls0 ws0">The following table shows the wait mode and the stop mode operation of the DAC</div><div class="t m0 x9 hf y3032 ff3 fs5 fc0 sc0 ls0">module.</div><div class="t m0 x17 h9 y3033 ff1 fs2 fc0 sc0 ls0 ws0">Table 30-24.<span class="_ _1a"> </span>Modes of operation</div><div class="t m0 xb2 h10 y2b1 ff1 fs4 fc0 sc0 ls0 ws0">Modes of operation<span class="_ _139"> </span>Description</div><div class="t m0 xb6 h7 y210b ff2 fs4 fc0 sc0 ls0 ws0">Wait mode<span class="_ _2d"> </span>The DAC will operate normally, if enabled.</div><div class="t m0 x1b h7 y3034 ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Functional description</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">544<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
