#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Mar  5 17:24:53 2025
# Process ID: 6889
# Current directory: /home/dhahak/Bureau/VHDL
# Command line: vivado
# Log file: /home/dhahak/Bureau/VHDL/vivado.log
# Journal file: /home/dhahak/Bureau/VHDL/vivado.jou
# Running On: insa-11292, OS: Linux, CPU Frequency: 4292.637 MHz, CPU Physical cores: 6, Host memory: 67247 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /usr/local/insa/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/dhahak/Bureau/VHDL/TD1/TD1.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/dhahak/Bureau/VHDL/TD1/TD1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/insa/Xilinx/Vivado/2023.1/data/ip'.
update_compile_order -fileset sources_1
synth_design -top Test_Compteur16Bits -part xc7a35tcpg236-1 -lint 
Command: synth_design -top Test_Compteur16Bits -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 8432.961 ; gain = 364.828 ; free physical = 56132 ; free virtual = 60518
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'Test_Compteur16Bits' [/home/dhahak/Bureau/VHDL/compteur.vhdl:50]
ERROR: [Synth 8-421] mismatched array sizes in rhs and lhs of assignment [/home/dhahak/Bureau/VHDL/compteur.vhdl:56]
ERROR: [Synth 8-285] failed synthesizing module 'Test_Compteur16Bits' [/home/dhahak/Bureau/VHDL/compteur.vhdl:50]
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-83] Releasing license: Synthesis
6 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 8529.742 ; gain = 733.086 ; free physical = 56026 ; free virtual = 60415
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] 
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] 
INFO: [Common 17-344] 'synth_design' was cancelled
launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Mar  5 17:28:29 2025] Launched synth_1...
Run output will be captured here: /home/dhahak/Bureau/VHDL/TD1/TD1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Mar  5 17:30:38 2025] Launched synth_1...
Run output will be captured here: /home/dhahak/Bureau/VHDL/TD1/TD1.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test_Compteur16Bits'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dhahak/Bureau/VHDL/TD1/TD1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/local/insa/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Compteur16Bits' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dhahak/Bureau/VHDL/TD1/TD1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Compteur16Bits_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/dhahak/Bureau/VHDL/compteur.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Compteur16Bits'
INFO: [VRFC 10-3107] analyzing entity 'Test_Compteur16Bits'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dhahak/Bureau/VHDL/TD1/TD1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Compteur16Bits_behav xil_defaultlib.Test_Compteur16Bits -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Compteur16Bits_behav xil_defaultlib.Test_Compteur16Bits -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'compteur8bits' remains a black box since it has no binding entity [/home/dhahak/Bureau/VHDL/compteur.vhdl:75]
ERROR: [VRFC 10-666] expression has 4 elements; expected 16 [/home/dhahak/Bureau/VHDL/compteur.vhdl:96]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_compteur16bits in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'/home/dhahak/Bureau/VHDL/TD1/TD1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/dhahak/Bureau/VHDL/TD1/TD1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 8669.621 ; gain = 0.000 ; free physical = 55794 ; free virtual = 60261
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test_Compteur16Bits'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dhahak/Bureau/VHDL/TD1/TD1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/local/insa/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Compteur16Bits' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dhahak/Bureau/VHDL/TD1/TD1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Compteur16Bits_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/dhahak/Bureau/VHDL/compteur.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Compteur16Bits'
INFO: [VRFC 10-3107] analyzing entity 'Test_Compteur16Bits'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dhahak/Bureau/VHDL/TD1/TD1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Compteur16Bits_behav xil_defaultlib.Test_Compteur16Bits -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Compteur16Bits_behav xil_defaultlib.Test_Compteur16Bits -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'compteur8bits' remains a black box since it has no binding entity [/home/dhahak/Bureau/VHDL/compteur.vhdl:75]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture tb of entity xil_defaultlib.test_compteur16bits
Built simulation snapshot Test_Compteur16Bits_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/dhahak/Bureau/VHDL/TD1/TD1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_Compteur16Bits_behav -key {Behavioral:sim_1:Functional:Test_Compteur16Bits} -tclbatch {Test_Compteur16Bits.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Test_Compteur16Bits.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Simulation terminée
Time: 290 ns  Iteration: 0  Process: /Test_Compteur16Bits/line__89  File: /home/dhahak/Bureau/VHDL/compteur.vhdl
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_Compteur16Bits_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 8759.727 ; gain = 90.105 ; free physical = 55795 ; free virtual = 60309
add_bp {/home/dhahak/Bureau/VHDL/compteur.vhdl} 82
remove_bps -file {/home/dhahak/Bureau/VHDL/compteur.vhdl} -line 82
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test_Compteur16Bits'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dhahak/Bureau/VHDL/TD1/TD1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/local/insa/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Compteur16Bits' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dhahak/Bureau/VHDL/TD1/TD1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Compteur16Bits_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/dhahak/Bureau/VHDL/compteur.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Compteur16Bits'
INFO: [VRFC 10-3107] analyzing entity 'Test_Compteur16Bits'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dhahak/Bureau/VHDL/TD1/TD1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Compteur16Bits_behav xil_defaultlib.Test_Compteur16Bits -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Compteur16Bits_behav xil_defaultlib.Test_Compteur16Bits -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'compteur8bits' remains a black box since it has no binding entity [/home/dhahak/Bureau/VHDL/compteur.vhdl:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture tb of entity xil_defaultlib.test_compteur16bits
Built simulation snapshot Test_Compteur16Bits_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/dhahak/Bureau/VHDL/TD1/TD1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_Compteur16Bits_behav -key {Behavioral:sim_1:Functional:Test_Compteur16Bits} -tclbatch {Test_Compteur16Bits.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Test_Compteur16Bits.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Simulation terminée
Time: 290 ns  Iteration: 0  Process: /Test_Compteur16Bits/line__88  File: /home/dhahak/Bureau/VHDL/compteur.vhdl
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_Compteur16Bits_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8759.727 ; gain = 0.000 ; free physical = 55784 ; free virtual = 60326
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test_Compteur16Bits'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dhahak/Bureau/VHDL/TD1/TD1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/local/insa/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Compteur16Bits' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dhahak/Bureau/VHDL/TD1/TD1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Compteur16Bits_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/dhahak/Bureau/VHDL/compteur.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Compteur16Bits'
INFO: [VRFC 10-3107] analyzing entity 'Test_Compteur16Bits'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dhahak/Bureau/VHDL/TD1/TD1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Compteur16Bits_behav xil_defaultlib.Test_Compteur16Bits -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Compteur16Bits_behav xil_defaultlib.Test_Compteur16Bits -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'compteur8bits' remains a black box since it has no binding entity [/home/dhahak/Bureau/VHDL/compteur.vhdl:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture tb of entity xil_defaultlib.test_compteur16bits
Built simulation snapshot Test_Compteur16Bits_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/dhahak/Bureau/VHDL/TD1/TD1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_Compteur16Bits_behav -key {Behavioral:sim_1:Functional:Test_Compteur16Bits} -tclbatch {Test_Compteur16Bits.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Test_Compteur16Bits.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Simulation terminée
Time: 290 ns  Iteration: 0  Process: /Test_Compteur16Bits/line__88  File: /home/dhahak/Bureau/VHDL/compteur.vhdl
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_Compteur16Bits_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8777.727 ; gain = 9.996 ; free physical = 55749 ; free virtual = 60291
add_bp {/home/dhahak/Bureau/VHDL/compteur.vhdl} 99
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test_Compteur16Bits'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dhahak/Bureau/VHDL/TD1/TD1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/local/insa/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Compteur16Bits' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dhahak/Bureau/VHDL/TD1/TD1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Compteur16Bits_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dhahak/Bureau/VHDL/TD1/TD1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Compteur16Bits_behav xil_defaultlib.Test_Compteur16Bits -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Compteur16Bits_behav xil_defaultlib.Test_Compteur16Bits -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'compteur8bits' remains a black box since it has no binding entity [/home/dhahak/Bureau/VHDL/compteur.vhdl:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/dhahak/Bureau/VHDL/TD1/TD1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_Compteur16Bits_behav -key {Behavioral:sim_1:Functional:Test_Compteur16Bits} -tclbatch {Test_Compteur16Bits.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Test_Compteur16Bits.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 90 ns : File "/home/dhahak/Bureau/VHDL/compteur.vhdl" Line 99
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_Compteur16Bits_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 8777.727 ; gain = 0.000 ; free physical = 55675 ; free virtual = 60232
synth_design -top Test_Compteur16Bits -part xc7a35tcpg236-1 -lint 
Command: synth_design -top Test_Compteur16Bits -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 8777.727 ; gain = 0.000 ; free physical = 55738 ; free virtual = 60295
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'Test_Compteur16Bits' [/home/dhahak/Bureau/VHDL/compteur.vhdl:49]
INFO: [Synth 8-637] synthesizing blackbox instance 'UUT' of component 'Compteur8Bits' [/home/dhahak/Bureau/VHDL/compteur.vhdl:74]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/dhahak/Bureau/VHDL/compteur.vhdl:82]
INFO: [Common 17-14] Message 'Synth 8-312' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ERROR: [Synth 8-403] loop limit (65536) exceeded [/home/dhahak/Bureau/VHDL/compteur.vhdl:81]
ERROR: [Synth 8-285] failed synthesizing module 'Test_Compteur16Bits' [/home/dhahak/Bureau/VHDL/compteur.vhdl:49]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8784.727 ; gain = 7.000 ; free physical = 55723 ; free virtual = 60280
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
5 Infos, 100 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8784.727 ; gain = 7.000 ; free physical = 55723 ; free virtual = 60280
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] 
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] 
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
remove_bps -file {/home/dhahak/Bureau/VHDL/compteur.vhdl} -line 99
add_bp {/home/dhahak/Bureau/VHDL/compteur.vhdl} 99
remove_bps -file {/home/dhahak/Bureau/VHDL/compteur.vhdl} -line 99
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test_Compteur16Bits'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dhahak/Bureau/VHDL/TD1/TD1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/local/insa/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Compteur16Bits' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dhahak/Bureau/VHDL/TD1/TD1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Compteur16Bits_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/dhahak/Bureau/VHDL/compteur.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Compteur16Bits'
INFO: [VRFC 10-3107] analyzing entity 'Test_Compteur16Bits'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dhahak/Bureau/VHDL/TD1/TD1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Compteur16Bits_behav xil_defaultlib.Test_Compteur16Bits -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Compteur16Bits_behav xil_defaultlib.Test_Compteur16Bits -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'compteur8bits' remains a black box since it has no binding entity [/home/dhahak/Bureau/VHDL/compteur.vhdl:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture tb of entity xil_defaultlib.test_compteur16bits
Built simulation snapshot Test_Compteur16Bits_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/dhahak/Bureau/VHDL/TD1/TD1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_Compteur16Bits_behav -key {Behavioral:sim_1:Functional:Test_Compteur16Bits} -tclbatch {Test_Compteur16Bits.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Test_Compteur16Bits.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Simulation terminée
Time: 290 ns  Iteration: 0  Process: /Test_Compteur16Bits/line__88  File: /home/dhahak/Bureau/VHDL/compteur.vhdl
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_Compteur16Bits_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8824.727 ; gain = 19.992 ; free physical = 55727 ; free virtual = 60269
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test_Compteur16Bits'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dhahak/Bureau/VHDL/TD1/TD1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/local/insa/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Compteur16Bits' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dhahak/Bureau/VHDL/TD1/TD1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Compteur16Bits_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/dhahak/Bureau/VHDL/compteur.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Compteur16Bits'
INFO: [VRFC 10-3107] analyzing entity 'Test_Compteur16Bits'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dhahak/Bureau/VHDL/TD1/TD1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Compteur16Bits_behav xil_defaultlib.Test_Compteur16Bits -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Compteur16Bits_behav xil_defaultlib.Test_Compteur16Bits -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'compteur8bits' remains a black box since it has no binding entity [/home/dhahak/Bureau/VHDL/compteur.vhdl:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture tb of entity xil_defaultlib.test_compteur16bits
Built simulation snapshot Test_Compteur16Bits_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/dhahak/Bureau/VHDL/TD1/TD1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_Compteur16Bits_behav -key {Behavioral:sim_1:Functional:Test_Compteur16Bits} -tclbatch {Test_Compteur16Bits.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Test_Compteur16Bits.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Simulation terminée
Time: 300 ns  Iteration: 0  Process: /Test_Compteur16Bits/line__88  File: /home/dhahak/Bureau/VHDL/compteur.vhdl
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_Compteur16Bits_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
count
invalid command name "count"
help
WARNING: [Common 17-20] Did not find any categories for task 'platform_verify'
WARNING: [Common 17-20] Did not find any categories for task 'report_run_status'
WARNING: [Common 17-20] Did not find any categories for task 'tandem_verify'
WARNING: [Common 17-20] Did not find any categories for task 'update_calibration_scheme'
Topic Categories:
Bitgen
Board
CDC
Configuration
DRC
Debug
Device
Feasibility
FileIO
Floorplan
GUIControl
IPFlow
IPIntegrator
Lint
Memory
Memory Initialization
Methodology
Netlist
Object
Partition
PinPlanning
Platform
Power
Project
PropertyAndParameter
Report
Run
SDC
Simulation
SysGen
Tcl
TclBuiltIn
TclPackage
Timing
ToolLaunch
Tools
Vitis
Waiver
Waveform
XDC
XPS
cluster_configuration
projutils
simulation
synthesis
user-written
vivado_preferences
xilinxtclstore
To list help topics by category, type 'help -category <category>'. For example:
% help -category Project
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Test_Compteur16Bits'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dhahak/Bureau/VHDL/TD1/TD1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/local/insa/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Compteur16Bits' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dhahak/Bureau/VHDL/TD1/TD1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Compteur16Bits_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/dhahak/Bureau/VHDL/compteur.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Compteur16Bits'
INFO: [VRFC 10-3107] analyzing entity 'Test_Compteur16Bits'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dhahak/Bureau/VHDL/TD1/TD1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Compteur16Bits_behav xil_defaultlib.Test_Compteur16Bits -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Compteur16Bits_behav xil_defaultlib.Test_Compteur16Bits -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'compteur8bits' remains a black box since it has no binding entity [/home/dhahak/Bureau/VHDL/compteur.vhdl:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture tb of entity xil_defaultlib.test_compteur16bits
Built simulation snapshot Test_Compteur16Bits_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/dhahak/Bureau/VHDL/TD1/TD1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_Compteur16Bits_behav -key {Behavioral:sim_1:Functional:Test_Compteur16Bits} -tclbatch {Test_Compteur16Bits.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Test_Compteur16Bits.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Simulation terminée
Time: 290 ns  Iteration: 0  Process: /Test_Compteur16Bits/line__88  File: /home/dhahak/Bureau/VHDL/compteur.vhdl
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_Compteur16Bits_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8894.734 ; gain = 0.000 ; free physical = 55751 ; free virtual = 60293
