INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ankith SVK/UART_tx_rx/UART_tx_rx.srcs/sources_1/new/clk_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ankith SVK/UART_tx_rx/UART_tx_rx.srcs/sources_1/new/rx_uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ankith SVK/UART_tx_rx/UART_tx_rx.srcs/sources_1/new/tx_uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ankith SVK/UART_tx_rx/UART_tx_rx.srcs/sources_1/new/uart_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ankith SVK/UART_tx_rx/UART_tx_rx.srcs/sim_1/new/uart_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tb
