Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,29879
design__instance__area,392988
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00890604592859745
power__switching__total,0.0015716619091108441
power__leakage__total,0.000009832476280280389
power__total,0.010487540625035763
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2903452005445866
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2926243774562991
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11731493886168164
timing__setup__ws__corner:nom_fast_1p32V_m40C,10.04499356570228
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.117315
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,11.794258
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,2
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.33146861194029353
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.3296892574484032
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6335950832217652
timing__setup__ws__corner:nom_slow_1p08V_125C,6.75554920014535
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.633595
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,6.755549
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.30667960705653335
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.3079382114239954
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3077194697263822
timing__setup__ws__corner:nom_typ_1p20V_25C,8.939035542569894
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.307719
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,9.993212
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,2
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2903452005445866
clock__skew__worst_setup,0.2926243774562991
timing__hold__ws,0.11731493886168164
timing__setup__ws,6.75554920014535
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.117315
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,6.755549
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 1289.28 313.74
design__core__bbox,2.88 3.78 1286.4 309.96
design__io,45
design__die__area,404499
design__core__area,392988
design__instance__count__stdcell,17353
design__instance__area__stdcell,297103
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.756009
design__instance__utilization__stdcell,0.756009
design__rows,81
design__rows:CoreSite,81
design__sites,216594
design__sites:CoreSite,216594
design__instance__count__class:buffer,9
design__instance__area__class:buffer,241.315
design__instance__count__class:inverter,745
design__instance__area__class:inverter,4481.57
design__instance__count__class:sequential_cell,2067
design__instance__area__class:sequential_cell,102965
design__instance__count__class:multi_input_combinational_cell,9436
design__instance__area__class:multi_input_combinational_cell,94581
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,4728
design__instance__area__class:timing_repair_buffer,86252.9
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,723690
design__violations,0
design__instance__count__class:clock_buffer,362
design__instance__area__class:clock_buffer,8538.57
design__instance__count__class:clock_inverter,5
design__instance__area__class:clock_inverter,36.288
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,2910
global_route__vias,141116
global_route__wirelength,1099998
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,1
design__instance__count__class:antenna_cell,1
design__instance__area__class:antenna_cell,5.4432
route__net,17337
route__net__special,2
route__drc_errors__iter:0,8205
route__wirelength__iter:0,804655
route__drc_errors__iter:1,3515
route__wirelength__iter:1,799969
route__drc_errors__iter:2,3402
route__wirelength__iter:2,798267
route__drc_errors__iter:3,97
route__wirelength__iter:3,797343
route__drc_errors__iter:4,0
route__wirelength__iter:4,797316
route__drc_errors,0
route__wirelength,797316
route__vias,128827
route__vias__singlecut,128827
route__vias__multicut,0
design__disconnected_pin__count,4
design__critical_disconnected_pin__count,0
route__wirelength__max,1156.42
design__instance__count__class:fill_cell,12526
design__instance__area__class:fill_cell,95885.6
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,38
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,38
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,38
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,38
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19964
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19989
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000363414
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000310954
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000105685
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000310954
design_powergrid__voltage__worst,0.000310954
design_powergrid__voltage__worst__net:VPWR,1.19964
design_powergrid__drop__worst,0.000363414
design_powergrid__drop__worst__net:VPWR,0.000363414
design_powergrid__voltage__worst__net:VGND,0.000310954
design_powergrid__drop__worst__net:VGND,0.000310954
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00010799999999999999595982902445001627711462788283824920654296875
ir__drop__worst,0.0003629999999999999871734546186274883439182303845882415771484375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
