//
// Generated by Bluespec Compiler, version 2024.01 (build ae2a2fc)
//
// On Wed Nov 12 17:45:15 CET 2025
//
//
// Ports:
// Name                         I/O  size props
// S_CTRL_arready                 O     1
// S_CTRL_rvalid                  O     1
// S_CTRL_rdata                   O    64
// S_CTRL_rresp                   O     2
// S_CTRL_awready                 O     1
// S_CTRL_wready                  O     1
// S_CTRL_bvalid                  O     1
// S_CTRL_bresp                   O     2
// S_AXIS_WRITE_tready            O     1
// M_AXIS_WRITE_tvalid            O     1
// M_AXIS_WRITE_tdata             O     8
// M_AXIS_WRITE_tlast             O     1
// M_AXIS_WRITE_tkeep             O     1
// M_AXIS_WRITE_tDest             O     4
// S_AXIS_READ_tready             O     1
// M_AXIS_READ_tvalid             O     1
// M_AXIS_READ_tdata              O   512
// M_AXIS_READ_tlast              O     1
// M_AXIS_READ_tkeep              O    64
// M_AXIS_READ_tDest              O     4
// S_AXI_URAM_PRP_arready         O     1
// S_AXI_URAM_PRP_rvalid          O     1
// S_AXI_URAM_PRP_rdata           O   512
// S_AXI_URAM_PRP_rresp           O     2
// S_AXI_URAM_PRP_rlast           O     1
// S_AXI_URAM_PRP_awready         O     1
// S_AXI_URAM_PRP_wready          O     1
// S_AXI_URAM_PRP_bvalid          O     1
// S_AXI_URAM_PRP_bresp           O     2
// S_AXI_Queues_arready           O     1
// S_AXI_Queues_rvalid            O     1
// S_AXI_Queues_rdata             O   512
// S_AXI_Queues_rresp             O     2
// S_AXI_Queues_rlast             O     1
// S_AXI_Queues_awready           O     1
// S_AXI_Queues_wready            O     1
// S_AXI_Queues_bvalid            O     1
// S_AXI_Queues_bresp             O     2
// M_AXI_Doorbells_arvalid        O     1
// M_AXI_Doorbells_araddr         O    64
// M_AXI_Doorbells_arprot         O     3
// M_AXI_Doorbells_rready         O     1
// M_AXI_Doorbells_awvalid        O     1
// M_AXI_Doorbells_awaddr         O    64
// M_AXI_Doorbells_awprot         O     3
// M_AXI_Doorbells_wvalid         O     1
// M_AXI_Doorbells_wdata          O    32
// M_AXI_Doorbells_wstrb          O     4
// M_AXI_Doorbells_bready         O     1
// aclk                           I     1 clock
// aresetn                        I     1 reset
// S_CTRL_arvalid                 I     1
// S_CTRL_araddr                  I     8 reg
// S_CTRL_arprot                  I     3 reg
// S_CTRL_rready                  I     1
// S_CTRL_awvalid                 I     1
// S_CTRL_awaddr                  I     8
// S_CTRL_awprot                  I     3
// S_CTRL_wvalid                  I     1
// S_CTRL_wdata                   I    64
// S_CTRL_wstrb                   I     8
// S_CTRL_bready                  I     1
// S_AXIS_WRITE_tvalid            I     1
// S_AXIS_WRITE_tdata             I   512 reg
// S_AXIS_WRITE_tkeep             I    64 reg
// S_AXIS_WRITE_tDest             I     4 reg
// S_AXIS_WRITE_tlast             I     1 reg
// M_AXIS_WRITE_tready            I     1
// S_AXIS_READ_tvalid             I     1
// S_AXIS_READ_tdata              I   512 reg
// S_AXIS_READ_tkeep              I    64 reg
// S_AXIS_READ_tDest              I     4 reg
// S_AXIS_READ_tlast              I     1 reg
// M_AXIS_READ_tready             I     1
// S_AXI_URAM_PRP_arvalid         I     1
// S_AXI_URAM_PRP_araddr          I    23 reg
// S_AXI_URAM_PRP_arlen           I     8 reg
// S_AXI_URAM_PRP_arsize          I     3 reg
// S_AXI_URAM_PRP_arburst         I     2 reg
// S_AXI_URAM_PRP_arlock          I     1 reg
// S_AXI_URAM_PRP_arcache         I     4 reg
// S_AXI_URAM_PRP_arprot          I     3 reg
// S_AXI_URAM_PRP_arqos           I     4 reg
// S_AXI_URAM_PRP_arregion        I     4 reg
// S_AXI_URAM_PRP_rready          I     1
// S_AXI_URAM_PRP_awvalid         I     1
// S_AXI_URAM_PRP_awaddr          I    23 reg
// S_AXI_URAM_PRP_awlen           I     8 reg
// S_AXI_URAM_PRP_awsize          I     3 reg
// S_AXI_URAM_PRP_awburst         I     2 reg
// S_AXI_URAM_PRP_awlock          I     1 reg
// S_AXI_URAM_PRP_awcache         I     4 reg
// S_AXI_URAM_PRP_awprot          I     3 reg
// S_AXI_URAM_PRP_awqos           I     4 reg
// S_AXI_URAM_PRP_awregion        I     4 reg
// S_AXI_URAM_PRP_wvalid          I     1
// S_AXI_URAM_PRP_wdata           I   512 reg
// S_AXI_URAM_PRP_wstrb           I    64 reg
// S_AXI_URAM_PRP_wlast           I     1 reg
// S_AXI_URAM_PRP_bready          I     1
// S_AXI_Queues_arvalid           I     1
// S_AXI_Queues_araddr            I    13 reg
// S_AXI_Queues_arlen             I     8 reg
// S_AXI_Queues_arsize            I     3 reg
// S_AXI_Queues_arburst           I     2 reg
// S_AXI_Queues_arlock            I     1 reg
// S_AXI_Queues_arcache           I     4 reg
// S_AXI_Queues_arprot            I     3 reg
// S_AXI_Queues_arqos             I     4 reg
// S_AXI_Queues_arregion          I     4 reg
// S_AXI_Queues_rready            I     1
// S_AXI_Queues_awvalid           I     1
// S_AXI_Queues_awaddr            I    13 reg
// S_AXI_Queues_awlen             I     8 reg
// S_AXI_Queues_awsize            I     3 reg
// S_AXI_Queues_awburst           I     2 reg
// S_AXI_Queues_awlock            I     1 reg
// S_AXI_Queues_awcache           I     4 reg
// S_AXI_Queues_awprot            I     3 reg
// S_AXI_Queues_awqos             I     4 reg
// S_AXI_Queues_awregion          I     4 reg
// S_AXI_Queues_wvalid            I     1
// S_AXI_Queues_wdata             I   512 reg
// S_AXI_Queues_wstrb             I    64 reg
// S_AXI_Queues_wlast             I     1 reg
// S_AXI_Queues_bready            I     1
// M_AXI_Doorbells_arready        I     1
// M_AXI_Doorbells_rvalid         I     1
// M_AXI_Doorbells_rdata          I    32 reg
// M_AXI_Doorbells_rresp          I     2 reg
// M_AXI_Doorbells_awready        I     1
// M_AXI_Doorbells_wready         I     1
// M_AXI_Doorbells_bvalid         I     1
// M_AXI_Doorbells_bresp          I     2 reg
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkNvmeStreamerUram(aclk,
			  aresetn,

			  S_CTRL_arready,

			  S_CTRL_arvalid,

			  S_CTRL_araddr,

			  S_CTRL_arprot,

			  S_CTRL_rvalid,

			  S_CTRL_rready,

			  S_CTRL_rdata,

			  S_CTRL_rresp,

			  S_CTRL_awready,

			  S_CTRL_awvalid,

			  S_CTRL_awaddr,

			  S_CTRL_awprot,

			  S_CTRL_wready,

			  S_CTRL_wvalid,

			  S_CTRL_wdata,

			  S_CTRL_wstrb,

			  S_CTRL_bvalid,

			  S_CTRL_bready,

			  S_CTRL_bresp,

			  S_AXIS_WRITE_tready,

			  S_AXIS_WRITE_tvalid,

			  S_AXIS_WRITE_tdata,

			  S_AXIS_WRITE_tkeep,

			  S_AXIS_WRITE_tDest,

			  S_AXIS_WRITE_tlast,

			  M_AXIS_WRITE_tvalid,

			  M_AXIS_WRITE_tready,

			  M_AXIS_WRITE_tdata,

			  M_AXIS_WRITE_tlast,

			  M_AXIS_WRITE_tkeep,

			  M_AXIS_WRITE_tDest,

			  S_AXIS_READ_tready,

			  S_AXIS_READ_tvalid,

			  S_AXIS_READ_tdata,

			  S_AXIS_READ_tkeep,

			  S_AXIS_READ_tDest,

			  S_AXIS_READ_tlast,

			  M_AXIS_READ_tvalid,

			  M_AXIS_READ_tready,

			  M_AXIS_READ_tdata,

			  M_AXIS_READ_tlast,

			  M_AXIS_READ_tkeep,

			  M_AXIS_READ_tDest,

			  S_AXI_URAM_PRP_arvalid,

			  S_AXI_URAM_PRP_arready,

			  S_AXI_URAM_PRP_araddr,
			  S_AXI_URAM_PRP_arlen,
			  S_AXI_URAM_PRP_arsize,
			  S_AXI_URAM_PRP_arburst,
			  S_AXI_URAM_PRP_arlock,
			  S_AXI_URAM_PRP_arcache,
			  S_AXI_URAM_PRP_arprot,
			  S_AXI_URAM_PRP_arqos,
			  S_AXI_URAM_PRP_arregion,

			  S_AXI_URAM_PRP_rready,

			  S_AXI_URAM_PRP_rvalid,

			  S_AXI_URAM_PRP_rdata,

			  S_AXI_URAM_PRP_rresp,

			  S_AXI_URAM_PRP_rlast,

			  S_AXI_URAM_PRP_awready,

			  S_AXI_URAM_PRP_awvalid,

			  S_AXI_URAM_PRP_awaddr,
			  S_AXI_URAM_PRP_awlen,
			  S_AXI_URAM_PRP_awsize,
			  S_AXI_URAM_PRP_awburst,
			  S_AXI_URAM_PRP_awlock,
			  S_AXI_URAM_PRP_awcache,
			  S_AXI_URAM_PRP_awprot,
			  S_AXI_URAM_PRP_awqos,
			  S_AXI_URAM_PRP_awregion,

			  S_AXI_URAM_PRP_wready,

			  S_AXI_URAM_PRP_wvalid,

			  S_AXI_URAM_PRP_wdata,
			  S_AXI_URAM_PRP_wstrb,
			  S_AXI_URAM_PRP_wlast,

			  S_AXI_URAM_PRP_bready,

			  S_AXI_URAM_PRP_bvalid,

			  S_AXI_URAM_PRP_bresp,

			  S_AXI_Queues_arvalid,

			  S_AXI_Queues_arready,

			  S_AXI_Queues_araddr,
			  S_AXI_Queues_arlen,
			  S_AXI_Queues_arsize,
			  S_AXI_Queues_arburst,
			  S_AXI_Queues_arlock,
			  S_AXI_Queues_arcache,
			  S_AXI_Queues_arprot,
			  S_AXI_Queues_arqos,
			  S_AXI_Queues_arregion,

			  S_AXI_Queues_rready,

			  S_AXI_Queues_rvalid,

			  S_AXI_Queues_rdata,

			  S_AXI_Queues_rresp,

			  S_AXI_Queues_rlast,

			  S_AXI_Queues_awready,

			  S_AXI_Queues_awvalid,

			  S_AXI_Queues_awaddr,
			  S_AXI_Queues_awlen,
			  S_AXI_Queues_awsize,
			  S_AXI_Queues_awburst,
			  S_AXI_Queues_awlock,
			  S_AXI_Queues_awcache,
			  S_AXI_Queues_awprot,
			  S_AXI_Queues_awqos,
			  S_AXI_Queues_awregion,

			  S_AXI_Queues_wready,

			  S_AXI_Queues_wvalid,

			  S_AXI_Queues_wdata,
			  S_AXI_Queues_wstrb,
			  S_AXI_Queues_wlast,

			  S_AXI_Queues_bready,

			  S_AXI_Queues_bvalid,

			  S_AXI_Queues_bresp,

			  M_AXI_Doorbells_arvalid,

			  M_AXI_Doorbells_arready,

			  M_AXI_Doorbells_araddr,

			  M_AXI_Doorbells_arprot,

			  M_AXI_Doorbells_rready,

			  M_AXI_Doorbells_rvalid,

			  M_AXI_Doorbells_rdata,

			  M_AXI_Doorbells_rresp,

			  M_AXI_Doorbells_awready,

			  M_AXI_Doorbells_awvalid,

			  M_AXI_Doorbells_awaddr,

			  M_AXI_Doorbells_awprot,

			  M_AXI_Doorbells_wready,

			  M_AXI_Doorbells_wvalid,

			  M_AXI_Doorbells_wdata,

			  M_AXI_Doorbells_wstrb,

			  M_AXI_Doorbells_bvalid,

			  M_AXI_Doorbells_bready,

			  M_AXI_Doorbells_bresp);
  parameter [63 : 0] pcie_nvme_base_address = 64'b0;
  input  aclk;
  input  aresetn;

  // value method ifc_s_ctrl_rd_arready
  output S_CTRL_arready;

  // action method ifc_s_ctrl_rd_parvalid
  input  S_CTRL_arvalid;

  // action method ifc_s_ctrl_rd_paraddr
  input  [7 : 0] S_CTRL_araddr;

  // action method ifc_s_ctrl_rd_parprot
  input  [2 : 0] S_CTRL_arprot;

  // value method ifc_s_ctrl_rd_rvalid
  output S_CTRL_rvalid;

  // action method ifc_s_ctrl_rd_prready
  input  S_CTRL_rready;

  // value method ifc_s_ctrl_rd_rdata
  output [63 : 0] S_CTRL_rdata;

  // value method ifc_s_ctrl_rd_rresp
  output [1 : 0] S_CTRL_rresp;

  // value method ifc_s_ctrl_wr_awready
  output S_CTRL_awready;

  // action method ifc_s_ctrl_wr_pawvalid
  input  S_CTRL_awvalid;

  // action method ifc_s_ctrl_wr_pawaddr
  input  [7 : 0] S_CTRL_awaddr;

  // action method ifc_s_ctrl_wr_pawprot
  input  [2 : 0] S_CTRL_awprot;

  // value method ifc_s_ctrl_wr_wready
  output S_CTRL_wready;

  // action method ifc_s_ctrl_wr_pwvalid
  input  S_CTRL_wvalid;

  // action method ifc_s_ctrl_wr_pwdata
  input  [63 : 0] S_CTRL_wdata;

  // action method ifc_s_ctrl_wr_pwstrb
  input  [7 : 0] S_CTRL_wstrb;

  // value method ifc_s_ctrl_wr_bvalid
  output S_CTRL_bvalid;

  // action method ifc_s_ctrl_wr_pbready
  input  S_CTRL_bready;

  // value method ifc_s_ctrl_wr_bresp
  output [1 : 0] S_CTRL_bresp;

  // value method ifc_s_axis_write_tready
  output S_AXIS_WRITE_tready;

  // action method ifc_s_axis_write_ptvalid
  input  S_AXIS_WRITE_tvalid;

  // action method ifc_s_axis_write_ptdata
  input  [511 : 0] S_AXIS_WRITE_tdata;

  // action method ifc_s_axis_write_ptuser

  // action method ifc_s_axis_write_ptkeep
  input  [63 : 0] S_AXIS_WRITE_tkeep;

  // action method ifc_s_axis_write_ptDest
  input  [3 : 0] S_AXIS_WRITE_tDest;

  // action method ifc_s_axis_write_ptlast
  input  S_AXIS_WRITE_tlast;

  // value method ifc_m_axis_write_tvalid
  output M_AXIS_WRITE_tvalid;

  // action method ifc_m_axis_write_ptready
  input  M_AXIS_WRITE_tready;

  // value method ifc_m_axis_write_tdata
  output [7 : 0] M_AXIS_WRITE_tdata;

  // value method ifc_m_axis_write_tlast
  output M_AXIS_WRITE_tlast;

  // value method ifc_m_axis_write_tuser

  // value method ifc_m_axis_write_tkeep
  output M_AXIS_WRITE_tkeep;

  // value method ifc_m_axis_write_tDest
  output [3 : 0] M_AXIS_WRITE_tDest;

  // value method ifc_s_axis_read_tready
  output S_AXIS_READ_tready;

  // action method ifc_s_axis_read_ptvalid
  input  S_AXIS_READ_tvalid;

  // action method ifc_s_axis_read_ptdata
  input  [511 : 0] S_AXIS_READ_tdata;

  // action method ifc_s_axis_read_ptuser

  // action method ifc_s_axis_read_ptkeep
  input  [63 : 0] S_AXIS_READ_tkeep;

  // action method ifc_s_axis_read_ptDest
  input  [3 : 0] S_AXIS_READ_tDest;

  // action method ifc_s_axis_read_ptlast
  input  S_AXIS_READ_tlast;

  // value method ifc_m_axis_read_tvalid
  output M_AXIS_READ_tvalid;

  // action method ifc_m_axis_read_ptready
  input  M_AXIS_READ_tready;

  // value method ifc_m_axis_read_tdata
  output [511 : 0] M_AXIS_READ_tdata;

  // value method ifc_m_axis_read_tlast
  output M_AXIS_READ_tlast;

  // value method ifc_m_axis_read_tuser

  // value method ifc_m_axis_read_tkeep
  output [63 : 0] M_AXIS_READ_tkeep;

  // value method ifc_m_axis_read_tDest
  output [3 : 0] M_AXIS_READ_tDest;

  // action method ifc_s_nvme_data_rd_parvalid
  input  S_AXI_URAM_PRP_arvalid;

  // value method ifc_s_nvme_data_rd_arready
  output S_AXI_URAM_PRP_arready;

  // action method ifc_s_nvme_data_rd_parchannel
  input  [22 : 0] S_AXI_URAM_PRP_araddr;
  input  [7 : 0] S_AXI_URAM_PRP_arlen;
  input  [2 : 0] S_AXI_URAM_PRP_arsize;
  input  [1 : 0] S_AXI_URAM_PRP_arburst;
  input  S_AXI_URAM_PRP_arlock;
  input  [3 : 0] S_AXI_URAM_PRP_arcache;
  input  [2 : 0] S_AXI_URAM_PRP_arprot;
  input  [3 : 0] S_AXI_URAM_PRP_arqos;
  input  [3 : 0] S_AXI_URAM_PRP_arregion;

  // action method ifc_s_nvme_data_rd_prready
  input  S_AXI_URAM_PRP_rready;

  // value method ifc_s_nvme_data_rd_rvalid
  output S_AXI_URAM_PRP_rvalid;

  // value method ifc_s_nvme_data_rd_rid

  // value method ifc_s_nvme_data_rd_rdata
  output [511 : 0] S_AXI_URAM_PRP_rdata;

  // value method ifc_s_nvme_data_rd_rresp
  output [1 : 0] S_AXI_URAM_PRP_rresp;

  // value method ifc_s_nvme_data_rd_rlast
  output S_AXI_URAM_PRP_rlast;

  // value method ifc_s_nvme_data_rd_ruser

  // value method ifc_s_nvme_data_wr_awready
  output S_AXI_URAM_PRP_awready;

  // action method ifc_s_nvme_data_wr_pawvalid
  input  S_AXI_URAM_PRP_awvalid;

  // action method ifc_s_nvme_data_wr_pawchannel
  input  [22 : 0] S_AXI_URAM_PRP_awaddr;
  input  [7 : 0] S_AXI_URAM_PRP_awlen;
  input  [2 : 0] S_AXI_URAM_PRP_awsize;
  input  [1 : 0] S_AXI_URAM_PRP_awburst;
  input  S_AXI_URAM_PRP_awlock;
  input  [3 : 0] S_AXI_URAM_PRP_awcache;
  input  [2 : 0] S_AXI_URAM_PRP_awprot;
  input  [3 : 0] S_AXI_URAM_PRP_awqos;
  input  [3 : 0] S_AXI_URAM_PRP_awregion;

  // value method ifc_s_nvme_data_wr_wready
  output S_AXI_URAM_PRP_wready;

  // action method ifc_s_nvme_data_wr_pwvalid
  input  S_AXI_URAM_PRP_wvalid;

  // action method ifc_s_nvme_data_wr_pwchannel
  input  [511 : 0] S_AXI_URAM_PRP_wdata;
  input  [63 : 0] S_AXI_URAM_PRP_wstrb;
  input  S_AXI_URAM_PRP_wlast;

  // action method ifc_s_nvme_data_wr_pbready
  input  S_AXI_URAM_PRP_bready;

  // value method ifc_s_nvme_data_wr_bvalid
  output S_AXI_URAM_PRP_bvalid;

  // value method ifc_s_nvme_data_wr_bresp
  output [1 : 0] S_AXI_URAM_PRP_bresp;

  // value method ifc_s_nvme_data_wr_bid

  // value method ifc_s_nvme_data_wr_buser

  // action method ifc_s_rd_parvalid
  input  S_AXI_Queues_arvalid;

  // value method ifc_s_rd_arready
  output S_AXI_Queues_arready;

  // action method ifc_s_rd_parchannel
  input  [12 : 0] S_AXI_Queues_araddr;
  input  [7 : 0] S_AXI_Queues_arlen;
  input  [2 : 0] S_AXI_Queues_arsize;
  input  [1 : 0] S_AXI_Queues_arburst;
  input  S_AXI_Queues_arlock;
  input  [3 : 0] S_AXI_Queues_arcache;
  input  [2 : 0] S_AXI_Queues_arprot;
  input  [3 : 0] S_AXI_Queues_arqos;
  input  [3 : 0] S_AXI_Queues_arregion;

  // action method ifc_s_rd_prready
  input  S_AXI_Queues_rready;

  // value method ifc_s_rd_rvalid
  output S_AXI_Queues_rvalid;

  // value method ifc_s_rd_rid

  // value method ifc_s_rd_rdata
  output [511 : 0] S_AXI_Queues_rdata;

  // value method ifc_s_rd_rresp
  output [1 : 0] S_AXI_Queues_rresp;

  // value method ifc_s_rd_rlast
  output S_AXI_Queues_rlast;

  // value method ifc_s_rd_ruser

  // value method ifc_s_wr_awready
  output S_AXI_Queues_awready;

  // action method ifc_s_wr_pawvalid
  input  S_AXI_Queues_awvalid;

  // action method ifc_s_wr_pawchannel
  input  [12 : 0] S_AXI_Queues_awaddr;
  input  [7 : 0] S_AXI_Queues_awlen;
  input  [2 : 0] S_AXI_Queues_awsize;
  input  [1 : 0] S_AXI_Queues_awburst;
  input  S_AXI_Queues_awlock;
  input  [3 : 0] S_AXI_Queues_awcache;
  input  [2 : 0] S_AXI_Queues_awprot;
  input  [3 : 0] S_AXI_Queues_awqos;
  input  [3 : 0] S_AXI_Queues_awregion;

  // value method ifc_s_wr_wready
  output S_AXI_Queues_wready;

  // action method ifc_s_wr_pwvalid
  input  S_AXI_Queues_wvalid;

  // action method ifc_s_wr_pwchannel
  input  [511 : 0] S_AXI_Queues_wdata;
  input  [63 : 0] S_AXI_Queues_wstrb;
  input  S_AXI_Queues_wlast;

  // action method ifc_s_wr_pbready
  input  S_AXI_Queues_bready;

  // value method ifc_s_wr_bvalid
  output S_AXI_Queues_bvalid;

  // value method ifc_s_wr_bresp
  output [1 : 0] S_AXI_Queues_bresp;

  // value method ifc_s_wr_bid

  // value method ifc_s_wr_buser

  // value method ifc_m_rd_arvalid
  output M_AXI_Doorbells_arvalid;

  // action method ifc_m_rd_parready
  input  M_AXI_Doorbells_arready;

  // value method ifc_m_rd_araddr
  output [63 : 0] M_AXI_Doorbells_araddr;

  // value method ifc_m_rd_arprot
  output [2 : 0] M_AXI_Doorbells_arprot;

  // value method ifc_m_rd_rready
  output M_AXI_Doorbells_rready;

  // action method ifc_m_rd_prvalid
  input  M_AXI_Doorbells_rvalid;

  // action method ifc_m_rd_prdata
  input  [31 : 0] M_AXI_Doorbells_rdata;

  // action method ifc_m_rd_prresp
  input  [1 : 0] M_AXI_Doorbells_rresp;

  // action method ifc_m_wr_pawready
  input  M_AXI_Doorbells_awready;

  // value method ifc_m_wr_awvalid
  output M_AXI_Doorbells_awvalid;

  // value method ifc_m_wr_awaddr
  output [63 : 0] M_AXI_Doorbells_awaddr;

  // value method ifc_m_wr_awprot
  output [2 : 0] M_AXI_Doorbells_awprot;

  // action method ifc_m_wr_pwready
  input  M_AXI_Doorbells_wready;

  // value method ifc_m_wr_wvalid
  output M_AXI_Doorbells_wvalid;

  // value method ifc_m_wr_wdata
  output [31 : 0] M_AXI_Doorbells_wdata;

  // value method ifc_m_wr_wstrb
  output [3 : 0] M_AXI_Doorbells_wstrb;

  // action method ifc_m_wr_pbvalid
  input  M_AXI_Doorbells_bvalid;

  // value method ifc_m_wr_bready
  output M_AXI_Doorbells_bready;

  // action method ifc_m_wr_pbresp
  input  [1 : 0] M_AXI_Doorbells_bresp;

  // signals for module outputs
  wire [511 : 0] M_AXIS_READ_tdata, S_AXI_Queues_rdata, S_AXI_URAM_PRP_rdata;
  wire [63 : 0] M_AXIS_READ_tkeep,
		M_AXI_Doorbells_araddr,
		M_AXI_Doorbells_awaddr,
		S_CTRL_rdata;
  wire [31 : 0] M_AXI_Doorbells_wdata;
  wire [7 : 0] M_AXIS_WRITE_tdata;
  wire [3 : 0] M_AXIS_READ_tDest, M_AXIS_WRITE_tDest, M_AXI_Doorbells_wstrb;
  wire [2 : 0] M_AXI_Doorbells_arprot, M_AXI_Doorbells_awprot;
  wire [1 : 0] S_AXI_Queues_bresp,
	       S_AXI_Queues_rresp,
	       S_AXI_URAM_PRP_bresp,
	       S_AXI_URAM_PRP_rresp,
	       S_CTRL_bresp,
	       S_CTRL_rresp;
  wire M_AXIS_READ_tlast,
       M_AXIS_READ_tvalid,
       M_AXIS_WRITE_tkeep,
       M_AXIS_WRITE_tlast,
       M_AXIS_WRITE_tvalid,
       M_AXI_Doorbells_arvalid,
       M_AXI_Doorbells_awvalid,
       M_AXI_Doorbells_bready,
       M_AXI_Doorbells_rready,
       M_AXI_Doorbells_wvalid,
       S_AXIS_READ_tready,
       S_AXIS_WRITE_tready,
       S_AXI_Queues_arready,
       S_AXI_Queues_awready,
       S_AXI_Queues_bvalid,
       S_AXI_Queues_rlast,
       S_AXI_Queues_rvalid,
       S_AXI_Queues_wready,
       S_AXI_URAM_PRP_arready,
       S_AXI_URAM_PRP_awready,
       S_AXI_URAM_PRP_bvalid,
       S_AXI_URAM_PRP_rlast,
       S_AXI_URAM_PRP_rvalid,
       S_AXI_URAM_PRP_wready,
       S_CTRL_arready,
       S_CTRL_awready,
       S_CTRL_bvalid,
       S_CTRL_rvalid,
       S_CTRL_wready;

  // inlined wires
  reg [592 : 0] bram_req_a$wget;
  wire [592 : 0] bram_req_b$wget;
  wire [576 : 0] nvme_queues_s_wr_arinpkg_data$wget,
		 s_nvme_data_wr_arinpkg_data$wget;
  wire [72 : 0] s_ctrl_writeSlave_dataIn_rv$port0__write_1,
		s_ctrl_writeSlave_dataIn_rv$port1__read,
		s_ctrl_writeSlave_dataIn_rv$port2__read;
  wire [67 : 0] nvme_queues_m_wr_addrOut_rv$port0__write_1,
		nvme_queues_m_wr_addrOut_rv$port1__read,
		nvme_queues_m_wr_addrOut_rv$port2__read;
  wire [63 : 0] cmd_completed$port0__write_1,
		cmd_completed$port1__write_1,
		cmd_completed$port2__read;
  wire [51 : 0] s_nvme_data_rd_arinpkg$wget, s_nvme_data_wr_arinpkg_addr$wget;
  wire [41 : 0] nvme_queues_s_rd_arinpkg$wget,
		nvme_queues_s_wr_arinpkg_addr$wget;
  wire [36 : 0] nvme_queues_m_wr_dataOut_rv$port0__write_1,
		nvme_queues_m_wr_dataOut_rv$port1__read,
		nvme_queues_m_wr_dataOut_rv$port2__read;
  wire [25 : 0] nvme_read_request_rv$port1__read,
		nvme_read_request_rv$port1__write_1,
		nvme_read_request_rv$port2__read,
		nvme_write_request_rv$port1__read,
		nvme_write_request_rv$port1__write_1,
		nvme_write_request_rv$port2__read;
  wire [11 : 0] s_ctrl_writeSlave_addrIn_rv$port0__write_1,
		s_ctrl_writeSlave_addrIn_rv$port1__read,
		s_ctrl_writeSlave_addrIn_rv$port2__read;
  wire bram_put_a$whas,
       bram_read_a$whas,
       bram_read_b$whas,
       bram_req_a$whas,
       bram_req_b$whas,
       nvme_read_request_rv$EN_port0__write,
       nvme_write_request_rv$EN_port0__write,
       s_ctrl_readIsHandled$whas,
       s_ctrl_writeIsHandled$whas;

  // register bram_alloc_ptr
  reg [15 : 0] bram_alloc_ptr;
  wire [15 : 0] bram_alloc_ptr$D_IN;
  wire bram_alloc_ptr$EN;

  // register bram_available
  reg [16 : 0] bram_available;
  reg [16 : 0] bram_available$D_IN;
  wire bram_available$EN;

  // register bram_counter_a
  reg [7 : 0] bram_counter_a;
  wire [7 : 0] bram_counter_a$D_IN;
  wire bram_counter_a$EN;

  // register bram_counter_b
  reg [7 : 0] bram_counter_b;
  wire [7 : 0] bram_counter_b$D_IN;
  wire bram_counter_b$EN;

  // register bram_free_ptr
  reg [15 : 0] bram_free_ptr;
  wire [15 : 0] bram_free_ptr$D_IN;
  wire bram_free_ptr$EN;

  // register bram_valid_a_0
  reg bram_valid_a_0;
  wire bram_valid_a_0$D_IN, bram_valid_a_0$EN;

  // register bram_valid_a_1
  reg bram_valid_a_1;
  wire bram_valid_a_1$D_IN, bram_valid_a_1$EN;

  // register bram_valid_a_2
  reg bram_valid_a_2;
  wire bram_valid_a_2$D_IN, bram_valid_a_2$EN;

  // register bram_valid_a_3
  reg bram_valid_a_3;
  wire bram_valid_a_3$D_IN, bram_valid_a_3$EN;

  // register bram_valid_a_4
  reg bram_valid_a_4;
  wire bram_valid_a_4$D_IN, bram_valid_a_4$EN;

  // register bram_valid_a_5
  reg bram_valid_a_5;
  wire bram_valid_a_5$D_IN, bram_valid_a_5$EN;

  // register bram_valid_a_6
  reg bram_valid_a_6;
  wire bram_valid_a_6$D_IN, bram_valid_a_6$EN;

  // register bram_valid_a_7
  reg bram_valid_a_7;
  wire bram_valid_a_7$D_IN, bram_valid_a_7$EN;

  // register bram_valid_a_8
  reg bram_valid_a_8;
  wire bram_valid_a_8$D_IN, bram_valid_a_8$EN;

  // register bram_valid_a_9
  reg bram_valid_a_9;
  wire bram_valid_a_9$D_IN, bram_valid_a_9$EN;

  // register bram_valid_b_0
  reg bram_valid_b_0;
  wire bram_valid_b_0$D_IN, bram_valid_b_0$EN;

  // register bram_valid_b_1
  reg bram_valid_b_1;
  wire bram_valid_b_1$D_IN, bram_valid_b_1$EN;

  // register bram_valid_b_2
  reg bram_valid_b_2;
  wire bram_valid_b_2$D_IN, bram_valid_b_2$EN;

  // register bram_valid_b_3
  reg bram_valid_b_3;
  wire bram_valid_b_3$D_IN, bram_valid_b_3$EN;

  // register bram_valid_b_4
  reg bram_valid_b_4;
  wire bram_valid_b_4$D_IN, bram_valid_b_4$EN;

  // register bram_valid_b_5
  reg bram_valid_b_5;
  wire bram_valid_b_5$D_IN, bram_valid_b_5$EN;

  // register bram_valid_b_6
  reg bram_valid_b_6;
  wire bram_valid_b_6$D_IN, bram_valid_b_6$EN;

  // register bram_valid_b_7
  reg bram_valid_b_7;
  wire bram_valid_b_7$D_IN, bram_valid_b_7$EN;

  // register bram_valid_b_8
  reg bram_valid_b_8;
  wire bram_valid_b_8$D_IN, bram_valid_b_8$EN;

  // register bram_valid_b_9
  reg bram_valid_b_9;
  wire bram_valid_b_9$D_IN, bram_valid_b_9$EN;

  // register cmd_cid
  reg [15 : 0] cmd_cid;
  wire [15 : 0] cmd_cid$D_IN;
  wire cmd_cid$EN;

  // register cmd_completed
  reg [63 : 0] cmd_completed;
  wire [63 : 0] cmd_completed$D_IN;
  wire cmd_completed$EN;

  // register cmd_nlb
  reg [31 : 0] cmd_nlb;
  wire [31 : 0] cmd_nlb$D_IN;
  wire cmd_nlb$EN;

  // register cmd_slba
  reg [31 : 0] cmd_slba;
  reg [31 : 0] cmd_slba$D_IN;
  wire cmd_slba$EN;

  // register ctrl_nsid
  reg [31 : 0] ctrl_nsid;
  wire [31 : 0] ctrl_nsid$D_IN;
  wire ctrl_nsid$EN;

  // register current_completion_index
  reg [63 : 0] current_completion_index;
  wire [63 : 0] current_completion_index$D_IN;
  wire current_completion_index$EN;

  // register doorbell_completion_head_addr
  reg [63 : 0] doorbell_completion_head_addr;
  wire [63 : 0] doorbell_completion_head_addr$D_IN;
  wire doorbell_completion_head_addr$EN;

  // register doorbell_submission_tail_addr
  reg [63 : 0] doorbell_submission_tail_addr;
  wire [63 : 0] doorbell_submission_tail_addr$D_IN;
  wire doorbell_submission_tail_addr$EN;

  // register enabled
  reg enabled;
  wire enabled$D_IN, enabled$EN;

  // register m_axis_read_isRst_isInReset
  reg m_axis_read_isRst_isInReset;
  wire m_axis_read_isRst_isInReset$D_IN, m_axis_read_isRst_isInReset$EN;

  // register m_axis_write_isRst_isInReset
  reg m_axis_write_isRst_isInReset;
  wire m_axis_write_isRst_isInReset$D_IN, m_axis_write_isRst_isInReset$EN;

  // register nvme_queues_completion_head
  reg [5 : 0] nvme_queues_completion_head;
  wire [5 : 0] nvme_queues_completion_head$D_IN;
  wire nvme_queues_completion_head$EN;

  // register nvme_queues_completion_head_last
  reg [5 : 0] nvme_queues_completion_head_last;
  wire [5 : 0] nvme_queues_completion_head_last$D_IN;
  wire nvme_queues_completion_head_last$EN;

  // register nvme_queues_completion_head_timer
  reg [7 : 0] nvme_queues_completion_head_timer;
  wire [7 : 0] nvme_queues_completion_head_timer$D_IN;
  wire nvme_queues_completion_head_timer$EN;

  // register nvme_queues_completion_queue_0
  reg [8 : 0] nvme_queues_completion_queue_0;
  wire [8 : 0] nvme_queues_completion_queue_0$D_IN;
  wire nvme_queues_completion_queue_0$EN;

  // register nvme_queues_completion_queue_1
  reg [8 : 0] nvme_queues_completion_queue_1;
  wire [8 : 0] nvme_queues_completion_queue_1$D_IN;
  wire nvme_queues_completion_queue_1$EN;

  // register nvme_queues_completion_queue_2
  reg [8 : 0] nvme_queues_completion_queue_2;
  wire [8 : 0] nvme_queues_completion_queue_2$D_IN;
  wire nvme_queues_completion_queue_2$EN;

  // register nvme_queues_completion_queue_3
  reg [8 : 0] nvme_queues_completion_queue_3;
  wire [8 : 0] nvme_queues_completion_queue_3$D_IN;
  wire nvme_queues_completion_queue_3$EN;

  // register nvme_queues_completion_queue_empty
  reg nvme_queues_completion_queue_empty;
  wire nvme_queues_completion_queue_empty$D_IN,
       nvme_queues_completion_queue_empty$EN;

  // register nvme_queues_m_rd_isRst_isInReset
  reg nvme_queues_m_rd_isRst_isInReset;
  wire nvme_queues_m_rd_isRst_isInReset$D_IN,
       nvme_queues_m_rd_isRst_isInReset$EN;

  // register nvme_queues_m_wr_addrOut_rv
  reg [67 : 0] nvme_queues_m_wr_addrOut_rv;
  wire [67 : 0] nvme_queues_m_wr_addrOut_rv$D_IN;
  wire nvme_queues_m_wr_addrOut_rv$EN;

  // register nvme_queues_m_wr_dataOut_rv
  reg [36 : 0] nvme_queues_m_wr_dataOut_rv;
  wire [36 : 0] nvme_queues_m_wr_dataOut_rv$D_IN;
  wire nvme_queues_m_wr_dataOut_rv$EN;

  // register nvme_queues_m_wr_isRst_isInReset
  reg nvme_queues_m_wr_isRst_isInReset;
  wire nvme_queues_m_wr_isRst_isInReset$D_IN,
       nvme_queues_m_wr_isRst_isInReset$EN;

  // register nvme_queues_r_response_remaining
  reg [7 : 0] nvme_queues_r_response_remaining;
  wire [7 : 0] nvme_queues_r_response_remaining$D_IN;
  wire nvme_queues_r_response_remaining$EN;

  // register nvme_queues_r_rq
  reg [41 : 0] nvme_queues_r_rq;
  wire [41 : 0] nvme_queues_r_rq$D_IN;
  wire nvme_queues_r_rq$EN;

  // register nvme_queues_s_rd_isRst_isInReset
  reg nvme_queues_s_rd_isRst_isInReset;
  wire nvme_queues_s_rd_isRst_isInReset$D_IN,
       nvme_queues_s_rd_isRst_isInReset$EN;

  // register nvme_queues_s_wr_isRst_isInReset
  reg nvme_queues_s_wr_isRst_isInReset;
  wire nvme_queues_s_wr_isRst_isInReset$D_IN,
       nvme_queues_s_wr_isRst_isInReset$EN;

  // register nvme_queues_submission_tail
  reg [5 : 0] nvme_queues_submission_tail;
  wire [5 : 0] nvme_queues_submission_tail$D_IN;
  wire nvme_queues_submission_tail$EN;

  // register nvme_queues_submission_tail_last
  reg [5 : 0] nvme_queues_submission_tail_last;
  wire [5 : 0] nvme_queues_submission_tail_last$D_IN;
  wire nvme_queues_submission_tail_last$EN;

  // register nvme_queues_submission_tail_timer
  reg [7 : 0] nvme_queues_submission_tail_timer;
  wire [7 : 0] nvme_queues_submission_tail_timer$D_IN;
  wire nvme_queues_submission_tail_timer$EN;

  // register nvme_read_count
  reg [7 : 0] nvme_read_count;
  wire [7 : 0] nvme_read_count$D_IN;
  wire nvme_read_count$EN;

  // register nvme_read_request_rv
  reg [25 : 0] nvme_read_request_rv;
  wire [25 : 0] nvme_read_request_rv$D_IN;
  wire nvme_read_request_rv$EN;

  // register nvme_write_count
  reg [7 : 0] nvme_write_count;
  wire [7 : 0] nvme_write_count$D_IN;
  wire nvme_write_count$EN;

  // register nvme_write_request_rv
  reg [25 : 0] nvme_write_request_rv;
  wire [25 : 0] nvme_write_request_rv$D_IN;
  wire nvme_write_request_rv$EN;

  // register pcie_bram_addr
  reg [63 : 0] pcie_bram_addr;
  wire [63 : 0] pcie_bram_addr$D_IN;
  wire pcie_bram_addr$EN;

  // register read_response_counter
  reg [15 : 0] read_response_counter;
  wire [15 : 0] read_response_counter$D_IN;
  wire read_response_counter$EN;

  // register response_counter_0
  reg [15 : 0] response_counter_0;
  wire [15 : 0] response_counter_0$D_IN;
  wire response_counter_0$EN;

  // register response_counter_1
  reg [15 : 0] response_counter_1;
  wire [15 : 0] response_counter_1$D_IN;
  wire response_counter_1$EN;

  // register s_axis_read_isRst_isInReset
  reg s_axis_read_isRst_isInReset;
  wire s_axis_read_isRst_isInReset$D_IN, s_axis_read_isRst_isInReset$EN;

  // register s_axis_write_isRst_isInReset
  reg s_axis_write_isRst_isInReset;
  wire s_axis_write_isRst_isInReset$D_IN, s_axis_write_isRst_isInReset$EN;

  // register s_ctrl_readBusy
  reg s_ctrl_readBusy;
  wire s_ctrl_readBusy$D_IN, s_ctrl_readBusy$EN;

  // register s_ctrl_readSlave_isRst_isInReset
  reg s_ctrl_readSlave_isRst_isInReset;
  wire s_ctrl_readSlave_isRst_isInReset$D_IN,
       s_ctrl_readSlave_isRst_isInReset$EN;

  // register s_ctrl_writeBusy
  reg s_ctrl_writeBusy;
  wire s_ctrl_writeBusy$D_IN, s_ctrl_writeBusy$EN;

  // register s_ctrl_writeSlave_addrIn_rv
  reg [11 : 0] s_ctrl_writeSlave_addrIn_rv;
  wire [11 : 0] s_ctrl_writeSlave_addrIn_rv$D_IN;
  wire s_ctrl_writeSlave_addrIn_rv$EN;

  // register s_ctrl_writeSlave_dataIn_rv
  reg [72 : 0] s_ctrl_writeSlave_dataIn_rv;
  wire [72 : 0] s_ctrl_writeSlave_dataIn_rv$D_IN;
  wire s_ctrl_writeSlave_dataIn_rv$EN;

  // register s_ctrl_writeSlave_isRst_isInReset
  reg s_ctrl_writeSlave_isRst_isInReset;
  wire s_ctrl_writeSlave_isRst_isInReset$D_IN,
       s_ctrl_writeSlave_isRst_isInReset$EN;

  // register s_nvme_data_rd_isRst_isInReset
  reg s_nvme_data_rd_isRst_isInReset;
  wire s_nvme_data_rd_isRst_isInReset$D_IN, s_nvme_data_rd_isRst_isInReset$EN;

  // register s_nvme_data_wr_isRst_isInReset
  reg s_nvme_data_wr_isRst_isInReset;
  wire s_nvme_data_wr_isRst_isInReset$D_IN, s_nvme_data_wr_isRst_isInReset$EN;

  // register state_request
  reg [2 : 0] state_request;
  reg [2 : 0] state_request$D_IN;
  wire state_request$EN;

  // register state_response
  reg [1 : 0] state_response;
  reg [1 : 0] state_response$D_IN;
  wire state_response$EN;

  // register write_beats
  reg [15 : 0] write_beats;
  wire [15 : 0] write_beats$D_IN;
  wire write_beats$EN;

  // register write_last
  reg write_last;
  wire write_last$D_IN, write_last$EN;

  // ports of submodule bram_fifo_a
  wire [511 : 0] bram_fifo_a$D_IN, bram_fifo_a$D_OUT;
  wire bram_fifo_a$CLR,
       bram_fifo_a$DEQ,
       bram_fifo_a$EMPTY_N,
       bram_fifo_a$ENQ,
       bram_fifo_a$FULL_N;

  // ports of submodule bram_fifo_b
  wire [511 : 0] bram_fifo_b$D_IN, bram_fifo_b$D_OUT;
  wire bram_fifo_b$CLR,
       bram_fifo_b$DEQ,
       bram_fifo_b$EMPTY_N,
       bram_fifo_b$ENQ,
       bram_fifo_b$FULL_N;

  // ports of submodule bram_uram
  wire [511 : 0] bram_uram$dina,
		 bram_uram$dinb,
		 bram_uram$douta,
		 bram_uram$doutb;
  wire [63 : 0] bram_uram$wea, bram_uram$web;
  wire [15 : 0] bram_uram$addra, bram_uram$addrb;
  wire bram_uram$ena,
       bram_uram$enb,
       bram_uram$injectdbiterra,
       bram_uram$injectdbiterrb,
       bram_uram$injectsbiterra,
       bram_uram$injectsbiterrb,
       bram_uram$regcea,
       bram_uram$regceb,
       bram_uram$rsta,
       bram_uram$rstb,
       bram_uram$sleep;

  // ports of submodule m_axis_read_out
  wire [580 : 0] m_axis_read_out$D_IN;
  wire m_axis_read_out$CLR, m_axis_read_out$DEQ, m_axis_read_out$ENQ;

  // ports of submodule m_axis_read_out_1
  wire [580 : 0] m_axis_read_out_1$D_IN, m_axis_read_out_1$D_OUT;
  wire m_axis_read_out_1$CLR,
       m_axis_read_out_1$DEQ,
       m_axis_read_out_1$EMPTY_N,
       m_axis_read_out_1$ENQ,
       m_axis_read_out_1$FULL_N;

  // ports of submodule m_axis_write_out
  wire [13 : 0] m_axis_write_out$D_IN;
  wire m_axis_write_out$CLR, m_axis_write_out$DEQ, m_axis_write_out$ENQ;

  // ports of submodule m_axis_write_out_1
  wire [13 : 0] m_axis_write_out_1$D_IN, m_axis_write_out_1$D_OUT;
  wire m_axis_write_out_1$CLR,
       m_axis_write_out_1$DEQ,
       m_axis_write_out_1$EMPTY_N,
       m_axis_write_out_1$ENQ,
       m_axis_write_out_1$FULL_N;

  // ports of submodule nvme_queues_m_rd_in
  wire [66 : 0] nvme_queues_m_rd_in$D_IN, nvme_queues_m_rd_in$D_OUT;
  wire nvme_queues_m_rd_in$CLR,
       nvme_queues_m_rd_in$DEQ,
       nvme_queues_m_rd_in$EMPTY_N,
       nvme_queues_m_rd_in$ENQ;

  // ports of submodule nvme_queues_m_rd_out
  wire [33 : 0] nvme_queues_m_rd_out$D_IN;
  wire nvme_queues_m_rd_out$CLR,
       nvme_queues_m_rd_out$DEQ,
       nvme_queues_m_rd_out$ENQ,
       nvme_queues_m_rd_out$FULL_N;

  // ports of submodule nvme_queues_m_wr_in
  wire [102 : 0] nvme_queues_m_wr_in$D_IN, nvme_queues_m_wr_in$D_OUT;
  wire nvme_queues_m_wr_in$CLR,
       nvme_queues_m_wr_in$DEQ,
       nvme_queues_m_wr_in$EMPTY_N,
       nvme_queues_m_wr_in$ENQ,
       nvme_queues_m_wr_in$FULL_N;

  // ports of submodule nvme_queues_m_wr_out
  wire [1 : 0] nvme_queues_m_wr_out$D_IN;
  wire nvme_queues_m_wr_out$CLR,
       nvme_queues_m_wr_out$DEQ,
       nvme_queues_m_wr_out$EMPTY_N,
       nvme_queues_m_wr_out$ENQ,
       nvme_queues_m_wr_out$FULL_N;

  // ports of submodule nvme_queues_s_rd_in
  wire [41 : 0] nvme_queues_s_rd_in$D_IN, nvme_queues_s_rd_in$D_OUT;
  wire nvme_queues_s_rd_in$CLR,
       nvme_queues_s_rd_in$DEQ,
       nvme_queues_s_rd_in$EMPTY_N,
       nvme_queues_s_rd_in$ENQ,
       nvme_queues_s_rd_in$FULL_N;

  // ports of submodule nvme_queues_s_rd_out
  wire [514 : 0] nvme_queues_s_rd_out$D_IN, nvme_queues_s_rd_out$D_OUT;
  wire nvme_queues_s_rd_out$CLR,
       nvme_queues_s_rd_out$DEQ,
       nvme_queues_s_rd_out$EMPTY_N,
       nvme_queues_s_rd_out$ENQ,
       nvme_queues_s_rd_out$FULL_N;

  // ports of submodule nvme_queues_s_wr_in_addr
  wire [41 : 0] nvme_queues_s_wr_in_addr$D_IN;
  wire nvme_queues_s_wr_in_addr$CLR,
       nvme_queues_s_wr_in_addr$DEQ,
       nvme_queues_s_wr_in_addr$EMPTY_N,
       nvme_queues_s_wr_in_addr$ENQ,
       nvme_queues_s_wr_in_addr$FULL_N;

  // ports of submodule nvme_queues_s_wr_in_data
  wire [576 : 0] nvme_queues_s_wr_in_data$D_IN,
		 nvme_queues_s_wr_in_data$D_OUT;
  wire nvme_queues_s_wr_in_data$CLR,
       nvme_queues_s_wr_in_data$DEQ,
       nvme_queues_s_wr_in_data$EMPTY_N,
       nvme_queues_s_wr_in_data$ENQ,
       nvme_queues_s_wr_in_data$FULL_N;

  // ports of submodule nvme_queues_s_wr_out
  wire [1 : 0] nvme_queues_s_wr_out$D_IN, nvme_queues_s_wr_out$D_OUT;
  wire nvme_queues_s_wr_out$CLR,
       nvme_queues_s_wr_out$DEQ,
       nvme_queues_s_wr_out$EMPTY_N,
       nvme_queues_s_wr_out$ENQ,
       nvme_queues_s_wr_out$FULL_N;

  // ports of submodule nvme_queues_submission_fifo
  wire [180 : 0] nvme_queues_submission_fifo$D_IN,
		 nvme_queues_submission_fifo$D_OUT;
  wire nvme_queues_submission_fifo$CLR,
       nvme_queues_submission_fifo$DEQ,
       nvme_queues_submission_fifo$EMPTY_N,
       nvme_queues_submission_fifo$ENQ,
       nvme_queues_submission_fifo$FULL_N;

  // ports of submodule nvme_read_last
  wire nvme_read_last$CLR,
       nvme_read_last$DEQ,
       nvme_read_last$D_IN,
       nvme_read_last$D_OUT,
       nvme_read_last$EMPTY_N,
       nvme_read_last$ENQ,
       nvme_read_last$FULL_N;

  // ports of submodule pending
  wire [33 : 0] pending$D_IN, pending$D_OUT;
  wire pending$CLR, pending$DEQ, pending$EMPTY_N, pending$ENQ, pending$FULL_N;

  // ports of submodule s_axis_read_in
  wire [580 : 0] s_axis_read_in$D_IN;
  wire s_axis_read_in$CLR, s_axis_read_in$DEQ, s_axis_read_in$ENQ;

  // ports of submodule s_axis_read_in_1
  wire [580 : 0] s_axis_read_in_1$D_IN, s_axis_read_in_1$D_OUT;
  wire s_axis_read_in_1$CLR,
       s_axis_read_in_1$DEQ,
       s_axis_read_in_1$EMPTY_N,
       s_axis_read_in_1$ENQ,
       s_axis_read_in_1$FULL_N;

  // ports of submodule s_axis_write_in
  wire [580 : 0] s_axis_write_in$D_IN;
  wire s_axis_write_in$CLR, s_axis_write_in$DEQ, s_axis_write_in$ENQ;

  // ports of submodule s_axis_write_in_1
  wire [580 : 0] s_axis_write_in_1$D_IN, s_axis_write_in_1$D_OUT;
  wire s_axis_write_in_1$CLR,
       s_axis_write_in_1$DEQ,
       s_axis_write_in_1$EMPTY_N,
       s_axis_write_in_1$ENQ,
       s_axis_write_in_1$FULL_N;

  // ports of submodule s_ctrl_readSlave_in
  wire [10 : 0] s_ctrl_readSlave_in$D_IN, s_ctrl_readSlave_in$D_OUT;
  wire s_ctrl_readSlave_in$CLR,
       s_ctrl_readSlave_in$DEQ,
       s_ctrl_readSlave_in$EMPTY_N,
       s_ctrl_readSlave_in$ENQ,
       s_ctrl_readSlave_in$FULL_N;

  // ports of submodule s_ctrl_readSlave_out
  reg [65 : 0] s_ctrl_readSlave_out$D_IN;
  wire [65 : 0] s_ctrl_readSlave_out$D_OUT;
  wire s_ctrl_readSlave_out$CLR,
       s_ctrl_readSlave_out$DEQ,
       s_ctrl_readSlave_out$EMPTY_N,
       s_ctrl_readSlave_out$ENQ,
       s_ctrl_readSlave_out$FULL_N;

  // ports of submodule s_ctrl_writeSlave_in
  wire [82 : 0] s_ctrl_writeSlave_in$D_IN, s_ctrl_writeSlave_in$D_OUT;
  wire s_ctrl_writeSlave_in$CLR,
       s_ctrl_writeSlave_in$DEQ,
       s_ctrl_writeSlave_in$EMPTY_N,
       s_ctrl_writeSlave_in$ENQ,
       s_ctrl_writeSlave_in$FULL_N;

  // ports of submodule s_ctrl_writeSlave_out
  wire [1 : 0] s_ctrl_writeSlave_out$D_IN, s_ctrl_writeSlave_out$D_OUT;
  wire s_ctrl_writeSlave_out$CLR,
       s_ctrl_writeSlave_out$DEQ,
       s_ctrl_writeSlave_out$EMPTY_N,
       s_ctrl_writeSlave_out$ENQ,
       s_ctrl_writeSlave_out$FULL_N;

  // ports of submodule s_nvme_data_rd_in
  wire [51 : 0] s_nvme_data_rd_in$D_IN, s_nvme_data_rd_in$D_OUT;
  wire s_nvme_data_rd_in$CLR,
       s_nvme_data_rd_in$DEQ,
       s_nvme_data_rd_in$EMPTY_N,
       s_nvme_data_rd_in$ENQ,
       s_nvme_data_rd_in$FULL_N;

  // ports of submodule s_nvme_data_rd_out
  wire [514 : 0] s_nvme_data_rd_out$D_IN, s_nvme_data_rd_out$D_OUT;
  wire s_nvme_data_rd_out$CLR,
       s_nvme_data_rd_out$DEQ,
       s_nvme_data_rd_out$EMPTY_N,
       s_nvme_data_rd_out$ENQ,
       s_nvme_data_rd_out$FULL_N;

  // ports of submodule s_nvme_data_wr_in_addr
  wire [51 : 0] s_nvme_data_wr_in_addr$D_IN, s_nvme_data_wr_in_addr$D_OUT;
  wire s_nvme_data_wr_in_addr$CLR,
       s_nvme_data_wr_in_addr$DEQ,
       s_nvme_data_wr_in_addr$EMPTY_N,
       s_nvme_data_wr_in_addr$ENQ,
       s_nvme_data_wr_in_addr$FULL_N;

  // ports of submodule s_nvme_data_wr_in_data
  wire [576 : 0] s_nvme_data_wr_in_data$D_IN, s_nvme_data_wr_in_data$D_OUT;
  wire s_nvme_data_wr_in_data$CLR,
       s_nvme_data_wr_in_data$DEQ,
       s_nvme_data_wr_in_data$EMPTY_N,
       s_nvme_data_wr_in_data$ENQ,
       s_nvme_data_wr_in_data$FULL_N;

  // ports of submodule s_nvme_data_wr_out
  wire [1 : 0] s_nvme_data_wr_out$D_IN, s_nvme_data_wr_out$D_OUT;
  wire s_nvme_data_wr_out$CLR,
       s_nvme_data_wr_out$DEQ,
       s_nvme_data_wr_out$EMPTY_N,
       s_nvme_data_wr_out$ENQ,
       s_nvme_data_wr_out$FULL_N;

  // rule scheduling signals
  wire CAN_FIRE_RL_bram_count_a,
       CAN_FIRE_RL_bram_count_b,
       CAN_FIRE_RL_bram_deq_a,
       CAN_FIRE_RL_bram_deq_a_clk,
       CAN_FIRE_RL_bram_deq_b,
       CAN_FIRE_RL_bram_deq_b_clk,
       CAN_FIRE_RL_bram_enq_a,
       CAN_FIRE_RL_bram_enq_a_nothing,
       CAN_FIRE_RL_bram_enq_b,
       CAN_FIRE_RL_bram_enq_b_nothing,
       CAN_FIRE_RL_bram_ignore,
       CAN_FIRE_RL_bram_pipeline_a,
       CAN_FIRE_RL_bram_pipeline_a_reset,
       CAN_FIRE_RL_bram_pipeline_b,
       CAN_FIRE_RL_bram_pipeline_b_reset,
       CAN_FIRE_RL_bram_reset_a,
       CAN_FIRE_RL_bram_reset_b,
       CAN_FIRE_RL_m_axis_read_deqFIFO,
       CAN_FIRE_RL_m_axis_read_isRst_isResetAssertedUpdate,
       CAN_FIRE_RL_m_axis_read_writeOutputs,
       CAN_FIRE_RL_m_axis_write_deqFIFO,
       CAN_FIRE_RL_m_axis_write_isRst_isResetAssertedUpdate,
       CAN_FIRE_RL_m_axis_write_writeOutputs,
       CAN_FIRE_RL_nvme_process_completion,
       CAN_FIRE_RL_nvme_queues_completion_queue_forward,
       CAN_FIRE_RL_nvme_queues_dbc_timer,
       CAN_FIRE_RL_nvme_queues_dbc_write,
       CAN_FIRE_RL_nvme_queues_dbc_write_response,
       CAN_FIRE_RL_nvme_queues_dbs_timer,
       CAN_FIRE_RL_nvme_queues_dbs_write,
       CAN_FIRE_RL_nvme_queues_dbs_write_response,
       CAN_FIRE_RL_nvme_queues_m_rd_deqIn,
       CAN_FIRE_RL_nvme_queues_m_rd_enqOut,
       CAN_FIRE_RL_nvme_queues_m_rd_forwardIn,
       CAN_FIRE_RL_nvme_queues_m_rd_isRst_isResetAssertedUpdate,
       CAN_FIRE_RL_nvme_queues_m_wr_deqAddr,
       CAN_FIRE_RL_nvme_queues_m_wr_deqData,
       CAN_FIRE_RL_nvme_queues_m_wr_forwardAddr,
       CAN_FIRE_RL_nvme_queues_m_wr_forwardData,
       CAN_FIRE_RL_nvme_queues_m_wr_forwardResp,
       CAN_FIRE_RL_nvme_queues_m_wr_isRst_isResetAssertedUpdate,
       CAN_FIRE_RL_nvme_queues_m_wr_splitAddrData,
       CAN_FIRE_RL_nvme_queues_recv_cqe_data,
       CAN_FIRE_RL_nvme_queues_recv_cqe_drop_addr,
       CAN_FIRE_RL_nvme_queues_s_rd_deqOut,
       CAN_FIRE_RL_nvme_queues_s_rd_enqIn,
       CAN_FIRE_RL_nvme_queues_s_rd_forwardOut,
       CAN_FIRE_RL_nvme_queues_s_rd_isRst_isResetAssertedUpdate,
       CAN_FIRE_RL_nvme_queues_s_wr_deqOut,
       CAN_FIRE_RL_nvme_queues_s_wr_enqAddr,
       CAN_FIRE_RL_nvme_queues_s_wr_enqData,
       CAN_FIRE_RL_nvme_queues_s_wr_forwardOut,
       CAN_FIRE_RL_nvme_queues_s_wr_isRst_isResetAssertedUpdate,
       CAN_FIRE_RL_nvme_queues_saxi_sq_r_addr,
       CAN_FIRE_RL_nvme_queues_saxi_sq_r_data,
       CAN_FIRE_RL_nvme_queues_saxi_sq_r_data_invalid,
       CAN_FIRE_RL_nvme_read_address,
       CAN_FIRE_RL_nvme_read_bram_request,
       CAN_FIRE_RL_nvme_read_bram_response,
       CAN_FIRE_RL_nvme_read_prp_response,
       CAN_FIRE_RL_nvme_receive_completion,
       CAN_FIRE_RL_nvme_write_address,
       CAN_FIRE_RL_nvme_write_data,
       CAN_FIRE_RL_s_axis_read_isRst_isResetAssertedUpdate,
       CAN_FIRE_RL_s_axis_read_writeFIFO,
       CAN_FIRE_RL_s_axis_write_isRst_isResetAssertedUpdate,
       CAN_FIRE_RL_s_axis_write_writeFIFO,
       CAN_FIRE_RL_s_ctrl_1_axiWriteFallback,
       CAN_FIRE_RL_s_ctrl_1_axiWriteSpecial,
       CAN_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled,
       CAN_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled_1,
       CAN_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled_2,
       CAN_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled_3,
       CAN_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled_4,
       CAN_FIRE_RL_s_ctrl_1_axiWriteSpecial_1,
       CAN_FIRE_RL_s_ctrl_1_axiWriteSpecial_2,
       CAN_FIRE_RL_s_ctrl_1_axiWriteSpecial_3,
       CAN_FIRE_RL_s_ctrl_1_axiWriteSpecial_4,
       CAN_FIRE_RL_s_ctrl_axiReadFallback,
       CAN_FIRE_RL_s_ctrl_axiReadSpecial,
       CAN_FIRE_RL_s_ctrl_axiReadSpecialIsHandled,
       CAN_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_1,
       CAN_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_2,
       CAN_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_3,
       CAN_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_4,
       CAN_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_5,
       CAN_FIRE_RL_s_ctrl_axiReadSpecial_1,
       CAN_FIRE_RL_s_ctrl_axiReadSpecial_2,
       CAN_FIRE_RL_s_ctrl_axiReadSpecial_3,
       CAN_FIRE_RL_s_ctrl_axiReadSpecial_4,
       CAN_FIRE_RL_s_ctrl_axiReadSpecial_5,
       CAN_FIRE_RL_s_ctrl_readSlave_addrInWrite,
       CAN_FIRE_RL_s_ctrl_readSlave_deqOut,
       CAN_FIRE_RL_s_ctrl_readSlave_isRst_isResetAssertedUpdate,
       CAN_FIRE_RL_s_ctrl_readSlave_putOutData,
       CAN_FIRE_RL_s_ctrl_writeSlave_addrInWrite,
       CAN_FIRE_RL_s_ctrl_writeSlave_dataInWrite,
       CAN_FIRE_RL_s_ctrl_writeSlave_isRst_isResetAssertedUpdate,
       CAN_FIRE_RL_s_ctrl_writeSlave_mergeAddrData,
       CAN_FIRE_RL_s_ctrl_writeSlave_outForward,
       CAN_FIRE_RL_s_ctrl_writeSlave_outWrite,
       CAN_FIRE_RL_s_nvme_data_rd_deqOut,
       CAN_FIRE_RL_s_nvme_data_rd_enqIn,
       CAN_FIRE_RL_s_nvme_data_rd_forwardOut,
       CAN_FIRE_RL_s_nvme_data_rd_isRst_isResetAssertedUpdate,
       CAN_FIRE_RL_s_nvme_data_wr_deqOut,
       CAN_FIRE_RL_s_nvme_data_wr_enqAddr,
       CAN_FIRE_RL_s_nvme_data_wr_enqData,
       CAN_FIRE_RL_s_nvme_data_wr_forwardOut,
       CAN_FIRE_RL_s_nvme_data_wr_isRst_isResetAssertedUpdate,
       CAN_FIRE_RL_state_request_idle_read,
       CAN_FIRE_RL_state_request_idle_write,
       CAN_FIRE_RL_state_request_read,
       CAN_FIRE_RL_state_request_write,
       CAN_FIRE_RL_state_request_write_remaining,
       CAN_FIRE_RL_state_request_write_submit,
       CAN_FIRE_RL_state_response_finish,
       CAN_FIRE_RL_state_response_read_0,
       CAN_FIRE_RL_state_response_read_1,
       CAN_FIRE_RL_state_response_write,
       CAN_FIRE___me_check_61,
       CAN_FIRE___me_check_63,
       CAN_FIRE___me_check_65,
       CAN_FIRE___me_check_67,
       CAN_FIRE___me_check_69,
       CAN_FIRE_ifc_m_axis_read_ptready,
       CAN_FIRE_ifc_m_axis_write_ptready,
       CAN_FIRE_ifc_m_rd_parready,
       CAN_FIRE_ifc_m_rd_prdata,
       CAN_FIRE_ifc_m_rd_prresp,
       CAN_FIRE_ifc_m_rd_prvalid,
       CAN_FIRE_ifc_m_wr_pawready,
       CAN_FIRE_ifc_m_wr_pbresp,
       CAN_FIRE_ifc_m_wr_pbvalid,
       CAN_FIRE_ifc_m_wr_pwready,
       CAN_FIRE_ifc_s_axis_read_ptDest,
       CAN_FIRE_ifc_s_axis_read_ptdata,
       CAN_FIRE_ifc_s_axis_read_ptkeep,
       CAN_FIRE_ifc_s_axis_read_ptlast,
       CAN_FIRE_ifc_s_axis_read_ptuser,
       CAN_FIRE_ifc_s_axis_read_ptvalid,
       CAN_FIRE_ifc_s_axis_write_ptDest,
       CAN_FIRE_ifc_s_axis_write_ptdata,
       CAN_FIRE_ifc_s_axis_write_ptkeep,
       CAN_FIRE_ifc_s_axis_write_ptlast,
       CAN_FIRE_ifc_s_axis_write_ptuser,
       CAN_FIRE_ifc_s_axis_write_ptvalid,
       CAN_FIRE_ifc_s_ctrl_rd_paraddr,
       CAN_FIRE_ifc_s_ctrl_rd_parprot,
       CAN_FIRE_ifc_s_ctrl_rd_parvalid,
       CAN_FIRE_ifc_s_ctrl_rd_prready,
       CAN_FIRE_ifc_s_ctrl_wr_pawaddr,
       CAN_FIRE_ifc_s_ctrl_wr_pawprot,
       CAN_FIRE_ifc_s_ctrl_wr_pawvalid,
       CAN_FIRE_ifc_s_ctrl_wr_pbready,
       CAN_FIRE_ifc_s_ctrl_wr_pwdata,
       CAN_FIRE_ifc_s_ctrl_wr_pwstrb,
       CAN_FIRE_ifc_s_ctrl_wr_pwvalid,
       CAN_FIRE_ifc_s_nvme_data_rd_parchannel,
       CAN_FIRE_ifc_s_nvme_data_rd_parvalid,
       CAN_FIRE_ifc_s_nvme_data_rd_prready,
       CAN_FIRE_ifc_s_nvme_data_wr_pawchannel,
       CAN_FIRE_ifc_s_nvme_data_wr_pawvalid,
       CAN_FIRE_ifc_s_nvme_data_wr_pbready,
       CAN_FIRE_ifc_s_nvme_data_wr_pwchannel,
       CAN_FIRE_ifc_s_nvme_data_wr_pwvalid,
       CAN_FIRE_ifc_s_rd_parchannel,
       CAN_FIRE_ifc_s_rd_parvalid,
       CAN_FIRE_ifc_s_rd_prready,
       CAN_FIRE_ifc_s_wr_pawchannel,
       CAN_FIRE_ifc_s_wr_pawvalid,
       CAN_FIRE_ifc_s_wr_pbready,
       CAN_FIRE_ifc_s_wr_pwchannel,
       CAN_FIRE_ifc_s_wr_pwvalid,
       WILL_FIRE_RL_bram_count_a,
       WILL_FIRE_RL_bram_count_b,
       WILL_FIRE_RL_bram_deq_a,
       WILL_FIRE_RL_bram_deq_a_clk,
       WILL_FIRE_RL_bram_deq_b,
       WILL_FIRE_RL_bram_deq_b_clk,
       WILL_FIRE_RL_bram_enq_a,
       WILL_FIRE_RL_bram_enq_a_nothing,
       WILL_FIRE_RL_bram_enq_b,
       WILL_FIRE_RL_bram_enq_b_nothing,
       WILL_FIRE_RL_bram_ignore,
       WILL_FIRE_RL_bram_pipeline_a,
       WILL_FIRE_RL_bram_pipeline_a_reset,
       WILL_FIRE_RL_bram_pipeline_b,
       WILL_FIRE_RL_bram_pipeline_b_reset,
       WILL_FIRE_RL_bram_reset_a,
       WILL_FIRE_RL_bram_reset_b,
       WILL_FIRE_RL_m_axis_read_deqFIFO,
       WILL_FIRE_RL_m_axis_read_isRst_isResetAssertedUpdate,
       WILL_FIRE_RL_m_axis_read_writeOutputs,
       WILL_FIRE_RL_m_axis_write_deqFIFO,
       WILL_FIRE_RL_m_axis_write_isRst_isResetAssertedUpdate,
       WILL_FIRE_RL_m_axis_write_writeOutputs,
       WILL_FIRE_RL_nvme_process_completion,
       WILL_FIRE_RL_nvme_queues_completion_queue_forward,
       WILL_FIRE_RL_nvme_queues_dbc_timer,
       WILL_FIRE_RL_nvme_queues_dbc_write,
       WILL_FIRE_RL_nvme_queues_dbc_write_response,
       WILL_FIRE_RL_nvme_queues_dbs_timer,
       WILL_FIRE_RL_nvme_queues_dbs_write,
       WILL_FIRE_RL_nvme_queues_dbs_write_response,
       WILL_FIRE_RL_nvme_queues_m_rd_deqIn,
       WILL_FIRE_RL_nvme_queues_m_rd_enqOut,
       WILL_FIRE_RL_nvme_queues_m_rd_forwardIn,
       WILL_FIRE_RL_nvme_queues_m_rd_isRst_isResetAssertedUpdate,
       WILL_FIRE_RL_nvme_queues_m_wr_deqAddr,
       WILL_FIRE_RL_nvme_queues_m_wr_deqData,
       WILL_FIRE_RL_nvme_queues_m_wr_forwardAddr,
       WILL_FIRE_RL_nvme_queues_m_wr_forwardData,
       WILL_FIRE_RL_nvme_queues_m_wr_forwardResp,
       WILL_FIRE_RL_nvme_queues_m_wr_isRst_isResetAssertedUpdate,
       WILL_FIRE_RL_nvme_queues_m_wr_splitAddrData,
       WILL_FIRE_RL_nvme_queues_recv_cqe_data,
       WILL_FIRE_RL_nvme_queues_recv_cqe_drop_addr,
       WILL_FIRE_RL_nvme_queues_s_rd_deqOut,
       WILL_FIRE_RL_nvme_queues_s_rd_enqIn,
       WILL_FIRE_RL_nvme_queues_s_rd_forwardOut,
       WILL_FIRE_RL_nvme_queues_s_rd_isRst_isResetAssertedUpdate,
       WILL_FIRE_RL_nvme_queues_s_wr_deqOut,
       WILL_FIRE_RL_nvme_queues_s_wr_enqAddr,
       WILL_FIRE_RL_nvme_queues_s_wr_enqData,
       WILL_FIRE_RL_nvme_queues_s_wr_forwardOut,
       WILL_FIRE_RL_nvme_queues_s_wr_isRst_isResetAssertedUpdate,
       WILL_FIRE_RL_nvme_queues_saxi_sq_r_addr,
       WILL_FIRE_RL_nvme_queues_saxi_sq_r_data,
       WILL_FIRE_RL_nvme_queues_saxi_sq_r_data_invalid,
       WILL_FIRE_RL_nvme_read_address,
       WILL_FIRE_RL_nvme_read_bram_request,
       WILL_FIRE_RL_nvme_read_bram_response,
       WILL_FIRE_RL_nvme_read_prp_response,
       WILL_FIRE_RL_nvme_receive_completion,
       WILL_FIRE_RL_nvme_write_address,
       WILL_FIRE_RL_nvme_write_data,
       WILL_FIRE_RL_s_axis_read_isRst_isResetAssertedUpdate,
       WILL_FIRE_RL_s_axis_read_writeFIFO,
       WILL_FIRE_RL_s_axis_write_isRst_isResetAssertedUpdate,
       WILL_FIRE_RL_s_axis_write_writeFIFO,
       WILL_FIRE_RL_s_ctrl_1_axiWriteFallback,
       WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial,
       WILL_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled,
       WILL_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled_1,
       WILL_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled_2,
       WILL_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled_3,
       WILL_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled_4,
       WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_1,
       WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_2,
       WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_3,
       WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_4,
       WILL_FIRE_RL_s_ctrl_axiReadFallback,
       WILL_FIRE_RL_s_ctrl_axiReadSpecial,
       WILL_FIRE_RL_s_ctrl_axiReadSpecialIsHandled,
       WILL_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_1,
       WILL_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_2,
       WILL_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_3,
       WILL_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_4,
       WILL_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_5,
       WILL_FIRE_RL_s_ctrl_axiReadSpecial_1,
       WILL_FIRE_RL_s_ctrl_axiReadSpecial_2,
       WILL_FIRE_RL_s_ctrl_axiReadSpecial_3,
       WILL_FIRE_RL_s_ctrl_axiReadSpecial_4,
       WILL_FIRE_RL_s_ctrl_axiReadSpecial_5,
       WILL_FIRE_RL_s_ctrl_readSlave_addrInWrite,
       WILL_FIRE_RL_s_ctrl_readSlave_deqOut,
       WILL_FIRE_RL_s_ctrl_readSlave_isRst_isResetAssertedUpdate,
       WILL_FIRE_RL_s_ctrl_readSlave_putOutData,
       WILL_FIRE_RL_s_ctrl_writeSlave_addrInWrite,
       WILL_FIRE_RL_s_ctrl_writeSlave_dataInWrite,
       WILL_FIRE_RL_s_ctrl_writeSlave_isRst_isResetAssertedUpdate,
       WILL_FIRE_RL_s_ctrl_writeSlave_mergeAddrData,
       WILL_FIRE_RL_s_ctrl_writeSlave_outForward,
       WILL_FIRE_RL_s_ctrl_writeSlave_outWrite,
       WILL_FIRE_RL_s_nvme_data_rd_deqOut,
       WILL_FIRE_RL_s_nvme_data_rd_enqIn,
       WILL_FIRE_RL_s_nvme_data_rd_forwardOut,
       WILL_FIRE_RL_s_nvme_data_rd_isRst_isResetAssertedUpdate,
       WILL_FIRE_RL_s_nvme_data_wr_deqOut,
       WILL_FIRE_RL_s_nvme_data_wr_enqAddr,
       WILL_FIRE_RL_s_nvme_data_wr_enqData,
       WILL_FIRE_RL_s_nvme_data_wr_forwardOut,
       WILL_FIRE_RL_s_nvme_data_wr_isRst_isResetAssertedUpdate,
       WILL_FIRE_RL_state_request_idle_read,
       WILL_FIRE_RL_state_request_idle_write,
       WILL_FIRE_RL_state_request_read,
       WILL_FIRE_RL_state_request_write,
       WILL_FIRE_RL_state_request_write_remaining,
       WILL_FIRE_RL_state_request_write_submit,
       WILL_FIRE_RL_state_response_finish,
       WILL_FIRE_RL_state_response_read_0,
       WILL_FIRE_RL_state_response_read_1,
       WILL_FIRE_RL_state_response_write,
       WILL_FIRE___me_check_61,
       WILL_FIRE___me_check_63,
       WILL_FIRE___me_check_65,
       WILL_FIRE___me_check_67,
       WILL_FIRE___me_check_69,
       WILL_FIRE_ifc_m_axis_read_ptready,
       WILL_FIRE_ifc_m_axis_write_ptready,
       WILL_FIRE_ifc_m_rd_parready,
       WILL_FIRE_ifc_m_rd_prdata,
       WILL_FIRE_ifc_m_rd_prresp,
       WILL_FIRE_ifc_m_rd_prvalid,
       WILL_FIRE_ifc_m_wr_pawready,
       WILL_FIRE_ifc_m_wr_pbresp,
       WILL_FIRE_ifc_m_wr_pbvalid,
       WILL_FIRE_ifc_m_wr_pwready,
       WILL_FIRE_ifc_s_axis_read_ptDest,
       WILL_FIRE_ifc_s_axis_read_ptdata,
       WILL_FIRE_ifc_s_axis_read_ptkeep,
       WILL_FIRE_ifc_s_axis_read_ptlast,
       WILL_FIRE_ifc_s_axis_read_ptuser,
       WILL_FIRE_ifc_s_axis_read_ptvalid,
       WILL_FIRE_ifc_s_axis_write_ptDest,
       WILL_FIRE_ifc_s_axis_write_ptdata,
       WILL_FIRE_ifc_s_axis_write_ptkeep,
       WILL_FIRE_ifc_s_axis_write_ptlast,
       WILL_FIRE_ifc_s_axis_write_ptuser,
       WILL_FIRE_ifc_s_axis_write_ptvalid,
       WILL_FIRE_ifc_s_ctrl_rd_paraddr,
       WILL_FIRE_ifc_s_ctrl_rd_parprot,
       WILL_FIRE_ifc_s_ctrl_rd_parvalid,
       WILL_FIRE_ifc_s_ctrl_rd_prready,
       WILL_FIRE_ifc_s_ctrl_wr_pawaddr,
       WILL_FIRE_ifc_s_ctrl_wr_pawprot,
       WILL_FIRE_ifc_s_ctrl_wr_pawvalid,
       WILL_FIRE_ifc_s_ctrl_wr_pbready,
       WILL_FIRE_ifc_s_ctrl_wr_pwdata,
       WILL_FIRE_ifc_s_ctrl_wr_pwstrb,
       WILL_FIRE_ifc_s_ctrl_wr_pwvalid,
       WILL_FIRE_ifc_s_nvme_data_rd_parchannel,
       WILL_FIRE_ifc_s_nvme_data_rd_parvalid,
       WILL_FIRE_ifc_s_nvme_data_rd_prready,
       WILL_FIRE_ifc_s_nvme_data_wr_pawchannel,
       WILL_FIRE_ifc_s_nvme_data_wr_pawvalid,
       WILL_FIRE_ifc_s_nvme_data_wr_pbready,
       WILL_FIRE_ifc_s_nvme_data_wr_pwchannel,
       WILL_FIRE_ifc_s_nvme_data_wr_pwvalid,
       WILL_FIRE_ifc_s_rd_parchannel,
       WILL_FIRE_ifc_s_rd_parvalid,
       WILL_FIRE_ifc_s_rd_prready,
       WILL_FIRE_ifc_s_wr_pawchannel,
       WILL_FIRE_ifc_s_wr_pawvalid,
       WILL_FIRE_ifc_s_wr_pbready,
       WILL_FIRE_ifc_s_wr_pwchannel,
       WILL_FIRE_ifc_s_wr_pwvalid;

  // inputs to muxes for submodule ports
  wire [592 : 0] MUX_bram_req_a$wset_1__VAL_1,
		 MUX_bram_req_a$wset_1__VAL_2,
		 MUX_bram_req_a$wset_1__VAL_3,
		 MUX_bram_req_b$wset_1__VAL_1,
		 MUX_bram_req_b$wset_1__VAL_2;
  wire [514 : 0] MUX_nvme_queues_s_rd_out$enq_1__VAL_1,
		 MUX_nvme_queues_s_rd_out$enq_1__VAL_2,
		 MUX_s_nvme_data_rd_out$enq_1__VAL_1,
		 MUX_s_nvme_data_rd_out$enq_1__VAL_2;
  wire [180 : 0] MUX_nvme_queues_submission_fifo$enq_1__VAL_1,
		 MUX_nvme_queues_submission_fifo$enq_1__VAL_2;
  wire [102 : 0] MUX_nvme_queues_m_wr_in$enq_1__VAL_1,
		 MUX_nvme_queues_m_wr_in$enq_1__VAL_2;
  wire [65 : 0] MUX_s_ctrl_readSlave_out$enq_1__VAL_1,
		MUX_s_ctrl_readSlave_out$enq_1__VAL_2,
		MUX_s_ctrl_readSlave_out$enq_1__VAL_3,
		MUX_s_ctrl_readSlave_out$enq_1__VAL_4,
		MUX_s_ctrl_readSlave_out$enq_1__VAL_5;
  wire [33 : 0] MUX_pending$enq_1__VAL_1, MUX_pending$enq_1__VAL_2;
  wire [31 : 0] MUX_cmd_nlb$write_1__VAL_1,
		MUX_cmd_nlb$write_1__VAL_2,
		MUX_cmd_slba$write_1__VAL_2,
		MUX_cmd_slba$write_1__VAL_4;
  wire [16 : 0] MUX_bram_available$write_1__VAL_1,
		MUX_bram_available$write_1__VAL_2,
		MUX_bram_available$write_1__VAL_3;
  wire [15 : 0] MUX_bram_alloc_ptr$write_1__VAL_1,
		MUX_bram_alloc_ptr$write_1__VAL_2,
		MUX_response_counter_0$write_1__VAL_1,
		MUX_response_counter_1$write_1__VAL_1,
		MUX_write_beats$write_1__VAL_1;
  wire [8 : 0] MUX_nvme_queues_completion_queue_0$write_1__VAL_2,
	       MUX_nvme_queues_completion_queue_1$write_1__VAL_2,
	       MUX_nvme_queues_completion_queue_2$write_1__VAL_1,
	       MUX_nvme_queues_completion_queue_3$write_1__VAL_1;
  wire [7 : 0] MUX_nvme_queues_completion_head_timer$write_1__VAL_1,
	       MUX_nvme_queues_r_response_remaining$write_1__VAL_1,
	       MUX_nvme_queues_r_response_remaining$write_1__VAL_2,
	       MUX_nvme_queues_submission_tail_timer$write_1__VAL_1;
  wire [2 : 0] MUX_state_request$write_1__VAL_3,
	       MUX_state_request$write_1__VAL_4;
  wire [1 : 0] MUX_state_response$write_1__VAL_2;
  wire MUX_bram_req_b$wset_1__SEL_1,
       MUX_bram_valid_a_0$write_1__VAL_1,
       MUX_bram_valid_b_0$write_1__VAL_1,
       MUX_nvme_queues_completion_queue_2$write_1__SEL_1,
       MUX_nvme_queues_completion_queue_3$write_1__SEL_1,
       MUX_nvme_queues_completion_queue_empty$write_1__VAL_1,
       MUX_nvme_queues_completion_queue_empty$write_1__VAL_2,
       MUX_state_request$write_1__SEL_1,
       MUX_state_request$write_1__SEL_2,
       MUX_state_request$write_1__SEL_3,
       MUX_state_response$write_1__SEL_1,
       MUX_state_response$write_1__SEL_2,
       MUX_write_beats$write_1__SEL_1;

  // remaining internal signals
  wire [511 : 0] x_data__h10495, x_data__h38386;
  wire [63 : 0] v__h18049,
		v__h18185,
		x__h10760,
		x__h35110,
		x__h36069,
		x__h36098,
		x__h36550,
		x__h36841,
		y__h36551,
		y__h36730;
  wire [31 : 0] cmd_nlb_PLUS_1__q6,
		data__h13645,
		data__h13808,
		x__h34776,
		y__h34779,
		y__h35826;
  wire [21 : 0] _0_CONCAT_nvme_read_request_rv_BITS_13_TO_8_PLU_ETC__q3,
		x__h39158,
		x__h39160,
		y__h39161;
  wire [16 : 0] y__h34977, y__h35627, y__h35940, y__h37278;
  wire [15 : 0] _0_CONCAT_0_CONCAT_IF_cmd_nlb_18_ULE_2047_30_TH_ETC__q5,
		_0_CONCAT_IF_cmd_nlb_18_ULE_2047_30_THEN_cmd_nl_ETC___d639,
		_0_CONCAT_pendingD_OUT_BITS_16_TO_7_PLUS_1__q2,
		_0_CONCAT_write_beats_BITS_15_TO_6_PLUS_1__q1,
		addr__h35111,
		beats__h34694,
		total_alloc__h34696,
		total_alloc__h35761,
		total_free__h37248,
		x__h35536,
		x__h36988,
		x__h38007,
		x__h40541;
  wire [11 : 0] x__h36068;
  wire [10 : 0] nlb__h34693;
  wire [7 : 0] IF_s_ctrl_writeSlave_inD_OUT_BIT_3_THEN_s_ctr_ETC__q7,
	       nvme_queues_completion_queue_0_BITS_7_TO_0__q4,
	       x__h30782,
	       x__h30813,
	       x__h38344,
	       x__h40580,
	       y__h30783,
	       y__h30785,
	       y__h30814,
	       y__h30816;
  wire NOT_bram_available_14_EQ_0_CONCAT_write_beats__ETC___d679,
       _dor1nvme_read_request_rv$EN_port0__write,
       cmd_nlb_18_ULE_2047___d630,
       nvme_read_request_rv_port0__read__02_BITS_7_TO_ETC___d818,
       response_counter_1_69_EQ_pending_first__48_BIT_ETC___d770,
       state_request_02_EQ_1_13_AND_NOT_bram_availabl_ETC___d625,
       x__h30799,
       x__h30825;

  // value method ifc_s_ctrl_rd_arready
  assign S_CTRL_arready =
	     !s_ctrl_readSlave_isRst_isInReset && s_ctrl_readSlave_in$FULL_N ;

  // action method ifc_s_ctrl_rd_parvalid
  assign CAN_FIRE_ifc_s_ctrl_rd_parvalid = 1'd1 ;
  assign WILL_FIRE_ifc_s_ctrl_rd_parvalid = 1'd1 ;

  // action method ifc_s_ctrl_rd_paraddr
  assign CAN_FIRE_ifc_s_ctrl_rd_paraddr = 1'd1 ;
  assign WILL_FIRE_ifc_s_ctrl_rd_paraddr = 1'd1 ;

  // action method ifc_s_ctrl_rd_parprot
  assign CAN_FIRE_ifc_s_ctrl_rd_parprot = 1'd1 ;
  assign WILL_FIRE_ifc_s_ctrl_rd_parprot = 1'd1 ;

  // value method ifc_s_ctrl_rd_rvalid
  assign S_CTRL_rvalid =
	     !s_ctrl_readSlave_isRst_isInReset &&
	     s_ctrl_readSlave_out$EMPTY_N ;

  // action method ifc_s_ctrl_rd_prready
  assign CAN_FIRE_ifc_s_ctrl_rd_prready = 1'd1 ;
  assign WILL_FIRE_ifc_s_ctrl_rd_prready = 1'd1 ;

  // value method ifc_s_ctrl_rd_rdata
  assign S_CTRL_rdata =
	     s_ctrl_readSlave_out$EMPTY_N ?
	       s_ctrl_readSlave_out$D_OUT[65:2] :
	       64'd0 ;

  // value method ifc_s_ctrl_rd_rresp
  assign S_CTRL_rresp =
	     s_ctrl_readSlave_out$EMPTY_N ?
	       s_ctrl_readSlave_out$D_OUT[1:0] :
	       2'd0 ;

  // value method ifc_s_ctrl_wr_awready
  assign S_CTRL_awready =
	     !s_ctrl_writeSlave_isRst_isInReset &&
	     !s_ctrl_writeSlave_addrIn_rv[11] ;

  // action method ifc_s_ctrl_wr_pawvalid
  assign CAN_FIRE_ifc_s_ctrl_wr_pawvalid = 1'd1 ;
  assign WILL_FIRE_ifc_s_ctrl_wr_pawvalid = 1'd1 ;

  // action method ifc_s_ctrl_wr_pawaddr
  assign CAN_FIRE_ifc_s_ctrl_wr_pawaddr = 1'd1 ;
  assign WILL_FIRE_ifc_s_ctrl_wr_pawaddr = 1'd1 ;

  // action method ifc_s_ctrl_wr_pawprot
  assign CAN_FIRE_ifc_s_ctrl_wr_pawprot = 1'd1 ;
  assign WILL_FIRE_ifc_s_ctrl_wr_pawprot = 1'd1 ;

  // value method ifc_s_ctrl_wr_wready
  assign S_CTRL_wready =
	     !s_ctrl_writeSlave_isRst_isInReset &&
	     !s_ctrl_writeSlave_dataIn_rv[72] ;

  // action method ifc_s_ctrl_wr_pwvalid
  assign CAN_FIRE_ifc_s_ctrl_wr_pwvalid = 1'd1 ;
  assign WILL_FIRE_ifc_s_ctrl_wr_pwvalid = 1'd1 ;

  // action method ifc_s_ctrl_wr_pwdata
  assign CAN_FIRE_ifc_s_ctrl_wr_pwdata = 1'd1 ;
  assign WILL_FIRE_ifc_s_ctrl_wr_pwdata = 1'd1 ;

  // action method ifc_s_ctrl_wr_pwstrb
  assign CAN_FIRE_ifc_s_ctrl_wr_pwstrb = 1'd1 ;
  assign WILL_FIRE_ifc_s_ctrl_wr_pwstrb = 1'd1 ;

  // value method ifc_s_ctrl_wr_bvalid
  assign S_CTRL_bvalid =
	     !s_ctrl_writeSlave_isRst_isInReset &&
	     s_ctrl_writeSlave_out$EMPTY_N ;

  // action method ifc_s_ctrl_wr_pbready
  assign CAN_FIRE_ifc_s_ctrl_wr_pbready = 1'd1 ;
  assign WILL_FIRE_ifc_s_ctrl_wr_pbready = 1'd1 ;

  // value method ifc_s_ctrl_wr_bresp
  assign S_CTRL_bresp =
	     s_ctrl_writeSlave_out$EMPTY_N ?
	       s_ctrl_writeSlave_out$D_OUT :
	       2'd0 ;

  // value method ifc_s_axis_write_tready
  assign S_AXIS_WRITE_tready =
	     !s_axis_write_isRst_isInReset && s_axis_write_in_1$FULL_N ;

  // action method ifc_s_axis_write_ptvalid
  assign CAN_FIRE_ifc_s_axis_write_ptvalid = 1'd1 ;
  assign WILL_FIRE_ifc_s_axis_write_ptvalid = 1'd1 ;

  // action method ifc_s_axis_write_ptdata
  assign CAN_FIRE_ifc_s_axis_write_ptdata = 1'd1 ;
  assign WILL_FIRE_ifc_s_axis_write_ptdata = 1'd1 ;

  // action method ifc_s_axis_write_ptuser
  assign CAN_FIRE_ifc_s_axis_write_ptuser = 1'd1 ;
  assign WILL_FIRE_ifc_s_axis_write_ptuser = 1'd1 ;

  // action method ifc_s_axis_write_ptkeep
  assign CAN_FIRE_ifc_s_axis_write_ptkeep = 1'd1 ;
  assign WILL_FIRE_ifc_s_axis_write_ptkeep = 1'd1 ;

  // action method ifc_s_axis_write_ptDest
  assign CAN_FIRE_ifc_s_axis_write_ptDest = 1'd1 ;
  assign WILL_FIRE_ifc_s_axis_write_ptDest = 1'd1 ;

  // action method ifc_s_axis_write_ptlast
  assign CAN_FIRE_ifc_s_axis_write_ptlast = 1'd1 ;
  assign WILL_FIRE_ifc_s_axis_write_ptlast = 1'd1 ;

  // value method ifc_m_axis_write_tvalid
  assign M_AXIS_WRITE_tvalid =
	     !m_axis_write_isRst_isInReset && m_axis_write_out_1$EMPTY_N ;

  // action method ifc_m_axis_write_ptready
  assign CAN_FIRE_ifc_m_axis_write_ptready = 1'd1 ;
  assign WILL_FIRE_ifc_m_axis_write_ptready = 1'd1 ;

  // value method ifc_m_axis_write_tdata
  assign M_AXIS_WRITE_tdata =
	     m_axis_write_out_1$EMPTY_N ?
	       m_axis_write_out_1$D_OUT[13:6] :
	       8'd0 ;

  // value method ifc_m_axis_write_tlast
  assign M_AXIS_WRITE_tlast =
	     m_axis_write_out_1$EMPTY_N && m_axis_write_out_1$D_OUT[0] ;

  // value method ifc_m_axis_write_tkeep
  assign M_AXIS_WRITE_tkeep =
	     m_axis_write_out_1$EMPTY_N && m_axis_write_out_1$D_OUT[5] ;

  // value method ifc_m_axis_write_tDest
  assign M_AXIS_WRITE_tDest =
	     m_axis_write_out_1$EMPTY_N ?
	       m_axis_write_out_1$D_OUT[4:1] :
	       4'd0 ;

  // value method ifc_s_axis_read_tready
  assign S_AXIS_READ_tready =
	     !s_axis_read_isRst_isInReset && s_axis_read_in_1$FULL_N ;

  // action method ifc_s_axis_read_ptvalid
  assign CAN_FIRE_ifc_s_axis_read_ptvalid = 1'd1 ;
  assign WILL_FIRE_ifc_s_axis_read_ptvalid = 1'd1 ;

  // action method ifc_s_axis_read_ptdata
  assign CAN_FIRE_ifc_s_axis_read_ptdata = 1'd1 ;
  assign WILL_FIRE_ifc_s_axis_read_ptdata = 1'd1 ;

  // action method ifc_s_axis_read_ptuser
  assign CAN_FIRE_ifc_s_axis_read_ptuser = 1'd1 ;
  assign WILL_FIRE_ifc_s_axis_read_ptuser = 1'd1 ;

  // action method ifc_s_axis_read_ptkeep
  assign CAN_FIRE_ifc_s_axis_read_ptkeep = 1'd1 ;
  assign WILL_FIRE_ifc_s_axis_read_ptkeep = 1'd1 ;

  // action method ifc_s_axis_read_ptDest
  assign CAN_FIRE_ifc_s_axis_read_ptDest = 1'd1 ;
  assign WILL_FIRE_ifc_s_axis_read_ptDest = 1'd1 ;

  // action method ifc_s_axis_read_ptlast
  assign CAN_FIRE_ifc_s_axis_read_ptlast = 1'd1 ;
  assign WILL_FIRE_ifc_s_axis_read_ptlast = 1'd1 ;

  // value method ifc_m_axis_read_tvalid
  assign M_AXIS_READ_tvalid =
	     !m_axis_read_isRst_isInReset && m_axis_read_out_1$EMPTY_N ;

  // action method ifc_m_axis_read_ptready
  assign CAN_FIRE_ifc_m_axis_read_ptready = 1'd1 ;
  assign WILL_FIRE_ifc_m_axis_read_ptready = 1'd1 ;

  // value method ifc_m_axis_read_tdata
  assign M_AXIS_READ_tdata =
	     m_axis_read_out_1$EMPTY_N ?
	       m_axis_read_out_1$D_OUT[580:69] :
	       512'd0 ;

  // value method ifc_m_axis_read_tlast
  assign M_AXIS_READ_tlast =
	     m_axis_read_out_1$EMPTY_N && m_axis_read_out_1$D_OUT[0] ;

  // value method ifc_m_axis_read_tkeep
  assign M_AXIS_READ_tkeep =
	     m_axis_read_out_1$EMPTY_N ?
	       m_axis_read_out_1$D_OUT[68:5] :
	       64'd0 ;

  // value method ifc_m_axis_read_tDest
  assign M_AXIS_READ_tDest =
	     m_axis_read_out_1$EMPTY_N ? m_axis_read_out_1$D_OUT[4:1] : 4'd0 ;

  // action method ifc_s_nvme_data_rd_parvalid
  assign CAN_FIRE_ifc_s_nvme_data_rd_parvalid = 1'd1 ;
  assign WILL_FIRE_ifc_s_nvme_data_rd_parvalid = 1'd1 ;

  // value method ifc_s_nvme_data_rd_arready
  assign S_AXI_URAM_PRP_arready =
	     !s_nvme_data_rd_isRst_isInReset && s_nvme_data_rd_in$FULL_N ;

  // action method ifc_s_nvme_data_rd_parchannel
  assign CAN_FIRE_ifc_s_nvme_data_rd_parchannel = 1'd1 ;
  assign WILL_FIRE_ifc_s_nvme_data_rd_parchannel = 1'd1 ;

  // action method ifc_s_nvme_data_rd_prready
  assign CAN_FIRE_ifc_s_nvme_data_rd_prready = 1'd1 ;
  assign WILL_FIRE_ifc_s_nvme_data_rd_prready = 1'd1 ;

  // value method ifc_s_nvme_data_rd_rvalid
  assign S_AXI_URAM_PRP_rvalid =
	     !s_nvme_data_rd_isRst_isInReset && s_nvme_data_rd_out$EMPTY_N ;

  // value method ifc_s_nvme_data_rd_rdata
  assign S_AXI_URAM_PRP_rdata =
	     s_nvme_data_rd_out$EMPTY_N ?
	       s_nvme_data_rd_out$D_OUT[514:3] :
	       512'd0 ;

  // value method ifc_s_nvme_data_rd_rresp
  assign S_AXI_URAM_PRP_rresp =
	     s_nvme_data_rd_out$EMPTY_N ?
	       s_nvme_data_rd_out$D_OUT[2:1] :
	       2'd0 ;

  // value method ifc_s_nvme_data_rd_rlast
  assign S_AXI_URAM_PRP_rlast =
	     s_nvme_data_rd_out$EMPTY_N && s_nvme_data_rd_out$D_OUT[0] ;

  // value method ifc_s_nvme_data_wr_awready
  assign S_AXI_URAM_PRP_awready =
	     !s_nvme_data_wr_isRst_isInReset &&
	     s_nvme_data_wr_in_addr$FULL_N ;

  // action method ifc_s_nvme_data_wr_pawvalid
  assign CAN_FIRE_ifc_s_nvme_data_wr_pawvalid = 1'd1 ;
  assign WILL_FIRE_ifc_s_nvme_data_wr_pawvalid = 1'd1 ;

  // action method ifc_s_nvme_data_wr_pawchannel
  assign CAN_FIRE_ifc_s_nvme_data_wr_pawchannel = 1'd1 ;
  assign WILL_FIRE_ifc_s_nvme_data_wr_pawchannel = 1'd1 ;

  // value method ifc_s_nvme_data_wr_wready
  assign S_AXI_URAM_PRP_wready =
	     !s_nvme_data_wr_isRst_isInReset &&
	     s_nvme_data_wr_in_data$FULL_N ;

  // action method ifc_s_nvme_data_wr_pwvalid
  assign CAN_FIRE_ifc_s_nvme_data_wr_pwvalid = 1'd1 ;
  assign WILL_FIRE_ifc_s_nvme_data_wr_pwvalid = 1'd1 ;

  // action method ifc_s_nvme_data_wr_pwchannel
  assign CAN_FIRE_ifc_s_nvme_data_wr_pwchannel = 1'd1 ;
  assign WILL_FIRE_ifc_s_nvme_data_wr_pwchannel = 1'd1 ;

  // action method ifc_s_nvme_data_wr_pbready
  assign CAN_FIRE_ifc_s_nvme_data_wr_pbready = 1'd1 ;
  assign WILL_FIRE_ifc_s_nvme_data_wr_pbready = 1'd1 ;

  // value method ifc_s_nvme_data_wr_bvalid
  assign S_AXI_URAM_PRP_bvalid =
	     !s_nvme_data_wr_isRst_isInReset && s_nvme_data_wr_out$EMPTY_N ;

  // value method ifc_s_nvme_data_wr_bresp
  assign S_AXI_URAM_PRP_bresp =
	     s_nvme_data_wr_out$EMPTY_N ? s_nvme_data_wr_out$D_OUT : 2'd0 ;

  // action method ifc_s_rd_parvalid
  assign CAN_FIRE_ifc_s_rd_parvalid = 1'd1 ;
  assign WILL_FIRE_ifc_s_rd_parvalid = 1'd1 ;

  // value method ifc_s_rd_arready
  assign S_AXI_Queues_arready =
	     !nvme_queues_s_rd_isRst_isInReset && nvme_queues_s_rd_in$FULL_N ;

  // action method ifc_s_rd_parchannel
  assign CAN_FIRE_ifc_s_rd_parchannel = 1'd1 ;
  assign WILL_FIRE_ifc_s_rd_parchannel = 1'd1 ;

  // action method ifc_s_rd_prready
  assign CAN_FIRE_ifc_s_rd_prready = 1'd1 ;
  assign WILL_FIRE_ifc_s_rd_prready = 1'd1 ;

  // value method ifc_s_rd_rvalid
  assign S_AXI_Queues_rvalid =
	     !nvme_queues_s_rd_isRst_isInReset &&
	     nvme_queues_s_rd_out$EMPTY_N ;

  // value method ifc_s_rd_rdata
  assign S_AXI_Queues_rdata =
	     nvme_queues_s_rd_out$EMPTY_N ?
	       nvme_queues_s_rd_out$D_OUT[514:3] :
	       512'd0 ;

  // value method ifc_s_rd_rresp
  assign S_AXI_Queues_rresp =
	     nvme_queues_s_rd_out$EMPTY_N ?
	       nvme_queues_s_rd_out$D_OUT[2:1] :
	       2'd0 ;

  // value method ifc_s_rd_rlast
  assign S_AXI_Queues_rlast =
	     nvme_queues_s_rd_out$EMPTY_N && nvme_queues_s_rd_out$D_OUT[0] ;

  // value method ifc_s_wr_awready
  assign S_AXI_Queues_awready =
	     !nvme_queues_s_wr_isRst_isInReset &&
	     nvme_queues_s_wr_in_addr$FULL_N ;

  // action method ifc_s_wr_pawvalid
  assign CAN_FIRE_ifc_s_wr_pawvalid = 1'd1 ;
  assign WILL_FIRE_ifc_s_wr_pawvalid = 1'd1 ;

  // action method ifc_s_wr_pawchannel
  assign CAN_FIRE_ifc_s_wr_pawchannel = 1'd1 ;
  assign WILL_FIRE_ifc_s_wr_pawchannel = 1'd1 ;

  // value method ifc_s_wr_wready
  assign S_AXI_Queues_wready =
	     !nvme_queues_s_wr_isRst_isInReset &&
	     nvme_queues_s_wr_in_data$FULL_N ;

  // action method ifc_s_wr_pwvalid
  assign CAN_FIRE_ifc_s_wr_pwvalid = 1'd1 ;
  assign WILL_FIRE_ifc_s_wr_pwvalid = 1'd1 ;

  // action method ifc_s_wr_pwchannel
  assign CAN_FIRE_ifc_s_wr_pwchannel = 1'd1 ;
  assign WILL_FIRE_ifc_s_wr_pwchannel = 1'd1 ;

  // action method ifc_s_wr_pbready
  assign CAN_FIRE_ifc_s_wr_pbready = 1'd1 ;
  assign WILL_FIRE_ifc_s_wr_pbready = 1'd1 ;

  // value method ifc_s_wr_bvalid
  assign S_AXI_Queues_bvalid =
	     !nvme_queues_s_wr_isRst_isInReset &&
	     nvme_queues_s_wr_out$EMPTY_N ;

  // value method ifc_s_wr_bresp
  assign S_AXI_Queues_bresp =
	     nvme_queues_s_wr_out$EMPTY_N ?
	       nvme_queues_s_wr_out$D_OUT :
	       2'd0 ;

  // value method ifc_m_rd_arvalid
  assign M_AXI_Doorbells_arvalid =
	     !nvme_queues_m_rd_isRst_isInReset &&
	     nvme_queues_m_rd_in$EMPTY_N ;

  // action method ifc_m_rd_parready
  assign CAN_FIRE_ifc_m_rd_parready = 1'd1 ;
  assign WILL_FIRE_ifc_m_rd_parready = 1'd1 ;

  // value method ifc_m_rd_araddr
  assign M_AXI_Doorbells_araddr =
	     nvme_queues_m_rd_in$EMPTY_N ?
	       nvme_queues_m_rd_in$D_OUT[66:3] :
	       64'd0 ;

  // value method ifc_m_rd_arprot
  assign M_AXI_Doorbells_arprot =
	     nvme_queues_m_rd_in$EMPTY_N ?
	       nvme_queues_m_rd_in$D_OUT[2:0] :
	       3'd0 ;

  // value method ifc_m_rd_rready
  assign M_AXI_Doorbells_rready =
	     !nvme_queues_m_rd_isRst_isInReset &&
	     nvme_queues_m_rd_out$FULL_N ;

  // action method ifc_m_rd_prvalid
  assign CAN_FIRE_ifc_m_rd_prvalid = 1'd1 ;
  assign WILL_FIRE_ifc_m_rd_prvalid = 1'd1 ;

  // action method ifc_m_rd_prdata
  assign CAN_FIRE_ifc_m_rd_prdata = 1'd1 ;
  assign WILL_FIRE_ifc_m_rd_prdata = 1'd1 ;

  // action method ifc_m_rd_prresp
  assign CAN_FIRE_ifc_m_rd_prresp = 1'd1 ;
  assign WILL_FIRE_ifc_m_rd_prresp = 1'd1 ;

  // action method ifc_m_wr_pawready
  assign CAN_FIRE_ifc_m_wr_pawready = 1'd1 ;
  assign WILL_FIRE_ifc_m_wr_pawready = 1'd1 ;

  // value method ifc_m_wr_awvalid
  assign M_AXI_Doorbells_awvalid =
	     !nvme_queues_m_wr_isRst_isInReset &&
	     nvme_queues_m_wr_addrOut_rv$port1__read[67] ;

  // value method ifc_m_wr_awaddr
  assign M_AXI_Doorbells_awaddr =
	     nvme_queues_m_wr_addrOut_rv$port1__read[67] ?
	       nvme_queues_m_wr_addrOut_rv$port1__read[66:3] :
	       64'd0 ;

  // value method ifc_m_wr_awprot
  assign M_AXI_Doorbells_awprot =
	     nvme_queues_m_wr_addrOut_rv$port1__read[67] ?
	       nvme_queues_m_wr_addrOut_rv$port1__read[2:0] :
	       3'd0 ;

  // action method ifc_m_wr_pwready
  assign CAN_FIRE_ifc_m_wr_pwready = 1'd1 ;
  assign WILL_FIRE_ifc_m_wr_pwready = 1'd1 ;

  // value method ifc_m_wr_wvalid
  assign M_AXI_Doorbells_wvalid =
	     !nvme_queues_m_wr_isRst_isInReset &&
	     nvme_queues_m_wr_dataOut_rv$port1__read[36] ;

  // value method ifc_m_wr_wdata
  assign M_AXI_Doorbells_wdata =
	     nvme_queues_m_wr_dataOut_rv$port1__read[36] ?
	       nvme_queues_m_wr_dataOut_rv$port1__read[35:4] :
	       32'd0 ;

  // value method ifc_m_wr_wstrb
  assign M_AXI_Doorbells_wstrb =
	     nvme_queues_m_wr_dataOut_rv$port1__read[36] ?
	       nvme_queues_m_wr_dataOut_rv$port1__read[3:0] :
	       4'd0 ;

  // action method ifc_m_wr_pbvalid
  assign CAN_FIRE_ifc_m_wr_pbvalid = 1'd1 ;
  assign WILL_FIRE_ifc_m_wr_pbvalid = 1'd1 ;

  // value method ifc_m_wr_bready
  assign M_AXI_Doorbells_bready =
	     !nvme_queues_m_wr_isRst_isInReset &&
	     nvme_queues_m_wr_out$FULL_N ;

  // action method ifc_m_wr_pbresp
  assign CAN_FIRE_ifc_m_wr_pbresp = 1'd1 ;
  assign WILL_FIRE_ifc_m_wr_pbresp = 1'd1 ;

  // submodule bram_fifo_a
  SizedFIFO #(.p1width(32'd512),
	      .p2depth(32'd10),
	      .p3cntr_width(32'd4),
	      .guarded(1'd1)) bram_fifo_a(.RST(aresetn),
					  .CLK(aclk),
					  .D_IN(bram_fifo_a$D_IN),
					  .ENQ(bram_fifo_a$ENQ),
					  .DEQ(bram_fifo_a$DEQ),
					  .CLR(bram_fifo_a$CLR),
					  .D_OUT(bram_fifo_a$D_OUT),
					  .FULL_N(bram_fifo_a$FULL_N),
					  .EMPTY_N(bram_fifo_a$EMPTY_N));

  // submodule bram_fifo_b
  SizedFIFO #(.p1width(32'd512),
	      .p2depth(32'd10),
	      .p3cntr_width(32'd4),
	      .guarded(1'd1)) bram_fifo_b(.RST(aresetn),
					  .CLK(aclk),
					  .D_IN(bram_fifo_b$D_IN),
					  .ENQ(bram_fifo_b$ENQ),
					  .DEQ(bram_fifo_b$DEQ),
					  .CLR(bram_fifo_b$CLR),
					  .D_OUT(bram_fifo_b$D_OUT),
					  .FULL_N(bram_fifo_b$FULL_N),
					  .EMPTY_N(bram_fifo_b$EMPTY_N));

  // submodule bram_uram
  xpm_memory_tdpram #(.ADDR_WIDTH_A(32'd16),
		      .ADDR_WIDTH_B(32'd16),
		      .AUTO_SLEEP_TIME(32'd0),
		      .BYTE_WRITE_WIDTH_A(32'd8),
		      .BYTE_WRITE_WIDTH_B(32'd8),
		      .CASCADE_HEIGHT(32'd0),
		      .CLOCKING_MODE("common_clock"),
		      .ECC_MODE("no_ecc"),
		      .MEMORY_INIT_FILE("none"),
		      .MEMORY_INIT_PARAM(""),
		      .MEMORY_OPTIMIZATION("true"),
		      .MEMORY_PRIMITIVE("ultra"),
		      .MEMORY_SIZE(32'd33554432),
		      .MESSAGE_CONTROL(32'd0),
		      .READ_DATA_WIDTH_A(32'd512),
		      .READ_DATA_WIDTH_B(32'd512),
		      .READ_LATENCY_A(32'd8),
		      .READ_LATENCY_B(32'd8),
		      .READ_RESET_VALUE_A("0"),
		      .READ_RESET_VALUE_B("0"),
		      .RST_MODE_A("SYNC"),
		      .RST_MODE_B("SYNC"),
		      .SIM_ASSERT_CHK(32'd0),
		      .USE_EMBEDDED_CONSTRAINT(32'd0),
		      .USE_MEM_INIT(32'd0),
		      .WAKEUP_TIME("disable_sleep"),
		      .WRITE_DATA_WIDTH_A(32'd512),
		      .WRITE_DATA_WIDTH_B(32'd512),
		      .WRITE_MODE_A("no_change"),
		      .WRITE_MODE_B("no_change")) bram_uram(.clka(aclk),
							    .addra(bram_uram$addra),
							    .addrb(bram_uram$addrb),
							    .dina(bram_uram$dina),
							    .dinb(bram_uram$dinb),
							    .ena(bram_uram$ena),
							    .enb(bram_uram$enb),
							    .injectdbiterra(bram_uram$injectdbiterra),
							    .injectdbiterrb(bram_uram$injectdbiterrb),
							    .injectsbiterra(bram_uram$injectsbiterra),
							    .injectsbiterrb(bram_uram$injectsbiterrb),
							    .regcea(bram_uram$regcea),
							    .regceb(bram_uram$regceb),
							    .rsta(bram_uram$rsta),
							    .rstb(bram_uram$rstb),
							    .sleep(bram_uram$sleep),
							    .wea(bram_uram$wea),
							    .web(bram_uram$web),
							    .dbiterra(),
							    .dbiterrb(),
							    .douta(bram_uram$douta),
							    .doutb(bram_uram$doutb),
							    .sbiterra(),
							    .sbiterrb());

  // submodule m_axis_read_out
  FIFO2 #(.width(32'd581), .guarded(1'd1)) m_axis_read_out(.RST(aresetn),
							   .CLK(aclk),
							   .D_IN(m_axis_read_out$D_IN),
							   .ENQ(m_axis_read_out$ENQ),
							   .DEQ(m_axis_read_out$DEQ),
							   .CLR(m_axis_read_out$CLR),
							   .D_OUT(),
							   .FULL_N(),
							   .EMPTY_N());

  // submodule m_axis_read_out_1
  FIFO2 #(.width(32'd581), .guarded(1'd1)) m_axis_read_out_1(.RST(aresetn),
							     .CLK(aclk),
							     .D_IN(m_axis_read_out_1$D_IN),
							     .ENQ(m_axis_read_out_1$ENQ),
							     .DEQ(m_axis_read_out_1$DEQ),
							     .CLR(m_axis_read_out_1$CLR),
							     .D_OUT(m_axis_read_out_1$D_OUT),
							     .FULL_N(m_axis_read_out_1$FULL_N),
							     .EMPTY_N(m_axis_read_out_1$EMPTY_N));

  // submodule m_axis_write_out
  FIFO2 #(.width(32'd14), .guarded(1'd1)) m_axis_write_out(.RST(aresetn),
							   .CLK(aclk),
							   .D_IN(m_axis_write_out$D_IN),
							   .ENQ(m_axis_write_out$ENQ),
							   .DEQ(m_axis_write_out$DEQ),
							   .CLR(m_axis_write_out$CLR),
							   .D_OUT(),
							   .FULL_N(),
							   .EMPTY_N());

  // submodule m_axis_write_out_1
  FIFO2 #(.width(32'd14), .guarded(1'd1)) m_axis_write_out_1(.RST(aresetn),
							     .CLK(aclk),
							     .D_IN(m_axis_write_out_1$D_IN),
							     .ENQ(m_axis_write_out_1$ENQ),
							     .DEQ(m_axis_write_out_1$DEQ),
							     .CLR(m_axis_write_out_1$CLR),
							     .D_OUT(m_axis_write_out_1$D_OUT),
							     .FULL_N(m_axis_write_out_1$FULL_N),
							     .EMPTY_N(m_axis_write_out_1$EMPTY_N));

  // submodule nvme_queues_m_rd_in
  FIFO2 #(.width(32'd67), .guarded(1'd1)) nvme_queues_m_rd_in(.RST(aresetn),
							      .CLK(aclk),
							      .D_IN(nvme_queues_m_rd_in$D_IN),
							      .ENQ(nvme_queues_m_rd_in$ENQ),
							      .DEQ(nvme_queues_m_rd_in$DEQ),
							      .CLR(nvme_queues_m_rd_in$CLR),
							      .D_OUT(nvme_queues_m_rd_in$D_OUT),
							      .FULL_N(),
							      .EMPTY_N(nvme_queues_m_rd_in$EMPTY_N));

  // submodule nvme_queues_m_rd_out
  FIFO2 #(.width(32'd34), .guarded(1'd1)) nvme_queues_m_rd_out(.RST(aresetn),
							       .CLK(aclk),
							       .D_IN(nvme_queues_m_rd_out$D_IN),
							       .ENQ(nvme_queues_m_rd_out$ENQ),
							       .DEQ(nvme_queues_m_rd_out$DEQ),
							       .CLR(nvme_queues_m_rd_out$CLR),
							       .D_OUT(),
							       .FULL_N(nvme_queues_m_rd_out$FULL_N),
							       .EMPTY_N());

  // submodule nvme_queues_m_wr_in
  FIFO2 #(.width(32'd103), .guarded(1'd1)) nvme_queues_m_wr_in(.RST(aresetn),
							       .CLK(aclk),
							       .D_IN(nvme_queues_m_wr_in$D_IN),
							       .ENQ(nvme_queues_m_wr_in$ENQ),
							       .DEQ(nvme_queues_m_wr_in$DEQ),
							       .CLR(nvme_queues_m_wr_in$CLR),
							       .D_OUT(nvme_queues_m_wr_in$D_OUT),
							       .FULL_N(nvme_queues_m_wr_in$FULL_N),
							       .EMPTY_N(nvme_queues_m_wr_in$EMPTY_N));

  // submodule nvme_queues_m_wr_out
  FIFO2 #(.width(32'd2), .guarded(1'd1)) nvme_queues_m_wr_out(.RST(aresetn),
							      .CLK(aclk),
							      .D_IN(nvme_queues_m_wr_out$D_IN),
							      .ENQ(nvme_queues_m_wr_out$ENQ),
							      .DEQ(nvme_queues_m_wr_out$DEQ),
							      .CLR(nvme_queues_m_wr_out$CLR),
							      .D_OUT(),
							      .FULL_N(nvme_queues_m_wr_out$FULL_N),
							      .EMPTY_N(nvme_queues_m_wr_out$EMPTY_N));

  // submodule nvme_queues_s_rd_in
  FIFO2 #(.width(32'd42), .guarded(1'd1)) nvme_queues_s_rd_in(.RST(aresetn),
							      .CLK(aclk),
							      .D_IN(nvme_queues_s_rd_in$D_IN),
							      .ENQ(nvme_queues_s_rd_in$ENQ),
							      .DEQ(nvme_queues_s_rd_in$DEQ),
							      .CLR(nvme_queues_s_rd_in$CLR),
							      .D_OUT(nvme_queues_s_rd_in$D_OUT),
							      .FULL_N(nvme_queues_s_rd_in$FULL_N),
							      .EMPTY_N(nvme_queues_s_rd_in$EMPTY_N));

  // submodule nvme_queues_s_rd_out
  FIFO2 #(.width(32'd515), .guarded(1'd1)) nvme_queues_s_rd_out(.RST(aresetn),
								.CLK(aclk),
								.D_IN(nvme_queues_s_rd_out$D_IN),
								.ENQ(nvme_queues_s_rd_out$ENQ),
								.DEQ(nvme_queues_s_rd_out$DEQ),
								.CLR(nvme_queues_s_rd_out$CLR),
								.D_OUT(nvme_queues_s_rd_out$D_OUT),
								.FULL_N(nvme_queues_s_rd_out$FULL_N),
								.EMPTY_N(nvme_queues_s_rd_out$EMPTY_N));

  // submodule nvme_queues_s_wr_in_addr
  FIFO2 #(.width(32'd42),
	  .guarded(1'd1)) nvme_queues_s_wr_in_addr(.RST(aresetn),
						   .CLK(aclk),
						   .D_IN(nvme_queues_s_wr_in_addr$D_IN),
						   .ENQ(nvme_queues_s_wr_in_addr$ENQ),
						   .DEQ(nvme_queues_s_wr_in_addr$DEQ),
						   .CLR(nvme_queues_s_wr_in_addr$CLR),
						   .D_OUT(),
						   .FULL_N(nvme_queues_s_wr_in_addr$FULL_N),
						   .EMPTY_N(nvme_queues_s_wr_in_addr$EMPTY_N));

  // submodule nvme_queues_s_wr_in_data
  FIFO2 #(.width(32'd577),
	  .guarded(1'd1)) nvme_queues_s_wr_in_data(.RST(aresetn),
						   .CLK(aclk),
						   .D_IN(nvme_queues_s_wr_in_data$D_IN),
						   .ENQ(nvme_queues_s_wr_in_data$ENQ),
						   .DEQ(nvme_queues_s_wr_in_data$DEQ),
						   .CLR(nvme_queues_s_wr_in_data$CLR),
						   .D_OUT(nvme_queues_s_wr_in_data$D_OUT),
						   .FULL_N(nvme_queues_s_wr_in_data$FULL_N),
						   .EMPTY_N(nvme_queues_s_wr_in_data$EMPTY_N));

  // submodule nvme_queues_s_wr_out
  FIFO2 #(.width(32'd2), .guarded(1'd1)) nvme_queues_s_wr_out(.RST(aresetn),
							      .CLK(aclk),
							      .D_IN(nvme_queues_s_wr_out$D_IN),
							      .ENQ(nvme_queues_s_wr_out$ENQ),
							      .DEQ(nvme_queues_s_wr_out$DEQ),
							      .CLR(nvme_queues_s_wr_out$CLR),
							      .D_OUT(nvme_queues_s_wr_out$D_OUT),
							      .FULL_N(nvme_queues_s_wr_out$FULL_N),
							      .EMPTY_N(nvme_queues_s_wr_out$EMPTY_N));

  // submodule nvme_queues_submission_fifo
  SizedFIFO #(.p1width(32'd181),
	      .p2depth(32'd8),
	      .p3cntr_width(32'd3),
	      .guarded(1'd1)) nvme_queues_submission_fifo(.RST(aresetn),
							  .CLK(aclk),
							  .D_IN(nvme_queues_submission_fifo$D_IN),
							  .ENQ(nvme_queues_submission_fifo$ENQ),
							  .DEQ(nvme_queues_submission_fifo$DEQ),
							  .CLR(nvme_queues_submission_fifo$CLR),
							  .D_OUT(nvme_queues_submission_fifo$D_OUT),
							  .FULL_N(nvme_queues_submission_fifo$FULL_N),
							  .EMPTY_N(nvme_queues_submission_fifo$EMPTY_N));

  // submodule nvme_read_last
  SizedFIFO #(.p1width(32'd1),
	      .p2depth(32'd12),
	      .p3cntr_width(32'd4),
	      .guarded(1'd1)) nvme_read_last(.RST(aresetn),
					     .CLK(aclk),
					     .D_IN(nvme_read_last$D_IN),
					     .ENQ(nvme_read_last$ENQ),
					     .DEQ(nvme_read_last$DEQ),
					     .CLR(nvme_read_last$CLR),
					     .D_OUT(nvme_read_last$D_OUT),
					     .FULL_N(nvme_read_last$FULL_N),
					     .EMPTY_N(nvme_read_last$EMPTY_N));

  // submodule pending
  SizedFIFO #(.p1width(32'd34),
	      .p2depth(32'd63),
	      .p3cntr_width(32'd6),
	      .guarded(1'd1)) pending(.RST(aresetn),
				      .CLK(aclk),
				      .D_IN(pending$D_IN),
				      .ENQ(pending$ENQ),
				      .DEQ(pending$DEQ),
				      .CLR(pending$CLR),
				      .D_OUT(pending$D_OUT),
				      .FULL_N(pending$FULL_N),
				      .EMPTY_N(pending$EMPTY_N));

  // submodule s_axis_read_in
  FIFO2 #(.width(32'd581), .guarded(1'd1)) s_axis_read_in(.RST(aresetn),
							  .CLK(aclk),
							  .D_IN(s_axis_read_in$D_IN),
							  .ENQ(s_axis_read_in$ENQ),
							  .DEQ(s_axis_read_in$DEQ),
							  .CLR(s_axis_read_in$CLR),
							  .D_OUT(),
							  .FULL_N(),
							  .EMPTY_N());

  // submodule s_axis_read_in_1
  FIFO2 #(.width(32'd581), .guarded(1'd1)) s_axis_read_in_1(.RST(aresetn),
							    .CLK(aclk),
							    .D_IN(s_axis_read_in_1$D_IN),
							    .ENQ(s_axis_read_in_1$ENQ),
							    .DEQ(s_axis_read_in_1$DEQ),
							    .CLR(s_axis_read_in_1$CLR),
							    .D_OUT(s_axis_read_in_1$D_OUT),
							    .FULL_N(s_axis_read_in_1$FULL_N),
							    .EMPTY_N(s_axis_read_in_1$EMPTY_N));

  // submodule s_axis_write_in
  FIFO2 #(.width(32'd581), .guarded(1'd1)) s_axis_write_in(.RST(aresetn),
							   .CLK(aclk),
							   .D_IN(s_axis_write_in$D_IN),
							   .ENQ(s_axis_write_in$ENQ),
							   .DEQ(s_axis_write_in$DEQ),
							   .CLR(s_axis_write_in$CLR),
							   .D_OUT(),
							   .FULL_N(),
							   .EMPTY_N());

  // submodule s_axis_write_in_1
  FIFO2 #(.width(32'd581), .guarded(1'd1)) s_axis_write_in_1(.RST(aresetn),
							     .CLK(aclk),
							     .D_IN(s_axis_write_in_1$D_IN),
							     .ENQ(s_axis_write_in_1$ENQ),
							     .DEQ(s_axis_write_in_1$DEQ),
							     .CLR(s_axis_write_in_1$CLR),
							     .D_OUT(s_axis_write_in_1$D_OUT),
							     .FULL_N(s_axis_write_in_1$FULL_N),
							     .EMPTY_N(s_axis_write_in_1$EMPTY_N));

  // submodule s_ctrl_readSlave_in
  FIFO2 #(.width(32'd11), .guarded(1'd1)) s_ctrl_readSlave_in(.RST(aresetn),
							      .CLK(aclk),
							      .D_IN(s_ctrl_readSlave_in$D_IN),
							      .ENQ(s_ctrl_readSlave_in$ENQ),
							      .DEQ(s_ctrl_readSlave_in$DEQ),
							      .CLR(s_ctrl_readSlave_in$CLR),
							      .D_OUT(s_ctrl_readSlave_in$D_OUT),
							      .FULL_N(s_ctrl_readSlave_in$FULL_N),
							      .EMPTY_N(s_ctrl_readSlave_in$EMPTY_N));

  // submodule s_ctrl_readSlave_out
  FIFO2 #(.width(32'd66), .guarded(1'd1)) s_ctrl_readSlave_out(.RST(aresetn),
							       .CLK(aclk),
							       .D_IN(s_ctrl_readSlave_out$D_IN),
							       .ENQ(s_ctrl_readSlave_out$ENQ),
							       .DEQ(s_ctrl_readSlave_out$DEQ),
							       .CLR(s_ctrl_readSlave_out$CLR),
							       .D_OUT(s_ctrl_readSlave_out$D_OUT),
							       .FULL_N(s_ctrl_readSlave_out$FULL_N),
							       .EMPTY_N(s_ctrl_readSlave_out$EMPTY_N));

  // submodule s_ctrl_writeSlave_in
  FIFO2 #(.width(32'd83), .guarded(1'd1)) s_ctrl_writeSlave_in(.RST(aresetn),
							       .CLK(aclk),
							       .D_IN(s_ctrl_writeSlave_in$D_IN),
							       .ENQ(s_ctrl_writeSlave_in$ENQ),
							       .DEQ(s_ctrl_writeSlave_in$DEQ),
							       .CLR(s_ctrl_writeSlave_in$CLR),
							       .D_OUT(s_ctrl_writeSlave_in$D_OUT),
							       .FULL_N(s_ctrl_writeSlave_in$FULL_N),
							       .EMPTY_N(s_ctrl_writeSlave_in$EMPTY_N));

  // submodule s_ctrl_writeSlave_out
  FIFO2 #(.width(32'd2), .guarded(1'd1)) s_ctrl_writeSlave_out(.RST(aresetn),
							       .CLK(aclk),
							       .D_IN(s_ctrl_writeSlave_out$D_IN),
							       .ENQ(s_ctrl_writeSlave_out$ENQ),
							       .DEQ(s_ctrl_writeSlave_out$DEQ),
							       .CLR(s_ctrl_writeSlave_out$CLR),
							       .D_OUT(s_ctrl_writeSlave_out$D_OUT),
							       .FULL_N(s_ctrl_writeSlave_out$FULL_N),
							       .EMPTY_N(s_ctrl_writeSlave_out$EMPTY_N));

  // submodule s_nvme_data_rd_in
  FIFO2 #(.width(32'd52), .guarded(1'd1)) s_nvme_data_rd_in(.RST(aresetn),
							    .CLK(aclk),
							    .D_IN(s_nvme_data_rd_in$D_IN),
							    .ENQ(s_nvme_data_rd_in$ENQ),
							    .DEQ(s_nvme_data_rd_in$DEQ),
							    .CLR(s_nvme_data_rd_in$CLR),
							    .D_OUT(s_nvme_data_rd_in$D_OUT),
							    .FULL_N(s_nvme_data_rd_in$FULL_N),
							    .EMPTY_N(s_nvme_data_rd_in$EMPTY_N));

  // submodule s_nvme_data_rd_out
  FIFO2 #(.width(32'd515), .guarded(1'd1)) s_nvme_data_rd_out(.RST(aresetn),
							      .CLK(aclk),
							      .D_IN(s_nvme_data_rd_out$D_IN),
							      .ENQ(s_nvme_data_rd_out$ENQ),
							      .DEQ(s_nvme_data_rd_out$DEQ),
							      .CLR(s_nvme_data_rd_out$CLR),
							      .D_OUT(s_nvme_data_rd_out$D_OUT),
							      .FULL_N(s_nvme_data_rd_out$FULL_N),
							      .EMPTY_N(s_nvme_data_rd_out$EMPTY_N));

  // submodule s_nvme_data_wr_in_addr
  FIFO2 #(.width(32'd52),
	  .guarded(1'd1)) s_nvme_data_wr_in_addr(.RST(aresetn),
						 .CLK(aclk),
						 .D_IN(s_nvme_data_wr_in_addr$D_IN),
						 .ENQ(s_nvme_data_wr_in_addr$ENQ),
						 .DEQ(s_nvme_data_wr_in_addr$DEQ),
						 .CLR(s_nvme_data_wr_in_addr$CLR),
						 .D_OUT(s_nvme_data_wr_in_addr$D_OUT),
						 .FULL_N(s_nvme_data_wr_in_addr$FULL_N),
						 .EMPTY_N(s_nvme_data_wr_in_addr$EMPTY_N));

  // submodule s_nvme_data_wr_in_data
  FIFO2 #(.width(32'd577),
	  .guarded(1'd1)) s_nvme_data_wr_in_data(.RST(aresetn),
						 .CLK(aclk),
						 .D_IN(s_nvme_data_wr_in_data$D_IN),
						 .ENQ(s_nvme_data_wr_in_data$ENQ),
						 .DEQ(s_nvme_data_wr_in_data$DEQ),
						 .CLR(s_nvme_data_wr_in_data$CLR),
						 .D_OUT(s_nvme_data_wr_in_data$D_OUT),
						 .FULL_N(s_nvme_data_wr_in_data$FULL_N),
						 .EMPTY_N(s_nvme_data_wr_in_data$EMPTY_N));

  // submodule s_nvme_data_wr_out
  FIFO2 #(.width(32'd2), .guarded(1'd1)) s_nvme_data_wr_out(.RST(aresetn),
							    .CLK(aclk),
							    .D_IN(s_nvme_data_wr_out$D_IN),
							    .ENQ(s_nvme_data_wr_out$ENQ),
							    .DEQ(s_nvme_data_wr_out$DEQ),
							    .CLR(s_nvme_data_wr_out$CLR),
							    .D_OUT(s_nvme_data_wr_out$D_OUT),
							    .FULL_N(s_nvme_data_wr_out$FULL_N),
							    .EMPTY_N(s_nvme_data_wr_out$EMPTY_N));

  // rule RL_state_request_write_remaining
  assign CAN_FIRE_RL_state_request_write_remaining =
	     bram_counter_a != 8'd10 && state_request == 3'd3 &&
	     NOT_bram_available_14_EQ_0_CONCAT_write_beats__ETC___d679 ;
  assign WILL_FIRE_RL_state_request_write_remaining =
	     CAN_FIRE_RL_state_request_write_remaining ;

  // rule RL_nvme_process_completion
  assign CAN_FIRE_RL_nvme_process_completion =
	     pending$EMPTY_N && state_response == 2'd0 ;
  assign WILL_FIRE_RL_nvme_process_completion =
	     CAN_FIRE_RL_nvme_process_completion ;

  // rule RL_state_response_read_0
  assign CAN_FIRE_RL_state_response_read_0 =
	     bram_counter_a != 8'd10 && pending$EMPTY_N &&
	     state_response == 2'd1 &&
	     response_counter_0 != pending$D_OUT[16:1] ;
  assign WILL_FIRE_RL_state_response_read_0 =
	     CAN_FIRE_RL_state_response_read_0 &&
	     !WILL_FIRE_RL_state_request_write_remaining &&
	     !WILL_FIRE_RL_state_request_write ;

  // rule RL_nvme_read_bram_request
  assign CAN_FIRE_RL_nvme_read_bram_request =
	     nvme_read_request_rv[25] && bram_counter_b != 8'd10 &&
	     nvme_read_last$FULL_N &&
	     !nvme_read_request_rv[24] ;
  assign WILL_FIRE_RL_nvme_read_bram_request =
	     CAN_FIRE_RL_nvme_read_bram_request ;

  // rule RL_s_axis_write_writeFIFO
  assign CAN_FIRE_RL_s_axis_write_writeFIFO =
	     s_axis_write_in_1$FULL_N && !s_axis_write_isRst_isInReset &&
	     S_AXIS_WRITE_tvalid ;
  assign WILL_FIRE_RL_s_axis_write_writeFIFO =
	     CAN_FIRE_RL_s_axis_write_writeFIFO ;

  // rule RL_state_request_idle_write
  assign CAN_FIRE_RL_state_request_idle_write =
	     s_axis_write_in_1$EMPTY_N && state_request == 3'd0 && enabled ;
  assign WILL_FIRE_RL_state_request_idle_write =
	     CAN_FIRE_RL_state_request_idle_write &&
	     !WILL_FIRE_RL_state_request_idle_read ;

  // rule RL_state_request_write
  assign CAN_FIRE_RL_state_request_write =
	     bram_counter_a != 8'd10 && s_axis_write_in_1$EMPTY_N &&
	     state_request == 3'd2 &&
	     NOT_bram_available_14_EQ_0_CONCAT_write_beats__ETC___d679 ;
  assign WILL_FIRE_RL_state_request_write = CAN_FIRE_RL_state_request_write ;

  // rule RL_state_response_finish
  assign CAN_FIRE_RL_state_response_finish =
	     pending$EMPTY_N && state_response == 2'd3 ;
  assign WILL_FIRE_RL_state_response_finish =
	     CAN_FIRE_RL_state_response_finish &&
	     !WILL_FIRE_RL_state_request_write_submit &&
	     !WILL_FIRE_RL_state_request_read ;

  // rule RL_s_axis_write_isRst_isResetAssertedUpdate
  assign CAN_FIRE_RL_s_axis_write_isRst_isResetAssertedUpdate =
	     s_axis_write_isRst_isInReset ;
  assign WILL_FIRE_RL_s_axis_write_isRst_isResetAssertedUpdate =
	     s_axis_write_isRst_isInReset ;

  // rule RL_m_axis_write_writeOutputs
  assign CAN_FIRE_RL_m_axis_write_writeOutputs = m_axis_write_out_1$EMPTY_N ;
  assign WILL_FIRE_RL_m_axis_write_writeOutputs = m_axis_write_out_1$EMPTY_N ;

  // rule RL_m_axis_write_deqFIFO
  assign CAN_FIRE_RL_m_axis_write_deqFIFO =
	     m_axis_write_out_1$EMPTY_N && !m_axis_write_isRst_isInReset &&
	     M_AXIS_WRITE_tready ;
  assign WILL_FIRE_RL_m_axis_write_deqFIFO =
	     CAN_FIRE_RL_m_axis_write_deqFIFO ;

  // rule RL_state_response_write
  assign CAN_FIRE_RL_state_response_write =
	     pending$EMPTY_N && m_axis_write_out_1$FULL_N &&
	     state_response == 2'd2 ;
  assign WILL_FIRE_RL_state_response_write =
	     CAN_FIRE_RL_state_response_write ;

  // rule RL_m_axis_write_isRst_isResetAssertedUpdate
  assign CAN_FIRE_RL_m_axis_write_isRst_isResetAssertedUpdate =
	     m_axis_write_isRst_isInReset ;
  assign WILL_FIRE_RL_m_axis_write_isRst_isResetAssertedUpdate =
	     m_axis_write_isRst_isInReset ;

  // rule RL_s_axis_read_writeFIFO
  assign CAN_FIRE_RL_s_axis_read_writeFIFO =
	     s_axis_read_in_1$FULL_N && !s_axis_read_isRst_isInReset &&
	     S_AXIS_READ_tvalid ;
  assign WILL_FIRE_RL_s_axis_read_writeFIFO =
	     CAN_FIRE_RL_s_axis_read_writeFIFO ;

  // rule RL_state_request_idle_read
  assign CAN_FIRE_RL_state_request_idle_read =
	     s_axis_read_in_1$EMPTY_N && state_request == 3'd0 && enabled ;
  assign WILL_FIRE_RL_state_request_idle_read =
	     CAN_FIRE_RL_state_request_idle_read ;

  // rule RL_s_axis_read_isRst_isResetAssertedUpdate
  assign CAN_FIRE_RL_s_axis_read_isRst_isResetAssertedUpdate =
	     s_axis_read_isRst_isInReset ;
  assign WILL_FIRE_RL_s_axis_read_isRst_isResetAssertedUpdate =
	     s_axis_read_isRst_isInReset ;

  // rule RL_m_axis_read_writeOutputs
  assign CAN_FIRE_RL_m_axis_read_writeOutputs = m_axis_read_out_1$EMPTY_N ;
  assign WILL_FIRE_RL_m_axis_read_writeOutputs = m_axis_read_out_1$EMPTY_N ;

  // rule RL_m_axis_read_deqFIFO
  assign CAN_FIRE_RL_m_axis_read_deqFIFO =
	     m_axis_read_out_1$EMPTY_N && !m_axis_read_isRst_isInReset &&
	     M_AXIS_READ_tready ;
  assign WILL_FIRE_RL_m_axis_read_deqFIFO = CAN_FIRE_RL_m_axis_read_deqFIFO ;

  // rule RL_state_response_read_1
  assign CAN_FIRE_RL_state_response_read_1 = x__h30799 ;
  assign WILL_FIRE_RL_state_response_read_1 = x__h30799 ;

  // rule RL_m_axis_read_isRst_isResetAssertedUpdate
  assign CAN_FIRE_RL_m_axis_read_isRst_isResetAssertedUpdate =
	     m_axis_read_isRst_isInReset ;
  assign WILL_FIRE_RL_m_axis_read_isRst_isResetAssertedUpdate =
	     m_axis_read_isRst_isInReset ;

  // rule RL_s_nvme_data_rd_enqIn
  assign CAN_FIRE_RL_s_nvme_data_rd_enqIn =
	     s_nvme_data_rd_in$FULL_N && !s_nvme_data_rd_isRst_isInReset &&
	     S_AXI_URAM_PRP_arvalid ;
  assign WILL_FIRE_RL_s_nvme_data_rd_enqIn =
	     CAN_FIRE_RL_s_nvme_data_rd_enqIn ;

  // rule RL_s_nvme_data_rd_forwardOut
  assign CAN_FIRE_RL_s_nvme_data_rd_forwardOut = s_nvme_data_rd_out$EMPTY_N ;
  assign WILL_FIRE_RL_s_nvme_data_rd_forwardOut = s_nvme_data_rd_out$EMPTY_N ;

  // rule RL_s_nvme_data_rd_deqOut
  assign CAN_FIRE_RL_s_nvme_data_rd_deqOut =
	     s_nvme_data_rd_out$EMPTY_N && !s_nvme_data_rd_isRst_isInReset &&
	     S_AXI_URAM_PRP_rready ;
  assign WILL_FIRE_RL_s_nvme_data_rd_deqOut =
	     CAN_FIRE_RL_s_nvme_data_rd_deqOut ;

  // rule RL_nvme_read_bram_response
  assign CAN_FIRE_RL_nvme_read_bram_response = x__h30825 ;
  assign WILL_FIRE_RL_nvme_read_bram_response = x__h30825 ;

  // rule RL_nvme_read_prp_response
  assign CAN_FIRE_RL_nvme_read_prp_response =
	     nvme_read_request_rv[25] && s_nvme_data_rd_out$FULL_N &&
	     nvme_read_request_rv[24] &&
	     !nvme_read_last$EMPTY_N ;
  assign WILL_FIRE_RL_nvme_read_prp_response =
	     CAN_FIRE_RL_nvme_read_prp_response ;

  // rule RL_nvme_read_address
  assign CAN_FIRE_RL_nvme_read_address =
	     s_nvme_data_rd_in$EMPTY_N &&
	     !nvme_read_request_rv$port1__read[25] ;
  assign WILL_FIRE_RL_nvme_read_address = CAN_FIRE_RL_nvme_read_address ;

  // rule RL_s_nvme_data_rd_isRst_isResetAssertedUpdate
  assign CAN_FIRE_RL_s_nvme_data_rd_isRst_isResetAssertedUpdate =
	     s_nvme_data_rd_isRst_isInReset ;
  assign WILL_FIRE_RL_s_nvme_data_rd_isRst_isResetAssertedUpdate =
	     s_nvme_data_rd_isRst_isInReset ;

  // rule RL_s_nvme_data_wr_enqAddr
  assign CAN_FIRE_RL_s_nvme_data_wr_enqAddr =
	     s_nvme_data_wr_in_addr$FULL_N &&
	     !s_nvme_data_wr_isRst_isInReset &&
	     S_AXI_URAM_PRP_awvalid ;
  assign WILL_FIRE_RL_s_nvme_data_wr_enqAddr =
	     CAN_FIRE_RL_s_nvme_data_wr_enqAddr ;

  // rule RL_s_nvme_data_wr_enqData
  assign CAN_FIRE_RL_s_nvme_data_wr_enqData =
	     s_nvme_data_wr_in_data$FULL_N &&
	     !s_nvme_data_wr_isRst_isInReset &&
	     S_AXI_URAM_PRP_wvalid ;
  assign WILL_FIRE_RL_s_nvme_data_wr_enqData =
	     CAN_FIRE_RL_s_nvme_data_wr_enqData ;

  // rule RL_s_nvme_data_wr_forwardOut
  assign CAN_FIRE_RL_s_nvme_data_wr_forwardOut = s_nvme_data_wr_out$EMPTY_N ;
  assign WILL_FIRE_RL_s_nvme_data_wr_forwardOut = s_nvme_data_wr_out$EMPTY_N ;

  // rule RL_s_nvme_data_wr_deqOut
  assign CAN_FIRE_RL_s_nvme_data_wr_deqOut =
	     s_nvme_data_wr_out$EMPTY_N && !s_nvme_data_wr_isRst_isInReset &&
	     S_AXI_URAM_PRP_bready ;
  assign WILL_FIRE_RL_s_nvme_data_wr_deqOut =
	     CAN_FIRE_RL_s_nvme_data_wr_deqOut ;

  // rule RL_nvme_write_data
  assign CAN_FIRE_RL_nvme_write_data =
	     nvme_write_request_rv[25] && s_nvme_data_wr_in_data$EMPTY_N &&
	     bram_counter_b != 8'd10 &&
	     s_nvme_data_wr_out$FULL_N ;
  assign WILL_FIRE_RL_nvme_write_data =
	     CAN_FIRE_RL_nvme_write_data &&
	     !WILL_FIRE_RL_nvme_read_bram_request ;

  // rule RL_nvme_write_address
  assign CAN_FIRE_RL_nvme_write_address =
	     s_nvme_data_wr_in_addr$EMPTY_N &&
	     !nvme_write_request_rv$port1__read[25] ;
  assign WILL_FIRE_RL_nvme_write_address = CAN_FIRE_RL_nvme_write_address ;

  // rule RL_s_nvme_data_wr_isRst_isResetAssertedUpdate
  assign CAN_FIRE_RL_s_nvme_data_wr_isRst_isResetAssertedUpdate =
	     s_nvme_data_wr_isRst_isInReset ;
  assign WILL_FIRE_RL_s_nvme_data_wr_isRst_isResetAssertedUpdate =
	     s_nvme_data_wr_isRst_isInReset ;

  // rule RL_nvme_queues_dbs_timer
  assign CAN_FIRE_RL_nvme_queues_dbs_timer =
	     nvme_queues_submission_tail_timer != 8'd64 ;
  assign WILL_FIRE_RL_nvme_queues_dbs_timer =
	     CAN_FIRE_RL_nvme_queues_dbs_timer ;

  // rule RL_nvme_queues_dbs_write
  assign CAN_FIRE_RL_nvme_queues_dbs_write =
	     nvme_queues_m_wr_in$FULL_N &&
	     nvme_queues_submission_tail_timer == 8'd64 &&
	     nvme_queues_submission_tail != nvme_queues_submission_tail_last ;
  assign WILL_FIRE_RL_nvme_queues_dbs_write =
	     CAN_FIRE_RL_nvme_queues_dbs_write ;

  // rule RL_nvme_queues_dbc_timer
  assign CAN_FIRE_RL_nvme_queues_dbc_timer =
	     nvme_queues_completion_head_timer != 8'd64 ;
  assign WILL_FIRE_RL_nvme_queues_dbc_timer =
	     CAN_FIRE_RL_nvme_queues_dbc_timer ;

  // rule RL_nvme_queues_dbc_write
  assign CAN_FIRE_RL_nvme_queues_dbc_write =
	     nvme_queues_m_wr_in$FULL_N &&
	     nvme_queues_completion_head_timer == 8'd64 &&
	     nvme_queues_completion_head != nvme_queues_completion_head_last ;
  assign WILL_FIRE_RL_nvme_queues_dbc_write =
	     CAN_FIRE_RL_nvme_queues_dbc_write &&
	     !WILL_FIRE_RL_nvme_queues_dbs_write ;

  // rule RL_nvme_receive_completion
  assign CAN_FIRE_RL_nvme_receive_completion =
	     nvme_queues_completion_queue_0[8] ;
  assign WILL_FIRE_RL_nvme_receive_completion =
	     CAN_FIRE_RL_nvme_receive_completion ;

  // rule RL_nvme_queues_completion_queue_forward
  assign CAN_FIRE_RL_nvme_queues_completion_queue_forward =
	     !nvme_queues_completion_queue_empty ;
  assign WILL_FIRE_RL_nvme_queues_completion_queue_forward =
	     CAN_FIRE_RL_nvme_queues_completion_queue_forward ;

  // rule RL_nvme_queues_s_rd_enqIn
  assign CAN_FIRE_RL_nvme_queues_s_rd_enqIn =
	     nvme_queues_s_rd_in$FULL_N &&
	     !nvme_queues_s_rd_isRst_isInReset &&
	     S_AXI_Queues_arvalid ;
  assign WILL_FIRE_RL_nvme_queues_s_rd_enqIn =
	     CAN_FIRE_RL_nvme_queues_s_rd_enqIn ;

  // rule RL_nvme_queues_saxi_sq_r_addr
  assign CAN_FIRE_RL_nvme_queues_saxi_sq_r_addr =
	     nvme_queues_s_rd_in$EMPTY_N &&
	     nvme_queues_r_response_remaining == 8'd0 ;
  assign WILL_FIRE_RL_nvme_queues_saxi_sq_r_addr =
	     CAN_FIRE_RL_nvme_queues_saxi_sq_r_addr ;

  // rule RL_nvme_queues_s_rd_forwardOut
  assign CAN_FIRE_RL_nvme_queues_s_rd_forwardOut =
	     nvme_queues_s_rd_out$EMPTY_N ;
  assign WILL_FIRE_RL_nvme_queues_s_rd_forwardOut =
	     nvme_queues_s_rd_out$EMPTY_N ;

  // rule RL_nvme_queues_s_rd_deqOut
  assign CAN_FIRE_RL_nvme_queues_s_rd_deqOut =
	     nvme_queues_s_rd_out$EMPTY_N &&
	     !nvme_queues_s_rd_isRst_isInReset &&
	     S_AXI_Queues_rready ;
  assign WILL_FIRE_RL_nvme_queues_s_rd_deqOut =
	     CAN_FIRE_RL_nvme_queues_s_rd_deqOut ;

  // rule RL_nvme_queues_saxi_sq_r_data
  assign CAN_FIRE_RL_nvme_queues_saxi_sq_r_data =
	     nvme_queues_submission_fifo$EMPTY_N &&
	     nvme_queues_s_rd_out$FULL_N &&
	     nvme_queues_r_response_remaining != 8'd0 ;
  assign WILL_FIRE_RL_nvme_queues_saxi_sq_r_data =
	     CAN_FIRE_RL_nvme_queues_saxi_sq_r_data ;

  // rule RL_nvme_queues_saxi_sq_r_data_invalid
  assign CAN_FIRE_RL_nvme_queues_saxi_sq_r_data_invalid =
	     nvme_queues_s_rd_out$FULL_N &&
	     nvme_queues_r_response_remaining != 8'd0 &&
	     !nvme_queues_submission_fifo$EMPTY_N ;
  assign WILL_FIRE_RL_nvme_queues_saxi_sq_r_data_invalid =
	     CAN_FIRE_RL_nvme_queues_saxi_sq_r_data_invalid ;

  // rule RL_state_request_read
  assign CAN_FIRE_RL_state_request_read =
	     nvme_queues_submission_fifo$FULL_N && pending$FULL_N &&
	     state_request_02_EQ_1_13_AND_NOT_bram_availabl_ETC___d625 ;
  assign WILL_FIRE_RL_state_request_read = CAN_FIRE_RL_state_request_read ;

  // rule RL_state_request_write_submit
  assign CAN_FIRE_RL_state_request_write_submit =
	     nvme_queues_submission_fifo$FULL_N && pending$FULL_N &&
	     state_request == 3'd4 ;
  assign WILL_FIRE_RL_state_request_write_submit =
	     CAN_FIRE_RL_state_request_write_submit ;

  // rule RL_nvme_queues_s_rd_isRst_isResetAssertedUpdate
  assign CAN_FIRE_RL_nvme_queues_s_rd_isRst_isResetAssertedUpdate =
	     nvme_queues_s_rd_isRst_isInReset ;
  assign WILL_FIRE_RL_nvme_queues_s_rd_isRst_isResetAssertedUpdate =
	     nvme_queues_s_rd_isRst_isInReset ;

  // rule RL_nvme_queues_s_wr_enqAddr
  assign CAN_FIRE_RL_nvme_queues_s_wr_enqAddr =
	     nvme_queues_s_wr_in_addr$FULL_N &&
	     !nvme_queues_s_wr_isRst_isInReset &&
	     S_AXI_Queues_awvalid ;
  assign WILL_FIRE_RL_nvme_queues_s_wr_enqAddr =
	     CAN_FIRE_RL_nvme_queues_s_wr_enqAddr ;

  // rule RL_nvme_queues_recv_cqe_drop_addr
  assign CAN_FIRE_RL_nvme_queues_recv_cqe_drop_addr =
	     nvme_queues_s_wr_in_addr$EMPTY_N ;
  assign WILL_FIRE_RL_nvme_queues_recv_cqe_drop_addr =
	     nvme_queues_s_wr_in_addr$EMPTY_N ;

  // rule RL_nvme_queues_s_wr_enqData
  assign CAN_FIRE_RL_nvme_queues_s_wr_enqData =
	     nvme_queues_s_wr_in_data$FULL_N &&
	     !nvme_queues_s_wr_isRst_isInReset &&
	     S_AXI_Queues_wvalid ;
  assign WILL_FIRE_RL_nvme_queues_s_wr_enqData =
	     CAN_FIRE_RL_nvme_queues_s_wr_enqData ;

  // rule RL_nvme_queues_s_wr_forwardOut
  assign CAN_FIRE_RL_nvme_queues_s_wr_forwardOut =
	     nvme_queues_s_wr_out$EMPTY_N ;
  assign WILL_FIRE_RL_nvme_queues_s_wr_forwardOut =
	     nvme_queues_s_wr_out$EMPTY_N ;

  // rule RL_nvme_queues_s_wr_deqOut
  assign CAN_FIRE_RL_nvme_queues_s_wr_deqOut =
	     nvme_queues_s_wr_out$EMPTY_N &&
	     !nvme_queues_s_wr_isRst_isInReset &&
	     S_AXI_Queues_bready ;
  assign WILL_FIRE_RL_nvme_queues_s_wr_deqOut =
	     CAN_FIRE_RL_nvme_queues_s_wr_deqOut ;

  // rule RL_nvme_queues_recv_cqe_data
  assign CAN_FIRE_RL_nvme_queues_recv_cqe_data =
	     nvme_queues_s_wr_in_data$EMPTY_N &&
	     nvme_queues_s_wr_out$FULL_N &&
	     nvme_queues_completion_queue_empty ;
  assign WILL_FIRE_RL_nvme_queues_recv_cqe_data =
	     CAN_FIRE_RL_nvme_queues_recv_cqe_data ;

  // rule RL_nvme_queues_s_wr_isRst_isResetAssertedUpdate
  assign CAN_FIRE_RL_nvme_queues_s_wr_isRst_isResetAssertedUpdate =
	     nvme_queues_s_wr_isRst_isInReset ;
  assign WILL_FIRE_RL_nvme_queues_s_wr_isRst_isResetAssertedUpdate =
	     nvme_queues_s_wr_isRst_isInReset ;

  // rule RL_nvme_queues_m_rd_forwardIn
  assign CAN_FIRE_RL_nvme_queues_m_rd_forwardIn =
	     nvme_queues_m_rd_in$EMPTY_N ;
  assign WILL_FIRE_RL_nvme_queues_m_rd_forwardIn =
	     nvme_queues_m_rd_in$EMPTY_N ;

  // rule RL_nvme_queues_m_rd_deqIn
  assign CAN_FIRE_RL_nvme_queues_m_rd_deqIn =
	     nvme_queues_m_rd_in$EMPTY_N &&
	     !nvme_queues_m_rd_isRst_isInReset &&
	     M_AXI_Doorbells_arready ;
  assign WILL_FIRE_RL_nvme_queues_m_rd_deqIn =
	     CAN_FIRE_RL_nvme_queues_m_rd_deqIn ;

  // rule RL_nvme_queues_m_rd_enqOut
  assign CAN_FIRE_RL_nvme_queues_m_rd_enqOut =
	     nvme_queues_m_rd_out$FULL_N &&
	     !nvme_queues_m_rd_isRst_isInReset &&
	     M_AXI_Doorbells_rvalid ;
  assign WILL_FIRE_RL_nvme_queues_m_rd_enqOut =
	     CAN_FIRE_RL_nvme_queues_m_rd_enqOut ;

  // rule RL_nvme_queues_m_rd_isRst_isResetAssertedUpdate
  assign CAN_FIRE_RL_nvme_queues_m_rd_isRst_isResetAssertedUpdate =
	     nvme_queues_m_rd_isRst_isInReset ;
  assign WILL_FIRE_RL_nvme_queues_m_rd_isRst_isResetAssertedUpdate =
	     nvme_queues_m_rd_isRst_isInReset ;

  // rule RL_nvme_queues_m_wr_splitAddrData
  assign CAN_FIRE_RL_nvme_queues_m_wr_splitAddrData =
	     nvme_queues_m_wr_in$EMPTY_N &&
	     !nvme_queues_m_wr_addrOut_rv[67] &&
	     !nvme_queues_m_wr_dataOut_rv[36] ;
  assign WILL_FIRE_RL_nvme_queues_m_wr_splitAddrData =
	     CAN_FIRE_RL_nvme_queues_m_wr_splitAddrData ;

  // rule RL_nvme_queues_m_wr_forwardAddr
  assign CAN_FIRE_RL_nvme_queues_m_wr_forwardAddr =
	     nvme_queues_m_wr_addrOut_rv$port1__read[67] ;
  assign WILL_FIRE_RL_nvme_queues_m_wr_forwardAddr =
	     CAN_FIRE_RL_nvme_queues_m_wr_forwardAddr ;

  // rule RL_nvme_queues_m_wr_deqAddr
  assign CAN_FIRE_RL_nvme_queues_m_wr_deqAddr =
	     nvme_queues_m_wr_addrOut_rv$port1__read[67] &&
	     !nvme_queues_m_wr_isRst_isInReset &&
	     M_AXI_Doorbells_awready ;
  assign WILL_FIRE_RL_nvme_queues_m_wr_deqAddr =
	     CAN_FIRE_RL_nvme_queues_m_wr_deqAddr ;

  // rule RL_nvme_queues_m_wr_forwardData
  assign CAN_FIRE_RL_nvme_queues_m_wr_forwardData =
	     nvme_queues_m_wr_dataOut_rv$port1__read[36] ;
  assign WILL_FIRE_RL_nvme_queues_m_wr_forwardData =
	     CAN_FIRE_RL_nvme_queues_m_wr_forwardData ;

  // rule RL_nvme_queues_m_wr_deqData
  assign CAN_FIRE_RL_nvme_queues_m_wr_deqData =
	     nvme_queues_m_wr_dataOut_rv$port1__read[36] &&
	     !nvme_queues_m_wr_isRst_isInReset &&
	     M_AXI_Doorbells_wready ;
  assign WILL_FIRE_RL_nvme_queues_m_wr_deqData =
	     CAN_FIRE_RL_nvme_queues_m_wr_deqData ;

  // rule RL_nvme_queues_m_wr_forwardResp
  assign CAN_FIRE_RL_nvme_queues_m_wr_forwardResp =
	     nvme_queues_m_wr_out$FULL_N &&
	     !nvme_queues_m_wr_isRst_isInReset &&
	     M_AXI_Doorbells_bvalid ;
  assign WILL_FIRE_RL_nvme_queues_m_wr_forwardResp =
	     CAN_FIRE_RL_nvme_queues_m_wr_forwardResp ;

  // rule RL_nvme_queues_dbs_write_response
  assign CAN_FIRE_RL_nvme_queues_dbs_write_response =
	     nvme_queues_m_wr_out$EMPTY_N ;
  assign WILL_FIRE_RL_nvme_queues_dbs_write_response =
	     nvme_queues_m_wr_out$EMPTY_N ;

  // rule RL_nvme_queues_dbc_write_response
  assign CAN_FIRE_RL_nvme_queues_dbc_write_response =
	     nvme_queues_m_wr_out$EMPTY_N ;
  assign WILL_FIRE_RL_nvme_queues_dbc_write_response = 1'b0 ;

  // rule RL_nvme_queues_m_wr_isRst_isResetAssertedUpdate
  assign CAN_FIRE_RL_nvme_queues_m_wr_isRst_isResetAssertedUpdate =
	     nvme_queues_m_wr_isRst_isInReset ;
  assign WILL_FIRE_RL_nvme_queues_m_wr_isRst_isResetAssertedUpdate =
	     nvme_queues_m_wr_isRst_isInReset ;

  // rule RL_s_ctrl_axiReadSpecialIsHandled
  assign CAN_FIRE_RL_s_ctrl_axiReadSpecialIsHandled =
	     s_ctrl_readSlave_in$EMPTY_N &&
	     s_ctrl_readSlave_in$D_OUT[8:6] == 3'd0 ;
  assign WILL_FIRE_RL_s_ctrl_axiReadSpecialIsHandled =
	     CAN_FIRE_RL_s_ctrl_axiReadSpecialIsHandled ;

  // rule RL_s_ctrl_axiReadSpecialIsHandled_1
  assign CAN_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_1 =
	     s_ctrl_readSlave_in$EMPTY_N &&
	     s_ctrl_readSlave_in$D_OUT[8:6] == 3'd1 ;
  assign WILL_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_1 =
	     CAN_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_1 ;

  // rule RL_s_ctrl_axiReadSpecialIsHandled_2
  assign CAN_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_2 =
	     s_ctrl_readSlave_in$EMPTY_N &&
	     s_ctrl_readSlave_in$D_OUT[8:6] == 3'd2 ;
  assign WILL_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_2 =
	     CAN_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_2 ;

  // rule RL_s_ctrl_axiReadSpecialIsHandled_3
  assign CAN_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_3 =
	     s_ctrl_readSlave_in$EMPTY_N &&
	     s_ctrl_readSlave_in$D_OUT[8:6] == 3'd3 ;
  assign WILL_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_3 =
	     CAN_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_3 ;

  // rule RL_s_ctrl_axiReadSpecialIsHandled_4
  assign CAN_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_4 =
	     s_ctrl_readSlave_in$EMPTY_N &&
	     s_ctrl_readSlave_in$D_OUT[8:6] == 3'd5 ;
  assign WILL_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_4 =
	     CAN_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_4 ;

  // rule RL_s_ctrl_axiReadSpecialIsHandled_5
  assign CAN_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_5 =
	     s_ctrl_readSlave_in$EMPTY_N &&
	     s_ctrl_readSlave_in$D_OUT[8:6] == 3'd6 ;
  assign WILL_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_5 =
	     CAN_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_5 ;

  // rule RL_s_ctrl_readSlave_addrInWrite
  assign CAN_FIRE_RL_s_ctrl_readSlave_addrInWrite =
	     s_ctrl_readSlave_in$FULL_N &&
	     !s_ctrl_readSlave_isRst_isInReset &&
	     S_CTRL_arvalid ;
  assign WILL_FIRE_RL_s_ctrl_readSlave_addrInWrite =
	     CAN_FIRE_RL_s_ctrl_readSlave_addrInWrite ;

  // rule RL_s_ctrl_readSlave_putOutData
  assign CAN_FIRE_RL_s_ctrl_readSlave_putOutData =
	     s_ctrl_readSlave_out$EMPTY_N ;
  assign WILL_FIRE_RL_s_ctrl_readSlave_putOutData =
	     s_ctrl_readSlave_out$EMPTY_N ;

  // rule RL_s_ctrl_readSlave_deqOut
  assign CAN_FIRE_RL_s_ctrl_readSlave_deqOut =
	     s_ctrl_readSlave_out$EMPTY_N &&
	     !s_ctrl_readSlave_isRst_isInReset &&
	     S_CTRL_rready ;
  assign WILL_FIRE_RL_s_ctrl_readSlave_deqOut =
	     CAN_FIRE_RL_s_ctrl_readSlave_deqOut ;

  // rule RL_s_ctrl_axiReadSpecial
  assign CAN_FIRE_RL_s_ctrl_axiReadSpecial =
	     s_ctrl_readSlave_in$EMPTY_N && s_ctrl_readSlave_out$FULL_N &&
	     s_ctrl_readSlave_in$D_OUT[8:6] == 3'd0 &&
	     !s_ctrl_readBusy ;
  assign WILL_FIRE_RL_s_ctrl_axiReadSpecial =
	     CAN_FIRE_RL_s_ctrl_axiReadSpecial ;

  // rule RL_s_ctrl_axiReadSpecial_1
  assign CAN_FIRE_RL_s_ctrl_axiReadSpecial_1 =
	     s_ctrl_readSlave_in$EMPTY_N && s_ctrl_readSlave_out$FULL_N &&
	     s_ctrl_readSlave_in$D_OUT[8:6] == 3'd1 &&
	     !s_ctrl_readBusy ;
  assign WILL_FIRE_RL_s_ctrl_axiReadSpecial_1 =
	     CAN_FIRE_RL_s_ctrl_axiReadSpecial_1 ;

  // rule RL_s_ctrl_axiReadSpecial_2
  assign CAN_FIRE_RL_s_ctrl_axiReadSpecial_2 =
	     s_ctrl_readSlave_in$EMPTY_N && s_ctrl_readSlave_out$FULL_N &&
	     s_ctrl_readSlave_in$D_OUT[8:6] == 3'd2 &&
	     !s_ctrl_readBusy ;
  assign WILL_FIRE_RL_s_ctrl_axiReadSpecial_2 =
	     CAN_FIRE_RL_s_ctrl_axiReadSpecial_2 ;

  // rule RL_s_ctrl_axiReadSpecial_3
  assign CAN_FIRE_RL_s_ctrl_axiReadSpecial_3 =
	     s_ctrl_readSlave_in$EMPTY_N && s_ctrl_readSlave_out$FULL_N &&
	     s_ctrl_readSlave_in$D_OUT[8:6] == 3'd3 &&
	     !s_ctrl_readBusy ;
  assign WILL_FIRE_RL_s_ctrl_axiReadSpecial_3 =
	     CAN_FIRE_RL_s_ctrl_axiReadSpecial_3 ;

  // rule RL_s_ctrl_axiReadSpecial_4
  assign CAN_FIRE_RL_s_ctrl_axiReadSpecial_4 =
	     s_ctrl_readSlave_in$EMPTY_N && s_ctrl_readSlave_out$FULL_N &&
	     s_ctrl_readSlave_in$D_OUT[8:6] == 3'd5 &&
	     !s_ctrl_readBusy ;
  assign WILL_FIRE_RL_s_ctrl_axiReadSpecial_4 =
	     CAN_FIRE_RL_s_ctrl_axiReadSpecial_4 ;

  // rule RL_s_ctrl_axiReadSpecial_5
  assign CAN_FIRE_RL_s_ctrl_axiReadSpecial_5 =
	     s_ctrl_readSlave_in$EMPTY_N && s_ctrl_readSlave_out$FULL_N &&
	     s_ctrl_readSlave_in$D_OUT[8:6] == 3'd6 &&
	     !s_ctrl_readBusy ;
  assign WILL_FIRE_RL_s_ctrl_axiReadSpecial_5 =
	     CAN_FIRE_RL_s_ctrl_axiReadSpecial_5 ;

  // rule __me_check_63
  assign CAN_FIRE___me_check_63 = 1'b1 ;
  assign WILL_FIRE___me_check_63 = 1'b1 ;

  // rule __me_check_65
  assign CAN_FIRE___me_check_65 = 1'b1 ;
  assign WILL_FIRE___me_check_65 = 1'b1 ;

  // rule __me_check_67
  assign CAN_FIRE___me_check_67 = 1'b1 ;
  assign WILL_FIRE___me_check_67 = 1'b1 ;

  // rule __me_check_69
  assign CAN_FIRE___me_check_69 = 1'b1 ;
  assign WILL_FIRE___me_check_69 = 1'b1 ;

  // rule RL_s_ctrl_axiReadFallback
  assign CAN_FIRE_RL_s_ctrl_axiReadFallback =
	     s_ctrl_readSlave_in$EMPTY_N && s_ctrl_readSlave_out$FULL_N &&
	     !s_ctrl_readIsHandled$whas ;
  assign WILL_FIRE_RL_s_ctrl_axiReadFallback =
	     CAN_FIRE_RL_s_ctrl_axiReadFallback ;

  // rule __me_check_61
  assign CAN_FIRE___me_check_61 = 1'b1 ;
  assign WILL_FIRE___me_check_61 = 1'b1 ;

  // rule RL_s_ctrl_readSlave_isRst_isResetAssertedUpdate
  assign CAN_FIRE_RL_s_ctrl_readSlave_isRst_isResetAssertedUpdate =
	     s_ctrl_readSlave_isRst_isInReset ;
  assign WILL_FIRE_RL_s_ctrl_readSlave_isRst_isResetAssertedUpdate =
	     s_ctrl_readSlave_isRst_isInReset ;

  // rule RL_s_ctrl_writeSlave_addrInWrite
  assign CAN_FIRE_RL_s_ctrl_writeSlave_addrInWrite =
	     !s_ctrl_writeSlave_addrIn_rv[11] &&
	     !s_ctrl_writeSlave_isRst_isInReset &&
	     S_CTRL_awvalid ;
  assign WILL_FIRE_RL_s_ctrl_writeSlave_addrInWrite =
	     CAN_FIRE_RL_s_ctrl_writeSlave_addrInWrite ;

  // rule RL_s_ctrl_writeSlave_dataInWrite
  assign CAN_FIRE_RL_s_ctrl_writeSlave_dataInWrite =
	     !s_ctrl_writeSlave_dataIn_rv[72] &&
	     !s_ctrl_writeSlave_isRst_isInReset &&
	     S_CTRL_wvalid ;
  assign WILL_FIRE_RL_s_ctrl_writeSlave_dataInWrite =
	     CAN_FIRE_RL_s_ctrl_writeSlave_dataInWrite ;

  // rule RL_s_ctrl_writeSlave_mergeAddrData
  assign CAN_FIRE_RL_s_ctrl_writeSlave_mergeAddrData =
	     s_ctrl_writeSlave_addrIn_rv$port1__read[11] &&
	     s_ctrl_writeSlave_dataIn_rv$port1__read[72] &&
	     s_ctrl_writeSlave_in$FULL_N ;
  assign WILL_FIRE_RL_s_ctrl_writeSlave_mergeAddrData =
	     CAN_FIRE_RL_s_ctrl_writeSlave_mergeAddrData ;

  // rule RL_s_ctrl_writeSlave_outForward
  assign CAN_FIRE_RL_s_ctrl_writeSlave_outForward =
	     s_ctrl_writeSlave_out$EMPTY_N ;
  assign WILL_FIRE_RL_s_ctrl_writeSlave_outForward =
	     s_ctrl_writeSlave_out$EMPTY_N ;

  // rule RL_s_ctrl_writeSlave_outWrite
  assign CAN_FIRE_RL_s_ctrl_writeSlave_outWrite =
	     s_ctrl_writeSlave_out$EMPTY_N &&
	     !s_ctrl_writeSlave_isRst_isInReset &&
	     S_CTRL_bready ;
  assign WILL_FIRE_RL_s_ctrl_writeSlave_outWrite =
	     CAN_FIRE_RL_s_ctrl_writeSlave_outWrite ;

  // rule RL_s_ctrl_writeSlave_isRst_isResetAssertedUpdate
  assign CAN_FIRE_RL_s_ctrl_writeSlave_isRst_isResetAssertedUpdate =
	     s_ctrl_writeSlave_isRst_isInReset ;
  assign WILL_FIRE_RL_s_ctrl_writeSlave_isRst_isResetAssertedUpdate =
	     s_ctrl_writeSlave_isRst_isInReset ;

  // rule RL_s_ctrl_1_axiWriteSpecialIsHandled
  assign CAN_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled =
	     s_ctrl_writeSlave_in$EMPTY_N &&
	     s_ctrl_writeSlave_in$D_OUT[80:78] == 3'd0 ;
  assign WILL_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled =
	     CAN_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled ;

  // rule RL_s_ctrl_1_axiWriteSpecial
  assign CAN_FIRE_RL_s_ctrl_1_axiWriteSpecial =
	     s_ctrl_writeSlave_in$EMPTY_N && s_ctrl_writeSlave_out$FULL_N &&
	     s_ctrl_writeSlave_in$D_OUT[80:78] == 3'd0 &&
	     !s_ctrl_writeBusy ;
  assign WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial =
	     CAN_FIRE_RL_s_ctrl_1_axiWriteSpecial ;

  // rule RL_s_ctrl_1_axiWriteSpecialIsHandled_1
  assign CAN_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled_1 =
	     s_ctrl_writeSlave_in$EMPTY_N &&
	     s_ctrl_writeSlave_in$D_OUT[80:78] == 3'd1 ;
  assign WILL_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled_1 =
	     CAN_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled_1 ;

  // rule RL_s_ctrl_1_axiWriteSpecial_1
  assign CAN_FIRE_RL_s_ctrl_1_axiWriteSpecial_1 =
	     s_ctrl_writeSlave_in$EMPTY_N && s_ctrl_writeSlave_out$FULL_N &&
	     s_ctrl_writeSlave_in$D_OUT[80:78] == 3'd1 &&
	     !s_ctrl_writeBusy ;
  assign WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_1 =
	     CAN_FIRE_RL_s_ctrl_1_axiWriteSpecial_1 ;

  // rule RL_s_ctrl_1_axiWriteSpecialIsHandled_2
  assign CAN_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled_2 =
	     s_ctrl_writeSlave_in$EMPTY_N &&
	     s_ctrl_writeSlave_in$D_OUT[80:78] == 3'd2 ;
  assign WILL_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled_2 =
	     CAN_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled_2 ;

  // rule RL_s_ctrl_1_axiWriteSpecial_2
  assign CAN_FIRE_RL_s_ctrl_1_axiWriteSpecial_2 =
	     s_ctrl_writeSlave_in$EMPTY_N && s_ctrl_writeSlave_out$FULL_N &&
	     s_ctrl_writeSlave_in$D_OUT[80:78] == 3'd2 &&
	     !s_ctrl_writeBusy ;
  assign WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_2 =
	     CAN_FIRE_RL_s_ctrl_1_axiWriteSpecial_2 ;

  // rule RL_s_ctrl_1_axiWriteSpecialIsHandled_3
  assign CAN_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled_3 =
	     s_ctrl_writeSlave_in$EMPTY_N &&
	     s_ctrl_writeSlave_in$D_OUT[80:78] == 3'd3 ;
  assign WILL_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled_3 =
	     CAN_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled_3 ;

  // rule RL_s_ctrl_1_axiWriteSpecial_3
  assign CAN_FIRE_RL_s_ctrl_1_axiWriteSpecial_3 =
	     s_ctrl_writeSlave_in$EMPTY_N && s_ctrl_writeSlave_out$FULL_N &&
	     s_ctrl_writeSlave_in$D_OUT[80:78] == 3'd3 &&
	     !s_ctrl_writeBusy ;
  assign WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_3 =
	     CAN_FIRE_RL_s_ctrl_1_axiWriteSpecial_3 ;

  // rule RL_s_ctrl_1_axiWriteSpecialIsHandled_4
  assign CAN_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled_4 =
	     s_ctrl_writeSlave_in$EMPTY_N &&
	     s_ctrl_writeSlave_in$D_OUT[80:78] == 3'd5 ;
  assign WILL_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled_4 =
	     CAN_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled_4 ;

  // rule RL_s_ctrl_1_axiWriteSpecial_4
  assign CAN_FIRE_RL_s_ctrl_1_axiWriteSpecial_4 =
	     s_ctrl_writeSlave_in$EMPTY_N && s_ctrl_writeSlave_out$FULL_N &&
	     s_ctrl_writeSlave_in$D_OUT[80:78] == 3'd5 &&
	     !s_ctrl_writeBusy ;
  assign WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_4 =
	     CAN_FIRE_RL_s_ctrl_1_axiWriteSpecial_4 ;

  // rule RL_s_ctrl_1_axiWriteFallback
  assign CAN_FIRE_RL_s_ctrl_1_axiWriteFallback =
	     s_ctrl_writeSlave_in$EMPTY_N && s_ctrl_writeSlave_out$FULL_N &&
	     !s_ctrl_writeIsHandled$whas ;
  assign WILL_FIRE_RL_s_ctrl_1_axiWriteFallback =
	     CAN_FIRE_RL_s_ctrl_1_axiWriteFallback &&
	     !WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_4 &&
	     !WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_3 &&
	     !WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_2 &&
	     !WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_1 &&
	     !WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial ;

  // rule RL_bram_ignore
  assign CAN_FIRE_RL_bram_ignore = 1'd1 ;
  assign WILL_FIRE_RL_bram_ignore = 1'd1 ;

  // rule RL_bram_enq_a
  assign CAN_FIRE_RL_bram_enq_a = bram_req_a$whas && bram_put_a$whas ;
  assign WILL_FIRE_RL_bram_enq_a = CAN_FIRE_RL_bram_enq_a ;

  // rule RL_bram_count_a
  assign CAN_FIRE_RL_bram_count_a = 1'd1 ;
  assign WILL_FIRE_RL_bram_count_a = 1'd1 ;

  // rule RL_bram_enq_a_nothing
  assign CAN_FIRE_RL_bram_enq_a_nothing = 1'd1 ;
  assign WILL_FIRE_RL_bram_enq_a_nothing = !WILL_FIRE_RL_bram_enq_a ;

  // rule RL_bram_deq_a_clk
  assign CAN_FIRE_RL_bram_deq_a_clk = 1'd1 ;
  assign WILL_FIRE_RL_bram_deq_a_clk = 1'd1 ;

  // rule RL_bram_deq_a
  assign CAN_FIRE_RL_bram_deq_a = bram_fifo_a$FULL_N && bram_valid_a_7 ;
  assign WILL_FIRE_RL_bram_deq_a = CAN_FIRE_RL_bram_deq_a ;

  // rule RL_bram_pipeline_a
  assign CAN_FIRE_RL_bram_pipeline_a = 1'b1 ;
  assign WILL_FIRE_RL_bram_pipeline_a = 1'b1 ;

  // rule RL_bram_pipeline_a_reset
  assign CAN_FIRE_RL_bram_pipeline_a_reset = 1'b0 ;
  assign WILL_FIRE_RL_bram_pipeline_a_reset = 1'b0 ;

  // rule RL_bram_reset_a
  assign CAN_FIRE_RL_bram_reset_a = 1'd1 ;
  assign WILL_FIRE_RL_bram_reset_a = 1'd1 ;

  // rule RL_bram_enq_b
  assign CAN_FIRE_RL_bram_enq_b = bram_req_b$whas && bram_req_b$whas ;
  assign WILL_FIRE_RL_bram_enq_b = CAN_FIRE_RL_bram_enq_b ;

  // rule RL_bram_count_b
  assign CAN_FIRE_RL_bram_count_b = 1'd1 ;
  assign WILL_FIRE_RL_bram_count_b = 1'd1 ;

  // rule RL_bram_enq_b_nothing
  assign CAN_FIRE_RL_bram_enq_b_nothing = 1'd1 ;
  assign WILL_FIRE_RL_bram_enq_b_nothing = !WILL_FIRE_RL_bram_enq_b ;

  // rule RL_bram_deq_b_clk
  assign CAN_FIRE_RL_bram_deq_b_clk = 1'd1 ;
  assign WILL_FIRE_RL_bram_deq_b_clk = 1'd1 ;

  // rule RL_bram_deq_b
  assign CAN_FIRE_RL_bram_deq_b = bram_fifo_b$FULL_N && bram_valid_b_7 ;
  assign WILL_FIRE_RL_bram_deq_b = CAN_FIRE_RL_bram_deq_b ;

  // rule RL_bram_pipeline_b
  assign CAN_FIRE_RL_bram_pipeline_b = 1'b1 ;
  assign WILL_FIRE_RL_bram_pipeline_b = 1'b1 ;

  // rule RL_bram_pipeline_b_reset
  assign CAN_FIRE_RL_bram_pipeline_b_reset = 1'b0 ;
  assign WILL_FIRE_RL_bram_pipeline_b_reset = 1'b0 ;

  // rule RL_bram_reset_b
  assign CAN_FIRE_RL_bram_reset_b = 1'd1 ;
  assign WILL_FIRE_RL_bram_reset_b = 1'd1 ;

  // inputs to muxes for submodule ports
  assign MUX_bram_req_b$wset_1__SEL_1 =
	     WILL_FIRE_RL_nvme_write_data && !nvme_write_request_rv[24] ;
  assign MUX_nvme_queues_completion_queue_2$write_1__SEL_1 =
	     WILL_FIRE_RL_nvme_queues_recv_cqe_data &&
	     nvme_queues_s_wr_in_data$D_OUT[48:33] == 16'd65535 ;
  assign MUX_nvme_queues_completion_queue_3$write_1__SEL_1 =
	     WILL_FIRE_RL_nvme_queues_recv_cqe_data &&
	     nvme_queues_s_wr_in_data$D_OUT[64:49] == 16'd65535 ;
  assign MUX_state_request$write_1__SEL_1 =
	     WILL_FIRE_RL_state_request_read && cmd_nlb_18_ULE_2047___d630 ;
  assign MUX_state_request$write_1__SEL_2 =
	     WILL_FIRE_RL_state_request_write_remaining &&
	     write_beats[2:0] == 3'b111 ;
  assign MUX_state_request$write_1__SEL_3 =
	     WILL_FIRE_RL_state_request_write &&
	     (write_beats == 16'd16383 || s_axis_write_in_1$D_OUT[0]) ;
  assign MUX_state_response$write_1__SEL_1 =
	     WILL_FIRE_RL_state_response_read_1 &&
	     response_counter_1_69_EQ_pending_first__48_BIT_ETC___d770 ;
  assign MUX_state_response$write_1__SEL_2 =
	     WILL_FIRE_RL_nvme_process_completion &&
	     (cmd_completed & current_completion_index) != 64'd0 ;
  assign MUX_write_beats$write_1__SEL_1 =
	     WILL_FIRE_RL_state_request_write_remaining ||
	     WILL_FIRE_RL_state_request_write ;
  assign MUX_bram_alloc_ptr$write_1__VAL_1 =
	     bram_alloc_ptr + total_alloc__h34696 ;
  assign MUX_bram_alloc_ptr$write_1__VAL_2 =
	     bram_alloc_ptr + total_alloc__h35761 ;
  assign MUX_bram_available$write_1__VAL_1 = bram_available - y__h34977 ;
  assign MUX_bram_available$write_1__VAL_2 = bram_available - y__h35940 ;
  assign MUX_bram_available$write_1__VAL_3 = bram_available + y__h37278 ;
  assign MUX_bram_req_a$wset_1__VAL_1 =
	     { 65'h1FFFFFFFFFFFFFFFE,
	       x__h35536,
	       s_axis_write_in_1$D_OUT[580:69] } ;
  assign MUX_bram_req_a$wset_1__VAL_2 =
	     { 65'h1FFFFFFFFFFFFFFFE, x__h35536, 512'd0 } ;
  assign MUX_bram_req_a$wset_1__VAL_3 = { 65'd0, x__h36988, 512'd0 } ;
  assign MUX_bram_req_b$wset_1__VAL_1 =
	     { s_nvme_data_wr_in_data$D_OUT[64:1],
	       1'd0,
	       x__h40541,
	       s_nvme_data_wr_in_data$D_OUT[576:65] } ;
  assign MUX_bram_req_b$wset_1__VAL_2 = { 65'd0, x__h38007, 512'd0 } ;
  assign MUX_bram_valid_a_0$write_1__VAL_1 =
	     bram_put_a$whas && bram_read_a$whas ;
  assign MUX_bram_valid_b_0$write_1__VAL_1 =
	     bram_req_b$whas && bram_read_b$whas ;
  assign MUX_cmd_nlb$write_1__VAL_1 =
	     s_axis_read_in_1$D_OUT[173:142] - 32'd1 ;
  assign MUX_cmd_nlb$write_1__VAL_2 = cmd_nlb - 32'd2048 ;
  assign MUX_cmd_slba$write_1__VAL_2 = x__h34776 + 32'd1 ;
  assign MUX_cmd_slba$write_1__VAL_4 = cmd_slba + y__h35826 ;
  assign MUX_nvme_queues_completion_head_timer$write_1__VAL_1 =
	     nvme_queues_completion_head_timer + 8'd1 ;
  assign MUX_nvme_queues_completion_queue_0$write_1__VAL_2 =
	     { 1'd1, nvme_queues_s_wr_in_data$D_OUT[168:161] } ;
  assign MUX_nvme_queues_completion_queue_1$write_1__VAL_2 =
	     { 1'd1, nvme_queues_s_wr_in_data$D_OUT[296:289] } ;
  assign MUX_nvme_queues_completion_queue_2$write_1__VAL_1 =
	     { 1'd1, nvme_queues_s_wr_in_data$D_OUT[424:417] } ;
  assign MUX_nvme_queues_completion_queue_3$write_1__VAL_1 =
	     { 1'd1, nvme_queues_s_wr_in_data$D_OUT[552:545] } ;
  assign MUX_nvme_queues_completion_queue_empty$write_1__VAL_1 =
	     !nvme_queues_completion_queue_3[8] &&
	     !nvme_queues_completion_queue_2[8] &&
	     !nvme_queues_completion_queue_1[8] &&
	     !nvme_queues_completion_queue_0[8] ;
  assign MUX_nvme_queues_completion_queue_empty$write_1__VAL_2 =
	     nvme_queues_s_wr_in_data$D_OUT[64:49] != 16'd65535 &&
	     nvme_queues_s_wr_in_data$D_OUT[48:33] != 16'd65535 &&
	     nvme_queues_s_wr_in_data$D_OUT[32:17] != 16'd65535 &&
	     nvme_queues_s_wr_in_data$D_OUT[16:1] != 16'd65535 ;
  assign MUX_nvme_queues_m_wr_in$enq_1__VAL_1 =
	     { doorbell_submission_tail_addr, data__h13645, 7'd120 } ;
  assign MUX_nvme_queues_m_wr_in$enq_1__VAL_2 =
	     { doorbell_completion_head_addr, data__h13808, 7'd120 } ;
  assign MUX_nvme_queues_r_response_remaining$write_1__VAL_1 =
	     nvme_queues_s_rd_in$D_OUT[28:21] + 8'd1 ;
  assign MUX_nvme_queues_r_response_remaining$write_1__VAL_2 =
	     nvme_queues_r_response_remaining - 8'd1 ;
  assign MUX_nvme_queues_s_rd_out$enq_1__VAL_1 =
	     { x_data__h10495,
	       2'd0,
	       nvme_queues_r_response_remaining == 8'd1 } ;
  assign MUX_nvme_queues_s_rd_out$enq_1__VAL_2 =
	     { 514'd0, nvme_queues_r_response_remaining == 8'd1 } ;
  assign MUX_nvme_queues_submission_fifo$enq_1__VAL_1 =
	     { nlb__h34693,
	       cmd_slba,
	       x__h35110,
	       x__h36098,
	       cmd_cid[7:0],
	       2'd2 } ;
  assign MUX_nvme_queues_submission_fifo$enq_1__VAL_2 =
	     { x__h36068[10:0],
	       cmd_slba,
	       x__h36069,
	       x__h36098,
	       cmd_cid[7:0],
	       2'd1 } ;
  assign MUX_nvme_queues_submission_tail_timer$write_1__VAL_1 =
	     nvme_queues_submission_tail_timer + 8'd1 ;
  assign MUX_pending$enq_1__VAL_1 =
	     { 1'd0, cmd_cid, beats__h34694, cmd_nlb_18_ULE_2047___d630 } ;
  assign MUX_pending$enq_1__VAL_2 =
	     { 1'd1, cmd_cid, write_beats, write_last } ;
  assign MUX_response_counter_0$write_1__VAL_1 = response_counter_0 + 16'd1 ;
  assign MUX_response_counter_1$write_1__VAL_1 = response_counter_1 + 16'd1 ;
  assign MUX_s_ctrl_readSlave_out$enq_1__VAL_1 =
	     { doorbell_submission_tail_addr, 2'd0 } ;
  assign MUX_s_ctrl_readSlave_out$enq_1__VAL_2 =
	     { doorbell_completion_head_addr, 2'd0 } ;
  assign MUX_s_ctrl_readSlave_out$enq_1__VAL_3 = { pcie_bram_addr, 2'd0 } ;
  assign MUX_s_ctrl_readSlave_out$enq_1__VAL_4 = { v__h18049, 2'd0 } ;
  assign MUX_s_ctrl_readSlave_out$enq_1__VAL_5 = { v__h18185, 2'd0 } ;
  assign MUX_s_nvme_data_rd_out$enq_1__VAL_1 =
	     { bram_fifo_b$D_OUT, 2'd0, nvme_read_last$D_OUT } ;
  assign MUX_s_nvme_data_rd_out$enq_1__VAL_2 =
	     { x_data__h38386,
	       2'd0,
	       nvme_read_request_rv_port0__read__02_BITS_7_TO_ETC___d818 } ;
  assign MUX_state_request$write_1__VAL_3 =
	     (write_beats == 16'd16383 ||
	      s_axis_write_in_1$D_OUT[0] && write_beats[2:0] == 3'b111) ?
	       3'd4 :
	       3'd3 ;
  assign MUX_state_request$write_1__VAL_4 = write_last ? 3'd0 : 3'd2 ;
  assign MUX_state_response$write_1__VAL_2 = pending$D_OUT[33] ? 2'd2 : 2'd1 ;
  assign MUX_write_beats$write_1__VAL_1 = write_beats + 16'd1 ;

  // inlined wires
  assign s_ctrl_readIsHandled$whas =
	     WILL_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_5 ||
	     WILL_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_4 ||
	     WILL_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_3 ||
	     WILL_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_2 ||
	     WILL_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_1 ||
	     WILL_FIRE_RL_s_ctrl_axiReadSpecialIsHandled ;
  assign s_ctrl_writeIsHandled$whas =
	     WILL_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled_4 ||
	     WILL_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled_3 ||
	     WILL_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled_2 ||
	     WILL_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled_1 ||
	     WILL_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled ;
  always@(WILL_FIRE_RL_state_request_write or
	  MUX_bram_req_a$wset_1__VAL_1 or
	  WILL_FIRE_RL_state_request_write_remaining or
	  MUX_bram_req_a$wset_1__VAL_2 or
	  WILL_FIRE_RL_state_response_read_0 or MUX_bram_req_a$wset_1__VAL_3)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_state_request_write:
	  bram_req_a$wget = MUX_bram_req_a$wset_1__VAL_1;
      WILL_FIRE_RL_state_request_write_remaining:
	  bram_req_a$wget = MUX_bram_req_a$wset_1__VAL_2;
      WILL_FIRE_RL_state_response_read_0:
	  bram_req_a$wget = MUX_bram_req_a$wset_1__VAL_3;
      default: bram_req_a$wget =
		   593'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign bram_req_a$whas =
	     WILL_FIRE_RL_state_request_write ||
	     WILL_FIRE_RL_state_request_write_remaining ||
	     WILL_FIRE_RL_state_response_read_0 ;
  assign bram_req_b$wget =
	     MUX_bram_req_b$wset_1__SEL_1 ?
	       MUX_bram_req_b$wset_1__VAL_1 :
	       MUX_bram_req_b$wset_1__VAL_2 ;
  assign bram_req_b$whas =
	     WILL_FIRE_RL_nvme_write_data && !nvme_write_request_rv[24] ||
	     WILL_FIRE_RL_nvme_read_bram_request ;
  assign bram_put_a$whas =
	     WILL_FIRE_RL_state_response_read_0 ||
	     WILL_FIRE_RL_state_request_write_remaining ||
	     WILL_FIRE_RL_state_request_write ;
  assign bram_read_a$whas =
	     WILL_FIRE_RL_bram_enq_a && bram_req_a$wget[592:529] == 64'd0 ;
  assign bram_read_b$whas =
	     WILL_FIRE_RL_bram_enq_b && bram_req_b$wget[592:529] == 64'd0 ;
  assign s_nvme_data_rd_arinpkg$wget =
	     { S_AXI_URAM_PRP_araddr,
	       S_AXI_URAM_PRP_arlen,
	       S_AXI_URAM_PRP_arsize,
	       S_AXI_URAM_PRP_arburst,
	       S_AXI_URAM_PRP_arlock,
	       S_AXI_URAM_PRP_arcache,
	       S_AXI_URAM_PRP_arprot,
	       S_AXI_URAM_PRP_arqos,
	       S_AXI_URAM_PRP_arregion } ;
  assign s_nvme_data_wr_arinpkg_addr$wget =
	     { S_AXI_URAM_PRP_awaddr,
	       S_AXI_URAM_PRP_awlen,
	       S_AXI_URAM_PRP_awsize,
	       S_AXI_URAM_PRP_awburst,
	       S_AXI_URAM_PRP_awlock,
	       S_AXI_URAM_PRP_awcache,
	       S_AXI_URAM_PRP_awprot,
	       S_AXI_URAM_PRP_awqos,
	       S_AXI_URAM_PRP_awregion } ;
  assign s_nvme_data_wr_arinpkg_data$wget =
	     { S_AXI_URAM_PRP_wdata,
	       S_AXI_URAM_PRP_wstrb,
	       S_AXI_URAM_PRP_wlast } ;
  assign nvme_queues_s_rd_arinpkg$wget =
	     { S_AXI_Queues_araddr,
	       S_AXI_Queues_arlen,
	       S_AXI_Queues_arsize,
	       S_AXI_Queues_arburst,
	       S_AXI_Queues_arlock,
	       S_AXI_Queues_arcache,
	       S_AXI_Queues_arprot,
	       S_AXI_Queues_arqos,
	       S_AXI_Queues_arregion } ;
  assign nvme_queues_s_wr_arinpkg_addr$wget =
	     { S_AXI_Queues_awaddr,
	       S_AXI_Queues_awlen,
	       S_AXI_Queues_awsize,
	       S_AXI_Queues_awburst,
	       S_AXI_Queues_awlock,
	       S_AXI_Queues_awcache,
	       S_AXI_Queues_awprot,
	       S_AXI_Queues_awqos,
	       S_AXI_Queues_awregion } ;
  assign nvme_queues_s_wr_arinpkg_data$wget =
	     { S_AXI_Queues_wdata, S_AXI_Queues_wstrb, S_AXI_Queues_wlast } ;
  assign nvme_queues_m_wr_addrOut_rv$port0__write_1 =
	     { 1'd1,
	       nvme_queues_m_wr_in$D_OUT[102:39],
	       nvme_queues_m_wr_in$D_OUT[2:0] } ;
  assign nvme_queues_m_wr_addrOut_rv$port1__read =
	     CAN_FIRE_RL_nvme_queues_m_wr_splitAddrData ?
	       nvme_queues_m_wr_addrOut_rv$port0__write_1 :
	       nvme_queues_m_wr_addrOut_rv ;
  assign nvme_queues_m_wr_addrOut_rv$port2__read =
	     CAN_FIRE_RL_nvme_queues_m_wr_deqAddr ?
	       68'h2AAAAAAAAAAAAAAAA :
	       nvme_queues_m_wr_addrOut_rv$port1__read ;
  assign nvme_queues_m_wr_dataOut_rv$port0__write_1 =
	     { 1'd1, nvme_queues_m_wr_in$D_OUT[38:3] } ;
  assign nvme_queues_m_wr_dataOut_rv$port1__read =
	     CAN_FIRE_RL_nvme_queues_m_wr_splitAddrData ?
	       nvme_queues_m_wr_dataOut_rv$port0__write_1 :
	       nvme_queues_m_wr_dataOut_rv ;
  assign nvme_queues_m_wr_dataOut_rv$port2__read =
	     CAN_FIRE_RL_nvme_queues_m_wr_deqData ?
	       37'h0AAAAAAAAA :
	       nvme_queues_m_wr_dataOut_rv$port1__read ;
  assign s_ctrl_writeSlave_addrIn_rv$port0__write_1 =
	     { 1'd1, S_CTRL_awaddr, S_CTRL_awprot } ;
  assign s_ctrl_writeSlave_addrIn_rv$port1__read =
	     CAN_FIRE_RL_s_ctrl_writeSlave_addrInWrite ?
	       s_ctrl_writeSlave_addrIn_rv$port0__write_1 :
	       s_ctrl_writeSlave_addrIn_rv ;
  assign s_ctrl_writeSlave_addrIn_rv$port2__read =
	     CAN_FIRE_RL_s_ctrl_writeSlave_mergeAddrData ?
	       12'd682 :
	       s_ctrl_writeSlave_addrIn_rv$port1__read ;
  assign s_ctrl_writeSlave_dataIn_rv$port0__write_1 =
	     { 1'd1, S_CTRL_wdata, S_CTRL_wstrb } ;
  assign s_ctrl_writeSlave_dataIn_rv$port1__read =
	     CAN_FIRE_RL_s_ctrl_writeSlave_dataInWrite ?
	       s_ctrl_writeSlave_dataIn_rv$port0__write_1 :
	       s_ctrl_writeSlave_dataIn_rv ;
  assign s_ctrl_writeSlave_dataIn_rv$port2__read =
	     CAN_FIRE_RL_s_ctrl_writeSlave_mergeAddrData ?
	       73'h0AAAAAAAAAAAAAAAAAA :
	       s_ctrl_writeSlave_dataIn_rv$port1__read ;
  assign cmd_completed$port0__write_1 = cmd_completed & y__h36730 ;
  assign cmd_completed$port1__write_1 = x__h36550 | y__h36551 ;
  assign cmd_completed$port2__read =
	     nvme_queues_completion_queue_0[8] ?
	       cmd_completed$port1__write_1 :
	       x__h36550 ;
  assign nvme_read_request_rv$EN_port0__write =
	     _dor1nvme_read_request_rv$EN_port0__write &&
	     nvme_read_request_rv_port0__read__02_BITS_7_TO_ETC___d818 ;
  assign nvme_read_request_rv$port1__read =
	     nvme_read_request_rv$EN_port0__write ?
	       26'd11184810 :
	       nvme_read_request_rv ;
  assign nvme_read_request_rv$port1__write_1 =
	     { 1'd1,
	       s_nvme_data_rd_in$D_OUT[51:35],
	       s_nvme_data_rd_in$D_OUT[28:21] } ;
  assign nvme_read_request_rv$port2__read =
	     CAN_FIRE_RL_nvme_read_address ?
	       nvme_read_request_rv$port1__write_1 :
	       nvme_read_request_rv$port1__read ;
  assign nvme_write_request_rv$EN_port0__write =
	     WILL_FIRE_RL_nvme_write_data && s_nvme_data_wr_in_data$D_OUT[0] ;
  assign nvme_write_request_rv$port1__read =
	     nvme_write_request_rv$EN_port0__write ?
	       26'd11184810 :
	       nvme_write_request_rv ;
  assign nvme_write_request_rv$port1__write_1 =
	     { 1'd1,
	       s_nvme_data_wr_in_addr$D_OUT[51:35],
	       s_nvme_data_wr_in_addr$D_OUT[28:21] } ;
  assign nvme_write_request_rv$port2__read =
	     CAN_FIRE_RL_nvme_write_address ?
	       nvme_write_request_rv$port1__write_1 :
	       nvme_write_request_rv$port1__read ;

  // register bram_alloc_ptr
  assign bram_alloc_ptr$D_IN =
	     WILL_FIRE_RL_state_request_read ?
	       MUX_bram_alloc_ptr$write_1__VAL_1 :
	       MUX_bram_alloc_ptr$write_1__VAL_2 ;
  assign bram_alloc_ptr$EN =
	     WILL_FIRE_RL_state_request_read ||
	     WILL_FIRE_RL_state_request_write_submit ;

  // register bram_available
  always@(WILL_FIRE_RL_state_request_read or
	  MUX_bram_available$write_1__VAL_1 or
	  WILL_FIRE_RL_state_request_write_submit or
	  MUX_bram_available$write_1__VAL_2 or
	  WILL_FIRE_RL_state_response_finish or
	  MUX_bram_available$write_1__VAL_3)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_state_request_read:
	  bram_available$D_IN = MUX_bram_available$write_1__VAL_1;
      WILL_FIRE_RL_state_request_write_submit:
	  bram_available$D_IN = MUX_bram_available$write_1__VAL_2;
      WILL_FIRE_RL_state_response_finish:
	  bram_available$D_IN = MUX_bram_available$write_1__VAL_3;
      default: bram_available$D_IN =
		   17'b01010101010101010 /* unspecified value */ ;
    endcase
  end
  assign bram_available$EN =
	     WILL_FIRE_RL_state_request_read ||
	     WILL_FIRE_RL_state_request_write_submit ||
	     WILL_FIRE_RL_state_response_finish ;

  // register bram_counter_a
  assign bram_counter_a$D_IN = x__h30782 - y__h30783 ;
  assign bram_counter_a$EN = 1'd1 ;

  // register bram_counter_b
  assign bram_counter_b$D_IN = x__h30813 - y__h30814 ;
  assign bram_counter_b$EN = 1'd1 ;

  // register bram_free_ptr
  assign bram_free_ptr$D_IN = bram_free_ptr + total_free__h37248 ;
  assign bram_free_ptr$EN = WILL_FIRE_RL_state_response_finish ;

  // register bram_valid_a_0
  assign bram_valid_a_0$D_IN = MUX_bram_valid_a_0$write_1__VAL_1 ;
  assign bram_valid_a_0$EN = 1'b1 ;

  // register bram_valid_a_1
  assign bram_valid_a_1$D_IN = bram_valid_a_0 ;
  assign bram_valid_a_1$EN = 1'b1 ;

  // register bram_valid_a_2
  assign bram_valid_a_2$D_IN = bram_valid_a_1 ;
  assign bram_valid_a_2$EN = 1'b1 ;

  // register bram_valid_a_3
  assign bram_valid_a_3$D_IN = bram_valid_a_2 ;
  assign bram_valid_a_3$EN = 1'b1 ;

  // register bram_valid_a_4
  assign bram_valid_a_4$D_IN = bram_valid_a_3 ;
  assign bram_valid_a_4$EN = 1'b1 ;

  // register bram_valid_a_5
  assign bram_valid_a_5$D_IN = bram_valid_a_4 ;
  assign bram_valid_a_5$EN = 1'b1 ;

  // register bram_valid_a_6
  assign bram_valid_a_6$D_IN = bram_valid_a_5 ;
  assign bram_valid_a_6$EN = 1'b1 ;

  // register bram_valid_a_7
  assign bram_valid_a_7$D_IN = bram_valid_a_6 ;
  assign bram_valid_a_7$EN = 1'b1 ;

  // register bram_valid_a_8
  assign bram_valid_a_8$D_IN = bram_valid_a_7 ;
  assign bram_valid_a_8$EN = 1'b1 ;

  // register bram_valid_a_9
  assign bram_valid_a_9$D_IN = bram_valid_a_8 ;
  assign bram_valid_a_9$EN = 1'b1 ;

  // register bram_valid_b_0
  assign bram_valid_b_0$D_IN = MUX_bram_valid_b_0$write_1__VAL_1 ;
  assign bram_valid_b_0$EN = 1'b1 ;

  // register bram_valid_b_1
  assign bram_valid_b_1$D_IN = bram_valid_b_0 ;
  assign bram_valid_b_1$EN = 1'b1 ;

  // register bram_valid_b_2
  assign bram_valid_b_2$D_IN = bram_valid_b_1 ;
  assign bram_valid_b_2$EN = 1'b1 ;

  // register bram_valid_b_3
  assign bram_valid_b_3$D_IN = bram_valid_b_2 ;
  assign bram_valid_b_3$EN = 1'b1 ;

  // register bram_valid_b_4
  assign bram_valid_b_4$D_IN = bram_valid_b_3 ;
  assign bram_valid_b_4$EN = 1'b1 ;

  // register bram_valid_b_5
  assign bram_valid_b_5$D_IN = bram_valid_b_4 ;
  assign bram_valid_b_5$EN = 1'b1 ;

  // register bram_valid_b_6
  assign bram_valid_b_6$D_IN = bram_valid_b_5 ;
  assign bram_valid_b_6$EN = 1'b1 ;

  // register bram_valid_b_7
  assign bram_valid_b_7$D_IN = bram_valid_b_6 ;
  assign bram_valid_b_7$EN = 1'b1 ;

  // register bram_valid_b_8
  assign bram_valid_b_8$D_IN = bram_valid_b_7 ;
  assign bram_valid_b_8$EN = 1'b1 ;

  // register bram_valid_b_9
  assign bram_valid_b_9$D_IN = bram_valid_b_8 ;
  assign bram_valid_b_9$EN = 1'b1 ;

  // register cmd_cid
  assign cmd_cid$D_IN = cmd_cid + 16'd1 ;
  assign cmd_cid$EN =
	     WILL_FIRE_RL_state_request_write_submit ||
	     WILL_FIRE_RL_state_request_read ;

  // register cmd_completed
  assign cmd_completed$D_IN = cmd_completed$port2__read ;
  assign cmd_completed$EN = 1'b1 ;

  // register cmd_nlb
  assign cmd_nlb$D_IN =
	     WILL_FIRE_RL_state_request_idle_read ?
	       MUX_cmd_nlb$write_1__VAL_1 :
	       MUX_cmd_nlb$write_1__VAL_2 ;
  assign cmd_nlb$EN =
	     WILL_FIRE_RL_state_request_idle_read ||
	     WILL_FIRE_RL_state_request_read ;

  // register cmd_slba
  always@(WILL_FIRE_RL_state_request_idle_read or
	  s_axis_read_in_1$D_OUT or
	  WILL_FIRE_RL_state_request_read or
	  MUX_cmd_slba$write_1__VAL_2 or
	  WILL_FIRE_RL_state_request_idle_write or
	  s_axis_write_in_1$D_OUT or
	  WILL_FIRE_RL_state_request_write_submit or
	  MUX_cmd_slba$write_1__VAL_4)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_state_request_idle_read:
	  cmd_slba$D_IN = s_axis_read_in_1$D_OUT[109:78];
      WILL_FIRE_RL_state_request_read:
	  cmd_slba$D_IN = MUX_cmd_slba$write_1__VAL_2;
      WILL_FIRE_RL_state_request_idle_write:
	  cmd_slba$D_IN = s_axis_write_in_1$D_OUT[109:78];
      WILL_FIRE_RL_state_request_write_submit:
	  cmd_slba$D_IN = MUX_cmd_slba$write_1__VAL_4;
      default: cmd_slba$D_IN = 32'hAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign cmd_slba$EN =
	     WILL_FIRE_RL_state_request_idle_read ||
	     WILL_FIRE_RL_state_request_read ||
	     WILL_FIRE_RL_state_request_idle_write ||
	     WILL_FIRE_RL_state_request_write_submit ;

  // register ctrl_nsid
  assign ctrl_nsid$D_IN =
	     { s_ctrl_writeSlave_in$D_OUT[6] ?
		 s_ctrl_writeSlave_in$D_OUT[42:35] :
		 ctrl_nsid[31:24],
	       s_ctrl_writeSlave_in$D_OUT[5] ?
		 s_ctrl_writeSlave_in$D_OUT[34:27] :
		 ctrl_nsid[23:16],
	       s_ctrl_writeSlave_in$D_OUT[4] ?
		 s_ctrl_writeSlave_in$D_OUT[26:19] :
		 ctrl_nsid[15:8],
	       s_ctrl_writeSlave_in$D_OUT[3] ?
		 s_ctrl_writeSlave_in$D_OUT[18:11] :
		 ctrl_nsid[7:0] } ;
  assign ctrl_nsid$EN = CAN_FIRE_RL_s_ctrl_1_axiWriteSpecial_3 ;

  // register current_completion_index
  assign current_completion_index$D_IN =
	     current_completion_index[63] ? 64'd1 : x__h36841 ;
  assign current_completion_index$EN = MUX_state_response$write_1__SEL_2 ;

  // register doorbell_completion_head_addr
  assign doorbell_completion_head_addr$D_IN =
	     { s_ctrl_writeSlave_in$D_OUT[10] ?
		 s_ctrl_writeSlave_in$D_OUT[74:67] :
		 doorbell_completion_head_addr[63:56],
	       s_ctrl_writeSlave_in$D_OUT[9] ?
		 s_ctrl_writeSlave_in$D_OUT[66:59] :
		 doorbell_completion_head_addr[55:48],
	       s_ctrl_writeSlave_in$D_OUT[8] ?
		 s_ctrl_writeSlave_in$D_OUT[58:51] :
		 doorbell_completion_head_addr[47:40],
	       s_ctrl_writeSlave_in$D_OUT[7] ?
		 s_ctrl_writeSlave_in$D_OUT[50:43] :
		 doorbell_completion_head_addr[39:32],
	       s_ctrl_writeSlave_in$D_OUT[6] ?
		 s_ctrl_writeSlave_in$D_OUT[42:35] :
		 doorbell_completion_head_addr[31:24],
	       s_ctrl_writeSlave_in$D_OUT[5] ?
		 s_ctrl_writeSlave_in$D_OUT[34:27] :
		 doorbell_completion_head_addr[23:16],
	       s_ctrl_writeSlave_in$D_OUT[4] ?
		 s_ctrl_writeSlave_in$D_OUT[26:19] :
		 doorbell_completion_head_addr[15:8],
	       s_ctrl_writeSlave_in$D_OUT[3] ?
		 s_ctrl_writeSlave_in$D_OUT[18:11] :
		 doorbell_completion_head_addr[7:0] } ;
  assign doorbell_completion_head_addr$EN =
	     CAN_FIRE_RL_s_ctrl_1_axiWriteSpecial_1 ;

  // register doorbell_submission_tail_addr
  assign doorbell_submission_tail_addr$D_IN =
	     { s_ctrl_writeSlave_in$D_OUT[10] ?
		 s_ctrl_writeSlave_in$D_OUT[74:67] :
		 doorbell_submission_tail_addr[63:56],
	       s_ctrl_writeSlave_in$D_OUT[9] ?
		 s_ctrl_writeSlave_in$D_OUT[66:59] :
		 doorbell_submission_tail_addr[55:48],
	       s_ctrl_writeSlave_in$D_OUT[8] ?
		 s_ctrl_writeSlave_in$D_OUT[58:51] :
		 doorbell_submission_tail_addr[47:40],
	       s_ctrl_writeSlave_in$D_OUT[7] ?
		 s_ctrl_writeSlave_in$D_OUT[50:43] :
		 doorbell_submission_tail_addr[39:32],
	       s_ctrl_writeSlave_in$D_OUT[6] ?
		 s_ctrl_writeSlave_in$D_OUT[42:35] :
		 doorbell_submission_tail_addr[31:24],
	       s_ctrl_writeSlave_in$D_OUT[5] ?
		 s_ctrl_writeSlave_in$D_OUT[34:27] :
		 doorbell_submission_tail_addr[23:16],
	       s_ctrl_writeSlave_in$D_OUT[4] ?
		 s_ctrl_writeSlave_in$D_OUT[26:19] :
		 doorbell_submission_tail_addr[15:8],
	       s_ctrl_writeSlave_in$D_OUT[3] ?
		 s_ctrl_writeSlave_in$D_OUT[18:11] :
		 doorbell_submission_tail_addr[7:0] } ;
  assign doorbell_submission_tail_addr$EN =
	     CAN_FIRE_RL_s_ctrl_1_axiWriteSpecial ;

  // register enabled
  assign enabled$D_IN =
	     IF_s_ctrl_writeSlave_inD_OUT_BIT_3_THEN_s_ctr_ETC__q7[0] ;
  assign enabled$EN = CAN_FIRE_RL_s_ctrl_1_axiWriteSpecial_4 ;

  // register m_axis_read_isRst_isInReset
  assign m_axis_read_isRst_isInReset$D_IN = 1'd0 ;
  assign m_axis_read_isRst_isInReset$EN = m_axis_read_isRst_isInReset ;

  // register m_axis_write_isRst_isInReset
  assign m_axis_write_isRst_isInReset$D_IN = 1'd0 ;
  assign m_axis_write_isRst_isInReset$EN = m_axis_write_isRst_isInReset ;

  // register nvme_queues_completion_head
  assign nvme_queues_completion_head$D_IN =
	     nvme_queues_completion_head + 6'd1 ;
  assign nvme_queues_completion_head$EN =
	     CAN_FIRE_RL_nvme_receive_completion ;

  // register nvme_queues_completion_head_last
  assign nvme_queues_completion_head_last$D_IN = nvme_queues_completion_head ;
  assign nvme_queues_completion_head_last$EN =
	     WILL_FIRE_RL_nvme_queues_dbc_write ;

  // register nvme_queues_completion_head_timer
  assign nvme_queues_completion_head_timer$D_IN =
	     WILL_FIRE_RL_nvme_queues_dbc_timer ?
	       MUX_nvme_queues_completion_head_timer$write_1__VAL_1 :
	       8'd0 ;
  assign nvme_queues_completion_head_timer$EN =
	     WILL_FIRE_RL_nvme_queues_dbc_timer ||
	     WILL_FIRE_RL_nvme_queues_dbc_write ;

  // register nvme_queues_completion_queue_0
  assign nvme_queues_completion_queue_0$D_IN =
	     WILL_FIRE_RL_nvme_queues_completion_queue_forward ?
	       nvme_queues_completion_queue_1 :
	       MUX_nvme_queues_completion_queue_0$write_1__VAL_2 ;
  assign nvme_queues_completion_queue_0$EN =
	     WILL_FIRE_RL_nvme_queues_completion_queue_forward ||
	     WILL_FIRE_RL_nvme_queues_recv_cqe_data &&
	     nvme_queues_s_wr_in_data$D_OUT[16:1] == 16'd65535 ;

  // register nvme_queues_completion_queue_1
  assign nvme_queues_completion_queue_1$D_IN =
	     WILL_FIRE_RL_nvme_queues_completion_queue_forward ?
	       nvme_queues_completion_queue_2 :
	       MUX_nvme_queues_completion_queue_1$write_1__VAL_2 ;
  assign nvme_queues_completion_queue_1$EN =
	     WILL_FIRE_RL_nvme_queues_completion_queue_forward ||
	     WILL_FIRE_RL_nvme_queues_recv_cqe_data &&
	     nvme_queues_s_wr_in_data$D_OUT[32:17] == 16'd65535 ;

  // register nvme_queues_completion_queue_2
  assign nvme_queues_completion_queue_2$D_IN =
	     MUX_nvme_queues_completion_queue_2$write_1__SEL_1 ?
	       MUX_nvme_queues_completion_queue_2$write_1__VAL_1 :
	       nvme_queues_completion_queue_3 ;
  assign nvme_queues_completion_queue_2$EN =
	     WILL_FIRE_RL_nvme_queues_recv_cqe_data &&
	     nvme_queues_s_wr_in_data$D_OUT[48:33] == 16'd65535 ||
	     WILL_FIRE_RL_nvme_queues_completion_queue_forward ;

  // register nvme_queues_completion_queue_3
  assign nvme_queues_completion_queue_3$D_IN =
	     MUX_nvme_queues_completion_queue_3$write_1__SEL_1 ?
	       MUX_nvme_queues_completion_queue_3$write_1__VAL_1 :
	       9'd170 ;
  assign nvme_queues_completion_queue_3$EN =
	     WILL_FIRE_RL_nvme_queues_recv_cqe_data &&
	     nvme_queues_s_wr_in_data$D_OUT[64:49] == 16'd65535 ||
	     WILL_FIRE_RL_nvme_queues_completion_queue_forward ;

  // register nvme_queues_completion_queue_empty
  assign nvme_queues_completion_queue_empty$D_IN =
	     WILL_FIRE_RL_nvme_queues_completion_queue_forward ?
	       MUX_nvme_queues_completion_queue_empty$write_1__VAL_1 :
	       MUX_nvme_queues_completion_queue_empty$write_1__VAL_2 ;
  assign nvme_queues_completion_queue_empty$EN =
	     WILL_FIRE_RL_nvme_queues_completion_queue_forward ||
	     WILL_FIRE_RL_nvme_queues_recv_cqe_data ;

  // register nvme_queues_m_rd_isRst_isInReset
  assign nvme_queues_m_rd_isRst_isInReset$D_IN = 1'd0 ;
  assign nvme_queues_m_rd_isRst_isInReset$EN =
	     nvme_queues_m_rd_isRst_isInReset ;

  // register nvme_queues_m_wr_addrOut_rv
  assign nvme_queues_m_wr_addrOut_rv$D_IN =
	     nvme_queues_m_wr_addrOut_rv$port2__read ;
  assign nvme_queues_m_wr_addrOut_rv$EN = 1'b1 ;

  // register nvme_queues_m_wr_dataOut_rv
  assign nvme_queues_m_wr_dataOut_rv$D_IN =
	     nvme_queues_m_wr_dataOut_rv$port2__read ;
  assign nvme_queues_m_wr_dataOut_rv$EN = 1'b1 ;

  // register nvme_queues_m_wr_isRst_isInReset
  assign nvme_queues_m_wr_isRst_isInReset$D_IN = 1'd0 ;
  assign nvme_queues_m_wr_isRst_isInReset$EN =
	     nvme_queues_m_wr_isRst_isInReset ;

  // register nvme_queues_r_response_remaining
  assign nvme_queues_r_response_remaining$D_IN =
	     WILL_FIRE_RL_nvme_queues_saxi_sq_r_addr ?
	       MUX_nvme_queues_r_response_remaining$write_1__VAL_1 :
	       MUX_nvme_queues_r_response_remaining$write_1__VAL_2 ;
  assign nvme_queues_r_response_remaining$EN =
	     WILL_FIRE_RL_nvme_queues_saxi_sq_r_addr ||
	     WILL_FIRE_RL_nvme_queues_saxi_sq_r_data_invalid ||
	     WILL_FIRE_RL_nvme_queues_saxi_sq_r_data ;

  // register nvme_queues_r_rq
  assign nvme_queues_r_rq$D_IN = nvme_queues_s_rd_in$D_OUT ;
  assign nvme_queues_r_rq$EN = CAN_FIRE_RL_nvme_queues_saxi_sq_r_addr ;

  // register nvme_queues_s_rd_isRst_isInReset
  assign nvme_queues_s_rd_isRst_isInReset$D_IN = 1'd0 ;
  assign nvme_queues_s_rd_isRst_isInReset$EN =
	     nvme_queues_s_rd_isRst_isInReset ;

  // register nvme_queues_s_wr_isRst_isInReset
  assign nvme_queues_s_wr_isRst_isInReset$D_IN = 1'd0 ;
  assign nvme_queues_s_wr_isRst_isInReset$EN =
	     nvme_queues_s_wr_isRst_isInReset ;

  // register nvme_queues_submission_tail
  assign nvme_queues_submission_tail$D_IN =
	     nvme_queues_submission_tail + 6'd1 ;
  assign nvme_queues_submission_tail$EN =
	     WILL_FIRE_RL_state_request_write_submit ||
	     WILL_FIRE_RL_state_request_read ;

  // register nvme_queues_submission_tail_last
  assign nvme_queues_submission_tail_last$D_IN = nvme_queues_submission_tail ;
  assign nvme_queues_submission_tail_last$EN =
	     CAN_FIRE_RL_nvme_queues_dbs_write ;

  // register nvme_queues_submission_tail_timer
  assign nvme_queues_submission_tail_timer$D_IN =
	     WILL_FIRE_RL_nvme_queues_dbs_timer ?
	       MUX_nvme_queues_submission_tail_timer$write_1__VAL_1 :
	       8'd0 ;
  assign nvme_queues_submission_tail_timer$EN =
	     WILL_FIRE_RL_nvme_queues_dbs_timer ||
	     WILL_FIRE_RL_nvme_queues_dbs_write ;

  // register nvme_read_count
  assign nvme_read_count$D_IN =
	     nvme_read_request_rv_port0__read__02_BITS_7_TO_ETC___d818 ?
	       8'd0 :
	       x__h38344 ;
  assign nvme_read_count$EN =
	     WILL_FIRE_RL_nvme_read_prp_response ||
	     WILL_FIRE_RL_nvme_read_bram_request ;

  // register nvme_read_request_rv
  assign nvme_read_request_rv$D_IN = nvme_read_request_rv$port2__read ;
  assign nvme_read_request_rv$EN = 1'b1 ;

  // register nvme_write_count
  assign nvme_write_count$D_IN =
	     s_nvme_data_wr_in_data$D_OUT[0] ? 8'd0 : x__h40580 ;
  assign nvme_write_count$EN = WILL_FIRE_RL_nvme_write_data ;

  // register nvme_write_request_rv
  assign nvme_write_request_rv$D_IN = nvme_write_request_rv$port2__read ;
  assign nvme_write_request_rv$EN = 1'b1 ;

  // register pcie_bram_addr
  assign pcie_bram_addr$D_IN =
	     { s_ctrl_writeSlave_in$D_OUT[10] ?
		 s_ctrl_writeSlave_in$D_OUT[74:67] :
		 pcie_bram_addr[63:56],
	       s_ctrl_writeSlave_in$D_OUT[9] ?
		 s_ctrl_writeSlave_in$D_OUT[66:59] :
		 pcie_bram_addr[55:48],
	       s_ctrl_writeSlave_in$D_OUT[8] ?
		 s_ctrl_writeSlave_in$D_OUT[58:51] :
		 pcie_bram_addr[47:40],
	       s_ctrl_writeSlave_in$D_OUT[7] ?
		 s_ctrl_writeSlave_in$D_OUT[50:43] :
		 pcie_bram_addr[39:32],
	       s_ctrl_writeSlave_in$D_OUT[6] ?
		 s_ctrl_writeSlave_in$D_OUT[42:35] :
		 pcie_bram_addr[31:24],
	       s_ctrl_writeSlave_in$D_OUT[5] ?
		 s_ctrl_writeSlave_in$D_OUT[34:27] :
		 pcie_bram_addr[23:16],
	       s_ctrl_writeSlave_in$D_OUT[4] ?
		 s_ctrl_writeSlave_in$D_OUT[26:19] :
		 pcie_bram_addr[15:8],
	       s_ctrl_writeSlave_in$D_OUT[3] ?
		 s_ctrl_writeSlave_in$D_OUT[18:11] :
		 pcie_bram_addr[7:0] } ;
  assign pcie_bram_addr$EN = CAN_FIRE_RL_s_ctrl_1_axiWriteSpecial_2 ;

  // register read_response_counter
  assign read_response_counter$D_IN = 16'h0 ;
  assign read_response_counter$EN = 1'b0 ;

  // register response_counter_0
  assign response_counter_0$D_IN =
	     WILL_FIRE_RL_state_response_read_0 ?
	       MUX_response_counter_0$write_1__VAL_1 :
	       16'd0 ;
  assign response_counter_0$EN =
	     WILL_FIRE_RL_state_response_read_0 ||
	     WILL_FIRE_RL_nvme_process_completion ;

  // register response_counter_1
  assign response_counter_1$D_IN =
	     WILL_FIRE_RL_state_response_read_1 ?
	       MUX_response_counter_1$write_1__VAL_1 :
	       16'd1 ;
  assign response_counter_1$EN =
	     WILL_FIRE_RL_state_response_read_1 ||
	     WILL_FIRE_RL_nvme_process_completion ;

  // register s_axis_read_isRst_isInReset
  assign s_axis_read_isRst_isInReset$D_IN = 1'd0 ;
  assign s_axis_read_isRst_isInReset$EN = s_axis_read_isRst_isInReset ;

  // register s_axis_write_isRst_isInReset
  assign s_axis_write_isRst_isInReset$D_IN = 1'd0 ;
  assign s_axis_write_isRst_isInReset$EN = s_axis_write_isRst_isInReset ;

  // register s_ctrl_readBusy
  assign s_ctrl_readBusy$D_IN = 1'b0 ;
  assign s_ctrl_readBusy$EN = 1'b0 ;

  // register s_ctrl_readSlave_isRst_isInReset
  assign s_ctrl_readSlave_isRst_isInReset$D_IN = 1'd0 ;
  assign s_ctrl_readSlave_isRst_isInReset$EN =
	     s_ctrl_readSlave_isRst_isInReset ;

  // register s_ctrl_writeBusy
  assign s_ctrl_writeBusy$D_IN = 1'b0 ;
  assign s_ctrl_writeBusy$EN = 1'b0 ;

  // register s_ctrl_writeSlave_addrIn_rv
  assign s_ctrl_writeSlave_addrIn_rv$D_IN =
	     s_ctrl_writeSlave_addrIn_rv$port2__read ;
  assign s_ctrl_writeSlave_addrIn_rv$EN = 1'b1 ;

  // register s_ctrl_writeSlave_dataIn_rv
  assign s_ctrl_writeSlave_dataIn_rv$D_IN =
	     s_ctrl_writeSlave_dataIn_rv$port2__read ;
  assign s_ctrl_writeSlave_dataIn_rv$EN = 1'b1 ;

  // register s_ctrl_writeSlave_isRst_isInReset
  assign s_ctrl_writeSlave_isRst_isInReset$D_IN = 1'd0 ;
  assign s_ctrl_writeSlave_isRst_isInReset$EN =
	     s_ctrl_writeSlave_isRst_isInReset ;

  // register s_nvme_data_rd_isRst_isInReset
  assign s_nvme_data_rd_isRst_isInReset$D_IN = 1'd0 ;
  assign s_nvme_data_rd_isRst_isInReset$EN = s_nvme_data_rd_isRst_isInReset ;

  // register s_nvme_data_wr_isRst_isInReset
  assign s_nvme_data_wr_isRst_isInReset$D_IN = 1'd0 ;
  assign s_nvme_data_wr_isRst_isInReset$EN = s_nvme_data_wr_isRst_isInReset ;

  // register state_request
  always@(MUX_state_request$write_1__SEL_1 or
	  MUX_state_request$write_1__SEL_2 or
	  MUX_state_request$write_1__SEL_3 or
	  MUX_state_request$write_1__VAL_3 or
	  WILL_FIRE_RL_state_request_write_submit or
	  MUX_state_request$write_1__VAL_4 or
	  WILL_FIRE_RL_state_request_idle_read or
	  WILL_FIRE_RL_state_request_idle_write)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_state_request$write_1__SEL_1: state_request$D_IN = 3'd0;
      MUX_state_request$write_1__SEL_2: state_request$D_IN = 3'd4;
      MUX_state_request$write_1__SEL_3:
	  state_request$D_IN = MUX_state_request$write_1__VAL_3;
      WILL_FIRE_RL_state_request_write_submit:
	  state_request$D_IN = MUX_state_request$write_1__VAL_4;
      WILL_FIRE_RL_state_request_idle_read: state_request$D_IN = 3'd1;
      WILL_FIRE_RL_state_request_idle_write: state_request$D_IN = 3'd2;
      default: state_request$D_IN = 3'b010 /* unspecified value */ ;
    endcase
  end
  assign state_request$EN =
	     WILL_FIRE_RL_state_request_read && cmd_nlb_18_ULE_2047___d630 ||
	     WILL_FIRE_RL_state_request_write_remaining &&
	     write_beats[2:0] == 3'b111 ||
	     WILL_FIRE_RL_state_request_write &&
	     (write_beats == 16'd16383 || s_axis_write_in_1$D_OUT[0]) ||
	     WILL_FIRE_RL_state_request_write_submit ||
	     WILL_FIRE_RL_state_request_idle_read ||
	     WILL_FIRE_RL_state_request_idle_write ;

  // register state_response
  always@(MUX_state_response$write_1__SEL_2 or
	  MUX_state_response$write_1__VAL_2 or
	  WILL_FIRE_RL_state_response_finish or
	  MUX_state_response$write_1__SEL_1 or
	  WILL_FIRE_RL_state_response_write)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_state_response$write_1__SEL_2:
	  state_response$D_IN = MUX_state_response$write_1__VAL_2;
      WILL_FIRE_RL_state_response_finish: state_response$D_IN = 2'd0;
      MUX_state_response$write_1__SEL_1 || WILL_FIRE_RL_state_response_write:
	  state_response$D_IN = 2'd3;
      default: state_response$D_IN = 2'b10 /* unspecified value */ ;
    endcase
  end
  assign state_response$EN =
	     WILL_FIRE_RL_state_response_read_1 &&
	     response_counter_1_69_EQ_pending_first__48_BIT_ETC___d770 ||
	     WILL_FIRE_RL_nvme_process_completion &&
	     (cmd_completed & current_completion_index) != 64'd0 ||
	     WILL_FIRE_RL_state_response_finish ||
	     WILL_FIRE_RL_state_response_write ;

  // register write_beats
  assign write_beats$D_IN =
	     MUX_write_beats$write_1__SEL_1 ?
	       MUX_write_beats$write_1__VAL_1 :
	       16'd0 ;
  assign write_beats$EN =
	     WILL_FIRE_RL_state_request_write_remaining ||
	     WILL_FIRE_RL_state_request_write ||
	     WILL_FIRE_RL_state_request_write_submit ||
	     WILL_FIRE_RL_state_request_idle_write ;

  // register write_last
  assign write_last$D_IN =
	     WILL_FIRE_RL_state_request_write && s_axis_write_in_1$D_OUT[0] ;
  assign write_last$EN =
	     WILL_FIRE_RL_state_request_write ||
	     WILL_FIRE_RL_state_request_idle_write ;

  // submodule bram_fifo_a
  assign bram_fifo_a$D_IN = bram_uram$douta ;
  assign bram_fifo_a$ENQ = CAN_FIRE_RL_bram_deq_a ;
  assign bram_fifo_a$DEQ = x__h30799 ;
  assign bram_fifo_a$CLR = 1'b0 ;

  // submodule bram_fifo_b
  assign bram_fifo_b$D_IN = bram_uram$doutb ;
  assign bram_fifo_b$ENQ = CAN_FIRE_RL_bram_deq_b ;
  assign bram_fifo_b$DEQ = x__h30825 ;
  assign bram_fifo_b$CLR = 1'b0 ;

  // submodule bram_uram
  assign bram_uram$addra =
	     WILL_FIRE_RL_bram_enq_a ? bram_req_a$wget[527:512] : 16'd0 ;
  assign bram_uram$addrb =
	     WILL_FIRE_RL_bram_enq_b ? bram_req_b$wget[527:512] : 16'd0 ;
  assign bram_uram$dina =
	     WILL_FIRE_RL_bram_enq_a ? bram_req_a$wget[511:0] : 512'd0 ;
  assign bram_uram$dinb =
	     WILL_FIRE_RL_bram_enq_b ? bram_req_b$wget[511:0] : 512'd0 ;
  assign bram_uram$ena = !WILL_FIRE_RL_bram_enq_a_nothing ;
  assign bram_uram$enb = !WILL_FIRE_RL_bram_enq_b_nothing ;
  assign bram_uram$injectdbiterra = 1'd0 ;
  assign bram_uram$injectdbiterrb = 1'd0 ;
  assign bram_uram$injectsbiterra = 1'd0 ;
  assign bram_uram$injectsbiterrb = 1'd0 ;
  assign bram_uram$regcea = bram_valid_a_6 ;
  assign bram_uram$regceb = bram_valid_b_6 ;
  assign bram_uram$rsta = 1'b0 ;
  assign bram_uram$rstb = 1'b0 ;
  assign bram_uram$sleep = 1'd0 ;
  assign bram_uram$wea =
	     WILL_FIRE_RL_bram_enq_a ? bram_req_a$wget[592:529] : 64'd0 ;
  assign bram_uram$web =
	     WILL_FIRE_RL_bram_enq_b ? bram_req_b$wget[592:529] : 64'd0 ;

  // submodule m_axis_read_out
  assign m_axis_read_out$D_IN = 581'h0 ;
  assign m_axis_read_out$ENQ = 1'b0 ;
  assign m_axis_read_out$DEQ = 1'b0 ;
  assign m_axis_read_out$CLR = 1'b0 ;

  // submodule m_axis_read_out_1
  assign m_axis_read_out_1$D_IN =
	     { bram_fifo_a$D_OUT,
	       68'hFFFFFFFFFFFFFFFF0,
	       response_counter_1_69_EQ_pending_first__48_BIT_ETC___d770 &&
	       pending$D_OUT[0] } ;
  assign m_axis_read_out_1$ENQ = x__h30799 ;
  assign m_axis_read_out_1$DEQ = CAN_FIRE_RL_m_axis_read_deqFIFO ;
  assign m_axis_read_out_1$CLR = 1'b0 ;

  // submodule m_axis_write_out
  assign m_axis_write_out$D_IN = 14'h0 ;
  assign m_axis_write_out$ENQ = 1'b0 ;
  assign m_axis_write_out$DEQ = 1'b0 ;
  assign m_axis_write_out$CLR = 1'b0 ;

  // submodule m_axis_write_out_1
  assign m_axis_write_out_1$D_IN = { 13'd16, pending$D_OUT[0] } ;
  assign m_axis_write_out_1$ENQ =
	     WILL_FIRE_RL_state_response_write && pending$D_OUT[0] ;
  assign m_axis_write_out_1$DEQ = CAN_FIRE_RL_m_axis_write_deqFIFO ;
  assign m_axis_write_out_1$CLR = 1'b0 ;

  // submodule nvme_queues_m_rd_in
  assign nvme_queues_m_rd_in$D_IN = 67'h0 ;
  assign nvme_queues_m_rd_in$ENQ = 1'b0 ;
  assign nvme_queues_m_rd_in$DEQ = CAN_FIRE_RL_nvme_queues_m_rd_deqIn ;
  assign nvme_queues_m_rd_in$CLR = 1'b0 ;

  // submodule nvme_queues_m_rd_out
  assign nvme_queues_m_rd_out$D_IN =
	     { M_AXI_Doorbells_rdata, M_AXI_Doorbells_rresp } ;
  assign nvme_queues_m_rd_out$ENQ = CAN_FIRE_RL_nvme_queues_m_rd_enqOut ;
  assign nvme_queues_m_rd_out$DEQ = 1'b0 ;
  assign nvme_queues_m_rd_out$CLR = 1'b0 ;

  // submodule nvme_queues_m_wr_in
  assign nvme_queues_m_wr_in$D_IN =
	     WILL_FIRE_RL_nvme_queues_dbs_write ?
	       MUX_nvme_queues_m_wr_in$enq_1__VAL_1 :
	       MUX_nvme_queues_m_wr_in$enq_1__VAL_2 ;
  assign nvme_queues_m_wr_in$ENQ =
	     WILL_FIRE_RL_nvme_queues_dbs_write ||
	     WILL_FIRE_RL_nvme_queues_dbc_write ;
  assign nvme_queues_m_wr_in$DEQ =
	     CAN_FIRE_RL_nvme_queues_m_wr_splitAddrData ;
  assign nvme_queues_m_wr_in$CLR = 1'b0 ;

  // submodule nvme_queues_m_wr_out
  assign nvme_queues_m_wr_out$D_IN = M_AXI_Doorbells_bresp ;
  assign nvme_queues_m_wr_out$ENQ = CAN_FIRE_RL_nvme_queues_m_wr_forwardResp ;
  assign nvme_queues_m_wr_out$DEQ = nvme_queues_m_wr_out$EMPTY_N ;
  assign nvme_queues_m_wr_out$CLR = 1'b0 ;

  // submodule nvme_queues_s_rd_in
  assign nvme_queues_s_rd_in$D_IN = nvme_queues_s_rd_arinpkg$wget ;
  assign nvme_queues_s_rd_in$ENQ = CAN_FIRE_RL_nvme_queues_s_rd_enqIn ;
  assign nvme_queues_s_rd_in$DEQ = CAN_FIRE_RL_nvme_queues_saxi_sq_r_addr ;
  assign nvme_queues_s_rd_in$CLR = 1'b0 ;

  // submodule nvme_queues_s_rd_out
  assign nvme_queues_s_rd_out$D_IN =
	     WILL_FIRE_RL_nvme_queues_saxi_sq_r_data ?
	       MUX_nvme_queues_s_rd_out$enq_1__VAL_1 :
	       MUX_nvme_queues_s_rd_out$enq_1__VAL_2 ;
  assign nvme_queues_s_rd_out$ENQ =
	     WILL_FIRE_RL_nvme_queues_saxi_sq_r_data ||
	     WILL_FIRE_RL_nvme_queues_saxi_sq_r_data_invalid ;
  assign nvme_queues_s_rd_out$DEQ = CAN_FIRE_RL_nvme_queues_s_rd_deqOut ;
  assign nvme_queues_s_rd_out$CLR = 1'b0 ;

  // submodule nvme_queues_s_wr_in_addr
  assign nvme_queues_s_wr_in_addr$D_IN = nvme_queues_s_wr_arinpkg_addr$wget ;
  assign nvme_queues_s_wr_in_addr$ENQ = CAN_FIRE_RL_nvme_queues_s_wr_enqAddr ;
  assign nvme_queues_s_wr_in_addr$DEQ = nvme_queues_s_wr_in_addr$EMPTY_N ;
  assign nvme_queues_s_wr_in_addr$CLR = 1'b0 ;

  // submodule nvme_queues_s_wr_in_data
  assign nvme_queues_s_wr_in_data$D_IN = nvme_queues_s_wr_arinpkg_data$wget ;
  assign nvme_queues_s_wr_in_data$ENQ = CAN_FIRE_RL_nvme_queues_s_wr_enqData ;
  assign nvme_queues_s_wr_in_data$DEQ =
	     CAN_FIRE_RL_nvme_queues_recv_cqe_data ;
  assign nvme_queues_s_wr_in_data$CLR = 1'b0 ;

  // submodule nvme_queues_s_wr_out
  assign nvme_queues_s_wr_out$D_IN = 2'd0 ;
  assign nvme_queues_s_wr_out$ENQ = CAN_FIRE_RL_nvme_queues_recv_cqe_data ;
  assign nvme_queues_s_wr_out$DEQ = CAN_FIRE_RL_nvme_queues_s_wr_deqOut ;
  assign nvme_queues_s_wr_out$CLR = 1'b0 ;

  // submodule nvme_queues_submission_fifo
  assign nvme_queues_submission_fifo$D_IN =
	     WILL_FIRE_RL_state_request_read ?
	       MUX_nvme_queues_submission_fifo$enq_1__VAL_1 :
	       MUX_nvme_queues_submission_fifo$enq_1__VAL_2 ;
  assign nvme_queues_submission_fifo$ENQ =
	     WILL_FIRE_RL_state_request_read ||
	     WILL_FIRE_RL_state_request_write_submit ;
  assign nvme_queues_submission_fifo$DEQ =
	     CAN_FIRE_RL_nvme_queues_saxi_sq_r_data ;
  assign nvme_queues_submission_fifo$CLR = 1'b0 ;

  // submodule nvme_read_last
  assign nvme_read_last$D_IN =
	     nvme_read_request_rv_port0__read__02_BITS_7_TO_ETC___d818 ;
  assign nvme_read_last$ENQ = CAN_FIRE_RL_nvme_read_bram_request ;
  assign nvme_read_last$DEQ = x__h30825 ;
  assign nvme_read_last$CLR = 1'b0 ;

  // submodule pending
  assign pending$D_IN =
	     WILL_FIRE_RL_state_request_read ?
	       MUX_pending$enq_1__VAL_1 :
	       MUX_pending$enq_1__VAL_2 ;
  assign pending$ENQ =
	     WILL_FIRE_RL_state_request_read ||
	     WILL_FIRE_RL_state_request_write_submit ;
  assign pending$DEQ = WILL_FIRE_RL_state_response_finish ;
  assign pending$CLR = 1'b0 ;

  // submodule s_axis_read_in
  assign s_axis_read_in$D_IN = 581'h0 ;
  assign s_axis_read_in$ENQ = 1'b0 ;
  assign s_axis_read_in$DEQ = 1'b0 ;
  assign s_axis_read_in$CLR = 1'b0 ;

  // submodule s_axis_read_in_1
  assign s_axis_read_in_1$D_IN =
	     { S_AXIS_READ_tdata,
	       S_AXIS_READ_tkeep,
	       S_AXIS_READ_tDest,
	       S_AXIS_READ_tlast } ;
  assign s_axis_read_in_1$ENQ = CAN_FIRE_RL_s_axis_read_writeFIFO ;
  assign s_axis_read_in_1$DEQ = CAN_FIRE_RL_state_request_idle_read ;
  assign s_axis_read_in_1$CLR = 1'b0 ;

  // submodule s_axis_write_in
  assign s_axis_write_in$D_IN = 581'h0 ;
  assign s_axis_write_in$ENQ = 1'b0 ;
  assign s_axis_write_in$DEQ = 1'b0 ;
  assign s_axis_write_in$CLR = 1'b0 ;

  // submodule s_axis_write_in_1
  assign s_axis_write_in_1$D_IN =
	     { S_AXIS_WRITE_tdata,
	       S_AXIS_WRITE_tkeep,
	       S_AXIS_WRITE_tDest,
	       S_AXIS_WRITE_tlast } ;
  assign s_axis_write_in_1$ENQ = CAN_FIRE_RL_s_axis_write_writeFIFO ;
  assign s_axis_write_in_1$DEQ =
	     WILL_FIRE_RL_state_request_write ||
	     WILL_FIRE_RL_state_request_idle_write ;
  assign s_axis_write_in_1$CLR = 1'b0 ;

  // submodule s_ctrl_readSlave_in
  assign s_ctrl_readSlave_in$D_IN = { S_CTRL_araddr, S_CTRL_arprot } ;
  assign s_ctrl_readSlave_in$ENQ = CAN_FIRE_RL_s_ctrl_readSlave_addrInWrite ;
  assign s_ctrl_readSlave_in$DEQ =
	     WILL_FIRE_RL_s_ctrl_axiReadFallback ||
	     WILL_FIRE_RL_s_ctrl_axiReadSpecial_5 ||
	     WILL_FIRE_RL_s_ctrl_axiReadSpecial_4 ||
	     WILL_FIRE_RL_s_ctrl_axiReadSpecial_3 ||
	     WILL_FIRE_RL_s_ctrl_axiReadSpecial_2 ||
	     WILL_FIRE_RL_s_ctrl_axiReadSpecial_1 ||
	     WILL_FIRE_RL_s_ctrl_axiReadSpecial ;
  assign s_ctrl_readSlave_in$CLR = 1'b0 ;

  // submodule s_ctrl_readSlave_out
  always@(WILL_FIRE_RL_s_ctrl_axiReadSpecial or
	  MUX_s_ctrl_readSlave_out$enq_1__VAL_1 or
	  WILL_FIRE_RL_s_ctrl_axiReadSpecial_1 or
	  MUX_s_ctrl_readSlave_out$enq_1__VAL_2 or
	  WILL_FIRE_RL_s_ctrl_axiReadSpecial_2 or
	  MUX_s_ctrl_readSlave_out$enq_1__VAL_3 or
	  WILL_FIRE_RL_s_ctrl_axiReadSpecial_3 or
	  MUX_s_ctrl_readSlave_out$enq_1__VAL_4 or
	  WILL_FIRE_RL_s_ctrl_axiReadSpecial_4 or
	  MUX_s_ctrl_readSlave_out$enq_1__VAL_5 or
	  WILL_FIRE_RL_s_ctrl_axiReadFallback or
	  WILL_FIRE_RL_s_ctrl_axiReadSpecial_5)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_s_ctrl_axiReadSpecial:
	  s_ctrl_readSlave_out$D_IN = MUX_s_ctrl_readSlave_out$enq_1__VAL_1;
      WILL_FIRE_RL_s_ctrl_axiReadSpecial_1:
	  s_ctrl_readSlave_out$D_IN = MUX_s_ctrl_readSlave_out$enq_1__VAL_2;
      WILL_FIRE_RL_s_ctrl_axiReadSpecial_2:
	  s_ctrl_readSlave_out$D_IN = MUX_s_ctrl_readSlave_out$enq_1__VAL_3;
      WILL_FIRE_RL_s_ctrl_axiReadSpecial_3:
	  s_ctrl_readSlave_out$D_IN = MUX_s_ctrl_readSlave_out$enq_1__VAL_4;
      WILL_FIRE_RL_s_ctrl_axiReadSpecial_4:
	  s_ctrl_readSlave_out$D_IN = MUX_s_ctrl_readSlave_out$enq_1__VAL_5;
      WILL_FIRE_RL_s_ctrl_axiReadFallback: s_ctrl_readSlave_out$D_IN = 66'd0;
      WILL_FIRE_RL_s_ctrl_axiReadSpecial_5:
	  s_ctrl_readSlave_out$D_IN = 66'h000000002934842EC;
      default: s_ctrl_readSlave_out$D_IN =
		   66'h2AAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign s_ctrl_readSlave_out$ENQ =
	     WILL_FIRE_RL_s_ctrl_axiReadSpecial ||
	     WILL_FIRE_RL_s_ctrl_axiReadSpecial_1 ||
	     WILL_FIRE_RL_s_ctrl_axiReadSpecial_2 ||
	     WILL_FIRE_RL_s_ctrl_axiReadSpecial_3 ||
	     WILL_FIRE_RL_s_ctrl_axiReadSpecial_4 ||
	     WILL_FIRE_RL_s_ctrl_axiReadFallback ||
	     WILL_FIRE_RL_s_ctrl_axiReadSpecial_5 ;
  assign s_ctrl_readSlave_out$DEQ = CAN_FIRE_RL_s_ctrl_readSlave_deqOut ;
  assign s_ctrl_readSlave_out$CLR = 1'b0 ;

  // submodule s_ctrl_writeSlave_in
  assign s_ctrl_writeSlave_in$D_IN =
	     { s_ctrl_writeSlave_addrIn_rv$port1__read[10:3],
	       s_ctrl_writeSlave_dataIn_rv$port1__read[71:0],
	       s_ctrl_writeSlave_addrIn_rv$port1__read[2:0] } ;
  assign s_ctrl_writeSlave_in$ENQ =
	     CAN_FIRE_RL_s_ctrl_writeSlave_mergeAddrData ;
  assign s_ctrl_writeSlave_in$DEQ =
	     WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_4 ||
	     WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_3 ||
	     WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_2 ||
	     WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_1 ||
	     WILL_FIRE_RL_s_ctrl_1_axiWriteFallback ||
	     WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial ;
  assign s_ctrl_writeSlave_in$CLR = 1'b0 ;

  // submodule s_ctrl_writeSlave_out
  assign s_ctrl_writeSlave_out$D_IN = 2'd0 ;
  assign s_ctrl_writeSlave_out$ENQ =
	     WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_4 ||
	     WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_3 ||
	     WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_2 ||
	     WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_1 ||
	     WILL_FIRE_RL_s_ctrl_1_axiWriteFallback ||
	     WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial ;
  assign s_ctrl_writeSlave_out$DEQ = CAN_FIRE_RL_s_ctrl_writeSlave_outWrite ;
  assign s_ctrl_writeSlave_out$CLR = 1'b0 ;

  // submodule s_nvme_data_rd_in
  assign s_nvme_data_rd_in$D_IN = s_nvme_data_rd_arinpkg$wget ;
  assign s_nvme_data_rd_in$ENQ = CAN_FIRE_RL_s_nvme_data_rd_enqIn ;
  assign s_nvme_data_rd_in$DEQ = CAN_FIRE_RL_nvme_read_address ;
  assign s_nvme_data_rd_in$CLR = 1'b0 ;

  // submodule s_nvme_data_rd_out
  assign s_nvme_data_rd_out$D_IN =
	     WILL_FIRE_RL_nvme_read_bram_response ?
	       MUX_s_nvme_data_rd_out$enq_1__VAL_1 :
	       MUX_s_nvme_data_rd_out$enq_1__VAL_2 ;
  assign s_nvme_data_rd_out$ENQ =
	     WILL_FIRE_RL_nvme_read_bram_response ||
	     WILL_FIRE_RL_nvme_read_prp_response ;
  assign s_nvme_data_rd_out$DEQ = CAN_FIRE_RL_s_nvme_data_rd_deqOut ;
  assign s_nvme_data_rd_out$CLR = 1'b0 ;

  // submodule s_nvme_data_wr_in_addr
  assign s_nvme_data_wr_in_addr$D_IN = s_nvme_data_wr_arinpkg_addr$wget ;
  assign s_nvme_data_wr_in_addr$ENQ = CAN_FIRE_RL_s_nvme_data_wr_enqAddr ;
  assign s_nvme_data_wr_in_addr$DEQ = CAN_FIRE_RL_nvme_write_address ;
  assign s_nvme_data_wr_in_addr$CLR = 1'b0 ;

  // submodule s_nvme_data_wr_in_data
  assign s_nvme_data_wr_in_data$D_IN = s_nvme_data_wr_arinpkg_data$wget ;
  assign s_nvme_data_wr_in_data$ENQ = CAN_FIRE_RL_s_nvme_data_wr_enqData ;
  assign s_nvme_data_wr_in_data$DEQ = WILL_FIRE_RL_nvme_write_data ;
  assign s_nvme_data_wr_in_data$CLR = 1'b0 ;

  // submodule s_nvme_data_wr_out
  assign s_nvme_data_wr_out$D_IN = 2'd0 ;
  assign s_nvme_data_wr_out$ENQ =
	     WILL_FIRE_RL_nvme_write_data && s_nvme_data_wr_in_data$D_OUT[0] ;
  assign s_nvme_data_wr_out$DEQ = CAN_FIRE_RL_s_nvme_data_wr_deqOut ;
  assign s_nvme_data_wr_out$CLR = 1'b0 ;

  // remaining internal signals
  assign IF_s_ctrl_writeSlave_inD_OUT_BIT_3_THEN_s_ctr_ETC__q7 =
	     s_ctrl_writeSlave_in$D_OUT[3] ?
	       s_ctrl_writeSlave_in$D_OUT[18:11] :
	       { 7'd0, enabled } ;
  assign NOT_bram_available_14_EQ_0_CONCAT_write_beats__ETC___d679 =
	     bram_available != y__h35627 ;
  assign _0_CONCAT_0_CONCAT_IF_cmd_nlb_18_ULE_2047_30_TH_ETC__q5 =
	     { 6'd0,
	       _0_CONCAT_IF_cmd_nlb_18_ULE_2047_30_THEN_cmd_nl_ETC___d639[12:3] } +
	     16'd1 ;
  assign _0_CONCAT_IF_cmd_nlb_18_ULE_2047_30_THEN_cmd_nl_ETC___d639 =
	     { 5'd0, nlb__h34693 } + 16'd1 ;
  assign _0_CONCAT_nvme_read_request_rv_BITS_13_TO_8_PLU_ETC__q3 =
	     { 16'd0, nvme_read_request_rv[13:8] } +
	     { 14'd0, nvme_read_count } ;
  assign _0_CONCAT_pendingD_OUT_BITS_16_TO_7_PLUS_1__q2 =
	     { 6'd0, pending$D_OUT[16:7] } + 16'd1 ;
  assign _0_CONCAT_write_beats_BITS_15_TO_6_PLUS_1__q1 =
	     { 6'd0, write_beats[15:6] } + 16'd1 ;
  assign _dor1nvme_read_request_rv$EN_port0__write =
	     WILL_FIRE_RL_nvme_read_prp_response ||
	     WILL_FIRE_RL_nvme_read_bram_request ;
  assign addr__h35111 = bram_alloc_ptr + 16'd64 ;
  assign beats__h34694 =
	     { _0_CONCAT_IF_cmd_nlb_18_ULE_2047_30_THEN_cmd_nl_ETC___d639[12:0],
	       3'd0 } ;
  assign cmd_nlb_18_ULE_2047___d630 = cmd_nlb <= 32'd2047 ;
  assign cmd_nlb_PLUS_1__q6 = cmd_nlb + 32'd1 ;
  assign data__h13645 = { 26'd0, nvme_queues_submission_tail } ;
  assign data__h13808 = { 26'd0, nvme_queues_completion_head } ;
  assign nlb__h34693 = cmd_nlb_18_ULE_2047___d630 ? cmd_nlb[10:0] : 11'd2047 ;
  assign nvme_queues_completion_queue_0_BITS_7_TO_0__q4 =
	     nvme_queues_completion_queue_0[7:0] ;
  assign nvme_read_request_rv_port0__read__02_BITS_7_TO_ETC___d818 =
	     nvme_read_request_rv[7:0] == nvme_read_count ;
  assign response_counter_1_69_EQ_pending_first__48_BIT_ETC___d770 =
	     response_counter_1 == pending$D_OUT[16:1] ;
  assign state_request_02_EQ_1_13_AND_NOT_bram_availabl_ETC___d625 =
	     state_request == 3'd1 &&
	     (bram_available >= 17'd16384 ||
	      { 15'd0, bram_available } >
	      { cmd_nlb_PLUS_1__q6[28:0], 3'd0 }) ;
  assign total_alloc__h34696 =
	     (_0_CONCAT_IF_cmd_nlb_18_ULE_2047_30_THEN_cmd_nl_ETC___d639[2:0] ==
	      3'd0) ?
	       beats__h34694 :
	       { _0_CONCAT_0_CONCAT_IF_cmd_nlb_18_ULE_2047_30_TH_ETC__q5[9:0],
		 6'd0 } ;
  assign total_alloc__h35761 =
	     (write_beats[5:0] == 6'd0) ?
	       write_beats :
	       { _0_CONCAT_write_beats_BITS_15_TO_6_PLUS_1__q1[9:0], 6'd0 } ;
  assign total_free__h37248 =
	     (pending$D_OUT[6:1] == 6'd0) ?
	       pending$D_OUT[16:1] :
	       { _0_CONCAT_pendingD_OUT_BITS_16_TO_7_PLUS_1__q2[9:0], 6'd0 } ;
  assign v__h18049 = { 32'd0, ctrl_nsid } ;
  assign v__h18185 = { 63'd0, enabled } ;
  assign x__h10760 = { 32'd0, nvme_queues_submission_fifo$D_OUT[169:138] } ;
  assign x__h30782 = bram_counter_a + y__h30785 ;
  assign x__h30799 =
	     pending$EMPTY_N && bram_fifo_a$EMPTY_N &&
	     m_axis_read_out_1$FULL_N &&
	     state_response == 2'd1 ;
  assign x__h30813 = bram_counter_b + y__h30816 ;
  assign x__h30825 =
	     nvme_read_last$EMPTY_N && bram_fifo_b$EMPTY_N &&
	     s_nvme_data_rd_out$FULL_N ;
  assign x__h34776 = cmd_slba + y__h34779 ;
  assign x__h35110 =
	     { pcie_bram_addr[63:23],
	       nlb__h34693 > 11'd15,
	       addr__h35111,
	       6'b0 } ;
  assign x__h35536 = bram_alloc_ptr + write_beats ;
  assign x__h36068 = write_beats[14:3] - 12'd1 ;
  assign x__h36069 =
	     { pcie_bram_addr[63:23],
	       write_beats[14:3] > 12'd16,
	       addr__h35111,
	       6'b0 } ;
  assign x__h36098 = { pcie_bram_addr[63:23], 1'd0, bram_alloc_ptr, 6'b0 } ;
  assign x__h36550 =
	     MUX_state_response$write_1__SEL_2 ?
	       cmd_completed$port0__write_1 :
	       cmd_completed ;
  assign x__h36841 = { current_completion_index[62:0], 1'd0 } ;
  assign x__h36988 = bram_free_ptr + response_counter_0 ;
  assign x__h38007 = nvme_read_request_rv[23:8] + { 8'd0, nvme_read_count } ;
  assign x__h38344 = nvme_read_count + 8'd1 ;
  assign x__h39158 = x__h39160 + y__h39161 ;
  assign x__h39160 =
	     { _0_CONCAT_nvme_read_request_rv_BITS_13_TO_8_PLU_ETC__q3[6:0],
	       15'd0 } ;
  assign x__h40541 =
	     nvme_write_request_rv[23:8] + { 8'd0, nvme_write_count } ;
  assign x__h40580 = nvme_write_count + 8'd1 ;
  assign x_data__h10495 =
	     { 117'd0,
	       nvme_queues_submission_fifo$D_OUT[180:170],
	       x__h10760,
	       nvme_queues_submission_fifo$D_OUT[137:10],
	       128'd0,
	       ctrl_nsid,
	       8'd0,
	       nvme_queues_submission_fifo$D_OUT[9:2],
	       14'd0,
	       nvme_queues_submission_fifo$D_OUT[1:0] } ;
  assign x_data__h38386 =
	     { pcie_bram_addr[63:23],
	       1'b0,
	       x__h39158 + 22'd28672,
	       pcie_bram_addr[63:23],
	       1'b0,
	       x__h39158 + 22'd24576,
	       pcie_bram_addr[63:23],
	       1'b0,
	       x__h39158 + 22'd20480,
	       pcie_bram_addr[63:23],
	       1'b0,
	       x__h39158 + 22'd16384,
	       pcie_bram_addr[63:23],
	       1'b0,
	       x__h39158 + 22'd12288,
	       pcie_bram_addr[63:23],
	       1'b0,
	       x__h39158 + 22'd8192,
	       pcie_bram_addr[63:23],
	       1'b0,
	       x__h39158 + 22'd4096,
	       pcie_bram_addr[63:23],
	       1'b0,
	       x__h39158 } ;
  assign y__h30783 = { 7'd0, x__h30799 } ;
  assign y__h30785 = { 7'd0, bram_put_a$whas && bram_read_a$whas } ;
  assign y__h30814 = { 7'd0, x__h30825 } ;
  assign y__h30816 = { 7'd0, bram_req_b$whas && bram_read_b$whas } ;
  assign y__h34779 = { 21'd0, nlb__h34693 } ;
  assign y__h34977 = { 1'd0, total_alloc__h34696 } ;
  assign y__h35627 = { 1'd0, write_beats } ;
  assign y__h35826 = { 20'd0, write_beats[14:3] } ;
  assign y__h35940 = { 1'd0, total_alloc__h35761 } ;
  assign y__h36551 =
	     64'd1 << nvme_queues_completion_queue_0_BITS_7_TO_0__q4[5:0] ;
  assign y__h36730 = ~current_completion_index ;
  assign y__h37278 = { 1'd0, total_free__h37248 } ;
  assign y__h39161 = { nvme_read_request_rv[23:14], 12'd0 } ;

  // handling of inlined registers

  always@(posedge aclk)
  begin
    if (aresetn == `BSV_RESET_VALUE)
      begin
        bram_alloc_ptr <= `BSV_ASSIGNMENT_DELAY 16'd0;
	bram_available <= `BSV_ASSIGNMENT_DELAY 17'd65536;
	bram_counter_a <= `BSV_ASSIGNMENT_DELAY 8'd0;
	bram_counter_b <= `BSV_ASSIGNMENT_DELAY 8'd0;
	bram_free_ptr <= `BSV_ASSIGNMENT_DELAY 16'd0;
	bram_valid_a_0 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	bram_valid_a_1 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	bram_valid_a_2 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	bram_valid_a_3 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	bram_valid_a_4 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	bram_valid_a_5 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	bram_valid_a_6 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	bram_valid_a_7 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	bram_valid_a_8 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	bram_valid_a_9 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	bram_valid_b_0 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	bram_valid_b_1 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	bram_valid_b_2 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	bram_valid_b_3 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	bram_valid_b_4 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	bram_valid_b_5 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	bram_valid_b_6 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	bram_valid_b_7 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	bram_valid_b_8 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	bram_valid_b_9 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	cmd_cid <= `BSV_ASSIGNMENT_DELAY 16'd0;
	cmd_completed <= `BSV_ASSIGNMENT_DELAY 64'd0;
	ctrl_nsid <= `BSV_ASSIGNMENT_DELAY 32'd1;
	current_completion_index <= `BSV_ASSIGNMENT_DELAY 64'd1;
	doorbell_completion_head_addr <= `BSV_ASSIGNMENT_DELAY
	    pcie_nvme_base_address + 64'h000000000000100C;
	doorbell_submission_tail_addr <= `BSV_ASSIGNMENT_DELAY
	    pcie_nvme_base_address + 64'h0000000000001008;
	enabled <= `BSV_ASSIGNMENT_DELAY 1'd0;
	nvme_queues_completion_head <= `BSV_ASSIGNMENT_DELAY 6'd0;
	nvme_queues_completion_head_last <= `BSV_ASSIGNMENT_DELAY 6'd0;
	nvme_queues_completion_head_timer <= `BSV_ASSIGNMENT_DELAY 8'd0;
	nvme_queues_completion_queue_0 <= `BSV_ASSIGNMENT_DELAY 9'd170;
	nvme_queues_completion_queue_1 <= `BSV_ASSIGNMENT_DELAY 9'd170;
	nvme_queues_completion_queue_2 <= `BSV_ASSIGNMENT_DELAY 9'd170;
	nvme_queues_completion_queue_3 <= `BSV_ASSIGNMENT_DELAY 9'd170;
	nvme_queues_completion_queue_empty <= `BSV_ASSIGNMENT_DELAY 1'd1;
	nvme_queues_m_wr_addrOut_rv <= `BSV_ASSIGNMENT_DELAY
	    68'h2AAAAAAAAAAAAAAAA;
	nvme_queues_m_wr_dataOut_rv <= `BSV_ASSIGNMENT_DELAY 37'h0AAAAAAAAA;
	nvme_queues_r_response_remaining <= `BSV_ASSIGNMENT_DELAY 8'd0;
	nvme_queues_submission_tail <= `BSV_ASSIGNMENT_DELAY 6'd0;
	nvme_queues_submission_tail_last <= `BSV_ASSIGNMENT_DELAY 6'd0;
	nvme_queues_submission_tail_timer <= `BSV_ASSIGNMENT_DELAY 8'd0;
	nvme_read_count <= `BSV_ASSIGNMENT_DELAY 8'd0;
	nvme_read_request_rv <= `BSV_ASSIGNMENT_DELAY 26'd11184810;
	nvme_write_count <= `BSV_ASSIGNMENT_DELAY 8'd0;
	nvme_write_request_rv <= `BSV_ASSIGNMENT_DELAY 26'd11184810;
	read_response_counter <= `BSV_ASSIGNMENT_DELAY 16'd0;
	response_counter_0 <= `BSV_ASSIGNMENT_DELAY 16'd0;
	response_counter_1 <= `BSV_ASSIGNMENT_DELAY 16'd0;
	s_ctrl_readBusy <= `BSV_ASSIGNMENT_DELAY 1'd0;
	s_ctrl_writeBusy <= `BSV_ASSIGNMENT_DELAY 1'd0;
	s_ctrl_writeSlave_addrIn_rv <= `BSV_ASSIGNMENT_DELAY 12'd682;
	s_ctrl_writeSlave_dataIn_rv <= `BSV_ASSIGNMENT_DELAY
	    73'h0AAAAAAAAAAAAAAAAAA;
	state_request <= `BSV_ASSIGNMENT_DELAY 3'd0;
	state_response <= `BSV_ASSIGNMENT_DELAY 2'd0;
	write_beats <= `BSV_ASSIGNMENT_DELAY 16'd0;
	write_last <= `BSV_ASSIGNMENT_DELAY 1'd0;
      end
    else
      begin
        if (bram_alloc_ptr$EN)
	  bram_alloc_ptr <= `BSV_ASSIGNMENT_DELAY bram_alloc_ptr$D_IN;
	if (bram_available$EN)
	  bram_available <= `BSV_ASSIGNMENT_DELAY bram_available$D_IN;
	if (bram_counter_a$EN)
	  bram_counter_a <= `BSV_ASSIGNMENT_DELAY bram_counter_a$D_IN;
	if (bram_counter_b$EN)
	  bram_counter_b <= `BSV_ASSIGNMENT_DELAY bram_counter_b$D_IN;
	if (bram_free_ptr$EN)
	  bram_free_ptr <= `BSV_ASSIGNMENT_DELAY bram_free_ptr$D_IN;
	if (bram_valid_a_0$EN)
	  bram_valid_a_0 <= `BSV_ASSIGNMENT_DELAY bram_valid_a_0$D_IN;
	if (bram_valid_a_1$EN)
	  bram_valid_a_1 <= `BSV_ASSIGNMENT_DELAY bram_valid_a_1$D_IN;
	if (bram_valid_a_2$EN)
	  bram_valid_a_2 <= `BSV_ASSIGNMENT_DELAY bram_valid_a_2$D_IN;
	if (bram_valid_a_3$EN)
	  bram_valid_a_3 <= `BSV_ASSIGNMENT_DELAY bram_valid_a_3$D_IN;
	if (bram_valid_a_4$EN)
	  bram_valid_a_4 <= `BSV_ASSIGNMENT_DELAY bram_valid_a_4$D_IN;
	if (bram_valid_a_5$EN)
	  bram_valid_a_5 <= `BSV_ASSIGNMENT_DELAY bram_valid_a_5$D_IN;
	if (bram_valid_a_6$EN)
	  bram_valid_a_6 <= `BSV_ASSIGNMENT_DELAY bram_valid_a_6$D_IN;
	if (bram_valid_a_7$EN)
	  bram_valid_a_7 <= `BSV_ASSIGNMENT_DELAY bram_valid_a_7$D_IN;
	if (bram_valid_a_8$EN)
	  bram_valid_a_8 <= `BSV_ASSIGNMENT_DELAY bram_valid_a_8$D_IN;
	if (bram_valid_a_9$EN)
	  bram_valid_a_9 <= `BSV_ASSIGNMENT_DELAY bram_valid_a_9$D_IN;
	if (bram_valid_b_0$EN)
	  bram_valid_b_0 <= `BSV_ASSIGNMENT_DELAY bram_valid_b_0$D_IN;
	if (bram_valid_b_1$EN)
	  bram_valid_b_1 <= `BSV_ASSIGNMENT_DELAY bram_valid_b_1$D_IN;
	if (bram_valid_b_2$EN)
	  bram_valid_b_2 <= `BSV_ASSIGNMENT_DELAY bram_valid_b_2$D_IN;
	if (bram_valid_b_3$EN)
	  bram_valid_b_3 <= `BSV_ASSIGNMENT_DELAY bram_valid_b_3$D_IN;
	if (bram_valid_b_4$EN)
	  bram_valid_b_4 <= `BSV_ASSIGNMENT_DELAY bram_valid_b_4$D_IN;
	if (bram_valid_b_5$EN)
	  bram_valid_b_5 <= `BSV_ASSIGNMENT_DELAY bram_valid_b_5$D_IN;
	if (bram_valid_b_6$EN)
	  bram_valid_b_6 <= `BSV_ASSIGNMENT_DELAY bram_valid_b_6$D_IN;
	if (bram_valid_b_7$EN)
	  bram_valid_b_7 <= `BSV_ASSIGNMENT_DELAY bram_valid_b_7$D_IN;
	if (bram_valid_b_8$EN)
	  bram_valid_b_8 <= `BSV_ASSIGNMENT_DELAY bram_valid_b_8$D_IN;
	if (bram_valid_b_9$EN)
	  bram_valid_b_9 <= `BSV_ASSIGNMENT_DELAY bram_valid_b_9$D_IN;
	if (cmd_cid$EN) cmd_cid <= `BSV_ASSIGNMENT_DELAY cmd_cid$D_IN;
	if (cmd_completed$EN)
	  cmd_completed <= `BSV_ASSIGNMENT_DELAY cmd_completed$D_IN;
	if (ctrl_nsid$EN) ctrl_nsid <= `BSV_ASSIGNMENT_DELAY ctrl_nsid$D_IN;
	if (current_completion_index$EN)
	  current_completion_index <= `BSV_ASSIGNMENT_DELAY
	      current_completion_index$D_IN;
	if (doorbell_completion_head_addr$EN)
	  doorbell_completion_head_addr <= `BSV_ASSIGNMENT_DELAY
	      doorbell_completion_head_addr$D_IN;
	if (doorbell_submission_tail_addr$EN)
	  doorbell_submission_tail_addr <= `BSV_ASSIGNMENT_DELAY
	      doorbell_submission_tail_addr$D_IN;
	if (enabled$EN) enabled <= `BSV_ASSIGNMENT_DELAY enabled$D_IN;
	if (nvme_queues_completion_head$EN)
	  nvme_queues_completion_head <= `BSV_ASSIGNMENT_DELAY
	      nvme_queues_completion_head$D_IN;
	if (nvme_queues_completion_head_last$EN)
	  nvme_queues_completion_head_last <= `BSV_ASSIGNMENT_DELAY
	      nvme_queues_completion_head_last$D_IN;
	if (nvme_queues_completion_head_timer$EN)
	  nvme_queues_completion_head_timer <= `BSV_ASSIGNMENT_DELAY
	      nvme_queues_completion_head_timer$D_IN;
	if (nvme_queues_completion_queue_0$EN)
	  nvme_queues_completion_queue_0 <= `BSV_ASSIGNMENT_DELAY
	      nvme_queues_completion_queue_0$D_IN;
	if (nvme_queues_completion_queue_1$EN)
	  nvme_queues_completion_queue_1 <= `BSV_ASSIGNMENT_DELAY
	      nvme_queues_completion_queue_1$D_IN;
	if (nvme_queues_completion_queue_2$EN)
	  nvme_queues_completion_queue_2 <= `BSV_ASSIGNMENT_DELAY
	      nvme_queues_completion_queue_2$D_IN;
	if (nvme_queues_completion_queue_3$EN)
	  nvme_queues_completion_queue_3 <= `BSV_ASSIGNMENT_DELAY
	      nvme_queues_completion_queue_3$D_IN;
	if (nvme_queues_completion_queue_empty$EN)
	  nvme_queues_completion_queue_empty <= `BSV_ASSIGNMENT_DELAY
	      nvme_queues_completion_queue_empty$D_IN;
	if (nvme_queues_m_wr_addrOut_rv$EN)
	  nvme_queues_m_wr_addrOut_rv <= `BSV_ASSIGNMENT_DELAY
	      nvme_queues_m_wr_addrOut_rv$D_IN;
	if (nvme_queues_m_wr_dataOut_rv$EN)
	  nvme_queues_m_wr_dataOut_rv <= `BSV_ASSIGNMENT_DELAY
	      nvme_queues_m_wr_dataOut_rv$D_IN;
	if (nvme_queues_r_response_remaining$EN)
	  nvme_queues_r_response_remaining <= `BSV_ASSIGNMENT_DELAY
	      nvme_queues_r_response_remaining$D_IN;
	if (nvme_queues_submission_tail$EN)
	  nvme_queues_submission_tail <= `BSV_ASSIGNMENT_DELAY
	      nvme_queues_submission_tail$D_IN;
	if (nvme_queues_submission_tail_last$EN)
	  nvme_queues_submission_tail_last <= `BSV_ASSIGNMENT_DELAY
	      nvme_queues_submission_tail_last$D_IN;
	if (nvme_queues_submission_tail_timer$EN)
	  nvme_queues_submission_tail_timer <= `BSV_ASSIGNMENT_DELAY
	      nvme_queues_submission_tail_timer$D_IN;
	if (nvme_read_count$EN)
	  nvme_read_count <= `BSV_ASSIGNMENT_DELAY nvme_read_count$D_IN;
	if (nvme_read_request_rv$EN)
	  nvme_read_request_rv <= `BSV_ASSIGNMENT_DELAY
	      nvme_read_request_rv$D_IN;
	if (nvme_write_count$EN)
	  nvme_write_count <= `BSV_ASSIGNMENT_DELAY nvme_write_count$D_IN;
	if (nvme_write_request_rv$EN)
	  nvme_write_request_rv <= `BSV_ASSIGNMENT_DELAY
	      nvme_write_request_rv$D_IN;
	if (read_response_counter$EN)
	  read_response_counter <= `BSV_ASSIGNMENT_DELAY
	      read_response_counter$D_IN;
	if (response_counter_0$EN)
	  response_counter_0 <= `BSV_ASSIGNMENT_DELAY response_counter_0$D_IN;
	if (response_counter_1$EN)
	  response_counter_1 <= `BSV_ASSIGNMENT_DELAY response_counter_1$D_IN;
	if (s_ctrl_readBusy$EN)
	  s_ctrl_readBusy <= `BSV_ASSIGNMENT_DELAY s_ctrl_readBusy$D_IN;
	if (s_ctrl_writeBusy$EN)
	  s_ctrl_writeBusy <= `BSV_ASSIGNMENT_DELAY s_ctrl_writeBusy$D_IN;
	if (s_ctrl_writeSlave_addrIn_rv$EN)
	  s_ctrl_writeSlave_addrIn_rv <= `BSV_ASSIGNMENT_DELAY
	      s_ctrl_writeSlave_addrIn_rv$D_IN;
	if (s_ctrl_writeSlave_dataIn_rv$EN)
	  s_ctrl_writeSlave_dataIn_rv <= `BSV_ASSIGNMENT_DELAY
	      s_ctrl_writeSlave_dataIn_rv$D_IN;
	if (state_request$EN)
	  state_request <= `BSV_ASSIGNMENT_DELAY state_request$D_IN;
	if (state_response$EN)
	  state_response <= `BSV_ASSIGNMENT_DELAY state_response$D_IN;
	if (write_beats$EN)
	  write_beats <= `BSV_ASSIGNMENT_DELAY write_beats$D_IN;
	if (write_last$EN)
	  write_last <= `BSV_ASSIGNMENT_DELAY write_last$D_IN;
      end
    if (cmd_nlb$EN) cmd_nlb <= `BSV_ASSIGNMENT_DELAY cmd_nlb$D_IN;
    if (cmd_slba$EN) cmd_slba <= `BSV_ASSIGNMENT_DELAY cmd_slba$D_IN;
    if (nvme_queues_r_rq$EN)
      nvme_queues_r_rq <= `BSV_ASSIGNMENT_DELAY nvme_queues_r_rq$D_IN;
    if (pcie_bram_addr$EN)
      pcie_bram_addr <= `BSV_ASSIGNMENT_DELAY pcie_bram_addr$D_IN;
  end

  always@(posedge aclk or `BSV_RESET_EDGE aresetn)
  if (aresetn == `BSV_RESET_VALUE)
    begin
      m_axis_read_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY 1'd1;
      m_axis_write_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY 1'd1;
      nvme_queues_m_rd_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY 1'd1;
      nvme_queues_m_wr_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY 1'd1;
      nvme_queues_s_rd_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY 1'd1;
      nvme_queues_s_wr_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY 1'd1;
      s_axis_read_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY 1'd1;
      s_axis_write_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY 1'd1;
      s_ctrl_readSlave_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY 1'd1;
      s_ctrl_writeSlave_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY 1'd1;
      s_nvme_data_rd_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY 1'd1;
      s_nvme_data_wr_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY 1'd1;
    end
  else
    begin
      if (m_axis_read_isRst_isInReset$EN)
	m_axis_read_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY
	    m_axis_read_isRst_isInReset$D_IN;
      if (m_axis_write_isRst_isInReset$EN)
	m_axis_write_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY
	    m_axis_write_isRst_isInReset$D_IN;
      if (nvme_queues_m_rd_isRst_isInReset$EN)
	nvme_queues_m_rd_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY
	    nvme_queues_m_rd_isRst_isInReset$D_IN;
      if (nvme_queues_m_wr_isRst_isInReset$EN)
	nvme_queues_m_wr_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY
	    nvme_queues_m_wr_isRst_isInReset$D_IN;
      if (nvme_queues_s_rd_isRst_isInReset$EN)
	nvme_queues_s_rd_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY
	    nvme_queues_s_rd_isRst_isInReset$D_IN;
      if (nvme_queues_s_wr_isRst_isInReset$EN)
	nvme_queues_s_wr_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY
	    nvme_queues_s_wr_isRst_isInReset$D_IN;
      if (s_axis_read_isRst_isInReset$EN)
	s_axis_read_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY
	    s_axis_read_isRst_isInReset$D_IN;
      if (s_axis_write_isRst_isInReset$EN)
	s_axis_write_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY
	    s_axis_write_isRst_isInReset$D_IN;
      if (s_ctrl_readSlave_isRst_isInReset$EN)
	s_ctrl_readSlave_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY
	    s_ctrl_readSlave_isRst_isInReset$D_IN;
      if (s_ctrl_writeSlave_isRst_isInReset$EN)
	s_ctrl_writeSlave_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY
	    s_ctrl_writeSlave_isRst_isInReset$D_IN;
      if (s_nvme_data_rd_isRst_isInReset$EN)
	s_nvme_data_rd_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY
	    s_nvme_data_rd_isRst_isInReset$D_IN;
      if (s_nvme_data_wr_isRst_isInReset$EN)
	s_nvme_data_wr_isRst_isInReset <= `BSV_ASSIGNMENT_DELAY
	    s_nvme_data_wr_isRst_isInReset$D_IN;
    end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    bram_alloc_ptr = 16'hAAAA;
    bram_available = 17'h0AAAA;
    bram_counter_a = 8'hAA;
    bram_counter_b = 8'hAA;
    bram_free_ptr = 16'hAAAA;
    bram_valid_a_0 = 1'h0;
    bram_valid_a_1 = 1'h0;
    bram_valid_a_2 = 1'h0;
    bram_valid_a_3 = 1'h0;
    bram_valid_a_4 = 1'h0;
    bram_valid_a_5 = 1'h0;
    bram_valid_a_6 = 1'h0;
    bram_valid_a_7 = 1'h0;
    bram_valid_a_8 = 1'h0;
    bram_valid_a_9 = 1'h0;
    bram_valid_b_0 = 1'h0;
    bram_valid_b_1 = 1'h0;
    bram_valid_b_2 = 1'h0;
    bram_valid_b_3 = 1'h0;
    bram_valid_b_4 = 1'h0;
    bram_valid_b_5 = 1'h0;
    bram_valid_b_6 = 1'h0;
    bram_valid_b_7 = 1'h0;
    bram_valid_b_8 = 1'h0;
    bram_valid_b_9 = 1'h0;
    cmd_cid = 16'hAAAA;
    cmd_completed = 64'hAAAAAAAAAAAAAAAA;
    cmd_nlb = 32'hAAAAAAAA;
    cmd_slba = 32'hAAAAAAAA;
    ctrl_nsid = 32'hAAAAAAAA;
    current_completion_index = 64'hAAAAAAAAAAAAAAAA;
    doorbell_completion_head_addr = 64'hAAAAAAAAAAAAAAAA;
    doorbell_submission_tail_addr = 64'hAAAAAAAAAAAAAAAA;
    enabled = 1'h0;
    m_axis_read_isRst_isInReset = 1'h0;
    m_axis_write_isRst_isInReset = 1'h0;
    nvme_queues_completion_head = 6'h2A;
    nvme_queues_completion_head_last = 6'h2A;
    nvme_queues_completion_head_timer = 8'hAA;
    nvme_queues_completion_queue_0 = 9'h0AA;
    nvme_queues_completion_queue_1 = 9'h0AA;
    nvme_queues_completion_queue_2 = 9'h0AA;
    nvme_queues_completion_queue_3 = 9'h0AA;
    nvme_queues_completion_queue_empty = 1'h0;
    nvme_queues_m_rd_isRst_isInReset = 1'h0;
    nvme_queues_m_wr_addrOut_rv = 68'hAAAAAAAAAAAAAAAAA;
    nvme_queues_m_wr_dataOut_rv = 37'h0AAAAAAAAA;
    nvme_queues_m_wr_isRst_isInReset = 1'h0;
    nvme_queues_r_response_remaining = 8'hAA;
    nvme_queues_r_rq = 42'h2AAAAAAAAAA;
    nvme_queues_s_rd_isRst_isInReset = 1'h0;
    nvme_queues_s_wr_isRst_isInReset = 1'h0;
    nvme_queues_submission_tail = 6'h2A;
    nvme_queues_submission_tail_last = 6'h2A;
    nvme_queues_submission_tail_timer = 8'hAA;
    nvme_read_count = 8'hAA;
    nvme_read_request_rv = 26'h2AAAAAA;
    nvme_write_count = 8'hAA;
    nvme_write_request_rv = 26'h2AAAAAA;
    pcie_bram_addr = 64'hAAAAAAAAAAAAAAAA;
    read_response_counter = 16'hAAAA;
    response_counter_0 = 16'hAAAA;
    response_counter_1 = 16'hAAAA;
    s_axis_read_isRst_isInReset = 1'h0;
    s_axis_write_isRst_isInReset = 1'h0;
    s_ctrl_readBusy = 1'h0;
    s_ctrl_readSlave_isRst_isInReset = 1'h0;
    s_ctrl_writeBusy = 1'h0;
    s_ctrl_writeSlave_addrIn_rv = 12'hAAA;
    s_ctrl_writeSlave_dataIn_rv = 73'h0AAAAAAAAAAAAAAAAAA;
    s_ctrl_writeSlave_isRst_isInReset = 1'h0;
    s_nvme_data_rd_isRst_isInReset = 1'h0;
    s_nvme_data_wr_isRst_isInReset = 1'h0;
    state_request = 3'h2;
    state_response = 2'h2;
    write_beats = 16'hAAAA;
    write_last = 1'h0;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge aclk)
  begin
    #0;
    if (aresetn != `BSV_RESET_VALUE)
      if ((WILL_FIRE_RL_s_ctrl_axiReadSpecial_1 ||
	   WILL_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_1) &&
	  (WILL_FIRE_RL_s_ctrl_axiReadSpecial_2 ||
	   WILL_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_2 ||
	   WILL_FIRE_RL_s_ctrl_axiReadSpecial_3 ||
	   WILL_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_3 ||
	   WILL_FIRE_RL_s_ctrl_axiReadSpecial_4 ||
	   WILL_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_4 ||
	   WILL_FIRE_RL_s_ctrl_axiReadSpecial_5 ||
	   WILL_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_5))
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 245, column 18: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_s_ctrl_axiReadSpecial_1,\n  RL_s_ctrl_axiReadSpecialIsHandled_1] and [RL_s_ctrl_axiReadSpecial_2,\n  RL_s_ctrl_axiReadSpecialIsHandled_2, RL_s_ctrl_axiReadSpecial_3,\n  RL_s_ctrl_axiReadSpecialIsHandled_3, RL_s_ctrl_axiReadSpecial_4,\n  RL_s_ctrl_axiReadSpecialIsHandled_4, RL_s_ctrl_axiReadSpecial_5,\n  RL_s_ctrl_axiReadSpecialIsHandled_5] ) fired in the same clock cycle.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if ((WILL_FIRE_RL_s_ctrl_axiReadSpecial_2 ||
	   WILL_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_2) &&
	  (WILL_FIRE_RL_s_ctrl_axiReadSpecial_3 ||
	   WILL_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_3 ||
	   WILL_FIRE_RL_s_ctrl_axiReadSpecial_4 ||
	   WILL_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_4 ||
	   WILL_FIRE_RL_s_ctrl_axiReadSpecial_5 ||
	   WILL_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_5))
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 245, column 18: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_s_ctrl_axiReadSpecial_2,\n  RL_s_ctrl_axiReadSpecialIsHandled_2] and [RL_s_ctrl_axiReadSpecial_3,\n  RL_s_ctrl_axiReadSpecialIsHandled_3, RL_s_ctrl_axiReadSpecial_4,\n  RL_s_ctrl_axiReadSpecialIsHandled_4, RL_s_ctrl_axiReadSpecial_5,\n  RL_s_ctrl_axiReadSpecialIsHandled_5] ) fired in the same clock cycle.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if ((WILL_FIRE_RL_s_ctrl_axiReadSpecial_3 ||
	   WILL_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_3) &&
	  (WILL_FIRE_RL_s_ctrl_axiReadSpecial_4 ||
	   WILL_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_4 ||
	   WILL_FIRE_RL_s_ctrl_axiReadSpecial_5 ||
	   WILL_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_5))
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 245, column 18: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_s_ctrl_axiReadSpecial_3,\n  RL_s_ctrl_axiReadSpecialIsHandled_3] and [RL_s_ctrl_axiReadSpecial_4,\n  RL_s_ctrl_axiReadSpecialIsHandled_4, RL_s_ctrl_axiReadSpecial_5,\n  RL_s_ctrl_axiReadSpecialIsHandled_5] ) fired in the same clock cycle.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if ((WILL_FIRE_RL_s_ctrl_axiReadSpecial_4 ||
	   WILL_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_4) &&
	  (WILL_FIRE_RL_s_ctrl_axiReadSpecial_5 ||
	   WILL_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_5))
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 245, column 18: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_s_ctrl_axiReadSpecial_4,\n  RL_s_ctrl_axiReadSpecialIsHandled_4] and [RL_s_ctrl_axiReadSpecial_5,\n  RL_s_ctrl_axiReadSpecialIsHandled_5] ) fired in the same clock cycle.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if ((WILL_FIRE_RL_s_ctrl_axiReadSpecial ||
	   WILL_FIRE_RL_s_ctrl_axiReadSpecialIsHandled) &&
	  (WILL_FIRE_RL_s_ctrl_axiReadSpecial_1 ||
	   WILL_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_1 ||
	   WILL_FIRE_RL_s_ctrl_axiReadSpecial_2 ||
	   WILL_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_2 ||
	   WILL_FIRE_RL_s_ctrl_axiReadSpecial_3 ||
	   WILL_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_3 ||
	   WILL_FIRE_RL_s_ctrl_axiReadSpecial_4 ||
	   WILL_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_4 ||
	   WILL_FIRE_RL_s_ctrl_axiReadSpecial_5 ||
	   WILL_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_5))
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 245, column 18: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_s_ctrl_axiReadSpecial,\n  RL_s_ctrl_axiReadSpecialIsHandled] and [RL_s_ctrl_axiReadSpecial_1,\n  RL_s_ctrl_axiReadSpecialIsHandled_1, RL_s_ctrl_axiReadSpecial_2,\n  RL_s_ctrl_axiReadSpecialIsHandled_2, RL_s_ctrl_axiReadSpecial_3,\n  RL_s_ctrl_axiReadSpecialIsHandled_3, RL_s_ctrl_axiReadSpecial_4,\n  RL_s_ctrl_axiReadSpecialIsHandled_4, RL_s_ctrl_axiReadSpecial_5,\n  RL_s_ctrl_axiReadSpecialIsHandled_5] ) fired in the same clock cycle.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if ((WILL_FIRE_RL_s_ctrl_axiReadSpecial ||
	   WILL_FIRE_RL_s_ctrl_axiReadSpecialIsHandled ||
	   WILL_FIRE_RL_s_ctrl_axiReadSpecial_1 ||
	   WILL_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_1 ||
	   WILL_FIRE_RL_s_ctrl_axiReadSpecial_2 ||
	   WILL_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_2 ||
	   WILL_FIRE_RL_s_ctrl_axiReadSpecial_3 ||
	   WILL_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_3 ||
	   WILL_FIRE_RL_s_ctrl_axiReadSpecial_4 ||
	   WILL_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_4 ||
	   WILL_FIRE_RL_s_ctrl_axiReadSpecial_5 ||
	   WILL_FIRE_RL_s_ctrl_axiReadSpecialIsHandled_5) &&
	  WILL_FIRE_RL_s_ctrl_axiReadFallback)
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 245, column 18: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_s_ctrl_axiReadSpecial,\n  RL_s_ctrl_axiReadSpecialIsHandled, RL_s_ctrl_axiReadSpecial_1,\n  RL_s_ctrl_axiReadSpecialIsHandled_1, RL_s_ctrl_axiReadSpecial_2,\n  RL_s_ctrl_axiReadSpecialIsHandled_2, RL_s_ctrl_axiReadSpecial_3,\n  RL_s_ctrl_axiReadSpecialIsHandled_3, RL_s_ctrl_axiReadSpecial_4,\n  RL_s_ctrl_axiReadSpecialIsHandled_4, RL_s_ctrl_axiReadSpecial_5,\n  RL_s_ctrl_axiReadSpecialIsHandled_5] and [RL_s_ctrl_axiReadFallback] ) fired\n  in the same clock cycle.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled_1 &&
	  WILL_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled)
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 345, column 18: (R0002)\n  Conflict-free rules RL_s_ctrl_1_axiWriteSpecialIsHandled_1 and\n  RL_s_ctrl_1_axiWriteSpecialIsHandled called conflicting methods wset and\n  wset of module instance s_ctrl_writeIsHandled.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled_1 &&
	  WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial &&
	  s_ctrl_writeSlave_in$EMPTY_N)
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 345, column 18: (R0002)\n  Conflict-free rules RL_s_ctrl_1_axiWriteSpecialIsHandled_1 and\n  RL_s_ctrl_1_axiWriteSpecial called conflicting methods first and deq of\n  module instance s_ctrl_writeSlave_in.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_1 &&
	  WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial)
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 334, column 18: (R0002)\n  Conflict-free rules RL_s_ctrl_1_axiWriteSpecial_1 and\n  RL_s_ctrl_1_axiWriteSpecial called conflicting methods first and deq of\n  module instance s_ctrl_writeSlave_in.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_1 &&
	  WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial)
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 334, column 18: (R0002)\n  Conflict-free rules RL_s_ctrl_1_axiWriteSpecial_1 and\n  RL_s_ctrl_1_axiWriteSpecial called conflicting methods deq and deq of module\n  instance s_ctrl_writeSlave_in.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_1 &&
	  WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial)
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 334, column 18: (R0002)\n  Conflict-free rules RL_s_ctrl_1_axiWriteSpecial_1 and\n  RL_s_ctrl_1_axiWriteSpecial called conflicting methods enq and enq of module\n  instance s_ctrl_writeSlave_out.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled_2 &&
	  WILL_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled_1)
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 345, column 18: (R0002)\n  Conflict-free rules RL_s_ctrl_1_axiWriteSpecialIsHandled_2 and\n  RL_s_ctrl_1_axiWriteSpecialIsHandled_1 called conflicting methods wset and\n  wset of module instance s_ctrl_writeIsHandled.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled_2 &&
	  WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_1 &&
	  s_ctrl_writeSlave_in$EMPTY_N)
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 345, column 18: (R0002)\n  Conflict-free rules RL_s_ctrl_1_axiWriteSpecialIsHandled_2 and\n  RL_s_ctrl_1_axiWriteSpecial_1 called conflicting methods first and deq of\n  module instance s_ctrl_writeSlave_in.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled_2 &&
	  WILL_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled)
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 345, column 18: (R0002)\n  Conflict-free rules RL_s_ctrl_1_axiWriteSpecialIsHandled_2 and\n  RL_s_ctrl_1_axiWriteSpecialIsHandled called conflicting methods wset and\n  wset of module instance s_ctrl_writeIsHandled.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled_2 &&
	  WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial &&
	  s_ctrl_writeSlave_in$EMPTY_N)
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 345, column 18: (R0002)\n  Conflict-free rules RL_s_ctrl_1_axiWriteSpecialIsHandled_2 and\n  RL_s_ctrl_1_axiWriteSpecial called conflicting methods first and deq of\n  module instance s_ctrl_writeSlave_in.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_2 &&
	  WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_1)
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 334, column 18: (R0002)\n  Conflict-free rules RL_s_ctrl_1_axiWriteSpecial_2 and\n  RL_s_ctrl_1_axiWriteSpecial_1 called conflicting methods first and deq of\n  module instance s_ctrl_writeSlave_in.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_2 &&
	  WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_1)
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 334, column 18: (R0002)\n  Conflict-free rules RL_s_ctrl_1_axiWriteSpecial_2 and\n  RL_s_ctrl_1_axiWriteSpecial_1 called conflicting methods deq and deq of\n  module instance s_ctrl_writeSlave_in.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_2 &&
	  WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_1)
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 334, column 18: (R0002)\n  Conflict-free rules RL_s_ctrl_1_axiWriteSpecial_2 and\n  RL_s_ctrl_1_axiWriteSpecial_1 called conflicting methods enq and enq of\n  module instance s_ctrl_writeSlave_out.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_2 &&
	  WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial)
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 334, column 18: (R0002)\n  Conflict-free rules RL_s_ctrl_1_axiWriteSpecial_2 and\n  RL_s_ctrl_1_axiWriteSpecial called conflicting methods first and deq of\n  module instance s_ctrl_writeSlave_in.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_2 &&
	  WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial)
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 334, column 18: (R0002)\n  Conflict-free rules RL_s_ctrl_1_axiWriteSpecial_2 and\n  RL_s_ctrl_1_axiWriteSpecial called conflicting methods deq and deq of module\n  instance s_ctrl_writeSlave_in.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_2 &&
	  WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial)
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 334, column 18: (R0002)\n  Conflict-free rules RL_s_ctrl_1_axiWriteSpecial_2 and\n  RL_s_ctrl_1_axiWriteSpecial called conflicting methods enq and enq of module\n  instance s_ctrl_writeSlave_out.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled_3 &&
	  WILL_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled_2)
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 345, column 18: (R0002)\n  Conflict-free rules RL_s_ctrl_1_axiWriteSpecialIsHandled_3 and\n  RL_s_ctrl_1_axiWriteSpecialIsHandled_2 called conflicting methods wset and\n  wset of module instance s_ctrl_writeIsHandled.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled_3 &&
	  WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_2 &&
	  s_ctrl_writeSlave_in$EMPTY_N)
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 345, column 18: (R0002)\n  Conflict-free rules RL_s_ctrl_1_axiWriteSpecialIsHandled_3 and\n  RL_s_ctrl_1_axiWriteSpecial_2 called conflicting methods first and deq of\n  module instance s_ctrl_writeSlave_in.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled_3 &&
	  WILL_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled_1)
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 345, column 18: (R0002)\n  Conflict-free rules RL_s_ctrl_1_axiWriteSpecialIsHandled_3 and\n  RL_s_ctrl_1_axiWriteSpecialIsHandled_1 called conflicting methods wset and\n  wset of module instance s_ctrl_writeIsHandled.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled_3 &&
	  WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_1 &&
	  s_ctrl_writeSlave_in$EMPTY_N)
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 345, column 18: (R0002)\n  Conflict-free rules RL_s_ctrl_1_axiWriteSpecialIsHandled_3 and\n  RL_s_ctrl_1_axiWriteSpecial_1 called conflicting methods first and deq of\n  module instance s_ctrl_writeSlave_in.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled_3 &&
	  WILL_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled)
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 345, column 18: (R0002)\n  Conflict-free rules RL_s_ctrl_1_axiWriteSpecialIsHandled_3 and\n  RL_s_ctrl_1_axiWriteSpecialIsHandled called conflicting methods wset and\n  wset of module instance s_ctrl_writeIsHandled.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled_3 &&
	  WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial &&
	  s_ctrl_writeSlave_in$EMPTY_N)
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 345, column 18: (R0002)\n  Conflict-free rules RL_s_ctrl_1_axiWriteSpecialIsHandled_3 and\n  RL_s_ctrl_1_axiWriteSpecial called conflicting methods first and deq of\n  module instance s_ctrl_writeSlave_in.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_3 &&
	  WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_2)
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 334, column 18: (R0002)\n  Conflict-free rules RL_s_ctrl_1_axiWriteSpecial_3 and\n  RL_s_ctrl_1_axiWriteSpecial_2 called conflicting methods first and deq of\n  module instance s_ctrl_writeSlave_in.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_3 &&
	  WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_2)
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 334, column 18: (R0002)\n  Conflict-free rules RL_s_ctrl_1_axiWriteSpecial_3 and\n  RL_s_ctrl_1_axiWriteSpecial_2 called conflicting methods deq and deq of\n  module instance s_ctrl_writeSlave_in.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_3 &&
	  WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_2)
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 334, column 18: (R0002)\n  Conflict-free rules RL_s_ctrl_1_axiWriteSpecial_3 and\n  RL_s_ctrl_1_axiWriteSpecial_2 called conflicting methods enq and enq of\n  module instance s_ctrl_writeSlave_out.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_3 &&
	  WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_1)
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 334, column 18: (R0002)\n  Conflict-free rules RL_s_ctrl_1_axiWriteSpecial_3 and\n  RL_s_ctrl_1_axiWriteSpecial_1 called conflicting methods first and deq of\n  module instance s_ctrl_writeSlave_in.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_3 &&
	  WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_1)
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 334, column 18: (R0002)\n  Conflict-free rules RL_s_ctrl_1_axiWriteSpecial_3 and\n  RL_s_ctrl_1_axiWriteSpecial_1 called conflicting methods deq and deq of\n  module instance s_ctrl_writeSlave_in.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_3 &&
	  WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_1)
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 334, column 18: (R0002)\n  Conflict-free rules RL_s_ctrl_1_axiWriteSpecial_3 and\n  RL_s_ctrl_1_axiWriteSpecial_1 called conflicting methods enq and enq of\n  module instance s_ctrl_writeSlave_out.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_3 &&
	  WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial)
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 334, column 18: (R0002)\n  Conflict-free rules RL_s_ctrl_1_axiWriteSpecial_3 and\n  RL_s_ctrl_1_axiWriteSpecial called conflicting methods first and deq of\n  module instance s_ctrl_writeSlave_in.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_3 &&
	  WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial)
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 334, column 18: (R0002)\n  Conflict-free rules RL_s_ctrl_1_axiWriteSpecial_3 and\n  RL_s_ctrl_1_axiWriteSpecial called conflicting methods deq and deq of module\n  instance s_ctrl_writeSlave_in.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_3 &&
	  WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial)
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 334, column 18: (R0002)\n  Conflict-free rules RL_s_ctrl_1_axiWriteSpecial_3 and\n  RL_s_ctrl_1_axiWriteSpecial called conflicting methods enq and enq of module\n  instance s_ctrl_writeSlave_out.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled_4 &&
	  WILL_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled_3)
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 345, column 18: (R0002)\n  Conflict-free rules RL_s_ctrl_1_axiWriteSpecialIsHandled_4 and\n  RL_s_ctrl_1_axiWriteSpecialIsHandled_3 called conflicting methods wset and\n  wset of module instance s_ctrl_writeIsHandled.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled_4 &&
	  WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_3 &&
	  s_ctrl_writeSlave_in$EMPTY_N)
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 345, column 18: (R0002)\n  Conflict-free rules RL_s_ctrl_1_axiWriteSpecialIsHandled_4 and\n  RL_s_ctrl_1_axiWriteSpecial_3 called conflicting methods first and deq of\n  module instance s_ctrl_writeSlave_in.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled_4 &&
	  WILL_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled_2)
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 345, column 18: (R0002)\n  Conflict-free rules RL_s_ctrl_1_axiWriteSpecialIsHandled_4 and\n  RL_s_ctrl_1_axiWriteSpecialIsHandled_2 called conflicting methods wset and\n  wset of module instance s_ctrl_writeIsHandled.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled_4 &&
	  WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_2 &&
	  s_ctrl_writeSlave_in$EMPTY_N)
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 345, column 18: (R0002)\n  Conflict-free rules RL_s_ctrl_1_axiWriteSpecialIsHandled_4 and\n  RL_s_ctrl_1_axiWriteSpecial_2 called conflicting methods first and deq of\n  module instance s_ctrl_writeSlave_in.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled_4 &&
	  WILL_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled_1)
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 345, column 18: (R0002)\n  Conflict-free rules RL_s_ctrl_1_axiWriteSpecialIsHandled_4 and\n  RL_s_ctrl_1_axiWriteSpecialIsHandled_1 called conflicting methods wset and\n  wset of module instance s_ctrl_writeIsHandled.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled_4 &&
	  WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_1 &&
	  s_ctrl_writeSlave_in$EMPTY_N)
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 345, column 18: (R0002)\n  Conflict-free rules RL_s_ctrl_1_axiWriteSpecialIsHandled_4 and\n  RL_s_ctrl_1_axiWriteSpecial_1 called conflicting methods first and deq of\n  module instance s_ctrl_writeSlave_in.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled_4 &&
	  WILL_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled)
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 345, column 18: (R0002)\n  Conflict-free rules RL_s_ctrl_1_axiWriteSpecialIsHandled_4 and\n  RL_s_ctrl_1_axiWriteSpecialIsHandled called conflicting methods wset and\n  wset of module instance s_ctrl_writeIsHandled.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_s_ctrl_1_axiWriteSpecialIsHandled_4 &&
	  WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial &&
	  s_ctrl_writeSlave_in$EMPTY_N)
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 345, column 18: (R0002)\n  Conflict-free rules RL_s_ctrl_1_axiWriteSpecialIsHandled_4 and\n  RL_s_ctrl_1_axiWriteSpecial called conflicting methods first and deq of\n  module instance s_ctrl_writeSlave_in.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_4 &&
	  WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_3)
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 334, column 18: (R0002)\n  Conflict-free rules RL_s_ctrl_1_axiWriteSpecial_4 and\n  RL_s_ctrl_1_axiWriteSpecial_3 called conflicting methods first and deq of\n  module instance s_ctrl_writeSlave_in.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_4 &&
	  WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_3)
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 334, column 18: (R0002)\n  Conflict-free rules RL_s_ctrl_1_axiWriteSpecial_4 and\n  RL_s_ctrl_1_axiWriteSpecial_3 called conflicting methods deq and deq of\n  module instance s_ctrl_writeSlave_in.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_4 &&
	  WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_3)
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 334, column 18: (R0002)\n  Conflict-free rules RL_s_ctrl_1_axiWriteSpecial_4 and\n  RL_s_ctrl_1_axiWriteSpecial_3 called conflicting methods enq and enq of\n  module instance s_ctrl_writeSlave_out.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_4 &&
	  WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_2)
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 334, column 18: (R0002)\n  Conflict-free rules RL_s_ctrl_1_axiWriteSpecial_4 and\n  RL_s_ctrl_1_axiWriteSpecial_2 called conflicting methods first and deq of\n  module instance s_ctrl_writeSlave_in.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_4 &&
	  WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_2)
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 334, column 18: (R0002)\n  Conflict-free rules RL_s_ctrl_1_axiWriteSpecial_4 and\n  RL_s_ctrl_1_axiWriteSpecial_2 called conflicting methods deq and deq of\n  module instance s_ctrl_writeSlave_in.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_4 &&
	  WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_2)
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 334, column 18: (R0002)\n  Conflict-free rules RL_s_ctrl_1_axiWriteSpecial_4 and\n  RL_s_ctrl_1_axiWriteSpecial_2 called conflicting methods enq and enq of\n  module instance s_ctrl_writeSlave_out.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_4 &&
	  WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_1)
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 334, column 18: (R0002)\n  Conflict-free rules RL_s_ctrl_1_axiWriteSpecial_4 and\n  RL_s_ctrl_1_axiWriteSpecial_1 called conflicting methods first and deq of\n  module instance s_ctrl_writeSlave_in.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_4 &&
	  WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_1)
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 334, column 18: (R0002)\n  Conflict-free rules RL_s_ctrl_1_axiWriteSpecial_4 and\n  RL_s_ctrl_1_axiWriteSpecial_1 called conflicting methods deq and deq of\n  module instance s_ctrl_writeSlave_in.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_4 &&
	  WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_1)
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 334, column 18: (R0002)\n  Conflict-free rules RL_s_ctrl_1_axiWriteSpecial_4 and\n  RL_s_ctrl_1_axiWriteSpecial_1 called conflicting methods enq and enq of\n  module instance s_ctrl_writeSlave_out.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_4 &&
	  WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial)
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 334, column 18: (R0002)\n  Conflict-free rules RL_s_ctrl_1_axiWriteSpecial_4 and\n  RL_s_ctrl_1_axiWriteSpecial called conflicting methods first and deq of\n  module instance s_ctrl_writeSlave_in.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_4 &&
	  WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial)
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 334, column 18: (R0002)\n  Conflict-free rules RL_s_ctrl_1_axiWriteSpecial_4 and\n  RL_s_ctrl_1_axiWriteSpecial called conflicting methods deq and deq of module\n  instance s_ctrl_writeSlave_in.\n");
    if (aresetn != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial_4 &&
	  WILL_FIRE_RL_s_ctrl_1_axiWriteSpecial)
	$display("Error: \"/scratch/tk/NVMe/NVMEReader/libraries/BlueAXI/src/GenericAxi4LiteSlave.bsv\", line 334, column 18: (R0002)\n  Conflict-free rules RL_s_ctrl_1_axiWriteSpecial_4 and\n  RL_s_ctrl_1_axiWriteSpecial called conflicting methods enq and enq of module\n  instance s_ctrl_writeSlave_out.\n");
  end
  // synopsys translate_on
endmodule  // mkNvmeStreamerUram

