Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Apr 17 16:25:49 2018
| Host         : lab229g running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file vga_ctrl_timing_summary_routed.rpt -rpx vga_ctrl_timing_summary_routed.rpx
| Design       : vga_ctrl
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.857        0.000                      0                  367        0.147        0.000                      0                  367        3.000        0.000                       0                   187  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        3.857        0.000                      0                  367        0.147        0.000                      0                  367        4.130        0.000                       0                   183  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.857ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.857ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/periodic_check_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_MouseCtl/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.328ns  (logic 1.606ns (30.145%)  route 3.722ns (69.855%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 7.832 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=181, routed)         1.706    -0.834    Inst_MouseCtl/clk_out1
    SLICE_X81Y110        FDRE                                         r  Inst_MouseCtl/periodic_check_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.415 f  Inst_MouseCtl/periodic_check_cnt_reg[5]/Q
                         net (fo=2, routed)           1.011     0.595    Inst_MouseCtl/periodic_check_cnt[5]
    SLICE_X81Y110        LUT4 (Prop_lut4_I0_O)        0.299     0.894 r  Inst_MouseCtl/periodic_check_cnt[0]_i_7/O
                         net (fo=1, routed)           0.800     1.694    Inst_MouseCtl/periodic_check_cnt[0]_i_7_n_0
    SLICE_X81Y112        LUT6 (Prop_lut6_I4_O)        0.124     1.818 r  Inst_MouseCtl/periodic_check_cnt[0]_i_2/O
                         net (fo=4, routed)           0.707     2.525    Inst_MouseCtl/periodic_check_cnt[0]_i_2_n_0
    SLICE_X81Y109        LUT2 (Prop_lut2_I0_O)        0.124     2.649 r  Inst_MouseCtl/periodic_check_cnt[25]_i_2/O
                         net (fo=35, routed)          0.771     3.420    Inst_MouseCtl/Inst_Ps2Interface/periodic_check_cnt_reg[0]
    SLICE_X83Y106        LUT6 (Prop_lut6_I0_O)        0.124     3.544 r  Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[2]_i_12/O
                         net (fo=1, routed)           0.000     3.544    Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[2]_i_12_n_0
    SLICE_X83Y106        MUXF7 (Prop_muxf7_I1_O)      0.217     3.761 r  Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[2]_i_5/O
                         net (fo=1, routed)           0.434     4.194    Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[2]_i_5_n_0
    SLICE_X82Y106        LUT6 (Prop_lut6_I5_O)        0.299     4.493 r  Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     4.493    Inst_MouseCtl/Inst_Ps2Interface_n_6
    SLICE_X82Y106        FDRE                                         r  Inst_MouseCtl/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK_I (IN)
                         net (fo=0)                   0.000     9.259    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.832    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=181, routed)         1.594     7.832    Inst_MouseCtl/clk_out1
    SLICE_X82Y106        FDRE                                         r  Inst_MouseCtl/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.560     8.392    
                         clock uncertainty           -0.072     8.320    
    SLICE_X82Y106        FDRE (Setup_fdre_C_D)        0.031     8.351    Inst_MouseCtl/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.351    
                         arrival time                          -4.493    
  -------------------------------------------------------------------
                         slack                                  3.857    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_MouseCtl/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 1.515ns (28.266%)  route 3.845ns (71.734%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 7.824 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=181, routed)         1.714    -0.826    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X82Y104        FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/Q
                         net (fo=4, routed)           0.978     0.608    Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg_n_0_[3]
    SLICE_X84Y104        LUT4 (Prop_lut4_I1_O)        0.124     0.732 r  Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[3]_i_7/O
                         net (fo=2, routed)           0.656     1.388    Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[3]_i_7_n_0
    SLICE_X85Y104        LUT5 (Prop_lut5_I0_O)        0.152     1.540 r  Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[3]_i_4__0/O
                         net (fo=10, routed)          0.664     2.204    Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[3]_i_4__0_n_0
    SLICE_X82Y104        LUT5 (Prop_lut5_I1_O)        0.326     2.530 r  Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[1]_i_11/O
                         net (fo=1, routed)           0.433     2.963    Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[1]_i_11_n_0
    SLICE_X82Y104        LUT6 (Prop_lut6_I0_O)        0.124     3.087 r  Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[1]_i_5__0/O
                         net (fo=1, routed)           1.114     4.201    Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[1]_i_5__0_n_0
    SLICE_X80Y107        LUT6 (Prop_lut6_I1_O)        0.124     4.325 r  Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.000     4.325    Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[1]_i_2_n_0
    SLICE_X80Y107        MUXF7 (Prop_muxf7_I0_O)      0.209     4.534 r  Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.534    Inst_MouseCtl/Inst_Ps2Interface_n_5
    SLICE_X80Y107        FDRE                                         r  Inst_MouseCtl/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK_I (IN)
                         net (fo=0)                   0.000     9.259    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.832    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=181, routed)         1.586     7.824    Inst_MouseCtl/clk_out1
    SLICE_X80Y107        FDRE                                         r  Inst_MouseCtl/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.560     8.384    
                         clock uncertainty           -0.072     8.312    
    SLICE_X80Y107        FDRE (Setup_fdre_C_D)        0.113     8.425    Inst_MouseCtl/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.425    
                         arrival time                          -4.534    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             4.026ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/periodic_check_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_MouseCtl/FSM_sequential_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 1.606ns (30.784%)  route 3.611ns (69.216%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.825 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=181, routed)         1.706    -0.834    Inst_MouseCtl/clk_out1
    SLICE_X81Y110        FDRE                                         r  Inst_MouseCtl/periodic_check_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.415 f  Inst_MouseCtl/periodic_check_cnt_reg[5]/Q
                         net (fo=2, routed)           1.011     0.595    Inst_MouseCtl/periodic_check_cnt[5]
    SLICE_X81Y110        LUT4 (Prop_lut4_I0_O)        0.299     0.894 r  Inst_MouseCtl/periodic_check_cnt[0]_i_7/O
                         net (fo=1, routed)           0.800     1.694    Inst_MouseCtl/periodic_check_cnt[0]_i_7_n_0
    SLICE_X81Y112        LUT6 (Prop_lut6_I4_O)        0.124     1.818 r  Inst_MouseCtl/periodic_check_cnt[0]_i_2/O
                         net (fo=4, routed)           0.707     2.525    Inst_MouseCtl/periodic_check_cnt[0]_i_2_n_0
    SLICE_X81Y109        LUT2 (Prop_lut2_I0_O)        0.124     2.649 r  Inst_MouseCtl/periodic_check_cnt[25]_i_2/O
                         net (fo=35, routed)          0.657     3.306    Inst_MouseCtl/Inst_Ps2Interface/periodic_check_cnt_reg[0]
    SLICE_X79Y106        LUT6 (Prop_lut6_I4_O)        0.124     3.430 r  Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[4]_i_9/O
                         net (fo=1, routed)           0.000     3.430    Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[4]_i_9_n_0
    SLICE_X79Y106        MUXF7 (Prop_muxf7_I1_O)      0.217     3.647 r  Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[4]_i_4/O
                         net (fo=1, routed)           0.437     4.084    Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[4]_i_4_n_0
    SLICE_X80Y106        LUT5 (Prop_lut5_I4_O)        0.299     4.383 r  Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[4]_i_1/O
                         net (fo=1, routed)           0.000     4.383    Inst_MouseCtl/Inst_Ps2Interface_n_8
    SLICE_X80Y106        FDRE                                         r  Inst_MouseCtl/FSM_sequential_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK_I (IN)
                         net (fo=0)                   0.000     9.259    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.832    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=181, routed)         1.587     7.825    Inst_MouseCtl/clk_out1
    SLICE_X80Y106        FDRE                                         r  Inst_MouseCtl/FSM_sequential_state_reg[4]/C
                         clock pessimism              0.577     8.402    
                         clock uncertainty           -0.072     8.330    
    SLICE_X80Y106        FDRE (Setup_fdre_C_D)        0.079     8.409    Inst_MouseCtl/FSM_sequential_state_reg[4]
  -------------------------------------------------------------------
                         required time                          8.409    
                         arrival time                          -4.383    
  -------------------------------------------------------------------
                         slack                                  4.026    

Slack (MET) :             4.040ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/periodic_check_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_MouseCtl/FSM_sequential_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.178ns  (logic 1.426ns (27.542%)  route 3.752ns (72.458%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.831 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=181, routed)         1.706    -0.834    Inst_MouseCtl/clk_out1
    SLICE_X81Y110        FDRE                                         r  Inst_MouseCtl/periodic_check_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  Inst_MouseCtl/periodic_check_cnt_reg[5]/Q
                         net (fo=2, routed)           1.011     0.595    Inst_MouseCtl/periodic_check_cnt[5]
    SLICE_X81Y110        LUT4 (Prop_lut4_I0_O)        0.299     0.894 f  Inst_MouseCtl/periodic_check_cnt[0]_i_7/O
                         net (fo=1, routed)           0.800     1.694    Inst_MouseCtl/periodic_check_cnt[0]_i_7_n_0
    SLICE_X81Y112        LUT6 (Prop_lut6_I4_O)        0.124     1.818 f  Inst_MouseCtl/periodic_check_cnt[0]_i_2/O
                         net (fo=4, routed)           0.707     2.525    Inst_MouseCtl/periodic_check_cnt[0]_i_2_n_0
    SLICE_X81Y109        LUT2 (Prop_lut2_I0_O)        0.124     2.649 f  Inst_MouseCtl/periodic_check_cnt[25]_i_2/O
                         net (fo=35, routed)          0.737     3.386    Inst_MouseCtl/periodic_check_cnt[25]_i_2_n_0
    SLICE_X83Y107        LUT6 (Prop_lut6_I2_O)        0.124     3.510 r  Inst_MouseCtl/FSM_sequential_state[5]_i_5/O
                         net (fo=1, routed)           0.497     4.007    Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[0]_1
    SLICE_X82Y107        LUT6 (Prop_lut6_I5_O)        0.124     4.131 r  Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[5]_i_2/O
                         net (fo=1, routed)           0.000     4.131    Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[5]_i_2_n_0
    SLICE_X82Y107        MUXF7 (Prop_muxf7_I0_O)      0.212     4.343 r  Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     4.343    Inst_MouseCtl/Inst_Ps2Interface_n_9
    SLICE_X82Y107        FDRE                                         r  Inst_MouseCtl/FSM_sequential_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK_I (IN)
                         net (fo=0)                   0.000     9.259    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.832    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=181, routed)         1.593     7.831    Inst_MouseCtl/clk_out1
    SLICE_X82Y107        FDRE                                         r  Inst_MouseCtl/FSM_sequential_state_reg[5]/C
                         clock pessimism              0.560     8.391    
                         clock uncertainty           -0.072     8.319    
    SLICE_X82Y107        FDRE (Setup_fdre_C_D)        0.064     8.383    Inst_MouseCtl/FSM_sequential_state_reg[5]
  -------------------------------------------------------------------
                         required time                          8.383    
                         arrival time                          -4.343    
  -------------------------------------------------------------------
                         slack                                  4.040    

Slack (MET) :             4.144ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/periodic_check_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_MouseCtl/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.099ns  (logic 1.601ns (31.398%)  route 3.498ns (68.602%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.825 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=181, routed)         1.706    -0.834    Inst_MouseCtl/clk_out1
    SLICE_X81Y110        FDRE                                         r  Inst_MouseCtl/periodic_check_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.415 f  Inst_MouseCtl/periodic_check_cnt_reg[5]/Q
                         net (fo=2, routed)           1.011     0.595    Inst_MouseCtl/periodic_check_cnt[5]
    SLICE_X81Y110        LUT4 (Prop_lut4_I0_O)        0.299     0.894 r  Inst_MouseCtl/periodic_check_cnt[0]_i_7/O
                         net (fo=1, routed)           0.800     1.694    Inst_MouseCtl/periodic_check_cnt[0]_i_7_n_0
    SLICE_X81Y112        LUT6 (Prop_lut6_I4_O)        0.124     1.818 r  Inst_MouseCtl/periodic_check_cnt[0]_i_2/O
                         net (fo=4, routed)           0.707     2.525    Inst_MouseCtl/periodic_check_cnt[0]_i_2_n_0
    SLICE_X81Y109        LUT2 (Prop_lut2_I0_O)        0.124     2.649 r  Inst_MouseCtl/periodic_check_cnt[25]_i_2/O
                         net (fo=35, routed)          0.528     3.178    Inst_MouseCtl/Inst_Ps2Interface/periodic_check_cnt_reg[0]
    SLICE_X80Y106        LUT6 (Prop_lut6_I0_O)        0.124     3.302 r  Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[3]_i_6__0/O
                         net (fo=1, routed)           0.000     3.302    Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[3]_i_6__0_n_0
    SLICE_X80Y106        MUXF7 (Prop_muxf7_I1_O)      0.214     3.516 r  Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[3]_i_3/O
                         net (fo=1, routed)           0.452     3.968    Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[3]_i_3_n_0
    SLICE_X80Y106        LUT5 (Prop_lut5_I4_O)        0.297     4.265 r  Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[3]_i_1__0/O
                         net (fo=1, routed)           0.000     4.265    Inst_MouseCtl/Inst_Ps2Interface_n_7
    SLICE_X80Y106        FDRE                                         r  Inst_MouseCtl/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK_I (IN)
                         net (fo=0)                   0.000     9.259    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.832    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=181, routed)         1.587     7.825    Inst_MouseCtl/clk_out1
    SLICE_X80Y106        FDRE                                         r  Inst_MouseCtl/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.577     8.402    
                         clock uncertainty           -0.072     8.330    
    SLICE_X80Y106        FDRE (Setup_fdre_C_D)        0.079     8.409    Inst_MouseCtl/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.409    
                         arrival time                          -4.265    
  -------------------------------------------------------------------
                         slack                                  4.144    

Slack (MET) :             4.181ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_MouseCtl/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.987ns  (logic 1.538ns (30.840%)  route 3.449ns (69.160%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.825 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=181, routed)         1.714    -0.826    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X82Y104        FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/Q
                         net (fo=4, routed)           0.978     0.608    Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg_n_0_[3]
    SLICE_X84Y104        LUT4 (Prop_lut4_I1_O)        0.124     0.732 r  Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[3]_i_7/O
                         net (fo=2, routed)           0.656     1.388    Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[3]_i_7_n_0
    SLICE_X85Y104        LUT5 (Prop_lut5_I0_O)        0.152     1.540 r  Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[3]_i_4__0/O
                         net (fo=10, routed)          0.664     2.204    Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[3]_i_4__0_n_0
    SLICE_X82Y104        LUT5 (Prop_lut5_I1_O)        0.355     2.559 r  Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[0]_i_8/O
                         net (fo=1, routed)           0.501     3.060    Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[0]_i_8_n_0
    SLICE_X83Y104        LUT6 (Prop_lut6_I3_O)        0.327     3.387 r  Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[0]_i_4__0/O
                         net (fo=1, routed)           0.650     4.037    Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[0]_i_4__0_n_0
    SLICE_X81Y106        LUT6 (Prop_lut6_I3_O)        0.124     4.161 r  Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.161    Inst_MouseCtl/Inst_Ps2Interface_n_4
    SLICE_X81Y106        FDRE                                         r  Inst_MouseCtl/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK_I (IN)
                         net (fo=0)                   0.000     9.259    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.832    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=181, routed)         1.587     7.825    Inst_MouseCtl/clk_out1
    SLICE_X81Y106        FDRE                                         r  Inst_MouseCtl/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.560     8.385    
                         clock uncertainty           -0.072     8.313    
    SLICE_X81Y106        FDRE (Setup_fdre_C_D)        0.029     8.342    Inst_MouseCtl/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.342    
                         arrival time                          -4.161    
  -------------------------------------------------------------------
                         slack                                  4.181    

Slack (MET) :             4.198ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/periodic_check_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_MouseCtl/periodic_check_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.992ns  (logic 1.090ns (21.837%)  route 3.902ns (78.163%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 7.820 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=181, routed)         1.706    -0.834    Inst_MouseCtl/clk_out1
    SLICE_X81Y110        FDRE                                         r  Inst_MouseCtl/periodic_check_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.415 f  Inst_MouseCtl/periodic_check_cnt_reg[5]/Q
                         net (fo=2, routed)           1.011     0.595    Inst_MouseCtl/periodic_check_cnt[5]
    SLICE_X81Y110        LUT4 (Prop_lut4_I0_O)        0.299     0.894 r  Inst_MouseCtl/periodic_check_cnt[0]_i_7/O
                         net (fo=1, routed)           0.800     1.694    Inst_MouseCtl/periodic_check_cnt[0]_i_7_n_0
    SLICE_X81Y112        LUT6 (Prop_lut6_I4_O)        0.124     1.818 r  Inst_MouseCtl/periodic_check_cnt[0]_i_2/O
                         net (fo=4, routed)           0.707     2.525    Inst_MouseCtl/periodic_check_cnt[0]_i_2_n_0
    SLICE_X81Y109        LUT2 (Prop_lut2_I0_O)        0.124     2.649 r  Inst_MouseCtl/periodic_check_cnt[25]_i_2/O
                         net (fo=35, routed)          1.384     4.033    Inst_MouseCtl/periodic_check_cnt[25]_i_2_n_0
    SLICE_X81Y113        LUT2 (Prop_lut2_I0_O)        0.124     4.157 r  Inst_MouseCtl/periodic_check_cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     4.157    Inst_MouseCtl/periodic_check_cnt_1[19]
    SLICE_X81Y113        FDRE                                         r  Inst_MouseCtl/periodic_check_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK_I (IN)
                         net (fo=0)                   0.000     9.259    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.832    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=181, routed)         1.582     7.820    Inst_MouseCtl/clk_out1
    SLICE_X81Y113        FDRE                                         r  Inst_MouseCtl/periodic_check_cnt_reg[19]/C
                         clock pessimism              0.577     8.397    
                         clock uncertainty           -0.072     8.325    
    SLICE_X81Y113        FDRE (Setup_fdre_C_D)        0.031     8.356    Inst_MouseCtl/periodic_check_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          8.356    
                         arrival time                          -4.157    
  -------------------------------------------------------------------
                         slack                                  4.198    

Slack (MET) :             4.212ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/periodic_check_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_MouseCtl/periodic_check_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.022ns  (logic 1.120ns (22.304%)  route 3.902ns (77.696%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 7.820 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=181, routed)         1.706    -0.834    Inst_MouseCtl/clk_out1
    SLICE_X81Y110        FDRE                                         r  Inst_MouseCtl/periodic_check_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.415 f  Inst_MouseCtl/periodic_check_cnt_reg[5]/Q
                         net (fo=2, routed)           1.011     0.595    Inst_MouseCtl/periodic_check_cnt[5]
    SLICE_X81Y110        LUT4 (Prop_lut4_I0_O)        0.299     0.894 r  Inst_MouseCtl/periodic_check_cnt[0]_i_7/O
                         net (fo=1, routed)           0.800     1.694    Inst_MouseCtl/periodic_check_cnt[0]_i_7_n_0
    SLICE_X81Y112        LUT6 (Prop_lut6_I4_O)        0.124     1.818 r  Inst_MouseCtl/periodic_check_cnt[0]_i_2/O
                         net (fo=4, routed)           0.707     2.525    Inst_MouseCtl/periodic_check_cnt[0]_i_2_n_0
    SLICE_X81Y109        LUT2 (Prop_lut2_I0_O)        0.124     2.649 r  Inst_MouseCtl/periodic_check_cnt[25]_i_2/O
                         net (fo=35, routed)          1.384     4.033    Inst_MouseCtl/periodic_check_cnt[25]_i_2_n_0
    SLICE_X81Y113        LUT2 (Prop_lut2_I0_O)        0.154     4.187 r  Inst_MouseCtl/periodic_check_cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     4.187    Inst_MouseCtl/periodic_check_cnt_1[23]
    SLICE_X81Y113        FDRE                                         r  Inst_MouseCtl/periodic_check_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK_I (IN)
                         net (fo=0)                   0.000     9.259    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.832    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=181, routed)         1.582     7.820    Inst_MouseCtl/clk_out1
    SLICE_X81Y113        FDRE                                         r  Inst_MouseCtl/periodic_check_cnt_reg[23]/C
                         clock pessimism              0.577     8.397    
                         clock uncertainty           -0.072     8.325    
    SLICE_X81Y113        FDRE (Setup_fdre_C_D)        0.075     8.400    Inst_MouseCtl/periodic_check_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          8.400    
                         arrival time                          -4.187    
  -------------------------------------------------------------------
                         slack                                  4.212    

Slack (MET) :             4.319ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_MouseCtl/haswheel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.925ns  (logic 1.445ns (29.340%)  route 3.480ns (70.660%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 7.832 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=181, routed)         1.714    -0.826    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X85Y104        FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y104        FDRE (Prop_fdre_C_Q)         0.419    -0.407 f  Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[6]/Q
                         net (fo=3, routed)           0.685     0.278    Inst_MouseCtl/Inst_Ps2Interface/p_0_in
    SLICE_X85Y104        LUT4 (Prop_lut4_I0_O)        0.296     0.574 r  Inst_MouseCtl/Inst_Ps2Interface/haswheel_i_4/O
                         net (fo=3, routed)           0.672     1.246    Inst_MouseCtl/Inst_Ps2Interface/haswheel_i_4_n_0
    SLICE_X84Y104        LUT5 (Prop_lut5_I4_O)        0.124     1.370 r  Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[0]_i_6/O
                         net (fo=8, routed)           1.149     2.519    Inst_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[0]_i_6_n_0
    SLICE_X81Y106        LUT2 (Prop_lut2_I1_O)        0.150     2.669 r  Inst_MouseCtl/Inst_Ps2Interface/haswheel_i_5/O
                         net (fo=2, routed)           0.692     3.361    Inst_MouseCtl/Inst_Ps2Interface/haswheel2_out
    SLICE_X84Y104        LUT6 (Prop_lut6_I0_O)        0.332     3.693 r  Inst_MouseCtl/Inst_Ps2Interface/haswheel_i_3/O
                         net (fo=1, routed)           0.282     3.975    Inst_MouseCtl/Inst_Ps2Interface/haswheel_i_3_n_0
    SLICE_X84Y104        LUT5 (Prop_lut5_I2_O)        0.124     4.099 r  Inst_MouseCtl/Inst_Ps2Interface/haswheel_i_1/O
                         net (fo=1, routed)           0.000     4.099    Inst_MouseCtl/Inst_Ps2Interface_n_2
    SLICE_X84Y104        FDRE                                         r  Inst_MouseCtl/haswheel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK_I (IN)
                         net (fo=0)                   0.000     9.259    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.832    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=181, routed)         1.594     7.832    Inst_MouseCtl/clk_out1
    SLICE_X84Y104        FDRE                                         r  Inst_MouseCtl/haswheel_reg/C
                         clock pessimism              0.579     8.411    
                         clock uncertainty           -0.072     8.339    
    SLICE_X84Y104        FDRE (Setup_fdre_C_D)        0.079     8.418    Inst_MouseCtl/haswheel_reg
  -------------------------------------------------------------------
                         required time                          8.418    
                         arrival time                          -4.099    
  -------------------------------------------------------------------
                         slack                                  4.319    

Slack (MET) :             4.366ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/periodic_check_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_MouseCtl/periodic_check_cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.824ns  (logic 1.090ns (22.598%)  route 3.734ns (77.402%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 7.820 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=181, routed)         1.706    -0.834    Inst_MouseCtl/clk_out1
    SLICE_X81Y110        FDRE                                         r  Inst_MouseCtl/periodic_check_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.415 f  Inst_MouseCtl/periodic_check_cnt_reg[5]/Q
                         net (fo=2, routed)           1.011     0.595    Inst_MouseCtl/periodic_check_cnt[5]
    SLICE_X81Y110        LUT4 (Prop_lut4_I0_O)        0.299     0.894 r  Inst_MouseCtl/periodic_check_cnt[0]_i_7/O
                         net (fo=1, routed)           0.800     1.694    Inst_MouseCtl/periodic_check_cnt[0]_i_7_n_0
    SLICE_X81Y112        LUT6 (Prop_lut6_I4_O)        0.124     1.818 r  Inst_MouseCtl/periodic_check_cnt[0]_i_2/O
                         net (fo=4, routed)           0.707     2.525    Inst_MouseCtl/periodic_check_cnt[0]_i_2_n_0
    SLICE_X81Y109        LUT2 (Prop_lut2_I0_O)        0.124     2.649 r  Inst_MouseCtl/periodic_check_cnt[25]_i_2/O
                         net (fo=35, routed)          1.216     3.865    Inst_MouseCtl/periodic_check_cnt[25]_i_2_n_0
    SLICE_X81Y113        LUT2 (Prop_lut2_I0_O)        0.124     3.989 r  Inst_MouseCtl/periodic_check_cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     3.989    Inst_MouseCtl/periodic_check_cnt_1[18]
    SLICE_X81Y113        FDRE                                         r  Inst_MouseCtl/periodic_check_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK_I (IN)
                         net (fo=0)                   0.000     9.259    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.832    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=181, routed)         1.582     7.820    Inst_MouseCtl/clk_out1
    SLICE_X81Y113        FDRE                                         r  Inst_MouseCtl/periodic_check_cnt_reg[18]/C
                         clock pessimism              0.577     8.397    
                         clock uncertainty           -0.072     8.325    
    SLICE_X81Y113        FDRE (Setup_fdre_C_D)        0.031     8.356    Inst_MouseCtl/periodic_check_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          8.356    
                         arrival time                          -3.989    
  -------------------------------------------------------------------
                         slack                                  4.366    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/Inst_Ps2Interface/frame_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/frame_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.189ns (64.902%)  route 0.102ns (35.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=181, routed)         0.600    -0.564    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X85Y105        FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/frame_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  Inst_MouseCtl/Inst_Ps2Interface/frame_reg[10]/Q
                         net (fo=2, routed)           0.102    -0.321    Inst_MouseCtl/Inst_Ps2Interface/frame_reg_n_0_[10]
    SLICE_X84Y105        LUT3 (Prop_lut3_I2_O)        0.048    -0.273 r  Inst_MouseCtl/Inst_Ps2Interface/frame[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.273    Inst_MouseCtl/Inst_Ps2Interface/p_1_in[9]
    SLICE_X84Y105        FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=181, routed)         0.871    -0.801    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X84Y105        FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/frame_reg[9]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X84Y105        FDRE (Hold_fdre_C_D)         0.131    -0.420    Inst_MouseCtl/Inst_Ps2Interface/frame_reg[9]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            v_sync_reg_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=181, routed)         0.598    -0.566    pxl_clk
    SLICE_X1Y143         FDRE                                         r  v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  v_sync_reg_reg/Q
                         net (fo=1, routed)           0.122    -0.303    v_sync_reg
    SLICE_X0Y143         FDRE                                         r  v_sync_reg_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=181, routed)         0.871    -0.802    pxl_clk
    SLICE_X0Y143         FDRE                                         r  v_sync_reg_dly_reg/C
                         clock pessimism              0.249    -0.553    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.070    -0.483    v_sync_reg_dly_reg
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            h_sync_reg_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.567    pxl_clk
    SLICE_X3Y140         FDRE                                         r  h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  h_sync_reg_reg/Q
                         net (fo=1, routed)           0.116    -0.310    h_sync_reg
    SLICE_X2Y140         FDRE                                         r  h_sync_reg_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=181, routed)         0.870    -0.803    pxl_clk
    SLICE_X2Y140         FDRE                                         r  h_sync_reg_dly_reg/C
                         clock pessimism              0.249    -0.554    
    SLICE_X2Y140         FDRE (Hold_fdre_C_D)         0.059    -0.495    h_sync_reg_dly_reg
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/Inst_Ps2Interface/clk_inter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.567    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X89Y114        FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/clk_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  Inst_MouseCtl/Inst_Ps2Interface/clk_inter_reg/Q
                         net (fo=5, routed)           0.133    -0.294    Inst_MouseCtl/Inst_Ps2Interface/clk_inter
    SLICE_X88Y114        LUT6 (Prop_lut6_I0_O)        0.045    -0.249 r  Inst_MouseCtl/Inst_Ps2Interface/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    Inst_MouseCtl/Inst_Ps2Interface/clk_count[0]_i_1_n_0
    SLICE_X88Y114        FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=181, routed)         0.867    -0.805    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X88Y114        FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]/C
                         clock pessimism              0.251    -0.554    
    SLICE_X88Y114        FDRE (Hold_fdre_C_D)         0.120    -0.434    Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/Inst_Ps2Interface/clk_inter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.654%)  route 0.137ns (42.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.567    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X89Y114        FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/clk_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  Inst_MouseCtl/Inst_Ps2Interface/clk_inter_reg/Q
                         net (fo=5, routed)           0.137    -0.290    Inst_MouseCtl/Inst_Ps2Interface/clk_inter
    SLICE_X88Y114        LUT6 (Prop_lut6_I0_O)        0.045    -0.245 r  Inst_MouseCtl/Inst_Ps2Interface/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    Inst_MouseCtl/Inst_Ps2Interface/clk_count[1]_i_1_n_0
    SLICE_X88Y114        FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=181, routed)         0.867    -0.805    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X88Y114        FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[1]/C
                         clock pessimism              0.251    -0.554    
    SLICE_X88Y114        FDRE (Hold_fdre_C_D)         0.121    -0.433    Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.334%)  route 0.108ns (36.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=181, routed)         0.601    -0.563    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X86Y103        FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  Inst_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[1]/Q
                         net (fo=8, routed)           0.108    -0.314    Inst_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg__0[1]
    SLICE_X87Y103        LUT3 (Prop_lut3_I0_O)        0.045    -0.269 r  Inst_MouseCtl/Inst_Ps2Interface/delay_63clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    Inst_MouseCtl/Inst_Ps2Interface/plusOp__1[2]
    SLICE_X87Y103        FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=181, routed)         0.872    -0.800    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X87Y103        FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[2]/C
                         clock pessimism              0.250    -0.550    
    SLICE_X87Y103        FDRE (Hold_fdre_C_D)         0.091    -0.459    Inst_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/tx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/tx_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.718%)  route 0.115ns (38.282%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=181, routed)         0.600    -0.564    Inst_MouseCtl/clk_out1
    SLICE_X85Y106        FDRE                                         r  Inst_MouseCtl/tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  Inst_MouseCtl/tx_data_reg[6]/Q
                         net (fo=2, routed)           0.115    -0.308    Inst_MouseCtl/Inst_Ps2Interface/Q[6]
    SLICE_X85Y105        LUT5 (Prop_lut5_I2_O)        0.045    -0.263 r  Inst_MouseCtl/Inst_Ps2Interface/tx_parity_i_1/O
                         net (fo=1, routed)           0.000    -0.263    Inst_MouseCtl/Inst_Ps2Interface/tx_parity_i_1_n_0
    SLICE_X85Y105        FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/tx_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=181, routed)         0.871    -0.801    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X85Y105        FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/tx_parity_reg/C
                         clock pessimism              0.253    -0.548    
    SLICE_X85Y105        FDRE (Hold_fdre_C_D)         0.092    -0.456    Inst_MouseCtl/Inst_Ps2Interface/tx_parity_reg
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/Inst_Ps2Interface/frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.878%)  route 0.119ns (42.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=181, routed)         0.600    -0.564    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X84Y105        FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y105        FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  Inst_MouseCtl/Inst_Ps2Interface/frame_reg[4]/Q
                         net (fo=3, routed)           0.119    -0.281    Inst_MouseCtl/Inst_Ps2Interface/CONV_INTEGER[3]
    SLICE_X82Y104        FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=181, routed)         0.871    -0.801    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X82Y104        FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/C
                         clock pessimism              0.253    -0.548    
    SLICE_X82Y104        FDRE (Hold_fdre_C_D)         0.070    -0.478    Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/Inst_Ps2Interface/data_inter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.156%)  route 0.073ns (22.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=181, routed)         0.597    -0.567    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X88Y115        FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/data_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y115        FDRE (Prop_fdre_C_Q)         0.148    -0.419 r  Inst_MouseCtl/Inst_Ps2Interface/data_inter_reg/Q
                         net (fo=5, routed)           0.073    -0.346    Inst_MouseCtl/Inst_Ps2Interface/data_inter
    SLICE_X88Y115        LUT4 (Prop_lut4_I0_O)        0.098    -0.248 r  Inst_MouseCtl/Inst_Ps2Interface/ps2_data_clean_i_1/O
                         net (fo=1, routed)           0.000    -0.248    Inst_MouseCtl/Inst_Ps2Interface/ps2_data_clean_i_1_n_0
    SLICE_X88Y115        FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=181, routed)         0.866    -0.806    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X88Y115        FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/C
                         clock pessimism              0.239    -0.567    
    SLICE_X88Y115        FDRE (Hold_fdre_C_D)         0.121    -0.446    Inst_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/Inst_Ps2Interface/frame_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=181, routed)         0.600    -0.564    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X84Y105        FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/frame_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y105        FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  Inst_MouseCtl/Inst_Ps2Interface/frame_reg[1]/Q
                         net (fo=3, routed)           0.122    -0.278    Inst_MouseCtl/Inst_Ps2Interface/CONV_INTEGER[0]
    SLICE_X85Y104        FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=181, routed)         0.871    -0.801    Inst_MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X85Y104        FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[0]/C
                         clock pessimism              0.253    -0.548    
    SLICE_X85Y104        FDRE (Hold_fdre_C_D)         0.070    -0.478    Inst_MouseCtl/Inst_Ps2Interface/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y16   clk_wiz_0_inst/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X81Y106    Inst_MouseCtl/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X80Y107    Inst_MouseCtl/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X82Y106    Inst_MouseCtl/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X80Y106    Inst_MouseCtl/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X80Y106    Inst_MouseCtl/FSM_sequential_state_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X82Y107    Inst_MouseCtl/FSM_sequential_state_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X87Y105    Inst_MouseCtl/Inst_Ps2Interface/bit_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X87Y107    Inst_MouseCtl/Inst_Ps2Interface/bit_count_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X81Y106    Inst_MouseCtl/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X80Y107    Inst_MouseCtl/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X80Y107    Inst_MouseCtl/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X80Y106    Inst_MouseCtl/FSM_sequential_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X80Y106    Inst_MouseCtl/FSM_sequential_state_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X87Y105    Inst_MouseCtl/Inst_Ps2Interface/bit_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X88Y105    Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X88Y104    Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X88Y105    Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X88Y105    Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X82Y107    Inst_MouseCtl/FSM_sequential_state_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X88Y116    Inst_MouseCtl/Inst_Ps2Interface/data_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X88Y116    Inst_MouseCtl/Inst_Ps2Interface/data_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X88Y111    Inst_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X88Y110    Inst_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X88Y110    Inst_MouseCtl/Inst_Ps2Interface/delay_100us_count_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X81Y110    Inst_MouseCtl/periodic_check_cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X81Y111    Inst_MouseCtl/periodic_check_cnt_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X81Y110    Inst_MouseCtl/periodic_check_cnt_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X81Y110    Inst_MouseCtl/periodic_check_cnt_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_wiz_0_inst/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT



