\hypertarget{struct_i2_s___mem_map}{}\section{I2\+S\+\_\+\+Mem\+Map Struct Reference}
\label{struct_i2_s___mem_map}\index{I2\+S\+\_\+\+Mem\+Map@{I2\+S\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K70\+F12.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_i2_s___mem_map_a6a6cb435306769616551657a370e1aec}{T\+C\+S\+R}
\item 
uint32\+\_\+t \hyperlink{struct_i2_s___mem_map_a1e90b98887869de05cc981b80e2f50b4}{T\+C\+R1}
\item 
uint32\+\_\+t \hyperlink{struct_i2_s___mem_map_aa3e215825b6d333e5ee6ef35541b0474}{T\+C\+R2}
\item 
uint32\+\_\+t \hyperlink{struct_i2_s___mem_map_a98ceb21993839e209a3634870391b6a7}{T\+C\+R3}
\item 
uint32\+\_\+t \hyperlink{struct_i2_s___mem_map_a933a94f14922497e04bd3178585e6288}{T\+C\+R4}
\item 
uint32\+\_\+t \hyperlink{struct_i2_s___mem_map_ac559d60e95112859062a4a5427ebbc61}{T\+C\+R5}
\item 
\hypertarget{struct_i2_s___mem_map_aad317e69764cd5352bf752ca2d522c23}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}8\mbox{]}\label{struct_i2_s___mem_map_aad317e69764cd5352bf752ca2d522c23}

\item 
uint32\+\_\+t \hyperlink{struct_i2_s___mem_map_afc89841d02aecd4cadeb60365f27db8d}{T\+D\+R} \mbox{[}2\mbox{]}
\item 
\hypertarget{struct_i2_s___mem_map_ae3c5b8217e73c0f13e9c9db831bb929d}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}24\mbox{]}\label{struct_i2_s___mem_map_ae3c5b8217e73c0f13e9c9db831bb929d}

\item 
uint32\+\_\+t \hyperlink{struct_i2_s___mem_map_a85e13567695b53facaafbfdde35b8b0c}{T\+F\+R} \mbox{[}2\mbox{]}
\item 
\hypertarget{struct_i2_s___mem_map_ac47844b50c99fef04a1d67835ed2a450}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+2} \mbox{[}24\mbox{]}\label{struct_i2_s___mem_map_ac47844b50c99fef04a1d67835ed2a450}

\item 
uint32\+\_\+t \hyperlink{struct_i2_s___mem_map_a52b2dd69044a5f8c990749c314664ae1}{T\+M\+R}
\item 
\hypertarget{struct_i2_s___mem_map_ad2e533cc0581714912a23fe357f30710}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+3} \mbox{[}28\mbox{]}\label{struct_i2_s___mem_map_ad2e533cc0581714912a23fe357f30710}

\item 
uint32\+\_\+t \hyperlink{struct_i2_s___mem_map_adf26fb4a1039d9061d9a23093e1624f5}{R\+C\+S\+R}
\item 
uint32\+\_\+t \hyperlink{struct_i2_s___mem_map_a260d1f4873f89a5072fce0812f479824}{R\+C\+R1}
\item 
uint32\+\_\+t \hyperlink{struct_i2_s___mem_map_a29720183f5d0741e5beeb4f68b1f3480}{R\+C\+R2}
\item 
uint32\+\_\+t \hyperlink{struct_i2_s___mem_map_ae96e284d7e6ec36cb87d0431588c489d}{R\+C\+R3}
\item 
uint32\+\_\+t \hyperlink{struct_i2_s___mem_map_af6f0d11fd84c4cb0be68adb569f3f578}{R\+C\+R4}
\item 
uint32\+\_\+t \hyperlink{struct_i2_s___mem_map_ada5677c98d1cf918e91389e40256159a}{R\+C\+R5}
\item 
\hypertarget{struct_i2_s___mem_map_a1a3d806cdbca3c5c69fec7b04bb36b82}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+4} \mbox{[}8\mbox{]}\label{struct_i2_s___mem_map_a1a3d806cdbca3c5c69fec7b04bb36b82}

\item 
uint32\+\_\+t \hyperlink{struct_i2_s___mem_map_a4bc0643c4d11f8c3db6275fdcc118d05}{R\+D\+R} \mbox{[}2\mbox{]}
\item 
\hypertarget{struct_i2_s___mem_map_a0b2b4f811c29a593eadf99fb5795f51a}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+5} \mbox{[}24\mbox{]}\label{struct_i2_s___mem_map_a0b2b4f811c29a593eadf99fb5795f51a}

\item 
uint32\+\_\+t \hyperlink{struct_i2_s___mem_map_ac7142d72a5d91e4b1b086c037d514559}{R\+F\+R} \mbox{[}2\mbox{]}
\item 
\hypertarget{struct_i2_s___mem_map_a074ecb0baa7a00e75cf9af330df13fae}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+6} \mbox{[}24\mbox{]}\label{struct_i2_s___mem_map_a074ecb0baa7a00e75cf9af330df13fae}

\item 
uint32\+\_\+t \hyperlink{struct_i2_s___mem_map_af8727047a9c7ea717dcfb8f94061b6a3}{R\+M\+R}
\item 
\hypertarget{struct_i2_s___mem_map_ae16cdca273359b0d3c23f95876f246b0}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+7} \mbox{[}28\mbox{]}\label{struct_i2_s___mem_map_ae16cdca273359b0d3c23f95876f246b0}

\item 
uint32\+\_\+t \hyperlink{struct_i2_s___mem_map_ae0d902ef484de4b08fb15ac3bb335cc4}{M\+C\+R}
\item 
uint32\+\_\+t \hyperlink{struct_i2_s___mem_map_a2c12ce85b2f95cc5f4f4cb594e1df7e0}{M\+D\+R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
I2\+S -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_i2_s___mem_map_ae0d902ef484de4b08fb15ac3bb335cc4}{}\index{I2\+S\+\_\+\+Mem\+Map@{I2\+S\+\_\+\+Mem\+Map}!M\+C\+R@{M\+C\+R}}
\index{M\+C\+R@{M\+C\+R}!I2\+S\+\_\+\+Mem\+Map@{I2\+S\+\_\+\+Mem\+Map}}
\subsubsection[{M\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t I2\+S\+\_\+\+Mem\+Map\+::\+M\+C\+R}\label{struct_i2_s___mem_map_ae0d902ef484de4b08fb15ac3bb335cc4}
S\+A\+I M\+C\+L\+K Control Register, offset\+: 0x100 \hypertarget{struct_i2_s___mem_map_a2c12ce85b2f95cc5f4f4cb594e1df7e0}{}\index{I2\+S\+\_\+\+Mem\+Map@{I2\+S\+\_\+\+Mem\+Map}!M\+D\+R@{M\+D\+R}}
\index{M\+D\+R@{M\+D\+R}!I2\+S\+\_\+\+Mem\+Map@{I2\+S\+\_\+\+Mem\+Map}}
\subsubsection[{M\+D\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t I2\+S\+\_\+\+Mem\+Map\+::\+M\+D\+R}\label{struct_i2_s___mem_map_a2c12ce85b2f95cc5f4f4cb594e1df7e0}
M\+C\+L\+K Divide Register, offset\+: 0x104 \hypertarget{struct_i2_s___mem_map_a260d1f4873f89a5072fce0812f479824}{}\index{I2\+S\+\_\+\+Mem\+Map@{I2\+S\+\_\+\+Mem\+Map}!R\+C\+R1@{R\+C\+R1}}
\index{R\+C\+R1@{R\+C\+R1}!I2\+S\+\_\+\+Mem\+Map@{I2\+S\+\_\+\+Mem\+Map}}
\subsubsection[{R\+C\+R1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t I2\+S\+\_\+\+Mem\+Map\+::\+R\+C\+R1}\label{struct_i2_s___mem_map_a260d1f4873f89a5072fce0812f479824}
S\+A\+I Receive Configuration 1 Register, offset\+: 0x84 \hypertarget{struct_i2_s___mem_map_a29720183f5d0741e5beeb4f68b1f3480}{}\index{I2\+S\+\_\+\+Mem\+Map@{I2\+S\+\_\+\+Mem\+Map}!R\+C\+R2@{R\+C\+R2}}
\index{R\+C\+R2@{R\+C\+R2}!I2\+S\+\_\+\+Mem\+Map@{I2\+S\+\_\+\+Mem\+Map}}
\subsubsection[{R\+C\+R2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t I2\+S\+\_\+\+Mem\+Map\+::\+R\+C\+R2}\label{struct_i2_s___mem_map_a29720183f5d0741e5beeb4f68b1f3480}
S\+A\+I Receive Configuration 2 Register, offset\+: 0x88 \hypertarget{struct_i2_s___mem_map_ae96e284d7e6ec36cb87d0431588c489d}{}\index{I2\+S\+\_\+\+Mem\+Map@{I2\+S\+\_\+\+Mem\+Map}!R\+C\+R3@{R\+C\+R3}}
\index{R\+C\+R3@{R\+C\+R3}!I2\+S\+\_\+\+Mem\+Map@{I2\+S\+\_\+\+Mem\+Map}}
\subsubsection[{R\+C\+R3}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t I2\+S\+\_\+\+Mem\+Map\+::\+R\+C\+R3}\label{struct_i2_s___mem_map_ae96e284d7e6ec36cb87d0431588c489d}
S\+A\+I Receive Configuration 3 Register, offset\+: 0x8\+C \hypertarget{struct_i2_s___mem_map_af6f0d11fd84c4cb0be68adb569f3f578}{}\index{I2\+S\+\_\+\+Mem\+Map@{I2\+S\+\_\+\+Mem\+Map}!R\+C\+R4@{R\+C\+R4}}
\index{R\+C\+R4@{R\+C\+R4}!I2\+S\+\_\+\+Mem\+Map@{I2\+S\+\_\+\+Mem\+Map}}
\subsubsection[{R\+C\+R4}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t I2\+S\+\_\+\+Mem\+Map\+::\+R\+C\+R4}\label{struct_i2_s___mem_map_af6f0d11fd84c4cb0be68adb569f3f578}
S\+A\+I Receive Configuration 4 Register, offset\+: 0x90 \hypertarget{struct_i2_s___mem_map_ada5677c98d1cf918e91389e40256159a}{}\index{I2\+S\+\_\+\+Mem\+Map@{I2\+S\+\_\+\+Mem\+Map}!R\+C\+R5@{R\+C\+R5}}
\index{R\+C\+R5@{R\+C\+R5}!I2\+S\+\_\+\+Mem\+Map@{I2\+S\+\_\+\+Mem\+Map}}
\subsubsection[{R\+C\+R5}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t I2\+S\+\_\+\+Mem\+Map\+::\+R\+C\+R5}\label{struct_i2_s___mem_map_ada5677c98d1cf918e91389e40256159a}
S\+A\+I Receive Configuration 5 Register, offset\+: 0x94 \hypertarget{struct_i2_s___mem_map_adf26fb4a1039d9061d9a23093e1624f5}{}\index{I2\+S\+\_\+\+Mem\+Map@{I2\+S\+\_\+\+Mem\+Map}!R\+C\+S\+R@{R\+C\+S\+R}}
\index{R\+C\+S\+R@{R\+C\+S\+R}!I2\+S\+\_\+\+Mem\+Map@{I2\+S\+\_\+\+Mem\+Map}}
\subsubsection[{R\+C\+S\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t I2\+S\+\_\+\+Mem\+Map\+::\+R\+C\+S\+R}\label{struct_i2_s___mem_map_adf26fb4a1039d9061d9a23093e1624f5}
S\+A\+I Receive Control Register, offset\+: 0x80 \hypertarget{struct_i2_s___mem_map_a4bc0643c4d11f8c3db6275fdcc118d05}{}\index{I2\+S\+\_\+\+Mem\+Map@{I2\+S\+\_\+\+Mem\+Map}!R\+D\+R@{R\+D\+R}}
\index{R\+D\+R@{R\+D\+R}!I2\+S\+\_\+\+Mem\+Map@{I2\+S\+\_\+\+Mem\+Map}}
\subsubsection[{R\+D\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t I2\+S\+\_\+\+Mem\+Map\+::\+R\+D\+R\mbox{[}2\mbox{]}}\label{struct_i2_s___mem_map_a4bc0643c4d11f8c3db6275fdcc118d05}
S\+A\+I Receive Data Register, array offset\+: 0x\+A0, array step\+: 0x4 \hypertarget{struct_i2_s___mem_map_ac7142d72a5d91e4b1b086c037d514559}{}\index{I2\+S\+\_\+\+Mem\+Map@{I2\+S\+\_\+\+Mem\+Map}!R\+F\+R@{R\+F\+R}}
\index{R\+F\+R@{R\+F\+R}!I2\+S\+\_\+\+Mem\+Map@{I2\+S\+\_\+\+Mem\+Map}}
\subsubsection[{R\+F\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t I2\+S\+\_\+\+Mem\+Map\+::\+R\+F\+R\mbox{[}2\mbox{]}}\label{struct_i2_s___mem_map_ac7142d72a5d91e4b1b086c037d514559}
S\+A\+I Receive F\+I\+F\+O Register, array offset\+: 0x\+C0, array step\+: 0x4 \hypertarget{struct_i2_s___mem_map_af8727047a9c7ea717dcfb8f94061b6a3}{}\index{I2\+S\+\_\+\+Mem\+Map@{I2\+S\+\_\+\+Mem\+Map}!R\+M\+R@{R\+M\+R}}
\index{R\+M\+R@{R\+M\+R}!I2\+S\+\_\+\+Mem\+Map@{I2\+S\+\_\+\+Mem\+Map}}
\subsubsection[{R\+M\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t I2\+S\+\_\+\+Mem\+Map\+::\+R\+M\+R}\label{struct_i2_s___mem_map_af8727047a9c7ea717dcfb8f94061b6a3}
S\+A\+I Receive Mask Register, offset\+: 0x\+E0 \hypertarget{struct_i2_s___mem_map_a1e90b98887869de05cc981b80e2f50b4}{}\index{I2\+S\+\_\+\+Mem\+Map@{I2\+S\+\_\+\+Mem\+Map}!T\+C\+R1@{T\+C\+R1}}
\index{T\+C\+R1@{T\+C\+R1}!I2\+S\+\_\+\+Mem\+Map@{I2\+S\+\_\+\+Mem\+Map}}
\subsubsection[{T\+C\+R1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t I2\+S\+\_\+\+Mem\+Map\+::\+T\+C\+R1}\label{struct_i2_s___mem_map_a1e90b98887869de05cc981b80e2f50b4}
S\+A\+I Transmit Configuration 1 Register, offset\+: 0x4 \hypertarget{struct_i2_s___mem_map_aa3e215825b6d333e5ee6ef35541b0474}{}\index{I2\+S\+\_\+\+Mem\+Map@{I2\+S\+\_\+\+Mem\+Map}!T\+C\+R2@{T\+C\+R2}}
\index{T\+C\+R2@{T\+C\+R2}!I2\+S\+\_\+\+Mem\+Map@{I2\+S\+\_\+\+Mem\+Map}}
\subsubsection[{T\+C\+R2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t I2\+S\+\_\+\+Mem\+Map\+::\+T\+C\+R2}\label{struct_i2_s___mem_map_aa3e215825b6d333e5ee6ef35541b0474}
S\+A\+I Transmit Configuration 2 Register, offset\+: 0x8 \hypertarget{struct_i2_s___mem_map_a98ceb21993839e209a3634870391b6a7}{}\index{I2\+S\+\_\+\+Mem\+Map@{I2\+S\+\_\+\+Mem\+Map}!T\+C\+R3@{T\+C\+R3}}
\index{T\+C\+R3@{T\+C\+R3}!I2\+S\+\_\+\+Mem\+Map@{I2\+S\+\_\+\+Mem\+Map}}
\subsubsection[{T\+C\+R3}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t I2\+S\+\_\+\+Mem\+Map\+::\+T\+C\+R3}\label{struct_i2_s___mem_map_a98ceb21993839e209a3634870391b6a7}
S\+A\+I Transmit Configuration 3 Register, offset\+: 0x\+C \hypertarget{struct_i2_s___mem_map_a933a94f14922497e04bd3178585e6288}{}\index{I2\+S\+\_\+\+Mem\+Map@{I2\+S\+\_\+\+Mem\+Map}!T\+C\+R4@{T\+C\+R4}}
\index{T\+C\+R4@{T\+C\+R4}!I2\+S\+\_\+\+Mem\+Map@{I2\+S\+\_\+\+Mem\+Map}}
\subsubsection[{T\+C\+R4}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t I2\+S\+\_\+\+Mem\+Map\+::\+T\+C\+R4}\label{struct_i2_s___mem_map_a933a94f14922497e04bd3178585e6288}
S\+A\+I Transmit Configuration 4 Register, offset\+: 0x10 \hypertarget{struct_i2_s___mem_map_ac559d60e95112859062a4a5427ebbc61}{}\index{I2\+S\+\_\+\+Mem\+Map@{I2\+S\+\_\+\+Mem\+Map}!T\+C\+R5@{T\+C\+R5}}
\index{T\+C\+R5@{T\+C\+R5}!I2\+S\+\_\+\+Mem\+Map@{I2\+S\+\_\+\+Mem\+Map}}
\subsubsection[{T\+C\+R5}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t I2\+S\+\_\+\+Mem\+Map\+::\+T\+C\+R5}\label{struct_i2_s___mem_map_ac559d60e95112859062a4a5427ebbc61}
S\+A\+I Transmit Configuration 5 Register, offset\+: 0x14 \hypertarget{struct_i2_s___mem_map_a6a6cb435306769616551657a370e1aec}{}\index{I2\+S\+\_\+\+Mem\+Map@{I2\+S\+\_\+\+Mem\+Map}!T\+C\+S\+R@{T\+C\+S\+R}}
\index{T\+C\+S\+R@{T\+C\+S\+R}!I2\+S\+\_\+\+Mem\+Map@{I2\+S\+\_\+\+Mem\+Map}}
\subsubsection[{T\+C\+S\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t I2\+S\+\_\+\+Mem\+Map\+::\+T\+C\+S\+R}\label{struct_i2_s___mem_map_a6a6cb435306769616551657a370e1aec}
S\+A\+I Transmit Control Register, offset\+: 0x0 \hypertarget{struct_i2_s___mem_map_afc89841d02aecd4cadeb60365f27db8d}{}\index{I2\+S\+\_\+\+Mem\+Map@{I2\+S\+\_\+\+Mem\+Map}!T\+D\+R@{T\+D\+R}}
\index{T\+D\+R@{T\+D\+R}!I2\+S\+\_\+\+Mem\+Map@{I2\+S\+\_\+\+Mem\+Map}}
\subsubsection[{T\+D\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t I2\+S\+\_\+\+Mem\+Map\+::\+T\+D\+R\mbox{[}2\mbox{]}}\label{struct_i2_s___mem_map_afc89841d02aecd4cadeb60365f27db8d}
S\+A\+I Transmit Data Register, array offset\+: 0x20, array step\+: 0x4 \hypertarget{struct_i2_s___mem_map_a85e13567695b53facaafbfdde35b8b0c}{}\index{I2\+S\+\_\+\+Mem\+Map@{I2\+S\+\_\+\+Mem\+Map}!T\+F\+R@{T\+F\+R}}
\index{T\+F\+R@{T\+F\+R}!I2\+S\+\_\+\+Mem\+Map@{I2\+S\+\_\+\+Mem\+Map}}
\subsubsection[{T\+F\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t I2\+S\+\_\+\+Mem\+Map\+::\+T\+F\+R\mbox{[}2\mbox{]}}\label{struct_i2_s___mem_map_a85e13567695b53facaafbfdde35b8b0c}
S\+A\+I Transmit F\+I\+F\+O Register, array offset\+: 0x40, array step\+: 0x4 \hypertarget{struct_i2_s___mem_map_a52b2dd69044a5f8c990749c314664ae1}{}\index{I2\+S\+\_\+\+Mem\+Map@{I2\+S\+\_\+\+Mem\+Map}!T\+M\+R@{T\+M\+R}}
\index{T\+M\+R@{T\+M\+R}!I2\+S\+\_\+\+Mem\+Map@{I2\+S\+\_\+\+Mem\+Map}}
\subsubsection[{T\+M\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t I2\+S\+\_\+\+Mem\+Map\+::\+T\+M\+R}\label{struct_i2_s___mem_map_a52b2dd69044a5f8c990749c314664ae1}
S\+A\+I Transmit Mask Register, offset\+: 0x60 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
D\+:/\+Embedded Software U\+S/es18aut13/\+Project/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k70_f12_8h}{M\+K70\+F12.\+h}\end{DoxyCompactItemize}
