# Synthesis constraints for FMVPU NetworkNode DSE
# Adapted from RegFileStudy: https://github.com/Pinata-Consulting/RegFileStudy

set clk_name clock
set clk_port_name clock
set clk_period 250

source $env(PLATFORM_DIR)/constraints.sdc