###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Sat Mar  5 13:55:59 2022
#  Design:            filter_top
#  Command:           timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix postCTS_hold -outDir ../Reports/1_Encounter/2H_postCTS
###############################################################
Path 1: MET Hold Check with Pin Del_Input_reg[0][4]/C 
Endpoint:   Del_Input_reg[0][4]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: in[4]                 (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.019
+ Hold                          0.088
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.107
  Arrival Time                 25.248
  Slack Time                   21.141
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | in[4]                 |   v   | in[4] |            |       |  25.000 |    3.859 | 
     | g77/AN                |   v   | in[4] | NO2I1_5VX1 | 0.000 |  25.000 |    3.859 | 
     | g77/Q                 |   v   | n_225 | NO2I1_5VX1 | 0.248 |  25.248 |    4.107 | 
     | Del_Input_reg[0][4]/D |   v   | n_225 | DFRQ_5VX1  | 0.000 |  25.248 |    4.107 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk         |           |       |   0.000 |   21.141 | 
     | clk__L1_I0/A          |   ^   | clk         | IN_5VX16  | 0.003 |   0.003 |   21.144 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0  | IN_5VX16  | 0.344 |   0.346 |   21.487 | 
     | clk__L2_I4/A          |   v   | clk__L1_N0  | IN_5VX16  | 0.008 |   0.354 |   21.495 | 
     | clk__L2_I4/Q          |   ^   | clk__L2_N4  | IN_5VX16  | 0.411 |   0.765 |   21.906 | 
     | clk__L3_I13/A         |   ^   | clk__L2_N4  | BU_5VX16  | 0.001 |   0.767 |   21.907 | 
     | clk__L3_I13/Q         |   ^   | clk__L3_N13 | BU_5VX16  | 0.237 |   1.003 |   22.144 | 
     | Del_Input_reg[0][4]/C |   ^   | clk__L3_N13 | DFRQ_5VX1 | 0.016 |   1.019 |   22.160 | 
     +--------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin Del_Input_reg[0][2]/C 
Endpoint:   Del_Input_reg[0][2]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: reset                 (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.019
+ Hold                          0.080
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.099
  Arrival Time                 25.242
  Slack Time                   21.143
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                 |   ^   | reset |            |       |  25.000 |    3.857 | 
     | g66/B                 |   ^   | reset | NO2I1_5VX1 | 0.062 |  25.062 |    3.919 | 
     | g66/Q                 |   v   | n_236 | NO2I1_5VX1 | 0.180 |  25.242 |    4.099 | 
     | Del_Input_reg[0][2]/D |   v   | n_236 | DFRQ_5VX1  | 0.000 |  25.242 |    4.099 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk         |           |       |   0.000 |   21.143 | 
     | clk__L1_I0/A          |   ^   | clk         | IN_5VX16  | 0.003 |   0.003 |   21.146 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0  | IN_5VX16  | 0.344 |   0.346 |   21.490 | 
     | clk__L2_I4/A          |   v   | clk__L1_N0  | IN_5VX16  | 0.008 |   0.354 |   21.498 | 
     | clk__L2_I4/Q          |   ^   | clk__L2_N4  | IN_5VX16  | 0.411 |   0.765 |   21.909 | 
     | clk__L3_I13/A         |   ^   | clk__L2_N4  | BU_5VX16  | 0.001 |   0.767 |   21.910 | 
     | clk__L3_I13/Q         |   ^   | clk__L3_N13 | BU_5VX16  | 0.237 |   1.003 |   22.147 | 
     | Del_Input_reg[0][2]/C |   ^   | clk__L3_N13 | DFRQ_5VX1 | 0.016 |   1.019 |   22.163 | 
     +--------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin Del_Input_reg[0][8]/C 
Endpoint:   Del_Input_reg[0][8]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: in[8]                 (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.006
+ Hold                          0.087
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.093
  Arrival Time                 25.245
  Slack Time                   21.152
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | in[8]                 |   v   | in[8] |            |       |  25.000 |    3.848 | 
     | g82/AN                |   v   | in[8] | NO2I1_5VX1 | 0.000 |  25.000 |    3.848 | 
     | g82/Q                 |   v   | n_220 | NO2I1_5VX1 | 0.245 |  25.245 |    4.093 | 
     | Del_Input_reg[0][8]/D |   v   | n_220 | DFRQ_5VX1  | 0.000 |  25.245 |    4.093 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |   21.152 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   21.155 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.344 |   0.346 |   21.498 | 
     | clk__L2_I1/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.008 |   0.354 |   21.506 | 
     | clk__L2_I1/Q          |   ^   | clk__L2_N1 | IN_5VX16  | 0.410 |   0.765 |   21.917 | 
     | clk__L3_I4/A          |   ^   | clk__L2_N1 | BU_5VX16  | 0.001 |   0.766 |   21.918 | 
     | clk__L3_I4/Q          |   ^   | clk__L3_N4 | BU_5VX16  | 0.230 |   0.995 |   22.147 | 
     | Del_Input_reg[0][8]/C |   ^   | clk__L3_N4 | DFRQ_5VX1 | 0.011 |   1.006 |   22.158 | 
     +-------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin Del_Input_reg[0][6]/C 
Endpoint:   Del_Input_reg[0][6]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: in[6]                 (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.012
+ Hold                          0.086
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.098
  Arrival Time                 25.254
  Slack Time                   21.156
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | in[6]                 |   v   | in[6] |            |       |  25.000 |    3.844 | 
     | g80/AN                |   v   | in[6] | NO2I1_5VX1 | 0.000 |  25.000 |    3.844 | 
     | g80/Q                 |   v   | n_222 | NO2I1_5VX1 | 0.254 |  25.254 |    4.098 | 
     | Del_Input_reg[0][6]/D |   v   | n_222 | DFRQ_5VX1  | 0.000 |  25.254 |    4.098 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk         |           |       |   0.000 |   21.156 | 
     | clk__L1_I0/A          |   ^   | clk         | IN_5VX16  | 0.003 |   0.003 |   21.158 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0  | IN_5VX16  | 0.344 |   0.346 |   21.502 | 
     | clk__L2_I4/A          |   v   | clk__L1_N0  | IN_5VX16  | 0.008 |   0.354 |   21.510 | 
     | clk__L2_I4/Q          |   ^   | clk__L2_N4  | IN_5VX16  | 0.411 |   0.765 |   21.921 | 
     | clk__L3_I11/A         |   ^   | clk__L2_N4  | BU_5VX16  | 0.002 |   0.767 |   21.923 | 
     | clk__L3_I11/Q         |   ^   | clk__L3_N11 | BU_5VX16  | 0.233 |   1.000 |   22.155 | 
     | Del_Input_reg[0][6]/C |   ^   | clk__L3_N11 | DFRQ_5VX1 | 0.013 |   1.012 |   22.168 | 
     +--------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin Del_Input_reg[0][0]/C 
Endpoint:   Del_Input_reg[0][0]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: reset                 (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.019
+ Hold                          0.078
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.097
  Arrival Time                 25.253
  Slack Time                   21.156
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                 |   ^   | reset |            |       |  25.000 |    3.844 | 
     | g67/B                 |   ^   | reset | NO2I1_5VX1 | 0.062 |  25.062 |    3.906 | 
     | g67/Q                 |   v   | n_235 | NO2I1_5VX1 | 0.191 |  25.253 |    4.097 | 
     | Del_Input_reg[0][0]/D |   v   | n_235 | DFRQ_5VX1  | 0.000 |  25.253 |    4.097 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk         |           |       |   0.000 |   21.156 | 
     | clk__L1_I0/A          |   ^   | clk         | IN_5VX16  | 0.003 |   0.003 |   21.158 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0  | IN_5VX16  | 0.344 |   0.346 |   21.502 | 
     | clk__L2_I4/A          |   v   | clk__L1_N0  | IN_5VX16  | 0.008 |   0.354 |   21.510 | 
     | clk__L2_I4/Q          |   ^   | clk__L2_N4  | IN_5VX16  | 0.411 |   0.765 |   21.921 | 
     | clk__L3_I13/A         |   ^   | clk__L2_N4  | BU_5VX16  | 0.001 |   0.767 |   21.922 | 
     | clk__L3_I13/Q         |   ^   | clk__L3_N13 | BU_5VX16  | 0.237 |   1.003 |   22.159 | 
     | Del_Input_reg[0][0]/C |   ^   | clk__L3_N13 | DFRQ_5VX1 | 0.016 |   1.019 |   22.175 | 
     +--------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin Del_Input_reg[0][1]/C 
Endpoint:   Del_Input_reg[0][1]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: reset                 (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.019
+ Hold                          0.078
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.097
  Arrival Time                 25.254
  Slack Time                   21.157
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                 |   ^   | reset |            |       |  25.000 |    3.843 | 
     | g74/B                 |   ^   | reset | NO2I1_5VX1 | 0.062 |  25.062 |    3.905 | 
     | g74/Q                 |   v   | n_228 | NO2I1_5VX1 | 0.192 |  25.254 |    4.097 | 
     | Del_Input_reg[0][1]/D |   v   | n_228 | DFRQ_5VX1  | 0.000 |  25.254 |    4.097 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk         |           |       |   0.000 |   21.157 | 
     | clk__L1_I0/A          |   ^   | clk         | IN_5VX16  | 0.003 |   0.003 |   21.160 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0  | IN_5VX16  | 0.344 |   0.346 |   21.503 | 
     | clk__L2_I4/A          |   v   | clk__L1_N0  | IN_5VX16  | 0.008 |   0.354 |   21.511 | 
     | clk__L2_I4/Q          |   ^   | clk__L2_N4  | IN_5VX16  | 0.411 |   0.765 |   21.922 | 
     | clk__L3_I13/A         |   ^   | clk__L2_N4  | BU_5VX16  | 0.001 |   0.767 |   21.923 | 
     | clk__L3_I13/Q         |   ^   | clk__L3_N13 | BU_5VX16  | 0.237 |   1.003 |   22.160 | 
     | Del_Input_reg[0][1]/C |   ^   | clk__L3_N13 | DFRQ_5VX1 | 0.016 |   1.019 |   22.176 | 
     +--------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin Del_Input_reg[0][10]/C 
Endpoint:   Del_Input_reg[0][10]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: in[10]                 (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.007
+ Hold                          0.086
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.092
  Arrival Time                 25.252
  Slack Time                   21.160
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net   |    Cell    | Delay | Arrival | Required | 
     |                        |       |        |            |       |  Time   |   Time   | 
     |------------------------+-------+--------+------------+-------+---------+----------| 
     | in[10]                 |   v   | in[10] |            |       |  25.000 |    3.840 | 
     | g73/AN                 |   v   | in[10] | NO2I1_5VX1 | 0.000 |  25.000 |    3.840 | 
     | g73/Q                  |   v   | n_229  | NO2I1_5VX1 | 0.252 |  25.252 |    4.092 | 
     | Del_Input_reg[0][10]/D |   v   | n_229  | DFRQ_5VX1  | 0.000 |  25.252 |    4.092 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                        |       |            |           |       |  Time   |   Time   | 
     |------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                    |   ^   | clk        |           |       |   0.000 |   21.160 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   21.163 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16  | 0.344 |   0.346 |   21.507 | 
     | clk__L2_I1/A           |   v   | clk__L1_N0 | IN_5VX16  | 0.008 |   0.354 |   21.515 | 
     | clk__L2_I1/Q           |   ^   | clk__L2_N1 | IN_5VX16  | 0.410 |   0.765 |   21.925 | 
     | clk__L3_I4/A           |   ^   | clk__L2_N1 | BU_5VX16  | 0.001 |   0.766 |   21.926 | 
     | clk__L3_I4/Q           |   ^   | clk__L3_N4 | BU_5VX16  | 0.230 |   0.995 |   22.156 | 
     | Del_Input_reg[0][10]/C |   ^   | clk__L3_N4 | DFRQ_5VX1 | 0.011 |   1.007 |   22.167 | 
     +--------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin Del_Input_reg[0][7]/C 
Endpoint:   Del_Input_reg[0][7]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: in[7]                 (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.011
+ Hold                          0.084
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.095
  Arrival Time                 25.264
  Slack Time                   21.168
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | in[7]                 |   v   | in[7] |            |       |  25.000 |    3.832 | 
     | g81/AN                |   v   | in[7] | NO2I1_5VX1 | 0.000 |  25.000 |    3.832 | 
     | g81/Q                 |   v   | n_221 | NO2I1_5VX1 | 0.264 |  25.264 |    4.095 | 
     | Del_Input_reg[0][7]/D |   v   | n_221 | DFRQ_5VX1  | 0.000 |  25.264 |    4.095 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk         |           |       |   0.000 |   21.168 | 
     | clk__L1_I0/A          |   ^   | clk         | IN_5VX16  | 0.003 |   0.003 |   21.171 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0  | IN_5VX16  | 0.344 |   0.346 |   21.515 | 
     | clk__L2_I4/A          |   v   | clk__L1_N0  | IN_5VX16  | 0.008 |   0.354 |   21.523 | 
     | clk__L2_I4/Q          |   ^   | clk__L2_N4  | IN_5VX16  | 0.411 |   0.765 |   21.934 | 
     | clk__L3_I12/A         |   ^   | clk__L2_N4  | BU_5VX16  | 0.002 |   0.767 |   21.935 | 
     | clk__L3_I12/Q         |   ^   | clk__L3_N12 | BU_5VX16  | 0.232 |   0.999 |   22.168 | 
     | Del_Input_reg[0][7]/C |   ^   | clk__L3_N12 | DFRQ_5VX1 | 0.012 |   1.011 |   22.180 | 
     +--------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin Del_Input_reg[0][3]/C 
Endpoint:   Del_Input_reg[0][3]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: in[3]                 (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.019
+ Hold                          0.084
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.103
  Arrival Time                 25.272
  Slack Time                   21.169
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | in[3]                 |   v   | in[3] |            |       |  25.000 |    3.831 | 
     | g76/AN                |   v   | in[3] | NO2I1_5VX1 | 0.000 |  25.000 |    3.831 | 
     | g76/Q                 |   v   | n_226 | NO2I1_5VX1 | 0.273 |  25.272 |    4.103 | 
     | Del_Input_reg[0][3]/D |   v   | n_226 | DFRQ_5VX1  | 0.000 |  25.272 |    4.103 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk         |           |       |   0.000 |   21.169 | 
     | clk__L1_I0/A          |   ^   | clk         | IN_5VX16  | 0.003 |   0.003 |   21.172 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0  | IN_5VX16  | 0.344 |   0.346 |   21.515 | 
     | clk__L2_I4/A          |   v   | clk__L1_N0  | IN_5VX16  | 0.008 |   0.354 |   21.523 | 
     | clk__L2_I4/Q          |   ^   | clk__L2_N4  | IN_5VX16  | 0.411 |   0.765 |   21.934 | 
     | clk__L3_I13/A         |   ^   | clk__L2_N4  | BU_5VX16  | 0.001 |   0.766 |   21.936 | 
     | clk__L3_I13/Q         |   ^   | clk__L3_N13 | BU_5VX16  | 0.237 |   1.003 |   22.172 | 
     | Del_Input_reg[0][3]/C |   ^   | clk__L3_N13 | DFRQ_5VX1 | 0.016 |   1.019 |   22.188 | 
     +--------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin Del_Input_reg[0][9]/C 
Endpoint:   Del_Input_reg[0][9]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: in[9]                 (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.001
+ Hold                          0.082
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.083
  Arrival Time                 25.268
  Slack Time                   21.185
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | in[9]                 |   v   | in[9] |            |       |  25.000 |    3.815 | 
     | g83/AN                |   v   | in[9] | NO2I1_5VX1 | 0.000 |  25.000 |    3.815 | 
     | g83/Q                 |   v   | n_219 | NO2I1_5VX1 | 0.268 |  25.268 |    4.083 | 
     | Del_Input_reg[0][9]/D |   v   | n_219 | DFRQ_5VX1  | 0.000 |  25.268 |    4.083 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |   21.185 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   21.188 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.344 |   0.346 |   21.531 | 
     | clk__L2_I1/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.008 |   0.354 |   21.539 | 
     | clk__L2_I1/Q          |   ^   | clk__L2_N1 | IN_5VX16  | 0.410 |   0.765 |   21.950 | 
     | clk__L3_I1/A          |   ^   | clk__L2_N1 | BU_5VX16  | 0.001 |   0.766 |   21.950 | 
     | clk__L3_I1/Q          |   ^   | clk__L3_N1 | BU_5VX16  | 0.226 |   0.992 |   22.177 | 
     | Del_Input_reg[0][9]/C |   ^   | clk__L3_N1 | DFRQ_5VX1 | 0.009 |   1.001 |   22.186 | 
     +-------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin Del_Input_reg[0][5]/C 
Endpoint:   Del_Input_reg[0][5]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: in[5]                 (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.012
+ Hold                          0.082
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.094
  Arrival Time                 25.280
  Slack Time                   21.186
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | in[5]                 |   v   | in[5] |            |       |  25.000 |    3.814 | 
     | g78/AN                |   v   | in[5] | NO2I1_5VX1 | 0.000 |  25.000 |    3.814 | 
     | g78/Q                 |   v   | n_224 | NO2I1_5VX1 | 0.280 |  25.280 |    4.094 | 
     | Del_Input_reg[0][5]/D |   v   | n_224 | DFRQ_5VX1  | 0.000 |  25.280 |    4.094 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk         |           |       |   0.000 |   21.186 | 
     | clk__L1_I0/A          |   ^   | clk         | IN_5VX16  | 0.003 |   0.003 |   21.188 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0  | IN_5VX16  | 0.344 |   0.346 |   21.532 | 
     | clk__L2_I4/A          |   v   | clk__L1_N0  | IN_5VX16  | 0.008 |   0.354 |   21.540 | 
     | clk__L2_I4/Q          |   ^   | clk__L2_N4  | IN_5VX16  | 0.411 |   0.765 |   21.951 | 
     | clk__L3_I11/A         |   ^   | clk__L2_N4  | BU_5VX16  | 0.002 |   0.767 |   21.953 | 
     | clk__L3_I11/Q         |   ^   | clk__L3_N11 | BU_5VX16  | 0.233 |   0.999 |   22.185 | 
     | Del_Input_reg[0][5]/C |   ^   | clk__L3_N11 | DFRQ_5VX1 | 0.013 |   1.012 |   22.198 | 
     +--------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][0]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][0]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.019
+ Hold                          0.093
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.112
  Arrival Time                 26.196
  Slack Time                   22.084
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    2.916 | 
     | FE_OFC4_reset/A                         |   ^   | reset                       | BU_5VX3    | 0.062 |  25.062 |    2.978 | 
     | FE_OFC4_reset/Q                         |   ^   | FE_OFN4_reset               | BU_5VX3    | 1.018 |  26.080 |    3.996 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1130/B          |   ^   | FE_OFN4_reset               | NO2I1_5VX1 | 0.021 |  26.101 |    4.017 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1130/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_11 | NO2I1_5VX1 | 0.095 |  26.196 |    4.112 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][0]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_11 | DFRQ_5VX1  | 0.000 |  26.196 |    4.112 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   22.084 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.003 |   0.003 |   22.087 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.344 |   0.346 |   22.431 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.008 |   0.354 |   22.438 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.411 |   0.765 |   22.850 | 
     | clk__L3_I13/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.001 |   0.767 |   22.851 | 
     | clk__L3_I13/Q                           |   ^   | clk__L3_N13 | BU_5VX16  | 0.237 |   1.003 |   23.088 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][0]/C |   ^   | clk__L3_N13 | DFRQ_5VX1 | 0.015 |   1.019 |   23.103 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][0]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][0]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.019
+ Hold                          0.093
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.113
  Arrival Time                 26.206
  Slack Time                   22.093
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    2.907 | 
     | FE_OFC4_reset/A                         |   ^   | reset                       | BU_5VX3    | 0.062 |  25.062 |    2.969 | 
     | FE_OFC4_reset/Q                         |   ^   | FE_OFN4_reset               | BU_5VX3    | 1.018 |  26.080 |    3.987 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1107/B          |   ^   | FE_OFN4_reset               | NO2I1_5VX1 | 0.021 |  26.101 |    4.008 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1107/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_23 | NO2I1_5VX1 | 0.105 |  26.206 |    4.113 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][0]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_23 | DFRQ_5VX1  | 0.000 |  26.206 |    4.113 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   22.093 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.003 |   0.003 |   22.096 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.344 |   0.346 |   22.440 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.008 |   0.354 |   22.447 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.411 |   0.765 |   22.859 | 
     | clk__L3_I13/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.001 |   0.766 |   22.860 | 
     | clk__L3_I13/Q                           |   ^   | clk__L3_N13 | BU_5VX16  | 0.237 |   1.003 |   23.097 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][0]/C |   ^   | clk__L3_N13 | DFRQ_5VX1 | 0.016 |   1.019 |   23.112 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][1]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][1]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.013
+ Hold                          0.093
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.106
  Arrival Time                 26.202
  Slack Time                   22.096
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    2.904 | 
     | FE_OFC4_reset/A                         |   ^   | reset                       | BU_5VX3    | 0.062 |  25.062 |    2.966 | 
     | FE_OFC4_reset/Q                         |   ^   | FE_OFN4_reset               | BU_5VX3    | 1.018 |  26.080 |    3.984 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1112/B          |   ^   | FE_OFN4_reset               | NO2I1_5VX1 | 0.022 |  26.101 |    4.005 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1112/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_18 | NO2I1_5VX1 | 0.101 |  26.202 |    4.106 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][1]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_18 | DFRQ_5VX1  | 0.000 |  26.202 |    4.106 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   22.096 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.003 |   0.003 |   22.099 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.344 |   0.346 |   22.443 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.008 |   0.354 |   22.450 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.411 |   0.765 |   22.861 | 
     | clk__L3_I10/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.002 |   0.767 |   22.863 | 
     | clk__L3_I10/Q                           |   ^   | clk__L3_N10 | BU_5VX16  | 0.233 |   1.000 |   23.096 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][1]/C |   ^   | clk__L3_N10 | DFRQ_5VX1 | 0.014 |   1.014 |   23.110 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][1]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][1]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.013
+ Hold                          0.092
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.105
  Arrival Time                 26.205
  Slack Time                   22.100
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                            |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |       |  25.000 |    2.900 | 
     | FE_OFC4_reset/A                         |   ^   | reset                      | BU_5VX3    | 0.062 |  25.062 |    2.962 | 
     | FE_OFC4_reset/Q                         |   ^   | FE_OFN4_reset              | BU_5VX3    | 1.018 |  26.080 |    3.980 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1132/B          |   ^   | FE_OFN4_reset              | NO2I1_5VX1 | 0.022 |  26.101 |    4.002 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1132/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_9 | NO2I1_5VX1 | 0.104 |  26.205 |    4.105 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][1]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_9 | DFRQ_5VX1  | 0.000 |  26.205 |    4.105 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   22.100 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.003 |   0.003 |   22.103 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.344 |   0.346 |   22.446 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.008 |   0.354 |   22.454 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.411 |   0.765 |   22.865 | 
     | clk__L3_I10/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.002 |   0.767 |   22.867 | 
     | clk__L3_I10/Q                           |   ^   | clk__L3_N10 | BU_5VX16  | 0.233 |   1.000 |   23.100 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][1]/C |   ^   | clk__L3_N10 | DFRQ_5VX1 | 0.014 |   1.014 |   23.113 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][3]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][3]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.013
+ Hold                          0.092
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.105
  Arrival Time                 26.569
  Slack Time                   22.464
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    2.536 | 
     | FE_OFC2_reset/A                         |   ^   | reset                       | IN_5VX1    | 0.062 |  25.062 |    2.598 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset               | IN_5VX1    | 0.531 |  25.592 |    3.128 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset               | IN_5VX4    | 0.002 |  25.594 |    3.130 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset              | IN_5VX4    | 0.854 |  26.448 |    3.984 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1129/B          |   ^   | FE_OFN20_reset              | NO2I1_5VX1 | 0.009 |  26.457 |    3.993 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1129/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_12 | NO2I1_5VX1 | 0.112 |  26.569 |    4.105 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][3]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_12 | DFRQ_5VX1  | 0.000 |  26.569 |    4.105 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   22.464 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.003 |   0.003 |   22.467 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.344 |   0.346 |   22.811 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.008 |   0.354 |   22.818 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.411 |   0.765 |   23.229 | 
     | clk__L3_I10/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.002 |   0.767 |   23.231 | 
     | clk__L3_I10/Q                           |   ^   | clk__L3_N10 | BU_5VX16  | 0.233 |   1.000 |   23.464 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][3]/C |   ^   | clk__L3_N10 | DFRQ_5VX1 | 0.013 |   1.013 |   23.477 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][5]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][5]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.012
+ Hold                          0.093
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.105
  Arrival Time                 26.570
  Slack Time                   22.465
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    2.535 | 
     | FE_OFC2_reset/A                         |   ^   | reset                       | IN_5VX1    | 0.062 |  25.062 |    2.597 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset               | IN_5VX1    | 0.531 |  25.592 |    3.128 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset               | IN_5VX4    | 0.002 |  25.594 |    3.130 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset              | IN_5VX4    | 0.854 |  26.448 |    3.983 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1106/B          |   ^   | FE_OFN20_reset              | NO2I1_5VX1 | 0.013 |  26.460 |    3.996 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1106/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_24 | NO2I1_5VX1 | 0.109 |  26.570 |    4.105 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][5]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_24 | DFRQ_5VX1  | 0.000 |  26.570 |    4.105 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   22.465 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.003 |   0.003 |   22.467 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.344 |   0.346 |   22.811 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.008 |   0.354 |   22.819 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.411 |   0.765 |   23.230 | 
     | clk__L3_I11/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.002 |   0.767 |   23.232 | 
     | clk__L3_I11/Q                           |   ^   | clk__L3_N11 | BU_5VX16  | 0.233 |   1.000 |   23.464 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][5]/C |   ^   | clk__L3_N11 | DFRQ_5VX1 | 0.013 |   1.012 |   23.477 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][6]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][6]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.011
+ Hold                          0.092
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.103
  Arrival Time                 26.569
  Slack Time                   22.466
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                            |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |       |  25.000 |    2.534 | 
     | FE_OFC2_reset/A                         |   ^   | reset                      | IN_5VX1    | 0.062 |  25.062 |    2.596 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset              | IN_5VX1    | 0.531 |  25.592 |    3.126 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset              | IN_5VX4    | 0.002 |  25.594 |    3.128 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset             | IN_5VX4    | 0.854 |  26.448 |    3.982 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1140/B          |   ^   | FE_OFN20_reset             | NO2I1_5VX1 | 0.013 |  26.461 |    3.995 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1140/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_1 | NO2I1_5VX1 | 0.108 |  26.569 |    4.103 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][6]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_1 | DFRQ_5VX1  | 0.000 |  26.569 |    4.103 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   22.466 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.003 |   0.003 |   22.469 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.344 |   0.346 |   22.812 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.008 |   0.354 |   22.820 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.411 |   0.765 |   23.231 | 
     | clk__L3_I12/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.002 |   0.767 |   23.233 | 
     | clk__L3_I12/Q                           |   ^   | clk__L3_N12 | BU_5VX16  | 0.232 |   0.999 |   23.465 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][6]/C |   ^   | clk__L3_N12 | DFRQ_5VX1 | 0.012 |   1.011 |   23.477 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][7]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][7]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.011
+ Hold                          0.092
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.103
  Arrival Time                 26.572
  Slack Time                   22.469
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                            |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |       |  25.000 |    2.531 | 
     | FE_OFC2_reset/A                         |   ^   | reset                      | IN_5VX1    | 0.062 |  25.062 |    2.593 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset              | IN_5VX1    | 0.531 |  25.592 |    3.123 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset              | IN_5VX4    | 0.002 |  25.594 |    3.125 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset             | IN_5VX4    | 0.854 |  26.448 |    3.979 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1134/B          |   ^   | FE_OFN20_reset             | NO2I1_5VX1 | 0.014 |  26.462 |    3.993 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1134/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_7 | NO2I1_5VX1 | 0.110 |  26.572 |    4.103 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][7]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_7 | DFRQ_5VX1  | 0.000 |  26.572 |    4.103 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   22.469 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.003 |   0.003 |   22.472 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.344 |   0.346 |   22.815 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.008 |   0.354 |   22.823 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.411 |   0.765 |   23.234 | 
     | clk__L3_I12/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.002 |   0.767 |   23.236 | 
     | clk__L3_I12/Q                           |   ^   | clk__L3_N12 | BU_5VX16  | 0.232 |   0.999 |   23.468 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][7]/C |   ^   | clk__L3_N12 | DFRQ_5VX1 | 0.012 |   1.011 |   23.480 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][2]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][2]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.013
+ Hold                          0.092
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.105
  Arrival Time                 26.576
  Slack Time                   22.471
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    2.529 | 
     | FE_OFC2_reset/A                         |   ^   | reset                       | IN_5VX1    | 0.062 |  25.062 |    2.591 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset               | IN_5VX1    | 0.531 |  25.592 |    3.122 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset               | IN_5VX4    | 0.002 |  25.594 |    3.124 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset              | IN_5VX4    | 0.854 |  26.448 |    3.977 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1111/B          |   ^   | FE_OFN20_reset              | NO2I1_5VX1 | 0.007 |  26.455 |    3.984 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1111/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_19 | NO2I1_5VX1 | 0.121 |  26.576 |    4.105 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][2]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_19 | DFRQ_5VX1  | 0.000 |  26.576 |    4.105 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   22.471 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.003 |   0.003 |   22.473 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.344 |   0.346 |   22.817 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.008 |   0.354 |   22.825 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.411 |   0.765 |   23.236 | 
     | clk__L3_I10/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.002 |   0.767 |   23.238 | 
     | clk__L3_I10/Q                           |   ^   | clk__L3_N10 | BU_5VX16  | 0.233 |   1.000 |   23.471 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][2]/C |   ^   | clk__L3_N10 | DFRQ_5VX1 | 0.013 |   1.013 |   23.484 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][5]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][5]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.011
+ Hold                          0.092
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.103
  Arrival Time                 26.576
  Slack Time                   22.474
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                            |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |       |  25.000 |    2.526 | 
     | FE_OFC2_reset/A                         |   ^   | reset                      | IN_5VX1    | 0.062 |  25.062 |    2.588 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset              | IN_5VX1    | 0.531 |  25.592 |    3.119 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset              | IN_5VX4    | 0.002 |  25.594 |    3.121 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset             | IN_5VX4    | 0.854 |  26.448 |    3.974 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1137/B          |   ^   | FE_OFN20_reset             | NO2I1_5VX1 | 0.014 |  26.461 |    3.988 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1137/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_3 | NO2I1_5VX1 | 0.115 |  26.576 |    4.103 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][5]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_3 | DFRQ_5VX1  | 0.000 |  26.576 |    4.103 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   22.474 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.003 |   0.003 |   22.476 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.344 |   0.346 |   22.820 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.008 |   0.354 |   22.828 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.411 |   0.765 |   23.239 | 
     | clk__L3_I12/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.002 |   0.767 |   23.240 | 
     | clk__L3_I12/Q                           |   ^   | clk__L3_N12 | BU_5VX16  | 0.232 |   0.999 |   23.473 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][5]/C |   ^   | clk__L3_N12 | DFRQ_5VX1 | 0.012 |   1.011 |   23.485 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][4]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][4]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.012
+ Hold                          0.092
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.104
  Arrival Time                 26.578
  Slack Time                   22.474
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    2.526 | 
     | FE_OFC2_reset/A                         |   ^   | reset                       | IN_5VX1    | 0.062 |  25.062 |    2.588 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset               | IN_5VX1    | 0.531 |  25.592 |    3.119 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset               | IN_5VX4    | 0.002 |  25.594 |    3.121 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset              | IN_5VX4    | 0.854 |  26.448 |    3.974 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1109/B          |   ^   | FE_OFN20_reset              | NO2I1_5VX1 | 0.012 |  26.460 |    3.986 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1109/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_21 | NO2I1_5VX1 | 0.118 |  26.578 |    4.104 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][4]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_21 | DFRQ_5VX1  | 0.000 |  26.578 |    4.104 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   22.474 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.003 |   0.003 |   22.476 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.344 |   0.346 |   22.820 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.008 |   0.354 |   22.828 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.411 |   0.765 |   23.239 | 
     | clk__L3_I11/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.002 |   0.767 |   23.241 | 
     | clk__L3_I11/Q                           |   ^   | clk__L3_N11 | BU_5VX16  | 0.233 |   1.000 |   23.473 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][4]/C |   ^   | clk__L3_N11 | DFRQ_5VX1 | 0.013 |   1.012 |   23.486 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][6]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][6]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.011
+ Hold                          0.092
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.103
  Arrival Time                 26.577
  Slack Time                   22.474
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    2.526 | 
     | FE_OFC2_reset/A                         |   ^   | reset                       | IN_5VX1    | 0.062 |  25.062 |    2.588 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset               | IN_5VX1    | 0.531 |  25.592 |    3.119 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset               | IN_5VX4    | 0.002 |  25.594 |    3.121 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset              | IN_5VX4    | 0.854 |  26.448 |    3.974 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1108/B          |   ^   | FE_OFN20_reset              | NO2I1_5VX1 | 0.014 |  26.462 |    3.988 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1108/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_22 | NO2I1_5VX1 | 0.116 |  26.577 |    4.103 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][6]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_22 | DFRQ_5VX1  | 0.000 |  26.577 |    4.103 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   22.474 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.003 |   0.003 |   22.476 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.344 |   0.346 |   22.820 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.008 |   0.354 |   22.828 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.411 |   0.765 |   23.239 | 
     | clk__L3_I12/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.002 |   0.767 |   23.241 | 
     | clk__L3_I12/Q                           |   ^   | clk__L3_N12 | BU_5VX16  | 0.232 |   0.999 |   23.473 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][6]/C |   ^   | clk__L3_N12 | DFRQ_5VX1 | 0.012 |   1.011 |   23.485 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][4]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][4]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.012
+ Hold                          0.091
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.103
  Arrival Time                 26.578
  Slack Time                   22.475
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                            |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |       |  25.000 |    2.525 | 
     | FE_OFC2_reset/A                         |   ^   | reset                      | IN_5VX1    | 0.062 |  25.062 |    2.587 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset              | IN_5VX1    | 0.531 |  25.592 |    3.118 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset              | IN_5VX4    | 0.002 |  25.594 |    3.119 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset             | IN_5VX4    | 0.854 |  26.448 |    3.973 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1133/B          |   ^   | FE_OFN20_reset             | NO2I1_5VX1 | 0.012 |  26.460 |    3.985 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1133/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_8 | NO2I1_5VX1 | 0.118 |  26.578 |    4.103 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][4]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_8 | DFRQ_5VX1  | 0.000 |  26.578 |    4.103 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   22.475 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.003 |   0.003 |   22.478 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.344 |   0.346 |   22.821 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.008 |   0.354 |   22.829 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.411 |   0.765 |   23.240 | 
     | clk__L3_I11/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.002 |   0.767 |   23.242 | 
     | clk__L3_I11/Q                           |   ^   | clk__L3_N11 | BU_5VX16  | 0.233 |   1.000 |   23.474 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][4]/C |   ^   | clk__L3_N11 | DFRQ_5VX1 | 0.012 |   1.012 |   23.487 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][7]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][7]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.006
+ Hold                          0.092
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.098
  Arrival Time                 26.577
  Slack Time                   22.478
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    2.522 | 
     | FE_OFC2_reset/A                         |   ^   | reset                       | IN_5VX1    | 0.062 |  25.062 |    2.584 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset               | IN_5VX1    | 0.531 |  25.593 |    3.114 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset               | IN_5VX4    | 0.002 |  25.594 |    3.116 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset              | IN_5VX4    | 0.854 |  26.448 |    3.970 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1105/B          |   ^   | FE_OFN20_reset              | NO2I1_5VX1 | 0.014 |  26.462 |    3.984 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1105/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_25 | NO2I1_5VX1 | 0.114 |  26.577 |    4.098 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][7]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_25 | DFRQ_5VX1  | 0.000 |  26.577 |    4.098 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   22.478 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   22.481 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.344 |   0.346 |   22.825 | 
     | clk__L2_I1/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.008 |   0.354 |   22.833 | 
     | clk__L2_I1/Q                            |   ^   | clk__L2_N1 | IN_5VX16  | 0.410 |   0.765 |   23.243 | 
     | clk__L3_I4/A                            |   ^   | clk__L2_N1 | BU_5VX16  | 0.001 |   0.766 |   23.244 | 
     | clk__L3_I4/Q                            |   ^   | clk__L3_N4 | BU_5VX16  | 0.230 |   0.995 |   23.474 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][7]/C |   ^   | clk__L3_N4 | DFRQ_5VX1 | 0.011 |   1.006 |   23.485 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][3]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][3]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.012
+ Hold                          0.092
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.104
  Arrival Time                 26.583
  Slack Time                   22.479
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    2.521 | 
     | FE_OFC2_reset/A                         |   ^   | reset                       | IN_5VX1    | 0.062 |  25.062 |    2.583 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset               | IN_5VX1    | 0.531 |  25.592 |    3.113 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset               | IN_5VX4    | 0.002 |  25.594 |    3.115 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset              | IN_5VX4    | 0.854 |  26.448 |    3.969 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1113/B          |   ^   | FE_OFN20_reset              | NO2I1_5VX1 | 0.010 |  26.458 |    3.978 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1113/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_17 | NO2I1_5VX1 | 0.125 |  26.583 |    4.104 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][3]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_17 | DFRQ_5VX1  | 0.000 |  26.583 |    4.104 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   22.479 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.003 |   0.003 |   22.482 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.344 |   0.346 |   22.826 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.008 |   0.354 |   22.833 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.411 |   0.765 |   23.245 | 
     | clk__L3_I11/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.002 |   0.767 |   23.246 | 
     | clk__L3_I11/Q                           |   ^   | clk__L3_N11 | BU_5VX16  | 0.233 |   0.999 |   23.479 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][3]/C |   ^   | clk__L3_N11 | DFRQ_5VX1 | 0.013 |   1.012 |   23.491 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][2]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][2]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.013
+ Hold                          0.091
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.104
  Arrival Time                 26.593
  Slack Time                   22.489
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                            |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |       |  25.000 |    2.511 | 
     | FE_OFC2_reset/A                         |   ^   | reset                      | IN_5VX1    | 0.062 |  25.062 |    2.573 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset              | IN_5VX1    | 0.531 |  25.592 |    3.103 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset              | IN_5VX4    | 0.002 |  25.594 |    3.105 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset             | IN_5VX4    | 0.854 |  26.448 |    3.959 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1139/B          |   ^   | FE_OFN20_reset             | NO2I1_5VX1 | 0.008 |  26.455 |    3.966 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1139/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_2 | NO2I1_5VX1 | 0.137 |  26.593 |    4.104 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][2]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_2 | DFRQ_5VX1  | 0.000 |  26.593 |    4.104 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   22.489 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.003 |   0.003 |   22.492 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.344 |   0.346 |   22.836 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.008 |   0.354 |   22.843 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.411 |   0.765 |   23.254 | 
     | clk__L3_I10/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.002 |   0.767 |   23.256 | 
     | clk__L3_I10/Q                           |   ^   | clk__L3_N10 | BU_5VX16  | 0.233 |   1.000 |   23.489 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][2]/C |   ^   | clk__L3_N10 | DFRQ_5VX1 | 0.013 |   1.013 |   23.502 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin Del_Input_reg[1][3]/C 
Endpoint:   Del_Input_reg[1][3]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: reset                 (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.999
+ Hold                          0.062
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.061
  Arrival Time                 26.849
  Slack Time                   22.788
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   ^   | reset          |            |       |  25.000 |    2.212 | 
     | FE_OFC2_reset/A       |   ^   | reset          | IN_5VX1    | 0.062 |  25.062 |    2.274 | 
     | FE_OFC2_reset/Q       |   v   | FE_OFN2_reset  | IN_5VX1    | 0.531 |  25.592 |    2.805 | 
     | FE_OFC20_reset/A      |   v   | FE_OFN2_reset  | IN_5VX4    | 0.002 |  25.594 |    2.806 | 
     | FE_OFC20_reset/Q      |   ^   | FE_OFN20_reset | IN_5VX4    | 0.854 |  26.448 |    3.660 | 
     | g89/B                 |   ^   | FE_OFN20_reset | NO2I1_5VX1 | 0.011 |  26.459 |    3.671 | 
     | g89/Q                 |   v   | n_213          | NO2I1_5VX1 | 0.389 |  26.848 |    4.060 | 
     | Del_Input_reg[1][3]/D |   v   | n_213          | DFRQ_5VX1  | 0.001 |  26.849 |    4.061 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |   22.788 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   22.791 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.344 |   0.346 |   23.134 | 
     | clk__L2_I1/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.008 |   0.354 |   23.142 | 
     | clk__L2_I1/Q          |   ^   | clk__L2_N1 | IN_5VX16  | 0.410 |   0.765 |   23.553 | 
     | clk__L3_I1/A          |   ^   | clk__L2_N1 | BU_5VX16  | 0.001 |   0.765 |   23.553 | 
     | clk__L3_I1/Q          |   ^   | clk__L3_N1 | BU_5VX16  | 0.226 |   0.992 |   23.780 | 
     | Del_Input_reg[1][3]/C |   ^   | clk__L3_N1 | DFRQ_5VX1 | 0.007 |   0.999 |   23.787 | 
     +-------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][7]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][7]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.001
+ Hold                          0.102
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.103
  Arrival Time                 26.896
  Slack Time                   22.793
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                            |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |       |  25.000 |    2.207 | 
     | FE_OFC0_reset/A                         |   ^   | reset                      | IN_5VX3    | 0.042 |  25.042 |    2.249 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset              | IN_5VX3    | 0.703 |  25.745 |    2.951 | 
     | FE_OFC10_reset/A                        |   v   | FE_OFN0_reset              | IN_5VX4    | 0.041 |  25.786 |    2.993 | 
     | FE_OFC10_reset/Q                        |   ^   | FE_OFN10_reset             | IN_5VX4    | 0.989 |  26.775 |    3.982 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1134/B          |   ^   | FE_OFN10_reset             | NO2I1_5VX1 | 0.018 |  26.794 |    4.001 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1134/Q          |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_7 | NO2I1_5VX1 | 0.102 |  26.896 |    4.103 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][7]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_7 | DFRQ_5VX1  | 0.000 |  26.896 |    4.103 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   22.793 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   22.796 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.344 |   0.346 |   23.140 | 
     | clk__L2_I2/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.008 |   0.355 |   23.148 | 
     | clk__L2_I2/Q                            |   ^   | clk__L2_N2 | IN_5VX16  | 0.363 |   0.718 |   23.511 | 
     | clk__L3_I5/A                            |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.718 |   23.511 | 
     | clk__L3_I5/Q                            |   ^   | clk__L3_N5 | BU_5VX16  | 0.268 |   0.986 |   23.779 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][7]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.015 |   1.001 |   23.794 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][6]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][6]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.999
+ Hold                          0.101
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.100
  Arrival Time                 26.898
  Slack Time                   22.797
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                            |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |       |  25.000 |    2.203 | 
     | FE_OFC0_reset/A                         |   ^   | reset                      | IN_5VX3    | 0.042 |  25.042 |    2.244 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset              | IN_5VX3    | 0.703 |  25.745 |    2.947 | 
     | FE_OFC10_reset/A                        |   v   | FE_OFN0_reset              | IN_5VX4    | 0.041 |  25.786 |    2.989 | 
     | FE_OFC10_reset/Q                        |   ^   | FE_OFN10_reset             | IN_5VX4    | 0.989 |  26.775 |    3.978 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1140/B          |   ^   | FE_OFN10_reset             | NO2I1_5VX1 | 0.018 |  26.794 |    3.996 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1140/Q          |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_1 | NO2I1_5VX1 | 0.104 |  26.898 |    4.100 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][6]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_1 | DFRQ_5VX1  | 0.000 |  26.898 |    4.100 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   22.797 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   22.800 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.344 |   0.346 |   23.144 | 
     | clk__L2_I2/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.008 |   0.355 |   23.152 | 
     | clk__L2_I2/Q                            |   ^   | clk__L2_N2 | IN_5VX16  | 0.363 |   0.718 |   23.515 | 
     | clk__L3_I5/A                            |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.718 |   23.515 | 
     | clk__L3_I5/Q                            |   ^   | clk__L3_N5 | BU_5VX16  | 0.268 |   0.986 |   23.783 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][6]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.013 |   0.999 |   23.796 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][6]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][6]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.001
+ Hold                          0.102
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.103
  Arrival Time                 26.904
  Slack Time                   22.801
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    2.199 | 
     | FE_OFC0_reset/A                         |   ^   | reset                       | IN_5VX3    | 0.042 |  25.042 |    2.241 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset               | IN_5VX3    | 0.703 |  25.745 |    2.944 | 
     | FE_OFC10_reset/A                        |   v   | FE_OFN0_reset               | IN_5VX4    | 0.041 |  25.786 |    2.985 | 
     | FE_OFC10_reset/Q                        |   ^   | FE_OFN10_reset              | IN_5VX4    | 0.989 |  26.775 |    3.975 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1108/B          |   ^   | FE_OFN10_reset              | NO2I1_5VX1 | 0.018 |  26.794 |    3.993 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1108/Q          |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_22 | NO2I1_5VX1 | 0.110 |  26.904 |    4.103 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][6]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_22 | DFRQ_5VX1  | 0.000 |  26.904 |    4.103 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   22.801 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   22.803 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.344 |   0.346 |   23.147 | 
     | clk__L2_I2/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.008 |   0.355 |   23.155 | 
     | clk__L2_I2/Q                            |   ^   | clk__L2_N2 | IN_5VX16  | 0.363 |   0.718 |   23.518 | 
     | clk__L3_I5/A                            |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.718 |   23.518 | 
     | clk__L3_I5/Q                            |   ^   | clk__L3_N5 | BU_5VX16  | 0.268 |   0.986 |   23.786 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][6]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.015 |   1.001 |   23.802 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][3]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][3]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.996
+ Hold                          0.102
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.098
  Arrival Time                 26.900
  Slack Time                   22.802
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    2.198 | 
     | FE_OFC0_reset/A                         |   ^   | reset                       | IN_5VX3    | 0.042 |  25.042 |    2.239 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset               | IN_5VX3    | 0.703 |  25.745 |    2.942 | 
     | FE_OFC10_reset/A                        |   v   | FE_OFN0_reset               | IN_5VX4    | 0.041 |  25.786 |    2.983 | 
     | FE_OFC10_reset/Q                        |   ^   | FE_OFN10_reset              | IN_5VX4    | 0.989 |  26.775 |    3.973 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1113/B          |   ^   | FE_OFN10_reset              | NO2I1_5VX1 | 0.018 |  26.793 |    3.991 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1113/Q          |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_17 | NO2I1_5VX1 | 0.107 |  26.900 |    4.098 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][3]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_17 | DFRQ_5VX1  | 0.000 |  26.900 |    4.098 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   22.802 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   22.805 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.344 |   0.346 |   23.149 | 
     | clk__L2_I2/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.008 |   0.355 |   23.157 | 
     | clk__L2_I2/Q                            |   ^   | clk__L2_N2 | IN_5VX16  | 0.363 |   0.718 |   23.520 | 
     | clk__L3_I5/A                            |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.718 |   23.520 | 
     | clk__L3_I5/Q                            |   ^   | clk__L3_N5 | BU_5VX16  | 0.268 |   0.986 |   23.788 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][3]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.010 |   0.996 |   23.798 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][5]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][5]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.998
+ Hold                          0.101
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.099
  Arrival Time                 26.904
  Slack Time                   22.806
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                            |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |       |  25.000 |    2.194 | 
     | FE_OFC0_reset/A                         |   ^   | reset                      | IN_5VX3    | 0.042 |  25.042 |    2.236 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset              | IN_5VX3    | 0.703 |  25.745 |    2.939 | 
     | FE_OFC10_reset/A                        |   v   | FE_OFN0_reset              | IN_5VX4    | 0.041 |  25.786 |    2.980 | 
     | FE_OFC10_reset/Q                        |   ^   | FE_OFN10_reset             | IN_5VX4    | 0.989 |  26.775 |    3.970 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1137/B          |   ^   | FE_OFN10_reset             | NO2I1_5VX1 | 0.018 |  26.794 |    3.988 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1137/Q          |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_3 | NO2I1_5VX1 | 0.111 |  26.904 |    4.099 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][5]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_3 | DFRQ_5VX1  | 0.000 |  26.904 |    4.099 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   22.806 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   22.808 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.344 |   0.346 |   23.152 | 
     | clk__L2_I2/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.008 |   0.355 |   23.160 | 
     | clk__L2_I2/Q                            |   ^   | clk__L2_N2 | IN_5VX16  | 0.363 |   0.718 |   23.523 | 
     | clk__L3_I5/A                            |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.718 |   23.523 | 
     | clk__L3_I5/Q                            |   ^   | clk__L3_N5 | BU_5VX16  | 0.268 |   0.986 |   23.791 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][5]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.012 |   0.998 |   23.804 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][4]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][4]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.998
+ Hold                          0.102
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.100
  Arrival Time                 26.906
  Slack Time                   22.806
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    2.194 | 
     | FE_OFC0_reset/A                         |   ^   | reset                       | IN_5VX3    | 0.042 |  25.042 |    2.236 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset               | IN_5VX3    | 0.703 |  25.745 |    2.939 | 
     | FE_OFC10_reset/A                        |   v   | FE_OFN0_reset               | IN_5VX4    | 0.041 |  25.786 |    2.980 | 
     | FE_OFC10_reset/Q                        |   ^   | FE_OFN10_reset              | IN_5VX4    | 0.989 |  26.775 |    3.969 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1109/B          |   ^   | FE_OFN10_reset              | NO2I1_5VX1 | 0.018 |  26.793 |    3.987 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1109/Q          |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_21 | NO2I1_5VX1 | 0.113 |  26.906 |    4.100 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][4]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_21 | DFRQ_5VX1  | 0.000 |  26.906 |    4.100 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   22.806 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   22.809 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.344 |   0.346 |   23.153 | 
     | clk__L2_I2/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.008 |   0.355 |   23.161 | 
     | clk__L2_I2/Q                            |   ^   | clk__L2_N2 | IN_5VX16  | 0.363 |   0.718 |   23.524 | 
     | clk__L3_I5/A                            |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.718 |   23.524 | 
     | clk__L3_I5/Q                            |   ^   | clk__L3_N5 | BU_5VX16  | 0.268 |   0.986 |   23.792 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][4]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.012 |   0.998 |   23.804 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][5]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][5]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.998
+ Hold                          0.101
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.100
  Arrival Time                 26.907
  Slack Time                   22.807
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    2.193 | 
     | FE_OFC0_reset/A                         |   ^   | reset                       | IN_5VX3    | 0.042 |  25.042 |    2.235 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset               | IN_5VX3    | 0.703 |  25.745 |    2.937 | 
     | FE_OFC10_reset/A                        |   v   | FE_OFN0_reset               | IN_5VX4    | 0.041 |  25.786 |    2.979 | 
     | FE_OFC10_reset/Q                        |   ^   | FE_OFN10_reset              | IN_5VX4    | 0.989 |  26.775 |    3.968 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1106/B          |   ^   | FE_OFN10_reset              | NO2I1_5VX1 | 0.018 |  26.793 |    3.986 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1106/Q          |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_24 | NO2I1_5VX1 | 0.113 |  26.907 |    4.100 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][5]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_24 | DFRQ_5VX1  | 0.000 |  26.907 |    4.100 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   22.807 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   22.810 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.344 |   0.346 |   23.154 | 
     | clk__L2_I2/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.008 |   0.355 |   23.162 | 
     | clk__L2_I2/Q                            |   ^   | clk__L2_N2 | IN_5VX16  | 0.363 |   0.718 |   23.525 | 
     | clk__L3_I5/A                            |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.718 |   23.525 | 
     | clk__L3_I5/Q                            |   ^   | clk__L3_N5 | BU_5VX16  | 0.268 |   0.986 |   23.793 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][5]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.012 |   0.998 |   23.805 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][4]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][4]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.996
+ Hold                          0.101
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.097
  Arrival Time                 26.906
  Slack Time                   22.809
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                            |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |       |  25.000 |    2.191 | 
     | FE_OFC0_reset/A                         |   ^   | reset                      | IN_5VX3    | 0.042 |  25.042 |    2.232 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset              | IN_5VX3    | 0.703 |  25.745 |    2.935 | 
     | FE_OFC10_reset/A                        |   v   | FE_OFN0_reset              | IN_5VX4    | 0.041 |  25.786 |    2.976 | 
     | FE_OFC10_reset/Q                        |   ^   | FE_OFN10_reset             | IN_5VX4    | 0.989 |  26.775 |    3.966 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1133/B          |   ^   | FE_OFN10_reset             | NO2I1_5VX1 | 0.017 |  26.793 |    3.983 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1133/Q          |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_8 | NO2I1_5VX1 | 0.113 |  26.906 |    4.097 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][4]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_8 | DFRQ_5VX1  | 0.000 |  26.906 |    4.097 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   22.809 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   22.812 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.344 |   0.346 |   23.156 | 
     | clk__L2_I2/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.008 |   0.355 |   23.164 | 
     | clk__L2_I2/Q                            |   ^   | clk__L2_N2 | IN_5VX16  | 0.363 |   0.718 |   23.527 | 
     | clk__L3_I5/A                            |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.718 |   23.527 | 
     | clk__L3_I5/Q                            |   ^   | clk__L3_N5 | BU_5VX16  | 0.268 |   0.986 |   23.795 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][4]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.010 |   0.996 |   23.806 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][0]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][0]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.991
+ Hold                          0.100
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.091
  Arrival Time                 26.904
  Slack Time                   22.813
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    2.187 | 
     | FE_OFC0_reset/A                         |   ^   | reset                       | IN_5VX3    | 0.042 |  25.042 |    2.229 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset               | IN_5VX3    | 0.703 |  25.745 |    2.932 | 
     | FE_OFC10_reset/A                        |   v   | FE_OFN0_reset               | IN_5VX4    | 0.041 |  25.786 |    2.973 | 
     | FE_OFC10_reset/Q                        |   ^   | FE_OFN10_reset              | IN_5VX4    | 0.989 |  26.775 |    3.963 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1130/B          |   ^   | FE_OFN10_reset              | NO2I1_5VX1 | 0.010 |  26.786 |    3.973 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1130/Q          |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_11 | NO2I1_5VX1 | 0.118 |  26.904 |    4.091 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][0]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_11 | DFRQ_5VX1  | 0.000 |  26.904 |    4.091 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   22.813 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   22.815 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.344 |   0.346 |   23.159 | 
     | clk__L2_I2/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.008 |   0.355 |   23.167 | 
     | clk__L2_I2/Q                            |   ^   | clk__L2_N2 | IN_5VX16  | 0.363 |   0.718 |   23.531 | 
     | clk__L3_I5/A                            |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.718 |   23.531 | 
     | clk__L3_I5/Q                            |   ^   | clk__L3_N5 | BU_5VX16  | 0.268 |   0.986 |   23.799 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][0]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.005 |   0.991 |   23.804 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][3]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][3]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.996
+ Hold                          0.100
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.096
  Arrival Time                 26.911
  Slack Time                   22.815
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    2.185 | 
     | FE_OFC0_reset/A                         |   ^   | reset                       | IN_5VX3    | 0.042 |  25.042 |    2.227 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset               | IN_5VX3    | 0.703 |  25.745 |    2.930 | 
     | FE_OFC10_reset/A                        |   v   | FE_OFN0_reset               | IN_5VX4    | 0.041 |  25.786 |    2.971 | 
     | FE_OFC10_reset/Q                        |   ^   | FE_OFN10_reset              | IN_5VX4    | 0.989 |  26.775 |    3.961 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1129/B          |   ^   | FE_OFN10_reset              | NO2I1_5VX1 | 0.016 |  26.792 |    3.977 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1129/Q          |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_12 | NO2I1_5VX1 | 0.119 |  26.911 |    4.096 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][3]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_12 | DFRQ_5VX1  | 0.000 |  26.911 |    4.096 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   22.815 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   22.817 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.344 |   0.346 |   23.161 | 
     | clk__L2_I2/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.008 |   0.355 |   23.169 | 
     | clk__L2_I2/Q                            |   ^   | clk__L2_N2 | IN_5VX16  | 0.363 |   0.718 |   23.533 | 
     | clk__L3_I5/A                            |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.718 |   23.533 | 
     | clk__L3_I5/Q                            |   ^   | clk__L3_N5 | BU_5VX16  | 0.268 |   0.986 |   23.801 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][3]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.010 |   0.996 |   23.810 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][1]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][1]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.992
+ Hold                          0.100
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.092
  Arrival Time                 26.907
  Slack Time                   22.815
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                            |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |       |  25.000 |    2.185 | 
     | FE_OFC0_reset/A                         |   ^   | reset                      | IN_5VX3    | 0.042 |  25.042 |    2.227 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset              | IN_5VX3    | 0.703 |  25.745 |    2.930 | 
     | FE_OFC10_reset/A                        |   v   | FE_OFN0_reset              | IN_5VX4    | 0.041 |  25.786 |    2.971 | 
     | FE_OFC10_reset/Q                        |   ^   | FE_OFN10_reset             | IN_5VX4    | 0.989 |  26.775 |    3.960 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1132/B          |   ^   | FE_OFN10_reset             | NO2I1_5VX1 | 0.012 |  26.787 |    3.972 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1132/Q          |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_9 | NO2I1_5VX1 | 0.119 |  26.907 |    4.092 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][1]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_9 | DFRQ_5VX1  | 0.000 |  26.907 |    4.092 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   22.815 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   22.818 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.344 |   0.346 |   23.162 | 
     | clk__L2_I2/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.008 |   0.355 |   23.170 | 
     | clk__L2_I2/Q                            |   ^   | clk__L2_N2 | IN_5VX16  | 0.363 |   0.718 |   23.533 | 
     | clk__L3_I5/A                            |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.718 |   23.533 | 
     | clk__L3_I5/Q                            |   ^   | clk__L3_N5 | BU_5VX16  | 0.268 |   0.986 |   23.801 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][1]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.006 |   0.992 |   23.807 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][0]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][0]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.984
+ Hold                          0.099
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.082
  Arrival Time                 26.899
  Slack Time                   22.816
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    2.184 | 
     | FE_OFC0_reset/A                         |   ^   | reset                       | IN_5VX3    | 0.042 |  25.042 |    2.225 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset               | IN_5VX3    | 0.703 |  25.745 |    2.928 | 
     | FE_OFC10_reset/A                        |   v   | FE_OFN0_reset               | IN_5VX4    | 0.041 |  25.786 |    2.970 | 
     | FE_OFC10_reset/Q                        |   ^   | FE_OFN10_reset              | IN_5VX4    | 0.989 |  26.775 |    3.959 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1107/B          |   ^   | FE_OFN10_reset              | NO2I1_5VX1 | 0.009 |  26.785 |    3.968 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1107/Q          |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_23 | NO2I1_5VX1 | 0.114 |  26.899 |    4.082 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][0]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_23 | DFRQ_5VX1  | 0.000 |  26.899 |    4.082 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   22.816 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   22.819 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.344 |   0.346 |   23.163 | 
     | clk__L2_I0/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.008 |   0.355 |   23.171 | 
     | clk__L2_I0/Q                            |   ^   | clk__L2_N0 | IN_5VX16  | 0.367 |   0.721 |   23.538 | 
     | clk__L3_I0/A                            |   ^   | clk__L2_N0 | BU_5VX16  | 0.000 |   0.721 |   23.538 | 
     | clk__L3_I0/Q                            |   ^   | clk__L3_N0 | BU_5VX16  | 0.258 |   0.979 |   23.796 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][0]/C |   ^   | clk__L3_N0 | DFRQ_5VX1 | 0.004 |   0.984 |   23.800 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][2]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][2]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.993
+ Hold                          0.100
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.093
  Arrival Time                 26.916
  Slack Time                   22.823
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                            |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |       |  25.000 |    2.177 | 
     | FE_OFC0_reset/A                         |   ^   | reset                      | IN_5VX3    | 0.042 |  25.042 |    2.219 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset              | IN_5VX3    | 0.703 |  25.745 |    2.922 | 
     | FE_OFC10_reset/A                        |   v   | FE_OFN0_reset              | IN_5VX4    | 0.041 |  25.786 |    2.963 | 
     | FE_OFC10_reset/Q                        |   ^   | FE_OFN10_reset             | IN_5VX4    | 0.989 |  26.775 |    3.952 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1139/B          |   ^   | FE_OFN10_reset             | NO2I1_5VX1 | 0.014 |  26.790 |    3.967 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1139/Q          |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_2 | NO2I1_5VX1 | 0.126 |  26.916 |    4.093 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][2]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_2 | DFRQ_5VX1  | 0.000 |  26.916 |    4.093 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   22.823 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   22.825 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.344 |   0.346 |   23.169 | 
     | clk__L2_I2/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.008 |   0.355 |   23.177 | 
     | clk__L2_I2/Q                            |   ^   | clk__L2_N2 | IN_5VX16  | 0.363 |   0.718 |   23.541 | 
     | clk__L3_I5/A                            |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.718 |   23.541 | 
     | clk__L3_I5/Q                            |   ^   | clk__L3_N5 | BU_5VX16  | 0.268 |   0.986 |   23.809 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][2]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.007 |   0.993 |   23.816 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][2]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][2]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.994
+ Hold                          0.100
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.093
  Arrival Time                 26.925
  Slack Time                   22.832
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    2.168 | 
     | FE_OFC0_reset/A                         |   ^   | reset                       | IN_5VX3    | 0.042 |  25.042 |    2.210 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset               | IN_5VX3    | 0.703 |  25.745 |    2.913 | 
     | FE_OFC10_reset/A                        |   v   | FE_OFN0_reset               | IN_5VX4    | 0.041 |  25.786 |    2.954 | 
     | FE_OFC10_reset/Q                        |   ^   | FE_OFN10_reset              | IN_5VX4    | 0.989 |  26.775 |    3.943 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1111/B          |   ^   | FE_OFN10_reset              | NO2I1_5VX1 | 0.014 |  26.790 |    3.958 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1111/Q          |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_19 | NO2I1_5VX1 | 0.136 |  26.925 |    4.093 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][2]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_19 | DFRQ_5VX1  | 0.000 |  26.925 |    4.093 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   22.832 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   22.835 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.344 |   0.346 |   23.179 | 
     | clk__L2_I2/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.008 |   0.355 |   23.187 | 
     | clk__L2_I2/Q                            |   ^   | clk__L2_N2 | IN_5VX16  | 0.363 |   0.718 |   23.550 | 
     | clk__L3_I5/A                            |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.718 |   23.550 | 
     | clk__L3_I5/Q                            |   ^   | clk__L3_N5 | BU_5VX16  | 0.268 |   0.986 |   23.818 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][2]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.008 |   0.994 |   23.826 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin Del_Input_reg[1][2]/C 
Endpoint:   Del_Input_reg[1][2]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: reset                 (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.996
+ Hold                          0.055
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.051
  Arrival Time                 26.894
  Slack Time                   22.843
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   ^   | reset          |            |       |  25.000 |    2.157 | 
     | FE_OFC2_reset/A       |   ^   | reset          | IN_5VX1    | 0.062 |  25.062 |    2.219 | 
     | FE_OFC2_reset/Q       |   v   | FE_OFN2_reset  | IN_5VX1    | 0.531 |  25.592 |    2.750 | 
     | FE_OFC20_reset/A      |   v   | FE_OFN2_reset  | IN_5VX4    | 0.002 |  25.594 |    2.752 | 
     | FE_OFC20_reset/Q      |   ^   | FE_OFN20_reset | IN_5VX4    | 0.854 |  26.448 |    3.605 | 
     | g87/B                 |   ^   | FE_OFN20_reset | NO2I1_5VX1 | 0.008 |  26.456 |    3.613 | 
     | g87/Q                 |   v   | n_215          | NO2I1_5VX1 | 0.437 |  26.893 |    4.050 | 
     | Del_Input_reg[1][2]/D |   v   | n_215          | DFRQ_5VX1  | 0.001 |  26.894 |    4.051 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |   22.843 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   22.845 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.344 |   0.346 |   23.189 | 
     | clk__L2_I1/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.008 |   0.354 |   23.197 | 
     | clk__L2_I1/Q          |   ^   | clk__L2_N1 | IN_5VX16  | 0.410 |   0.765 |   23.608 | 
     | clk__L3_I2/A          |   ^   | clk__L2_N1 | BU_5VX16  | 0.001 |   0.766 |   23.609 | 
     | clk__L3_I2/Q          |   ^   | clk__L3_N2 | BU_5VX16  | 0.224 |   0.990 |   23.833 | 
     | Del_Input_reg[1][2]/C |   ^   | clk__L3_N2 | DFRQ_5VX1 | 0.007 |   0.996 |   23.839 | 
     +-------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][1]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][1]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.994
+ Hold                          0.097
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.091
  Arrival Time                 26.956
  Slack Time                   22.865
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    2.135 | 
     | FE_OFC0_reset/A                         |   ^   | reset                       | IN_5VX3    | 0.042 |  25.042 |    2.177 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset               | IN_5VX3    | 0.703 |  25.745 |    2.879 | 
     | FE_OFC10_reset/A                        |   v   | FE_OFN0_reset               | IN_5VX4    | 0.041 |  25.786 |    2.921 | 
     | FE_OFC10_reset/Q                        |   ^   | FE_OFN10_reset              | IN_5VX4    | 0.989 |  26.775 |    3.910 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1112/B          |   ^   | FE_OFN10_reset              | NO2I1_5VX1 | 0.012 |  26.788 |    3.923 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1112/Q          |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_18 | NO2I1_5VX1 | 0.168 |  26.956 |    4.091 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][1]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_18 | DFRQ_5VX1  | 0.000 |  26.956 |    4.091 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   22.865 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   22.868 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.344 |   0.346 |   23.212 | 
     | clk__L2_I2/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.008 |   0.355 |   23.220 | 
     | clk__L2_I2/Q                            |   ^   | clk__L2_N2 | IN_5VX16  | 0.363 |   0.718 |   23.583 | 
     | clk__L3_I5/A                            |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.718 |   23.583 | 
     | clk__L3_I5/Q                            |   ^   | clk__L3_N5 | BU_5VX16  | 0.268 |   0.986 |   23.851 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][1]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.008 |   0.994 |   23.859 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/cnt_reg[1]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/cnt_reg[1]/D (^) checked with  leading edge 
of 'clk_obj'
Beginpoint: reset                               (v) triggered by  leading edge 
of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.011
+ Hold                          0.005
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.016
  Arrival Time                 26.889
  Slack Time                   22.873
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                             |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                               |   v   | reset                       |            |       |  25.000 |    2.127 | 
     | FE_OFC2_reset/A                     |   v   | reset                       | IN_5VX1    | 0.062 |  25.062 |    2.189 | 
     | FE_OFC2_reset/Q                     |   ^   | FE_OFN2_reset               | IN_5VX1    | 0.450 |  25.512 |    2.639 | 
     | FE_OFC20_reset/A                    |   ^   | FE_OFN2_reset               | IN_5VX4    | 0.002 |  25.514 |    2.641 | 
     | FE_OFC20_reset/Q                    |   v   | FE_OFN20_reset              | IN_5VX4    | 0.764 |  26.279 |    3.406 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1141/A      |   v   | FE_OFN20_reset              | IN_5VX1    | 0.014 |  26.293 |    3.420 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1141/Q      |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_0  | IN_5VX1    | 0.261 |  26.554 |    3.681 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1128/BN     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_0  | NO3I2_5VX1 | 0.000 |  26.554 |    3.681 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1128/Q      |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_13 | NO3I2_5VX1 | 0.335 |  26.889 |    4.016 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/cnt_reg[1]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_13 | DFRQ_5VX1  | 0.000 |  26.889 |    4.016 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                     |       |             |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                 |   ^   | clk         |           |       |   0.000 |   22.873 | 
     | clk__L1_I0/A                        |   ^   | clk         | IN_5VX16  | 0.003 |   0.003 |   22.875 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0  | IN_5VX16  | 0.344 |   0.346 |   23.219 | 
     | clk__L2_I4/A                        |   v   | clk__L1_N0  | IN_5VX16  | 0.008 |   0.354 |   23.227 | 
     | clk__L2_I4/Q                        |   ^   | clk__L2_N4  | IN_5VX16  | 0.411 |   0.765 |   23.638 | 
     | clk__L3_I12/A                       |   ^   | clk__L2_N4  | BU_5VX16  | 0.002 |   0.767 |   23.640 | 
     | clk__L3_I12/Q                       |   ^   | clk__L3_N12 | BU_5VX16  | 0.232 |   0.999 |   23.872 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/cnt_reg[1]/C |   ^   | clk__L3_N12 | DFRQ_5VX1 | 0.012 |   1.011 |   23.884 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin Del_Input_reg[1][1]/C 
Endpoint:   Del_Input_reg[1][1]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: reset                 (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.996
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.073
  Arrival Time                 26.959
  Slack Time                   22.886
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   ^   | reset          |            |       |  25.000 |    2.114 | 
     | FE_OFC2_reset/A       |   ^   | reset          | IN_5VX1    | 0.062 |  25.062 |    2.176 | 
     | FE_OFC2_reset/Q       |   v   | FE_OFN2_reset  | IN_5VX1    | 0.531 |  25.592 |    2.706 | 
     | FE_OFC19_reset/A      |   v   | FE_OFN2_reset  | IN_5VX3    | 0.002 |  25.594 |    2.708 | 
     | FE_OFC19_reset/Q      |   ^   | FE_OFN19_reset | IN_5VX3    | 1.082 |  26.676 |    3.790 | 
     | g86/B                 |   ^   | FE_OFN19_reset | NO2I1_5VX1 | 0.010 |  26.687 |    3.800 | 
     | g86/Q                 |   v   | n_216          | NO2I1_5VX1 | 0.272 |  26.959 |    4.073 | 
     | Del_Input_reg[1][1]/D |   v   | n_216          | DFRQ_5VX1  | 0.000 |  26.959 |    4.073 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |   22.886 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   22.889 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.344 |   0.346 |   23.233 | 
     | clk__L2_I1/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.008 |   0.354 |   23.241 | 
     | clk__L2_I1/Q          |   ^   | clk__L2_N1 | IN_5VX16  | 0.410 |   0.765 |   23.651 | 
     | clk__L3_I2/A          |   ^   | clk__L2_N1 | BU_5VX16  | 0.001 |   0.766 |   23.652 | 
     | clk__L3_I2/Q          |   ^   | clk__L3_N2 | BU_5VX16  | 0.224 |   0.990 |   23.876 | 
     | Del_Input_reg[1][1]/C |   ^   | clk__L3_N2 | DFRQ_5VX1 | 0.007 |   0.996 |   23.883 | 
     +-------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][10]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][10]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                    (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.003
+ Hold                          0.102
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.105
  Arrival Time                 27.061
  Slack Time                   22.955
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                          |       |                             |            |       |  Time   |   Time   | 
     |------------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                    |   ^   | reset                       |            |       |  25.000 |    2.045 | 
     | FE_OFC0_reset/A                          |   ^   | reset                       | IN_5VX3    | 0.042 |  25.042 |    2.087 | 
     | FE_OFC0_reset/Q                          |   v   | FE_OFN0_reset               | IN_5VX3    | 0.703 |  25.745 |    2.790 | 
     | FE_OFC11_reset/A                         |   v   | FE_OFN0_reset               | IN_5VX3    | 0.032 |  25.777 |    2.821 | 
     | FE_OFC11_reset/Q                         |   ^   | FE_OFN11_reset              | IN_5VX3    | 1.173 |  26.949 |    3.994 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1110/B           |   ^   | FE_OFN11_reset              | NO2I1_5VX1 | 0.016 |  26.965 |    4.010 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1110/Q           |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_20 | NO2I1_5VX1 | 0.095 |  27.061 |    4.105 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][10]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_20 | DFRQ_5VX1  | 0.000 |  27.061 |    4.105 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |            |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk        |           |       |   0.000 |   22.955 | 
     | clk__L1_I0/A                             |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   22.958 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0 | IN_5VX16  | 0.344 |   0.346 |   23.302 | 
     | clk__L2_I2/A                             |   v   | clk__L1_N0 | IN_5VX16  | 0.008 |   0.355 |   23.310 | 
     | clk__L2_I2/Q                             |   ^   | clk__L2_N2 | IN_5VX16  | 0.363 |   0.718 |   23.673 | 
     | clk__L3_I5/A                             |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.718 |   23.673 | 
     | clk__L3_I5/Q                             |   ^   | clk__L3_N5 | BU_5VX16  | 0.268 |   0.986 |   23.941 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][10]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.018 |   1.003 |   23.959 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][9]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][9]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.003
+ Hold                          0.102
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.105
  Arrival Time                 27.061
  Slack Time                   22.956
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    2.044 | 
     | FE_OFC0_reset/A                         |   ^   | reset                       | IN_5VX3    | 0.042 |  25.042 |    2.086 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset               | IN_5VX3    | 0.703 |  25.745 |    2.789 | 
     | FE_OFC11_reset/A                        |   v   | FE_OFN0_reset               | IN_5VX3    | 0.032 |  25.776 |    2.820 | 
     | FE_OFC11_reset/Q                        |   ^   | FE_OFN11_reset              | IN_5VX3    | 1.173 |  26.949 |    3.993 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1131/B          |   ^   | FE_OFN11_reset              | NO2I1_5VX1 | 0.015 |  26.964 |    4.008 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1131/Q          |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_10 | NO2I1_5VX1 | 0.097 |  27.061 |    4.105 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][9]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_10 | DFRQ_5VX1  | 0.000 |  27.061 |    4.105 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   22.956 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   22.959 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.344 |   0.346 |   23.302 | 
     | clk__L2_I2/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.008 |   0.355 |   23.311 | 
     | clk__L2_I2/Q                            |   ^   | clk__L2_N2 | IN_5VX16  | 0.363 |   0.718 |   23.674 | 
     | clk__L3_I5/A                            |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.718 |   23.674 | 
     | clk__L3_I5/Q                            |   ^   | clk__L3_N5 | BU_5VX16  | 0.268 |   0.986 |   23.942 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][9]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.018 |   1.003 |   23.959 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][7]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][7]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.001
+ Hold                          0.091
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.093
  Arrival Time                 27.053
  Slack Time                   22.960
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                            |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |       |  25.000 |    2.040 | 
     | FE_OFC0_reset/A                         |   ^   | reset                      | IN_5VX3    | 0.042 |  25.042 |    2.081 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset              | IN_5VX3    | 0.703 |  25.745 |    2.784 | 
     | FE_OFC11_reset/A                        |   v   | FE_OFN0_reset              | IN_5VX3    | 0.032 |  25.776 |    2.816 | 
     | FE_OFC11_reset/Q                        |   ^   | FE_OFN11_reset             | IN_5VX3    | 1.173 |  26.949 |    3.989 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1134/B          |   ^   | FE_OFN11_reset             | NO2I1_5VX1 | 0.010 |  26.960 |    3.999 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1134/Q          |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_7 | NO2I1_5VX1 | 0.093 |  27.053 |    4.093 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][7]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_7 | DFRQ_5VX1  | 0.000 |  27.053 |    4.093 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   22.960 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   22.963 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.344 |   0.346 |   23.307 | 
     | clk__L2_I3/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.008 |   0.355 |   23.315 | 
     | clk__L2_I3/Q                            |   ^   | clk__L2_N3 | IN_5VX16  | 0.410 |   0.765 |   23.725 | 
     | clk__L3_I8/A                            |   ^   | clk__L2_N3 | BU_5VX16  | 0.001 |   0.766 |   23.727 | 
     | clk__L3_I8/Q                            |   ^   | clk__L3_N8 | BU_5VX16  | 0.226 |   0.992 |   23.952 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][7]/C |   ^   | clk__L3_N8 | DFRQ_5VX1 | 0.009 |   1.001 |   23.962 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][10]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][10]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                    (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          1.001
+ Hold                          0.091
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 4.092
  Arrival Time                 27.054
  Slack Time                   22.961
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                          |       |                            |            |       |  Time   |   Time   | 
     |------------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | reset                                    |   ^   | reset                      |            |       |  25.000 |    2.039 | 
     | FE_OFC0_reset/A                          |   ^   | reset                      | IN_5VX3    | 0.042 |  25.042 |    2.080 | 
     | FE_OFC0_reset/Q                          |   v   | FE_OFN0_reset              | IN_5VX3    | 0.703 |  25.745 |    2.783 | 
     | FE_OFC11_reset/A                         |   v   | FE_OFN0_reset              | IN_5VX3    | 0.032 |  25.776 |    2.815 | 
     | FE_OFC11_reset/Q                         |   ^   | FE_OFN11_reset             | IN_5VX3    | 1.173 |  26.949 |    3.988 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1135/B           |   ^   | FE_OFN11_reset             | NO2I1_5VX1 | 0.013 |  26.962 |    4.001 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1135/Q           |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_5 | NO2I1_5VX1 | 0.092 |  27.054 |    4.092 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][10]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_5 | DFRQ_5VX1  | 0.000 |  27.054 |    4.092 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |            |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk        |           |       |   0.000 |   22.961 | 
     | clk__L1_I0/A                             |   ^   | clk        | IN_5VX16  | 0.003 |   0.003 |   22.964 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0 | IN_5VX16  | 0.344 |   0.346 |   23.308 | 
     | clk__L2_I3/A                             |   v   | clk__L1_N0 | IN_5VX16  | 0.008 |   0.355 |   23.316 | 
     | clk__L2_I3/Q                             |   ^   | clk__L2_N3 | IN_5VX16  | 0.410 |   0.765 |   23.726 | 
     | clk__L3_I8/A                             |   ^   | clk__L2_N3 | BU_5VX16  | 0.001 |   0.766 |   23.728 | 
     | clk__L3_I8/Q                             |   ^   | clk__L3_N8 | BU_5VX16  | 0.226 |   0.992 |   23.953 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][10]/C |   ^   | clk__L3_N8 | DFRQ_5VX1 | 0.009 |   1.001 |   23.962 | 
     +--------------------------------------------------------------------------------------------------------+ 

