Release 14.1 Map P.15xf (lin64)
Xilinx Map Application Log File for Design 'system_top'

Design Information
------------------
Command Line   : map -intstyle ise -p xc5vlx110t-ff1136-1 -w -logic_opt off -ol
high -t 1 -register_duplication off -global_opt off -mt off -cm area -ir off -pr
off -lc off -power off -o system_top_map.ncd system_top.ngd system_top.pcf 
Target Device  : xc5vlx110t
Target Package : ff1136
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Fri May  3 13:01:32 2013

vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@license-srv.eecs.berkeley.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:56 - Part 'xc5vlx110t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_9_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_9_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_C
   S_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U
   _RAMB36
   of frag REGCLKBU connected to power/ground net
   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_C
   S_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U
   _RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_C
   S_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U
   _RAMB36
   of frag REGCLKBL connected to power/ground net
   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_C
   S_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U
   _RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_C
   S_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U
   _RAMB36
   of frag REGCLKBU connected to power/ground net
   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_C
   S_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U
   _RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_C
   S_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U
   _RAMB36
   of frag REGCLKBL connected to power/ground net
   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_C
   S_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U
   _RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAU connected to power/ground net
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAL connected to power/ground net
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBU connected to power/ground net
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBL connected to power/ground net
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAU connected to power/ground net
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAL connected to power/ground net
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBU connected to power/ground net
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBL connected to power/ground net
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAU connected to power/ground net
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAL connected to power/ground net
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBU connected to power/ground net
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBL connected to power/ground net
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_gener
   ator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL
   _tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAU connected to power/ground net
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAL connected to power/ground net
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBU connected to power/ground net
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBL connected to power/ground net
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAU connected to power/ground net
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAL connected to power/ground net
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBU connected to power/ground net
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBL connected to power/ground net
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAU connected to power/ground net
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAL connected to power/ground net
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBU connected to power/ground net
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBL connected to power/ground net
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAU connected to power/ground net
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKAL connected to power/ground net
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBU connected to power/ground net
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP
   of frag REGCLKBL connected to power/ground net
   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg
   /blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM3
   6.TDP_REGCLKBL_tiesig
Running directed packing...
WARNING:Pack:2574 - The F7 multiplexer symbol
   "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbite
   r_0/arb_pattern_type_0/pi_arbpatterntype_i2<2>103" and its I1 input driver
   "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbite
   r_0/arb_pattern_type_0/pi_arbpatterntype_i2<3>7" were implemented
   suboptimally in the same slice component. The function generator could not be
   placed directly driving the F7 multiplexer. The design will exhibit
   suboptimal timing.
WARNING:Pack:2573 - The F7 multiplexer symbol
   "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbite
   r_0/arb_pattern_type_0/pi_arbpatterntype_i2<2>103" and its I0 input driver
   "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbite
   r_0/arb_pattern_type_0/pi_arbpatterntype_i2<3>7" were implemented
   suboptimally in the same slice component. The function generator could not be
   placed directly driving the F7 multiplexer. The design will exhibit
   suboptimal timing.
WARNING:Pack:2574 - The F7 multiplexer symbol
   "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbite
   r_0/arb_pattern_type_0/pi_arbpatterntype_i2<2>103" and its I1 input driver
   "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbite
   r_0/arb_pattern_type_0/pi_arbpatterntype_i2<3>7" were implemented
   suboptimally in the same slice component. The function generator could not be
   placed directly driving the F7 multiplexer. The design will exhibit
   suboptimal timing.
WARNING:Pack:2574 - The F7 multiplexer symbol
   "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbite
   r_0/arb_pattern_type_0/pi_arbpatterntype_i2<3>103" and its I1 input driver
   "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbite
   r_0/arb_pattern_type_0/pi_arbpatterntype_i2<3>7" were implemented
   suboptimally in the same slice component. The function generator could not be
   placed directly driving the F7 multiplexer. The design will exhibit
   suboptimal timing.
Running delay-based LUT packing...
Updating timing models...
WARNING:Pack:1653 - At least one timing constraint is impossible to meet because
   component delays alone exceed the constraint. A timing constraint summary
   below shows the failing constraints (preceded with an Asterisk (*)). Please
   use the Timing Analyzer (GUI) or TRCE (command line) with the Mapped NCD and
   PCF files to identify which constraints and paths are failing because of the
   component delays alone. If the failing path(s) is mapped to Xilinx components
   as expected, consider relaxing the constraint. If it is not mapped to
   components as expected, re-evaluate your HDL and how synthesis is optimizing
   the path. To allow the tools to bypass this error, set the environment
   variable XIL_TIMING_ALLOW_IMPOSSIBLE to 1.


   For more information about the Timing Analyzer, consult the Xilinx Timing
   Analyzer Reference manual; for more information on TRCE, consult the Xilinx
   Command Line Tools User Guide "TRACE" chapter.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_system_i_clock_generator_0_clock_gener | SETUP       |    -8.642ns|    63.210ns|     140|     1179496
  ator_0_SIG_PLL0_CLKOUT5 = PERIOD TIMEGRP  | HOLD        |     0.120ns|            |       0|           0
  "system_i_clock_generator_0_clock_generat |             |            |            |        |            
  or_0_SIG_PLL0_CLKOUT5" TS_sys_clk_pin * 0 |             |            |            |        |            
  .5 HIGH 50%                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_system_i_clock_generator_0_clock_gener | SETUP       |     5.643ns|     4.714ns|       0|           0
  ator_0_SIG_PLL0_CLKOUT4 = PERIOD TIMEGRP  | HOLD        |    -0.033ns|            |     316|        4612
  "system_i_clock_generator_0_clock_generat |             |            |            |        |            
  or_0_SIG_PLL0_CLKOUT4" TS_sys_clk_pin * 0 |             |            |            |        |            
  .625 HIGH 50%                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_system_i_clock_generator_0_clock_gener | SETUP       |     6.566ns|     3.786ns|       0|           0
  ator_0_SIG_PLL0_CLKOUT3 = PERIOD TIMEGRP  | HOLD        |    -0.033ns|            |      90|        2816
  "system_i_clock_generator_0_clock_generat | MINPERIOD   |    12.001ns|     3.999ns|       0|           0
  or_0_SIG_PLL0_CLKOUT3" TS_sys_clk_pin * 0 |             |            |            |        |            
  .625 HIGH 50%                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_system_i_clock_generator_0_clock_gener | SETUP       |     3.461ns|     2.597ns|       0|           0
  ator_0_SIG_PLL0_CLKOUT1 = PERIOD TIMEGRP  | HOLD        |    -0.033ns|            |     353|        7886
  "system_i_clock_generator_0_clock_generat |             |            |            |        |            
  or_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin * 1 |             |            |            |        |            
  .25 HIGH 50%                              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FRO | SETUP       |     3.676ns|     1.324ns|       0|           0
  M TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO TIME | HOLD        |    -0.028ns|            |      25|         244
  GRP "FFS" TS_sys_clk_pin * 2              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_ | MAXDELAY    |     0.600ns|     0.000ns|       0|           0
  core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_ph |             |            |            |        |            
  y_io_0/en_dqs<7>" MAXDELAY = 0.6 ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_ | MAXDELAY    |     0.600ns|     0.000ns|       0|           0
  core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_ph |             |            |            |        |            
  y_io_0/en_dqs<6>" MAXDELAY = 0.6 ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_ | MAXDELAY    |     0.600ns|     0.000ns|       0|           0
  core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_ph |             |            |            |        |            
  y_io_0/en_dqs<5>" MAXDELAY = 0.6 ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_ | MAXDELAY    |     0.600ns|     0.000ns|       0|           0
  core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_ph |             |            |            |        |            
  y_io_0/en_dqs<4>" MAXDELAY = 0.6 ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_ | MAXDELAY    |     0.600ns|     0.000ns|       0|           0
  core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_ph |             |            |            |        |            
  y_io_0/en_dqs<3>" MAXDELAY = 0.6 ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_ | MAXDELAY    |     0.600ns|     0.000ns|       0|           0
  core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_ph |             |            |            |        |            
  y_io_0/en_dqs<2>" MAXDELAY = 0.6 ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_ | MAXDELAY    |     0.600ns|     0.000ns|       0|           0
  core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_ph |             |            |            |        |            
  y_io_0/en_dqs<1>" MAXDELAY = 0.6 ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_ | MAXDELAY    |     0.600ns|     0.000ns|       0|           0
  core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_ph |             |            |            |        |            
  y_io_0/en_dqs<0>" MAXDELAY = 0.6 ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_ | MAXDELAY    |     0.850ns|     0.000ns|       0|           0
  core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_ph |             |            |            |        |            
  y_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync"  |             |            |            |        |            
  MAXDELAY = 0.85 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_ | MAXDELAY    |     0.850ns|     0.000ns|       0|           0
  core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_ph |             |            |            |        |            
  y_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync"  |             |            |            |        |            
  MAXDELAY = 0.85 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_ | MAXDELAY    |     0.850ns|     0.000ns|       0|           0
  core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_ph |             |            |            |        |            
  y_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync"  |             |            |            |        |            
  MAXDELAY = 0.85 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_ | MAXDELAY    |     0.850ns|     0.000ns|       0|           0
  core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_ph |             |            |            |        |            
  y_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync"  |             |            |            |        |            
  MAXDELAY = 0.85 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_ | MAXDELAY    |     0.850ns|     0.000ns|       0|           0
  core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_ph |             |            |            |        |            
  y_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync"  |             |            |            |        |            
  MAXDELAY = 0.85 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_ | MAXDELAY    |     0.850ns|     0.000ns|       0|           0
  core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_ph |             |            |            |        |            
  y_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync"  |             |            |            |        |            
  MAXDELAY = 0.85 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_ | MAXDELAY    |     0.850ns|     0.000ns|       0|           0
  core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_ph |             |            |            |        |            
  y_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync"  |             |            |            |        |            
  MAXDELAY = 0.85 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_ | MAXDELAY    |     0.850ns|     0.000ns|       0|           0
  core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_ph |             |            |            |        |            
  y_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync"  |             |            |            |        |            
  MAXDELAY = 0.85 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_ | SETUP       |     1.267ns|     1.133ns|       0|           0
  CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS" 2.4 n | HOLD        |     0.737ns|            |       0|           0
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_system_i_clock_generator_0_clock_gener | SETUP       |     2.926ns|     2.148ns|       0|           0
  ator_0_SIG_PLL0_CLKOUT0 = PERIOD TIMEGRP  | HOLD        |     0.195ns|            |       0|           0
  "system_i_clock_generator_0_clock_generat | MINHIGHPULSE|     5.500ns|     2.500ns|       0|           0
  or_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin * 1 |             |            |            |        |            
  .25 PHASE 2 ns HIGH 50%                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_system_i_clock_generator_0_clock_gener | MINPERIOD   |     3.334ns|     1.666ns|       0|           0
  ator_0_SIG_PLL0_CLKOUT2 = PERIOD TIMEGRP  |             |            |            |        |            
  "system_i_clock_generator_0_clock_generat |             |            |            |        |            
  or_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin * 2 |             |            |            |        |            
   HIGH 50%                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ASYNC_FIFO_microblaze_0_to_writecop_0  | SETUP       |     6.304ns|     1.696ns|       0|           0
  = MAXDELAY FROM TIMEGRP "microblaze_0_to_ | HOLD        |     1.199ns|            |       0|           0
  writecop_0_fsl" 8 ns DATAPATHONLY         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ASYNC_FIFO_microblaze_0_to_readfgcop_0 | SETUP       |     6.330ns|     1.670ns|       0|           0
   = MAXDELAY FROM TIMEGRP "microblaze_0_to | HOLD        |     1.175ns|            |       0|           0
  _readfgcop_0_fsl" 8 ns DATAPATHONLY       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ASYNC_FIFO_microblaze_0_to_readbgcop_0 | SETUP       |     6.330ns|     1.670ns|       0|           0
   = MAXDELAY FROM TIMEGRP "microblaze_0_to | HOLD        |     1.175ns|            |       0|           0
  _readbgcop_0_fsl" 8 ns DATAPATHONLY       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ASYNC_FIFO_readbgcop_0_to_microblaze_0 | SETUP       |    13.657ns|     2.343ns|       0|           0
   = MAXDELAY FROM TIMEGRP "readbgcop_0_to_ | HOLD        |     1.199ns|            |       0|           0
  microblaze_0_fsl" 16 ns DATAPATHONLY      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ASYNC_FIFO_readfgcop_0_to_microblaze_0 | SETUP       |    13.751ns|     2.249ns|       0|           0
   = MAXDELAY FROM TIMEGRP "readfgcop_0_to_ | HOLD        |     1.199ns|            |       0|           0
  microblaze_0_fsl" 16 ns DATAPATHONLY      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths
Analyzed       |
|           Constraint          | Requirement
|-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    |
Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|     31.605ns|            0|          924|            0|
460618259703|
| TS_MC_PHY_INIT_DATA_SEL_90    |      5.000ns|      1.324ns|          N/A|           25|            0|           57|   
        0|
| TS_system_i_clock_generator_0_|      8.000ns|      2.500ns|          N/A|            0|            0|          898|   
        0|
| clock_generator_0_SIG_PLL0_CLK|             |             |             |             |             |             |   
         |
| OUT0                          |             |             |             |             |             |             |   
         |
| TS_system_i_clock_generator_0_|      8.000ns|      2.597ns|          N/A|          353|            0|        20097|   
        0|
| clock_generator_0_SIG_PLL0_CLK|             |             |             |             |             |             |   
         |
| OUT1                          |             |             |             |             |             |             |   
         |
| TS_system_i_clock_generator_0_|      5.000ns|      1.666ns|          N/A|            0|            0|            0|   
        0|
| clock_generator_0_SIG_PLL0_CLK|             |             |             |             |             |             |   
         |
| OUT2                          |             |             |             |             |             |             |   
         |
| TS_system_i_clock_generator_0_|     16.000ns|      3.999ns|          N/A|           90|            0|       400054|   
        0|
| clock_generator_0_SIG_PLL0_CLK|             |             |             |             |             |             |   
         |
| OUT3                          |             |             |             |             |             |             |   
         |
| TS_system_i_clock_generator_0_|     16.000ns|      4.714ns|          N/A|          316|            0|        23465|   
        0|
| clock_generator_0_SIG_PLL0_CLK|             |             |             |             |             |             |   
         |
| OUT4                          |             |             |             |             |             |             |   
         |
| TS_system_i_clock_generator_0_|     20.000ns|     63.210ns|          N/A|          140|            0| 460617815132|   
        0|
| clock_generator_0_SIG_PLL0_CLK|             |             |             |             |             |             |   
         |
| OUT5                          |             |             |             |             |             |             |   
         |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+

5 constraints not met.


INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 45 secs 
Total CPU  time at the beginning of Placer: 1 mins 44 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:1cb9d327) REAL time: 1 mins 54 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: GPIO_LED<0>   IOSTANDARD = LVCMOS25
   	 Comp: GPIO_LED<1>   IOSTANDARD = LVCMOS25
   	 Comp: GPIO_LED<2>   IOSTANDARD = LVCMOS25
   	 Comp: GPIO_LED<3>   IOSTANDARD = SSTL18_II_DCI
   	 Comp: GPIO_LED<4>   IOSTANDARD = LVCMOS25
   	 Comp: GPIO_LED<5>   IOSTANDARD = SSTL18_II_DCI
   	 Comp: GPIO_LED<6>   IOSTANDARD = SSTL18_II_DCI
   	 Comp: GPIO_LED<7>   IOSTANDARD = SSTL18_II_DCI


INFO:Place:834 - Only a subset of IOs are locked. Out of 285 IOs, 149 are locked
   and 136 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:1cb9d327) REAL time: 1 mins 56 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:61f12e53) REAL time: 1 mins 56 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:de52da21) REAL time: 1 mins 56 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:de52da21) REAL time: 4 mins 59 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:de52da21) REAL time: 5 mins 

Phase 7.2  Initial Clock and IO Placement
.....
.....


There are 16 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y7:                        | CLOCKREGION_X1Y7:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y6:                        | CLOCKREGION_X1Y6:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 2 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y1>
  key resource utilizations (used/available): edge-bufios - 2/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  16  |  2  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  16  |  4  |  0 |   40   |   40   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  16  |  0  |  0 |   80   |   80   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y2>
  key resource utilizations (used/available): edge-bufios - 3/4; center-bufios - 0/2; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  16  |  0  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  16  |  2  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  16  |  4  |  0 |   40   |   40   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y6>
  key resource utilizations (used/available): edge-bufios - 3/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  16  |  0  |  0 |   80   |   80   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  16  |  4  |  0 |   40   |   40   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  16  |  2  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 16  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 8 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" driven
by "BUFIO_X0Y27"
INST
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_bufio_dqs"
LOC = "BUFIO_X0Y27" ;
NET "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" TNM_NET =
"TN_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
TIMEGRP "TN_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>"
AREA_GROUP = "CLKAG_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>"
;
AREA_GROUP "CLKAG_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>"
RANGE = CLOCKREGION_X0Y6;


# IO-Clock "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" driven
by "BUFIO_X0Y9"
INST
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_bufio_dqs"
LOC = "BUFIO_X0Y9" ;
NET "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" TNM_NET =
"TN_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
TIMEGRP "TN_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>"
AREA_GROUP = "CLKAG_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>"
;
AREA_GROUP "CLKAG_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>"
RANGE = CLOCKREGION_X0Y2;


# IO-Clock "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" driven
by "BUFIO_X0Y11"
INST
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_bufio_dqs"
LOC = "BUFIO_X0Y11" ;
NET "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" TNM_NET =
"TN_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
TIMEGRP "TN_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>"
AREA_GROUP = "CLKAG_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>"
;
AREA_GROUP "CLKAG_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>"
RANGE = CLOCKREGION_X0Y2;


# IO-Clock "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" driven
by "BUFIO_X0Y4"
INST
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_bufio_dqs"
LOC = "BUFIO_X0Y4" ;
NET "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" TNM_NET =
"TN_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
TIMEGRP "TN_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>"
AREA_GROUP = "CLKAG_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>"
;
AREA_GROUP "CLKAG_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>"
RANGE = CLOCKREGION_X0Y1;


# IO-Clock "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" driven
by "BUFIO_X0Y25"
INST
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_bufio_dqs"
LOC = "BUFIO_X0Y25" ;
NET "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" TNM_NET =
"TN_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
TIMEGRP "TN_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>"
AREA_GROUP = "CLKAG_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>"
;
AREA_GROUP "CLKAG_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>"
RANGE = CLOCKREGION_X0Y6;


# IO-Clock "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" driven
by "BUFIO_X0Y7"
INST
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_bufio_dqs"
LOC = "BUFIO_X0Y7" ;
NET "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" TNM_NET =
"TN_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
TIMEGRP "TN_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>"
AREA_GROUP = "CLKAG_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>"
;
AREA_GROUP "CLKAG_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>"
RANGE = CLOCKREGION_X0Y1;


# IO-Clock "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" driven
by "BUFIO_X0Y26"
INST
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_bufio_dqs"
LOC = "BUFIO_X0Y26" ;
NET "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" TNM_NET =
"TN_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
TIMEGRP "TN_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>"
AREA_GROUP = "CLKAG_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>"
;
AREA_GROUP "CLKAG_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>"
RANGE = CLOCKREGION_X0Y6;


# IO-Clock "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" driven
by "BUFIO_X0Y10"
INST
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_bufio_dqs"
LOC = "BUFIO_X0Y10" ;
NET "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" TNM_NET =
"TN_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
TIMEGRP "TN_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>"
AREA_GROUP = "CLKAG_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>"
;
AREA_GROUP "CLKAG_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>"
RANGE = CLOCKREGION_X0Y2;


Phase 7.2  Initial Clock and IO Placement (Checksum:76c5aed1) REAL time: 5 mins 13 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:76c5aed1) REAL time: 5 mins 13 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:76c5aed1) REAL time: 5 mins 13 secs 

Phase 10.3  Local Placement Optimization
.....
Phase 10.3  Local Placement Optimization (Checksum:be9cba1f) REAL time: 5 mins 16 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:5ea0c193) REAL time: 5 mins 18 secs 

Phase 12.8  Global Placement
............................................................................
...............
........................................................................................................................................................................
................
................
.................................................................
Phase 12.8  Global Placement (Checksum:c77d4795) REAL time: 6 mins 43 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:c77d4795) REAL time: 6 mins 43 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:c77d4795) REAL time: 6 mins 45 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:9d14793e) REAL time: 10 mins 32 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:9d14793e) REAL time: 10 mins 34 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:9d14793e) REAL time: 10 mins 34 secs 

Total REAL time to Placer completion: 10 mins 36 secs 
Total CPU  time to Placer completion: 10 mins 35 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:372 - Gated clock. Clock net count_not0000 is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net count3_not0000 is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net count2_not0000 is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net chipscope_control<13> is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into the flip-flop.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:  162
Slice Logic Utilization:
  Number of Slice Registers:                 7,022 out of  69,120   10%
    Number used as Flip Flops:               7,000
    Number used as Latches:                      8
    Number used as Latch-thrus:                 14
  Number of Slice LUTs:                      6,105 out of  69,120    8%
    Number used as logic:                    5,673 out of  69,120    8%
      Number using O6 output only:           5,106
      Number using O5 output only:             208
      Number using O5 and O6:                  359
    Number used as Memory:                     400 out of  17,920    2%
      Number used as Dual Port RAM:            184
        Number using O5 output only:            13
        Number using O5 and O6:                171
      Number used as Shift Register:           216
        Number using O6 output only:           214
        Number using O5 output only:             2
    Number used as exclusive route-thru:        32
  Number of route-thrus:                       247
    Number using O6 output only:               238
    Number using O5 output only:                 7
    Number using O5 and O6:                      2

Slice Logic Distribution:
  Number of occupied Slices:                 4,068 out of  17,280   23%
  Number of LUT Flip Flop pairs used:        9,748
    Number with an unused Flip Flop:         2,726 out of   9,748   27%
    Number with an unused LUT:               3,643 out of   9,748   37%
    Number of fully used LUT-FF pairs:       3,379 out of   9,748   34%
    Number of unique control sets:             791
    Number of slice register sites lost
      to control set restrictions:           1,789 out of  69,120    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       285 out of     640   44%
    Number of LOCed IOBs:                      149 out of     285   52%
    IOB Flip Flops:                            282

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      68 out of     148   45%
    Number using BlockRAM only:                 68
    Total primitives used:
      Number of 36k BlockRAM used:              64
      Number of 18k BlockRAM used:               4
    Total Memory used (KB):                  2,376 out of   5,328   44%
  Number of BUFG/BUFGCTRLs:                      8 out of      32   25%
    Number used as BUFGs:                        8
  Number of IDELAYCTRLs:                         3 out of      22   13%
  Number of BSCANs:                              2 out of       4   50%
  Number of BUFIOs:                              8 out of      80   10%
  Number of DSP48Es:                             7 out of      64   10%
  Number of PLL_ADVs:                            1 out of       6   16%

  Number of RPM macros:            6
Average Fanout of Non-Clock Nets:                3.49

Peak Memory Usage:  1246 MB
Total REAL time to MAP completion:  10 mins 57 secs 
Total CPU time to MAP completion:   10 mins 56 secs 

Mapping completed.
See MAP report file "system_top_map.mrp" for details.
