

================================================================
== Vitis HLS Report for 'D_drain_IO_L2_out_0_x0'
================================================================
* Date:           Thu Sep 15 03:09:10 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min  |  max  |   Type  |
    +---------+---------+-----------+----------+-------+-------+---------+
    |    18969|    75705|  63.224 us|  0.252 ms|  18969|  75705|     none|
    +---------+---------+-----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------+---------+---------+--------------+-----------+-----------+-------+----------+
        |                                          |  Latency (cycles) |   Iteration  |  Initiation Interval  |  Trip |          |
        |                 Loop Name                |   min   |   max   |    Latency   |  achieved |   target  | Count | Pipelined|
        +------------------------------------------+---------+---------+--------------+-----------+-----------+-------+----------+
        |- D_drain_IO_L2_out_0_x0_loop_1           |    18968|    75704|  4742 ~ 18926|          -|          -|      4|        no|
        | + D_drain_IO_L2_out_0_x0_loop_2          |     4740|    18924|    790 ~ 3154|          -|          -|      6|        no|
        |  ++ D_drain_IO_L2_out_0_x0_loop_3        |      788|     3152|           394|          -|          -|  2 ~ 8|        no|
        |   +++ D_drain_IO_L2_out_0_x0_loop_4      |      392|      392|            98|          -|          -|      4|        no|
        |    ++++ D_drain_IO_L2_out_0_x0_loop_5    |       96|       96|             6|          -|          -|     16|        no|
        |     +++++ D_drain_IO_L2_out_0_x0_loop_6  |        4|        4|             2|          -|          -|      2|        no|
        |   +++ D_drain_IO_L2_out_0_x0_loop_7      |      392|      392|            98|          -|          -|      4|        no|
        |    ++++ D_drain_IO_L2_out_0_x0_loop_8    |       96|       96|             6|          -|          -|     16|        no|
        |     +++++ D_drain_IO_L2_out_0_x0_loop_9  |        4|        4|             2|          -|          -|      2|        no|
        +------------------------------------------+---------+---------+--------------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 9 4 
6 --> 7 5 
7 --> 8 6 
8 --> 7 
9 --> 10 5 
10 --> 11 9 
11 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L2_out_1_x0206, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L2_out_0_x0205, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_0_0_x0173, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L2_out_1_x0206, void @empty_816, i32 0, i32 0, void @empty_2280, i32 0, i32 0, void @empty_2280, void @empty_2280, void @empty_2280, i32 0, i32 0, i32 0, i32 0, void @empty_2280, void @empty_2280"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L2_out_0_x0205, void @empty_816, i32 0, i32 0, void @empty_2280, i32 0, i32 0, void @empty_2280, void @empty_2280, void @empty_2280, i32 0, i32 0, i32 0, i32 0, void @empty_2280, void @empty_2280"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_0_0_x0173, void @empty_816, i32 0, i32 0, void @empty_2280, i32 0, i32 0, void @empty_2280, void @empty_2280, void @empty_2280, i32 0, i32 0, i32 0, i32 0, void @empty_2280, void @empty_2280"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%br_ln12113 = br void" [./dut.cpp:12113]   --->   Operation 18 'br' 'br_ln12113' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.57>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%c0_V = phi i3 %add_ln691, void, i3 0, void"   --->   Operation 19 'phi' 'c0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %c0_V, i3 1"   --->   Operation 20 'add' 'add_ln691' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.49ns)   --->   "%icmp_ln890 = icmp_eq  i3 %c0_V, i3 4"   --->   Operation 21 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln12113 = br i1 %icmp_ln890, void %.split17, void" [./dut.cpp:12113]   --->   Operation 23 'br' 'br_ln12113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln12113 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2281" [./dut.cpp:12113]   --->   Operation 24 'specloopname' 'specloopname_ln12113' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.38ns)   --->   "%br_ln12114 = br void" [./dut.cpp:12114]   --->   Operation 25 'br' 'br_ln12114' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln12159 = ret" [./dut.cpp:12159]   --->   Operation 26 'ret' 'ret_ln12159' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%c1_V = phi i3 %add_ln691_814, void %.loopexit, i3 0, void %.split17"   --->   Operation 27 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.57ns)   --->   "%add_ln691_814 = add i3 %c1_V, i3 1"   --->   Operation 28 'add' 'add_ln691_814' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.49ns)   --->   "%icmp_ln890_668 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 29 'icmp' 'icmp_ln890_668' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln12114 = br i1 %icmp_ln890_668, void %.split15, void" [./dut.cpp:12114]   --->   Operation 31 'br' 'br_ln12114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln12114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1610" [./dut.cpp:12114]   --->   Operation 32 'specloopname' 'specloopname_ln12114' <Predicate = (!icmp_ln890_668)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %c1_V, i3 0"   --->   Operation 33 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln890_668)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.70ns)   --->   "%add_i_i100_cast = sub i6 41, i6 %p_shl"   --->   Operation 34 'sub' 'add_i_i100_cast' <Predicate = (!icmp_ln890_668)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.38ns)   --->   "%br_ln12117 = br void" [./dut.cpp:12117]   --->   Operation 35 'br' 'br_ln12117' <Predicate = (!icmp_ln890_668)> <Delay = 0.38>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 36 'br' 'br_ln0' <Predicate = (icmp_ln890_668)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.77>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%c3 = phi i4 0, void %.split15, i4 %c3_16, void %.loopexit188"   --->   Operation 37 'phi' 'c3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.65ns)   --->   "%icmp_ln12117 = icmp_eq  i4 %c3, i4 8" [./dut.cpp:12117]   --->   Operation 38 'icmp' 'icmp_ln12117' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.70ns)   --->   "%c3_16 = add i4 %c3, i4 1" [./dut.cpp:12117]   --->   Operation 39 'add' 'c3_16' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln12117 = br i1 %icmp_ln12117, void %.split13, void %.loopexit" [./dut.cpp:12117]   --->   Operation 40 'br' 'br_ln12117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1616 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 8, i64 5"   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln1616' <Predicate = (!icmp_ln12117)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1364"   --->   Operation 42 'specloopname' 'specloopname_ln1616' <Predicate = (!icmp_ln12117)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln886 = zext i4 %c3"   --->   Operation 43 'zext' 'zext_ln886' <Predicate = (!icmp_ln12117)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.61ns)   --->   "%icmp_ln886 = icmp_ugt  i6 %zext_ln886, i6 %add_i_i100_cast"   --->   Operation 44 'icmp' 'icmp_ln886' <Predicate = (!icmp_ln12117)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln12119 = br i1 %icmp_ln886, void, void %.loopexit" [./dut.cpp:12119]   --->   Operation 45 'br' 'br_ln12119' <Predicate = (!icmp_ln12117)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.65ns)   --->   "%icmp_ln12122 = icmp_eq  i4 %c3, i4 0" [./dut.cpp:12122]   --->   Operation 46 'icmp' 'icmp_ln12122' <Predicate = (!icmp_ln12117 & !icmp_ln886)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln12122 = br i1 %icmp_ln12122, void %.preheader.preheader, void %.preheader1.preheader" [./dut.cpp:12122]   --->   Operation 47 'br' 'br_ln12122' <Predicate = (!icmp_ln12117 & !icmp_ln886)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 48 'br' 'br_ln890' <Predicate = (!icmp_ln12117 & !icmp_ln886 & !icmp_ln12122)> <Delay = 0.38>
ST_4 : Operation 49 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader1"   --->   Operation 49 'br' 'br_ln890' <Predicate = (!icmp_ln12117 & !icmp_ln886 & icmp_ln12122)> <Delay = 0.38>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 50 'br' 'br_ln0' <Predicate = (icmp_ln886) | (icmp_ln12117)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.57>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%c4_V_14 = phi i3 %add_ln691_816, void, i3 0, void %.preheader.preheader"   --->   Operation 51 'phi' 'c4_V_14' <Predicate = (!icmp_ln12122)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.57ns)   --->   "%add_ln691_816 = add i3 %c4_V_14, i3 1"   --->   Operation 52 'add' 'add_ln691_816' <Predicate = (!icmp_ln12122)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.49ns)   --->   "%icmp_ln890_670 = icmp_eq  i3 %c4_V_14, i3 4"   --->   Operation 53 'icmp' 'icmp_ln890_670' <Predicate = (!icmp_ln12122)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 54 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln12122)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln12140 = br i1 %icmp_ln890_670, void %.split5, void %.loopexit188.loopexit" [./dut.cpp:12140]   --->   Operation 55 'br' 'br_ln12140' <Predicate = (!icmp_ln12122)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln12140 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1865" [./dut.cpp:12140]   --->   Operation 56 'specloopname' 'specloopname_ln12140' <Predicate = (!icmp_ln12122 & !icmp_ln890_670)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.38ns)   --->   "%br_ln12142 = br void" [./dut.cpp:12142]   --->   Operation 57 'br' 'br_ln12142' <Predicate = (!icmp_ln12122 & !icmp_ln890_670)> <Delay = 0.38>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit188"   --->   Operation 58 'br' 'br_ln0' <Predicate = (!icmp_ln12122 & icmp_ln890_670)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%c4_V = phi i3 %add_ln691_815, void, i3 0, void %.preheader1.preheader"   --->   Operation 59 'phi' 'c4_V' <Predicate = (icmp_ln12122)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.57ns)   --->   "%add_ln691_815 = add i3 %c4_V, i3 1"   --->   Operation 60 'add' 'add_ln691_815' <Predicate = (icmp_ln12122)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.49ns)   --->   "%icmp_ln890_669 = icmp_eq  i3 %c4_V, i3 4"   --->   Operation 61 'icmp' 'icmp_ln890_669' <Predicate = (icmp_ln12122)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 62 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln12122)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln12123 = br i1 %icmp_ln890_669, void %.split11, void %.loopexit188.loopexit6" [./dut.cpp:12123]   --->   Operation 63 'br' 'br_ln12123' <Predicate = (icmp_ln12122)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln12123 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1769" [./dut.cpp:12123]   --->   Operation 64 'specloopname' 'specloopname_ln12123' <Predicate = (icmp_ln12122 & !icmp_ln890_669)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.38ns)   --->   "%br_ln12125 = br void" [./dut.cpp:12125]   --->   Operation 65 'br' 'br_ln12125' <Predicate = (icmp_ln12122 & !icmp_ln890_669)> <Delay = 0.38>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit188"   --->   Operation 66 'br' 'br_ln0' <Predicate = (icmp_ln12122 & icmp_ln890_669)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 67 'br' 'br_ln0' <Predicate = (icmp_ln12122 & icmp_ln890_669) | (!icmp_ln12122 & icmp_ln890_670)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.70>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%c5_V_14 = phi i5 %add_ln691_819, void, i5 0, void %.split5"   --->   Operation 68 'phi' 'c5_V_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.70ns)   --->   "%add_ln691_819 = add i5 %c5_V_14, i5 1"   --->   Operation 69 'add' 'add_ln691_819' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.63ns)   --->   "%icmp_ln890_672 = icmp_eq  i5 %c5_V_14, i5 16"   --->   Operation 70 'icmp' 'icmp_ln890_672' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 71 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln12142 = br i1 %icmp_ln890_672, void %.split3, void" [./dut.cpp:12142]   --->   Operation 72 'br' 'br_ln12142' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln12142 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2679" [./dut.cpp:12142]   --->   Operation 73 'specloopname' 'specloopname_ln12142' <Predicate = (!icmp_ln890_672)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.38ns)   --->   "%br_ln12144 = br void" [./dut.cpp:12144]   --->   Operation 74 'br' 'br_ln12144' <Predicate = (!icmp_ln890_672)> <Delay = 0.38>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 75 'br' 'br_ln0' <Predicate = (icmp_ln890_672)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.43>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%c6_V_78 = phi i2 %add_ln691_820, void %.split, i2 0, void %.split3"   --->   Operation 76 'phi' 'c6_V_78' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.43ns)   --->   "%add_ln691_820 = add i2 %c6_V_78, i2 1"   --->   Operation 77 'add' 'add_ln691_820' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.34ns)   --->   "%icmp_ln890_674 = icmp_eq  i2 %c6_V_78, i2 2"   --->   Operation 78 'icmp' 'icmp_ln890_674' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 79 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln12144 = br i1 %icmp_ln890_674, void %.split, void" [./dut.cpp:12144]   --->   Operation 80 'br' 'br_ln12144' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 81 'br' 'br_ln0' <Predicate = (icmp_ln890_674)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln12144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1233" [./dut.cpp:12144]   --->   Operation 82 'specloopname' 'specloopname_ln12144' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (1.21ns)   --->   "%tmp_395 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L2_out_1_x0206" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 83 'read' 'tmp_395' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_8 : Operation 84 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L2_out_0_x0205, i128 %tmp_395" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 84 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 85 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 9 <SV = 5> <Delay = 0.70>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %add_ln691_817, void, i5 0, void %.split11"   --->   Operation 86 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.70ns)   --->   "%add_ln691_817 = add i5 %c5_V, i5 1"   --->   Operation 87 'add' 'add_ln691_817' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [1/1] (0.63ns)   --->   "%icmp_ln890_671 = icmp_eq  i5 %c5_V, i5 16"   --->   Operation 88 'icmp' 'icmp_ln890_671' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 89 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln12125 = br i1 %icmp_ln890_671, void %.split9, void" [./dut.cpp:12125]   --->   Operation 90 'br' 'br_ln12125' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln12125 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1768" [./dut.cpp:12125]   --->   Operation 91 'specloopname' 'specloopname_ln12125' <Predicate = (!icmp_ln890_671)> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.38ns)   --->   "%br_ln12127 = br void" [./dut.cpp:12127]   --->   Operation 92 'br' 'br_ln12127' <Predicate = (!icmp_ln890_671)> <Delay = 0.38>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 93 'br' 'br_ln0' <Predicate = (icmp_ln890_671)> <Delay = 0.00>

State 10 <SV = 6> <Delay = 0.43>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%c6_V = phi i2 %add_ln691_818, void %.split7, i2 0, void %.split9"   --->   Operation 94 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.43ns)   --->   "%add_ln691_818 = add i2 %c6_V, i2 1"   --->   Operation 95 'add' 'add_ln691_818' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [1/1] (0.34ns)   --->   "%icmp_ln890_673 = icmp_eq  i2 %c6_V, i2 2"   --->   Operation 96 'icmp' 'icmp_ln890_673' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 97 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln12127 = br i1 %icmp_ln890_673, void %.split7, void" [./dut.cpp:12127]   --->   Operation 98 'br' 'br_ln12127' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 99 'br' 'br_ln0' <Predicate = (icmp_ln890_673)> <Delay = 0.00>

State 11 <SV = 7> <Delay = 2.43>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln12127 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1733" [./dut.cpp:12127]   --->   Operation 100 'specloopname' 'specloopname_ln12127' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (1.21ns)   --->   "%tmp = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_0_0_x0173" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 101 'read' 'tmp' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_11 : Operation 102 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L2_out_0_x0205, i128 %tmp" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 102 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 103 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_D_drain_D_drain_IO_L2_out_1_x0206]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_D_drain_IO_L2_out_0_x0205]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_D_drain_IO_L1_out_0_0_x0173]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0          (specmemcore      ) [ 000000000000]
specmemcore_ln0          (specmemcore      ) [ 000000000000]
specmemcore_ln0          (specmemcore      ) [ 000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000]
br_ln12113               (br               ) [ 011111111111]
c0_V                     (phi              ) [ 001000000000]
add_ln691                (add              ) [ 011111111111]
icmp_ln890               (icmp             ) [ 001111111111]
speclooptripcount_ln0    (speclooptripcount) [ 000000000000]
br_ln12113               (br               ) [ 000000000000]
specloopname_ln12113     (specloopname     ) [ 000000000000]
br_ln12114               (br               ) [ 001111111111]
ret_ln12159              (ret              ) [ 000000000000]
c1_V                     (phi              ) [ 000100000000]
add_ln691_814            (add              ) [ 001111111111]
icmp_ln890_668           (icmp             ) [ 001111111111]
speclooptripcount_ln0    (speclooptripcount) [ 000000000000]
br_ln12114               (br               ) [ 000000000000]
specloopname_ln12114     (specloopname     ) [ 000000000000]
p_shl                    (bitconcatenate   ) [ 000000000000]
add_i_i100_cast          (sub              ) [ 000011111111]
br_ln12117               (br               ) [ 001111111111]
br_ln0                   (br               ) [ 011111111111]
c3                       (phi              ) [ 000010000000]
icmp_ln12117             (icmp             ) [ 001111111111]
c3_16                    (add              ) [ 001111111111]
br_ln12117               (br               ) [ 000000000000]
speclooptripcount_ln1616 (speclooptripcount) [ 000000000000]
specloopname_ln1616      (specloopname     ) [ 000000000000]
zext_ln886               (zext             ) [ 000000000000]
icmp_ln886               (icmp             ) [ 001111111111]
br_ln12119               (br               ) [ 000000000000]
icmp_ln12122             (icmp             ) [ 001111111111]
br_ln12122               (br               ) [ 000000000000]
br_ln890                 (br               ) [ 001111111111]
br_ln890                 (br               ) [ 001111111111]
br_ln0                   (br               ) [ 001111111111]
c4_V_14                  (phi              ) [ 000001000000]
add_ln691_816            (add              ) [ 001111111111]
icmp_ln890_670           (icmp             ) [ 001111111111]
speclooptripcount_ln0    (speclooptripcount) [ 000000000000]
br_ln12140               (br               ) [ 000000000000]
specloopname_ln12140     (specloopname     ) [ 000000000000]
br_ln12142               (br               ) [ 001111111111]
br_ln0                   (br               ) [ 000000000000]
c4_V                     (phi              ) [ 000001000000]
add_ln691_815            (add              ) [ 001111111111]
icmp_ln890_669           (icmp             ) [ 001111111111]
speclooptripcount_ln0    (speclooptripcount) [ 000000000000]
br_ln12123               (br               ) [ 000000000000]
specloopname_ln12123     (specloopname     ) [ 000000000000]
br_ln12125               (br               ) [ 001111111111]
br_ln0                   (br               ) [ 000000000000]
br_ln0                   (br               ) [ 001111111111]
c5_V_14                  (phi              ) [ 000000100000]
add_ln691_819            (add              ) [ 001111111111]
icmp_ln890_672           (icmp             ) [ 001111111111]
speclooptripcount_ln0    (speclooptripcount) [ 000000000000]
br_ln12142               (br               ) [ 000000000000]
specloopname_ln12142     (specloopname     ) [ 000000000000]
br_ln12144               (br               ) [ 001111111111]
br_ln0                   (br               ) [ 001111111111]
c6_V_78                  (phi              ) [ 000000010000]
add_ln691_820            (add              ) [ 001111111111]
icmp_ln890_674           (icmp             ) [ 001111111111]
speclooptripcount_ln0    (speclooptripcount) [ 000000000000]
br_ln12144               (br               ) [ 000000000000]
br_ln0                   (br               ) [ 001111111111]
specloopname_ln12144     (specloopname     ) [ 000000000000]
tmp_395                  (read             ) [ 000000000000]
write_ln174              (write            ) [ 000000000000]
br_ln0                   (br               ) [ 001111111111]
c5_V                     (phi              ) [ 000000000100]
add_ln691_817            (add              ) [ 001111111111]
icmp_ln890_671           (icmp             ) [ 001111111111]
speclooptripcount_ln0    (speclooptripcount) [ 000000000000]
br_ln12125               (br               ) [ 000000000000]
specloopname_ln12125     (specloopname     ) [ 000000000000]
br_ln12127               (br               ) [ 001111111111]
br_ln0                   (br               ) [ 001111111111]
c6_V                     (phi              ) [ 000000000010]
add_ln691_818            (add              ) [ 001111111111]
icmp_ln890_673           (icmp             ) [ 001111111111]
speclooptripcount_ln0    (speclooptripcount) [ 000000000000]
br_ln12127               (br               ) [ 000000000000]
br_ln0                   (br               ) [ 001111111111]
specloopname_ln12127     (specloopname     ) [ 000000000000]
tmp                      (read             ) [ 000000000000]
write_ln174              (write            ) [ 000000000000]
br_ln0                   (br               ) [ 001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_D_drain_D_drain_IO_L2_out_1_x0206">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L2_out_1_x0206"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_D_drain_D_drain_IO_L2_out_0_x0205">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L2_out_0_x0205"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_D_drain_D_drain_IO_L1_out_0_0_x0173">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_0_0_x0173"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_816"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2280"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2281"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1610"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1364"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1865"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1769"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2679"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1233"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1768"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1733"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_395_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="128" slack="0"/>
<pin id="92" dir="0" index="1" bw="128" slack="0"/>
<pin id="93" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_395/8 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="128" slack="0"/>
<pin id="99" dir="0" index="2" bw="128" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/8 write_ln174/11 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="128" slack="0"/>
<pin id="106" dir="0" index="1" bw="128" slack="0"/>
<pin id="107" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="111" class="1005" name="c0_V_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="3" slack="1"/>
<pin id="113" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c0_V (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="c0_V_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="3" slack="0"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="1" slack="1"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c0_V/2 "/>
</bind>
</comp>

<comp id="122" class="1005" name="c1_V_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="3" slack="1"/>
<pin id="124" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c1_V (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="c1_V_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="3" slack="0"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="1" slack="1"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c1_V/3 "/>
</bind>
</comp>

<comp id="133" class="1005" name="c3_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="4" slack="1"/>
<pin id="135" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c3 (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="c3_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="4" slack="0"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c3/4 "/>
</bind>
</comp>

<comp id="144" class="1005" name="c4_V_14_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="3" slack="1"/>
<pin id="146" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c4_V_14 (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="c4_V_14_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="3" slack="0"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="1" slack="1"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V_14/5 "/>
</bind>
</comp>

<comp id="155" class="1005" name="c4_V_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="3" slack="1"/>
<pin id="157" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c4_V (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="c4_V_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="3" slack="0"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="1" slack="1"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V/5 "/>
</bind>
</comp>

<comp id="166" class="1005" name="c5_V_14_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="5" slack="1"/>
<pin id="168" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V_14 (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="c5_V_14_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="5" slack="0"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="1" slack="1"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V_14/6 "/>
</bind>
</comp>

<comp id="177" class="1005" name="c6_V_78_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="2" slack="1"/>
<pin id="179" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c6_V_78 (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="c6_V_78_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="2" slack="0"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="1" slack="1"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V_78/7 "/>
</bind>
</comp>

<comp id="188" class="1005" name="c5_V_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="5" slack="1"/>
<pin id="190" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="c5_V_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="5" slack="0"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="1" slack="1"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/9 "/>
</bind>
</comp>

<comp id="199" class="1005" name="c6_V_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="2" slack="1"/>
<pin id="201" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c6_V (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="c6_V_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="2" slack="0"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="1" slack="1"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V/10 "/>
</bind>
</comp>

<comp id="210" class="1004" name="add_ln691_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="3" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="icmp_ln890_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="3" slack="0"/>
<pin id="218" dir="0" index="1" bw="3" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="add_ln691_814_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_814/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="icmp_ln890_668_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="3" slack="0"/>
<pin id="230" dir="0" index="1" bw="2" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_668/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="p_shl_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="6" slack="0"/>
<pin id="236" dir="0" index="1" bw="3" slack="0"/>
<pin id="237" dir="0" index="2" bw="1" slack="0"/>
<pin id="238" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="add_i_i100_cast_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="6" slack="0"/>
<pin id="244" dir="0" index="1" bw="6" slack="0"/>
<pin id="245" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="add_i_i100_cast/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="icmp_ln12117_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="0" index="1" bw="4" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12117/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="c3_16_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="4" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c3_16/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln886_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="0"/>
<pin id="262" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln886/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="icmp_ln886_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="0"/>
<pin id="266" dir="0" index="1" bw="6" slack="1"/>
<pin id="267" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="icmp_ln12122_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12122/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="add_ln691_816_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="3" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_816/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="icmp_ln890_670_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="3" slack="0"/>
<pin id="283" dir="0" index="1" bw="3" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_670/5 "/>
</bind>
</comp>

<comp id="287" class="1004" name="add_ln691_815_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="3" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_815/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="icmp_ln890_669_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="3" slack="0"/>
<pin id="295" dir="0" index="1" bw="3" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_669/5 "/>
</bind>
</comp>

<comp id="299" class="1004" name="add_ln691_819_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_819/6 "/>
</bind>
</comp>

<comp id="305" class="1004" name="icmp_ln890_672_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="5" slack="0"/>
<pin id="307" dir="0" index="1" bw="5" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_672/6 "/>
</bind>
</comp>

<comp id="311" class="1004" name="add_ln691_820_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="2" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_820/7 "/>
</bind>
</comp>

<comp id="317" class="1004" name="icmp_ln890_674_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="2" slack="0"/>
<pin id="319" dir="0" index="1" bw="2" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_674/7 "/>
</bind>
</comp>

<comp id="323" class="1004" name="add_ln691_817_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="5" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_817/9 "/>
</bind>
</comp>

<comp id="329" class="1004" name="icmp_ln890_671_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="5" slack="0"/>
<pin id="331" dir="0" index="1" bw="5" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_671/9 "/>
</bind>
</comp>

<comp id="335" class="1004" name="add_ln691_818_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="2" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_818/10 "/>
</bind>
</comp>

<comp id="341" class="1004" name="icmp_ln890_673_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="2" slack="0"/>
<pin id="343" dir="0" index="1" bw="2" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_673/10 "/>
</bind>
</comp>

<comp id="347" class="1005" name="add_ln691_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="3" slack="0"/>
<pin id="349" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="355" class="1005" name="add_ln691_814_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="3" slack="0"/>
<pin id="357" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_814 "/>
</bind>
</comp>

<comp id="363" class="1005" name="add_i_i100_cast_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="6" slack="1"/>
<pin id="365" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_i_i100_cast "/>
</bind>
</comp>

<comp id="371" class="1005" name="c3_16_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="0"/>
<pin id="373" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c3_16 "/>
</bind>
</comp>

<comp id="379" class="1005" name="icmp_ln12122_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="1"/>
<pin id="381" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln12122 "/>
</bind>
</comp>

<comp id="383" class="1005" name="add_ln691_816_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="3" slack="0"/>
<pin id="385" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_816 "/>
</bind>
</comp>

<comp id="391" class="1005" name="add_ln691_815_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="3" slack="0"/>
<pin id="393" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_815 "/>
</bind>
</comp>

<comp id="399" class="1005" name="add_ln691_819_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="5" slack="0"/>
<pin id="401" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_819 "/>
</bind>
</comp>

<comp id="407" class="1005" name="add_ln691_820_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="2" slack="0"/>
<pin id="409" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_820 "/>
</bind>
</comp>

<comp id="415" class="1005" name="add_ln691_817_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="5" slack="0"/>
<pin id="417" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_817 "/>
</bind>
</comp>

<comp id="423" class="1005" name="add_ln691_818_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="2" slack="0"/>
<pin id="425" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_818 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="82" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="84" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="90" pin="2"/><net_sink comp="96" pin=2"/></net>

<net id="108"><net_src comp="82" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="110"><net_src comp="104" pin="2"/><net_sink comp="96" pin=2"/></net>

<net id="114"><net_src comp="22" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="111" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="136"><net_src comp="46" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="22" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="158"><net_src comp="22" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="169"><net_src comp="64" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="180"><net_src comp="74" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="191"><net_src comp="64" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="202"><net_src comp="74" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="214"><net_src comp="115" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="24" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="115" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="26" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="126" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="24" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="126" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="36" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="42" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="126" pin="4"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="22" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="246"><net_src comp="44" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="234" pin="3"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="137" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="48" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="137" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="50" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="137" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="137" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="46" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="148" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="24" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="148" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="26" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="159" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="24" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="159" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="26" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="170" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="66" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="170" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="68" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="181" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="76" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="181" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="78" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="192" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="66" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="192" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="68" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="203" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="76" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="203" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="78" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="210" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="358"><net_src comp="222" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="366"><net_src comp="242" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="374"><net_src comp="254" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="382"><net_src comp="269" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="275" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="394"><net_src comp="287" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="402"><net_src comp="299" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="410"><net_src comp="311" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="418"><net_src comp="323" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="426"><net_src comp="335" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="203" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_D_drain_D_drain_IO_L2_out_0_x0205 | {8 11 }
 - Input state : 
	Port: D_drain_IO_L2_out_0_x0 : fifo_D_drain_D_drain_IO_L2_out_1_x0206 | {8 }
	Port: D_drain_IO_L2_out_0_x0 : fifo_D_drain_D_drain_IO_L1_out_0_0_x0173 | {11 }
  - Chain level:
	State 1
	State 2
		add_ln691 : 1
		icmp_ln890 : 1
		br_ln12113 : 2
	State 3
		add_ln691_814 : 1
		icmp_ln890_668 : 1
		br_ln12114 : 2
		p_shl : 1
		add_i_i100_cast : 2
	State 4
		icmp_ln12117 : 1
		c3_16 : 1
		br_ln12117 : 2
		zext_ln886 : 1
		icmp_ln886 : 2
		br_ln12119 : 3
		icmp_ln12122 : 1
		br_ln12122 : 2
	State 5
		add_ln691_816 : 1
		icmp_ln890_670 : 1
		br_ln12140 : 2
		add_ln691_815 : 1
		icmp_ln890_669 : 1
		br_ln12123 : 2
	State 6
		add_ln691_819 : 1
		icmp_ln890_672 : 1
		br_ln12142 : 2
	State 7
		add_ln691_820 : 1
		icmp_ln890_674 : 1
		br_ln12144 : 2
	State 8
	State 9
		add_ln691_817 : 1
		icmp_ln890_671 : 1
		br_ln12125 : 2
	State 10
		add_ln691_818 : 1
		icmp_ln890_673 : 1
		br_ln12127 : 2
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |    add_ln691_fu_210    |    0    |    10   |
|          |  add_ln691_814_fu_222  |    0    |    10   |
|          |      c3_16_fu_254      |    0    |    12   |
|          |  add_ln691_816_fu_275  |    0    |    10   |
|    add   |  add_ln691_815_fu_287  |    0    |    10   |
|          |  add_ln691_819_fu_299  |    0    |    12   |
|          |  add_ln691_820_fu_311  |    0    |    9    |
|          |  add_ln691_817_fu_323  |    0    |    12   |
|          |  add_ln691_818_fu_335  |    0    |    9    |
|----------|------------------------|---------|---------|
|          |    icmp_ln890_fu_216   |    0    |    8    |
|          |  icmp_ln890_668_fu_228 |    0    |    8    |
|          |   icmp_ln12117_fu_248  |    0    |    9    |
|          |    icmp_ln886_fu_264   |    0    |    10   |
|          |   icmp_ln12122_fu_269  |    0    |    9    |
|   icmp   |  icmp_ln890_670_fu_281 |    0    |    8    |
|          |  icmp_ln890_669_fu_293 |    0    |    8    |
|          |  icmp_ln890_672_fu_305 |    0    |    9    |
|          |  icmp_ln890_674_fu_317 |    0    |    8    |
|          |  icmp_ln890_671_fu_329 |    0    |    9    |
|          |  icmp_ln890_673_fu_341 |    0    |    8    |
|----------|------------------------|---------|---------|
|    sub   | add_i_i100_cast_fu_242 |    0    |    13   |
|----------|------------------------|---------|---------|
|   read   |   tmp_395_read_fu_90   |    0    |    0    |
|          |     tmp_read_fu_104    |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  |     grp_write_fu_96    |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|      p_shl_fu_234      |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln886_fu_260   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   201   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|add_i_i100_cast_reg_363|    6   |
| add_ln691_814_reg_355 |    3   |
| add_ln691_815_reg_391 |    3   |
| add_ln691_816_reg_383 |    3   |
| add_ln691_817_reg_415 |    5   |
| add_ln691_818_reg_423 |    2   |
| add_ln691_819_reg_399 |    5   |
| add_ln691_820_reg_407 |    2   |
|   add_ln691_reg_347   |    3   |
|      c0_V_reg_111     |    3   |
|      c1_V_reg_122     |    3   |
|     c3_16_reg_371     |    4   |
|       c3_reg_133      |    4   |
|    c4_V_14_reg_144    |    3   |
|      c4_V_reg_155     |    3   |
|    c5_V_14_reg_166    |    5   |
|      c5_V_reg_188     |    5   |
|    c6_V_78_reg_177    |    2   |
|      c6_V_reg_199     |    2   |
|  icmp_ln12122_reg_379 |    1   |
+-----------------------+--------+
|         Total         |   67   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_96 |  p2  |   2  |  128 |   256  ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   256  ||  0.387  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   201  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   67   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   67   |   210  |
+-----------+--------+--------+--------+
