#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Jun 05 15:45:46 2018
# Process ID: 63392
# Current directory: E:/demo/others/verilog/cpu54_single
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26812 E:\demo\others\verilog\cpu54_single\cpu54_single.xpr
# Log file: E:/demo/others/verilog/cpu54_single/vivado.log
# Journal file: E:/demo/others/verilog/cpu54_single\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/demo/others/verilog/cpu54_single/cpu54_single.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'c:/Users/GavinCJ/Desktop/mips_54_mars_simulate_student_ForWeb.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 793.313 ; gain = 137.000
update_compile_order -fileset sources_1
generate_target Simulation [get_files E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
ERROR: [Ipptcl 7-519] NULL COE Data pointer: Unable to open the file c:/Users/GavinCJ/Desktop/mips_54_mars_simulate_student_ForWeb.coe
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'c:/Xilinx/Vivado/2016.2/data/ip/xilinx/dist_mem_gen_v8_0/hdl/mem_init_file.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'dist_mem_gen_0'. Failed to generate 'Vivado Verilog Simulation' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'dist_mem_gen_0'. Failed to generate 'Vivado Verilog Simulation' outputs: 
generate_target Simulation [get_files E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
export_ip_user_files -of_objects [get_files E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -force -quiet
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/mips_54_mars_simulate_student_ForWeb.coe'
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux6_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_10 -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=6)
Compiling module xil_defaultlib.dff32(Init=32'b01000000000000000...
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux6_3_1
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 49.859 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 05 15:47:50 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 804.691 ; gain = 2.156
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 806.559 ; gain = 4.023
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 841.988 ; gain = 0.000
set_property -dict [list CONFIG.coefficient_file {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/ip/mips_54_mars_simulate_student_ForWeb.coe}] [get_ips dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/ip/mips_54_mars_simulate_student_ForWeb.coe' provided. It will be converted relative to IP Instance files '../mips_54_mars_simulate_student_ForWeb.coe'
generate_target all [get_files  E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
export_ip_user_files -of_objects [get_files E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -force -quiet
reset_run dist_mem_gen_0_synth_1
launch_run -jobs 2 dist_mem_gen_0_synth_1
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci' is already up-to-date
[Tue Jun 05 15:49:49 2018] Launched dist_mem_gen_0_synth_1...
Run output will be captured here: E:/demo/others/verilog/cpu54_single/cpu54_single.runs/dist_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory E:/demo/others/verilog/cpu54_single/cpu54_single.ip_user_files/sim_scripts -ip_user_files_dir E:/demo/others/verilog/cpu54_single/cpu54_single.ip_user_files -ipstatic_source_dir E:/demo/others/verilog/cpu54_single/cpu54_single.ip_user_files/ipstatic -force -quiet
launch_runs synth_1 -jobs 2
[Tue Jun 05 15:51:24 2018] Launched synth_1...
Run output will be captured here: E:/demo/others/verilog/cpu54_single/cpu54_single.runs/synth_1/runme.log
set_property -dict [list CONFIG.coefficient_file {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/ip/mips_54_mars_simulate_student_ForWeb.coe}] [get_ips dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/ip/mips_54_mars_simulate_student_ForWeb.coe' provided. It will be converted relative to IP Instance files '../mips_54_mars_simulate_student_ForWeb.coe'
remove_files -fileset dist_mem_gen_0 E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci
INFO: [Project 1-386] Moving file 'E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci' from fileset 'dist_mem_gen_0' to fileset 'sources_1'.
file delete -force E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/ip/dist_mem_gen_0
file delete -force E:/demo/others/verilog/cpu54_single/cpu54_single.ip_user_files/ip/dist_mem_gen_0 E:/demo/others/verilog/cpu54_single/cpu54_single.ip_user_files/sim_scripts/dist_mem_gen_0
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_0
set_property -dict [list CONFIG.depth {1600} CONFIG.data_width {32} CONFIG.memory_type {single_port_ram} CONFIG.input_options {non_registered} CONFIG.coefficient_file {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/ip/mips_54_mars_simulate_student_ForWeb.coe}] [get_ips dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/ip/mips_54_mars_simulate_student_ForWeb.coe' provided. It will be converted relative to IP Instance files '../mips_54_mars_simulate_student_ForWeb.coe'
generate_target {instantiation_template} [get_files e:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  e:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_0'...
export_ip_user_files -of_objects [get_files e:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_run -jobs 2 dist_mem_gen_0_synth_1
[Tue Jun 05 16:14:51 2018] Launched dist_mem_gen_0_synth_1...
Run output will be captured here: E:/demo/others/verilog/cpu54_single/cpu54_single.runs/dist_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files e:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory E:/demo/others/verilog/cpu54_single/cpu54_single.ip_user_files/sim_scripts -ip_user_files_dir E:/demo/others/verilog/cpu54_single/cpu54_single.ip_user_files -ipstatic_source_dir E:/demo/others/verilog/cpu54_single/cpu54_single.ip_user_files/ipstatic -force -quiet
remove_files c:/Users/GavinCJ/Desktop/mips_54_mars_simulate_student_ForWeb.coe
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/mips_54_mars_simulate_student_ForWeb.coe'
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux6_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_10 -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=6)
Compiling module xil_defaultlib.dff32(Init=32'b01000000000000000...
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux6_3_1
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 50.258 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 05 16:16:41 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 852.910 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 855.691 ; gain = 2.781
run all
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library work [E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v:1]
[Tue Jun 05 16:16:54 2018] Launched synth_1...
Run output will be captured here: E:/demo/others/verilog/cpu54_single/cpu54_single.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library work [E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v:1]
[Tue Jun 05 18:35:46 2018] Launched synth_1...
Run output will be captured here: E:/demo/others/verilog/cpu54_single/cpu54_single.runs/synth_1/runme.log
run all
WARNING: File/Multi-channel descriptor (2) passed to $fclose in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 78 is not valid.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'e:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.dcp' for cell 'scimem'
INFO: [Netlist 29-17] Analyzing 344 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'sccomp_dataflow' is not ideal for floorplanning, since the cellview 'dmem' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 224 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 192 instances
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1269.672 ; gain = 401.227
update_compile_order -fileset sources_1
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1689.520 ; gain = 0.000
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/mips_54_mars_simulate_student_ForWeb.coe'
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux6_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=6)
Compiling module xil_defaultlib.dff32(Init=32'b01000000000000000...
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux6_3_1
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1689.520 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/mips_54_mars_simulate_student_ForWeb.coe'
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux6_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=6)
Compiling module xil_defaultlib.dff32(Init=32'b01000000000000000...
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux6_3_1
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1689.520 ; gain = 0.000
run all
run all
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 40 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 41 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 43 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 44 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 45 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 46 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 47 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 48 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 49 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 50 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 51 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 52 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 53 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 54 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 55 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 56 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 57 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 58 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 59 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 60 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 61 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 62 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 63 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 64 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 65 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 66 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 67 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 68 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 69 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 70 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 71 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 72 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 73 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 74 is not valid.
WARNING: File/Multi-channel descriptor (2) passed to $fclose in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 78 is not valid.
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/mips_54_mars_simulate_student_ForWeb.coe'
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux6_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=6)
Compiling module xil_defaultlib.dff32(Init=32'b01000000000000000...
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux6_3_1
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1729.852 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/mips_54_mars_simulate_student_ForWeb.coe'
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux6_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=6)
Compiling module xil_defaultlib.dff32(Init=32'b01000000000000000...
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux6_3_1
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1729.852 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/mips_54_mars_simulate_student_ForWeb.coe'
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux6_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=6)
Compiling module xil_defaultlib.dff32(Init=32'b01000000000000000...
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux6_3_1
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1729.852 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/mips_54_mars_simulate_student_ForWeb.coe'
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux6_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=6)
Compiling module xil_defaultlib.dff32(Init=32'b01000000000000000...
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux6_3_1
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 49.664 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 05 19:30:03 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1729.852 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1729.852 ; gain = 0.000
add_wave {{/test/uut/sccpu/ALU_inst/r}} 
add_wave {{/test/uut/sccpu/cpu54_simple_control_inst/M_DM_addr0}} 
add_wave {{/test/uut/sccpu/cpu54_simple_control_inst/alu_out}} 
add_wave {{/test/uut/sccpu/ADD}} 
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1729.852 ; gain = 0.000
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/mips_54_mars_simulate_student_ForWeb.coe'
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux6_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=6)
Compiling module xil_defaultlib.dff32(Init=32'b01000000000000000...
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux6_3_1
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1729.852 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/mips_54_mars_simulate_student_ForWeb.coe'
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux6_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=6)
Compiling module xil_defaultlib.dff32(Init=32'b01000000000000000...
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux6_3_1
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1729.852 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/mips_54_mars_simulate_student_ForWeb.coe'
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux6_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=6)
Compiling module xil_defaultlib.dff32(Init=32'b01000000000000000...
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux6_3_1
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1729.852 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/mips_54_mars_simulate_student_ForWeb.coe'
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux6_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=6)
Compiling module xil_defaultlib.dff32(Init=32'b01000000000000000...
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux6_3_1
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1729.852 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/mips_54_mars_simulate_student_ForWeb.coe'
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux6_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=6)
Compiling module xil_defaultlib.dff32(Init=32'b01000000000000000...
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux6_3_1
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1729.852 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/mips_54_mars_simulate_student_ForWeb.coe'
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux6_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=6)
Compiling module xil_defaultlib.dff32(Init=32'b01000000000000000...
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux6_3_1
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1729.852 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/mips_54_mars_simulate_student_ForWeb.coe'
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux6_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=6)
Compiling module xil_defaultlib.dff32(Init=32'b01000000000000000...
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux6_3_1
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1729.852 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/mips_54_mars_simulate_student_ForWeb.coe'
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux6_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=6)
Compiling module xil_defaultlib.dff32(Init=32'b01000000000000000...
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux6_3_1
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1729.852 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/mips_54_mars_simulate_student_ForWeb.coe'
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux6_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=6)
Compiling module xil_defaultlib.dff32(Init=32'b01000000000000000...
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux6_3_1
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1729.852 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/mips_54_mars_simulate_student_ForWeb.coe'
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux6_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=6)
Compiling module xil_defaultlib.dff32(Init=32'b01000000000000000...
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux6_3_1
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1729.852 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/mips_54_mars_simulate_student_ForWeb.coe'
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux6_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=6)
Compiling module xil_defaultlib.dff32(Init=32'b01000000000000000...
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux6_3_1
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1729.852 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/mips_54_mars_simulate_student_ForWeb.coe'
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux6_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=6)
Compiling module xil_defaultlib.dff32(Init=32'b01000000000000000...
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux6_3_1
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1729.852 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 05 20:30:45 2018...
