//
// Copyright (C) 2023 Intel Corporation.
// SPDX-License-Identifier: Apache 2.0
//

#include "vpux/compiler/NPU40XX/dialect/VPUIP/IR/ops_interfaces.hpp"
#include "vpux/compiler/dialect/VPU/IR/ops.hpp"
#include "vpux/compiler/dialect/VPU/interfaces/workload_splitter_base.hpp"
#include "vpux/compiler/dialect/VPU/transforms/factories/sparsity_constraint.hpp"

using namespace vpux;

namespace {

template <class MainOpType>
class AlignedWorkloadChannelsOpModel40XX final :
        public VPU::AlignedWorkloadChannelsOpInterface::ExternalModel<AlignedWorkloadChannelsOpModel40XX<MainOpType>,
                                                                      MainOpType> {
public:
    SmallVector<int64_t> getSupportedWorkLoadChannels(mlir::Operation* nceOp) const {
        auto func = nceOp->getParentOfType<mlir::func::FuncOp>();
        auto log = Logger::global();
        const auto arch = VPU::getArch(func);
        auto sparsityConstraint = VPU::getSparsityConstraint(arch);
        VPU::WorkloadSplitter40XX splitter(func, log);

        // More than one operation might need to be handled at the same time for some sparse activations,
        // to satisfy the requirements of the consumer ops
        mlir::DenseSet<mlir::Operation*> producerNCEOps{nceOp};
        const auto invalidSparseOps =
                splitter.findInvalidSparseOps(mlir::cast<VPU::NCEOpInterface>(nceOp), sparsityConstraint);
        if (!invalidSparseOps.empty()) {
            producerNCEOps.clear();
            producerNCEOps.insert(invalidSparseOps.begin(), invalidSparseOps.end());
        }

        const auto supportedChannels = splitter.getSupportedChannels(producerNCEOps, sparsityConstraint);
        log.trace("getSupportedWorkLoadChannels: supportedChannels {0} on 40XX for nceOp '{1}'", supportedChannels,
                  nceOp->getLoc());
        return supportedChannels;
    }
};
}  // namespace

void vpux::VPUIP::arch40xx::registerAlignedWorkloadChannelsOpInterfaces(mlir::DialectRegistry& registry) {
    registry.addExtension(+[](mlir::MLIRContext* ctx, VPU::VPUDialect*) {
        VPU::NCEDepthConvolutionOp::attachInterface<AlignedWorkloadChannelsOpModel40XX<VPU::NCEDepthConvolutionOp>>(
                *ctx);
        VPU::NCEMaxPoolOp::attachInterface<AlignedWorkloadChannelsOpModel40XX<VPU::NCEMaxPoolOp>>(*ctx);
        VPU::NCEAveragePoolOp::attachInterface<AlignedWorkloadChannelsOpModel40XX<VPU::NCEAveragePoolOp>>(*ctx);
    });
}
