17:34:49 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\euric\Vitis_Workspace\temp_xsdb_launch_script.tcl
17:34:49 INFO  : Registering command handlers for Vitis TCF services
17:34:52 INFO  : XSCT server has started successfully.
17:34:52 INFO  : Successfully done setting XSCT server connection channel  
17:34:52 INFO  : Platform repository initialization has completed.
17:34:55 INFO  : plnx-install-location is set to ''
17:34:55 INFO  : Successfully done setting workspace for the tool. 
17:34:55 INFO  : Successfully done query RDI_DATADIR 
01:42:19 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\euric\Vitis_Workspace\temp_xsdb_launch_script.tcl
01:42:19 INFO  : Registering command handlers for Vitis TCF services
01:42:22 INFO  : XSCT server has started successfully.
01:42:22 INFO  : Platform repository initialization has completed.
01:42:24 INFO  : plnx-install-location is set to ''
01:42:24 INFO  : Successfully done setting XSCT server connection channel  
01:42:24 INFO  : Successfully done query RDI_DATADIR 
01:42:24 INFO  : Successfully done setting workspace for the tool. 
01:43:23 INFO  : Result from executing command 'getProjects': mb_dma_aes128
01:43:23 INFO  : Result from executing command 'getPlatforms': 
01:43:23 WARN  : An unexpected exception occurred in the module 'platform project logging'
01:43:23 INFO  : Platform 'mb_dma_aes128' is added to custom repositories.
01:43:25 INFO  : Platform 'mb_dma_aes128' is added to custom repositories.
01:56:48 INFO  : Result from executing command 'getProjects': mb_dma_aes128
01:56:48 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm
01:56:48 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
01:58:31 INFO  : Result from executing command 'getProjects': mb_dma_aes128
01:58:31 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm
01:58:31 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
01:59:59 INFO  : Result from executing command 'getProjects': mb_dma_aes128
01:59:59 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm
01:59:59 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
02:01:04 INFO  : Result from executing command 'getProjects': mb_dma_aes128
02:01:04 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm
02:01:04 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
02:01:52 INFO  : Result from executing command 'getProjects': mb_dma_aes128
02:01:52 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm
02:01:52 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
02:04:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:04:23 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
02:04:23 INFO  : 'jtag frequency' command is executed.
02:04:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
02:04:26 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_dma_aes128.bit"
02:04:27 INFO  : Context for processor 'microblaze_0' is selected.
02:04:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_dma_aes128.xsa'.
02:04:27 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
02:04:27 INFO  : Context for processor 'microblaze_0' is selected.
02:04:27 INFO  : System reset is completed.
02:04:31 INFO  : 'after 3000' command is executed.
02:04:32 INFO  : Context for processor 'microblaze_0' is selected.
02:04:32 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
02:04:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_dma_aes128.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_dma_aes128.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

02:04:32 INFO  : Context for processor 'microblaze_0' is selected.
02:04:32 INFO  : 'con' command is executed.
02:04:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

02:04:32 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
02:05:21 INFO  : Disconnected from the channel tcfchan#10.
02:05:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:05:21 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
02:05:21 INFO  : 'jtag frequency' command is executed.
02:05:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
02:05:24 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_dma_aes128.bit"
02:05:24 INFO  : Context for processor 'microblaze_0' is selected.
02:05:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_dma_aes128.xsa'.
02:05:24 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
02:05:24 INFO  : Context for processor 'microblaze_0' is selected.
02:05:24 INFO  : System reset is completed.
02:05:27 INFO  : 'after 3000' command is executed.
02:05:27 INFO  : Context for processor 'microblaze_0' is selected.
02:05:27 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
02:05:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_dma_aes128.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_dma_aes128.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

02:05:27 INFO  : Context for processor 'microblaze_0' is selected.
02:05:27 INFO  : 'con' command is executed.
02:05:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

02:05:27 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
02:17:33 INFO  : Result from executing command 'getProjects': mb_dma_aes128
02:17:33 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm
02:17:33 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
02:17:38 INFO  : Disconnected from the channel tcfchan#11.
02:17:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:17:38 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
02:17:38 INFO  : 'jtag frequency' command is executed.
02:17:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
02:17:41 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_dma_aes128.bit"
02:17:41 INFO  : Context for processor 'microblaze_0' is selected.
02:17:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_dma_aes128.xsa'.
02:17:41 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
02:17:41 INFO  : Context for processor 'microblaze_0' is selected.
02:17:41 INFO  : System reset is completed.
02:17:44 INFO  : 'after 3000' command is executed.
02:17:44 INFO  : Context for processor 'microblaze_0' is selected.
02:17:44 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
02:17:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_dma_aes128.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_dma_aes128.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

02:17:44 INFO  : Context for processor 'microblaze_0' is selected.
02:17:44 INFO  : 'con' command is executed.
02:17:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

02:17:44 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
02:23:50 INFO  : Result from executing command 'getProjects': mb_dma_aes128
02:23:50 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm
02:23:50 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
02:24:41 INFO  : Result from executing command 'getProjects': mb_dma_aes128
02:24:41 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm
02:24:42 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
02:24:50 INFO  : Disconnected from the channel tcfchan#14.
02:24:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:24:50 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
02:24:50 INFO  : 'jtag frequency' command is executed.
02:24:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
02:24:52 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_dma_aes128.bit"
02:24:52 INFO  : Context for processor 'microblaze_0' is selected.
02:24:52 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_dma_aes128.xsa'.
02:24:52 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
02:24:53 INFO  : Context for processor 'microblaze_0' is selected.
02:24:53 INFO  : System reset is completed.
02:24:56 INFO  : 'after 3000' command is executed.
02:24:56 INFO  : Context for processor 'microblaze_0' is selected.
02:24:56 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
02:24:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_dma_aes128.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_dma_aes128.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

02:24:56 INFO  : Context for processor 'microblaze_0' is selected.
02:24:56 INFO  : 'con' command is executed.
02:24:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

02:24:56 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
02:26:11 INFO  : Disconnected from the channel tcfchan#19.
02:26:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:26:11 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
02:26:11 INFO  : 'jtag frequency' command is executed.
02:26:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
02:26:13 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_dma_aes128.bit"
02:26:13 INFO  : Context for processor 'microblaze_0' is selected.
02:26:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_dma_aes128.xsa'.
02:26:13 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
02:26:13 INFO  : Context for processor 'microblaze_0' is selected.
02:26:13 INFO  : System reset is completed.
02:26:16 INFO  : 'after 3000' command is executed.
02:26:16 INFO  : Context for processor 'microblaze_0' is selected.
02:26:16 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
02:26:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_dma_aes128.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_dma_aes128.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

02:26:17 INFO  : Context for processor 'microblaze_0' is selected.
02:26:17 INFO  : 'con' command is executed.
02:26:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

02:26:17 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
02:44:54 INFO  : Result from executing command 'getProjects': mb_dma_aes128
02:44:54 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm
02:44:55 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
02:45:08 INFO  : Disconnected from the channel tcfchan#20.
02:45:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:45:08 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
02:45:08 INFO  : 'jtag frequency' command is executed.
02:45:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
02:45:10 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_dma_aes128.bit"
02:45:10 INFO  : Context for processor 'microblaze_0' is selected.
02:45:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_dma_aes128.xsa'.
02:45:10 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
02:45:10 INFO  : Context for processor 'microblaze_0' is selected.
02:45:10 INFO  : System reset is completed.
02:45:13 INFO  : 'after 3000' command is executed.
02:45:13 INFO  : Context for processor 'microblaze_0' is selected.
02:45:13 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
02:45:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_dma_aes128.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_dma_aes128.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

02:45:14 INFO  : Context for processor 'microblaze_0' is selected.
02:45:14 INFO  : 'con' command is executed.
02:45:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

02:45:14 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
03:08:59 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
03:09:29 INFO  : Result from executing command 'getProjects': mb_dma_aes128
03:09:29 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm
03:09:30 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
03:09:31 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
03:09:31 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_dma_aes128.bit' stored in project is removed.
03:09:31 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_dma_aes128.mmi' stored in project is removed.
03:09:31 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
03:09:47 INFO  : Disconnected from the channel tcfchan#23.
03:09:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:09:47 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
03:09:47 INFO  : 'jtag frequency' command is executed.
03:09:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
03:09:50 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_dma_aes128_0307.bit"
03:09:50 INFO  : Context for processor 'microblaze_0' is selected.
03:09:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_dma_aes128_0307.xsa'.
03:09:50 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
03:09:50 INFO  : Context for processor 'microblaze_0' is selected.
03:09:50 INFO  : System reset is completed.
03:09:53 INFO  : 'after 3000' command is executed.
03:09:53 INFO  : Context for processor 'microblaze_0' is selected.
03:09:53 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
03:09:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_dma_aes128_0307.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_dma_aes128_0307.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

03:09:53 INFO  : Context for processor 'microblaze_0' is selected.
03:09:53 INFO  : 'con' command is executed.
03:09:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

03:09:53 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
03:30:01 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
03:30:17 INFO  : Result from executing command 'getProjects': mb_dma_aes128
03:30:17 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm
03:30:17 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
03:30:18 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
03:30:18 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_dma_aes128_0307.bit' stored in project is removed.
03:30:18 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_dma_aes128_0307.mmi' stored in project is removed.
03:30:18 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
03:30:27 INFO  : Disconnected from the channel tcfchan#26.
03:30:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:30:27 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
03:30:27 INFO  : 'jtag frequency' command is executed.
03:30:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
03:30:29 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_dma_aes128_0329.bit"
03:30:29 INFO  : Context for processor 'microblaze_0' is selected.
03:30:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_dma_aes128_0329.xsa'.
03:30:29 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
03:30:29 INFO  : Context for processor 'microblaze_0' is selected.
03:30:29 INFO  : System reset is completed.
03:30:32 INFO  : 'after 3000' command is executed.
03:30:32 INFO  : Context for processor 'microblaze_0' is selected.
03:30:32 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
03:30:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_dma_aes128_0329.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_dma_aes128_0329.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

03:30:32 INFO  : Context for processor 'microblaze_0' is selected.
03:30:32 INFO  : 'con' command is executed.
03:30:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

03:30:32 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
03:42:58 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
03:43:10 INFO  : Result from executing command 'getProjects': mb_dma_aes128
03:43:10 INFO  : Result from executing command 'getPlatforms': 
03:43:10 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
03:43:11 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
03:43:11 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_dma_aes128_0329.bit' stored in project is removed.
03:43:11 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_dma_aes128_0329.mmi' stored in project is removed.
03:43:11 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
03:43:16 INFO  : Disconnected from the channel tcfchan#29.
03:43:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:43:16 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
03:43:16 INFO  : 'jtag frequency' command is executed.
03:43:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
03:43:18 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_dma_aes128_0342.bit"
03:43:18 INFO  : Context for processor 'microblaze_0' is selected.
03:43:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_dma_aes128_0342.xsa'.
03:43:18 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
03:43:18 INFO  : Context for processor 'microblaze_0' is selected.
03:43:18 INFO  : System reset is completed.
03:43:21 INFO  : 'after 3000' command is executed.
03:43:21 INFO  : Context for processor 'microblaze_0' is selected.
03:43:21 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
03:43:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_dma_aes128_0342.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_dma_aes128_0342.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

03:43:21 INFO  : Context for processor 'microblaze_0' is selected.
03:43:21 INFO  : 'con' command is executed.
03:43:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

03:43:21 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
03:45:14 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
03:45:29 INFO  : Result from executing command 'getProjects': mb_dma_aes128
03:45:29 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm
03:45:30 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
03:45:31 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
03:45:31 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_dma_aes128_0342.bit' stored in project is removed.
03:45:31 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_dma_aes128_0342.mmi' stored in project is removed.
03:45:31 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
03:45:42 INFO  : Disconnected from the channel tcfchan#32.
03:45:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:45:42 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
03:45:42 INFO  : 'jtag frequency' command is executed.
03:45:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
03:45:44 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
03:45:44 INFO  : Context for processor 'microblaze_0' is selected.
03:45:44 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
03:45:44 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
03:45:44 INFO  : Context for processor 'microblaze_0' is selected.
03:45:44 INFO  : System reset is completed.
03:45:47 INFO  : 'after 3000' command is executed.
03:45:47 INFO  : Context for processor 'microblaze_0' is selected.
03:45:47 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
03:45:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

03:45:48 INFO  : Context for processor 'microblaze_0' is selected.
03:45:48 INFO  : 'con' command is executed.
03:45:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

03:45:48 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
03:47:06 INFO  : Result from executing command 'getProjects': mb_dma_aes128
03:47:06 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm
03:47:06 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
03:47:18 INFO  : Disconnected from the channel tcfchan#35.
03:47:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:47:18 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
03:47:18 INFO  : 'jtag frequency' command is executed.
03:47:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
03:47:20 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
03:47:20 INFO  : Context for processor 'microblaze_0' is selected.
03:47:20 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
03:47:20 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
03:47:20 INFO  : Context for processor 'microblaze_0' is selected.
03:47:20 INFO  : System reset is completed.
03:47:23 INFO  : 'after 3000' command is executed.
03:47:23 INFO  : Context for processor 'microblaze_0' is selected.
03:47:24 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
03:47:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

03:47:24 INFO  : Context for processor 'microblaze_0' is selected.
03:47:24 INFO  : 'con' command is executed.
03:47:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

03:47:24 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
03:50:41 INFO  : Result from executing command 'getProjects': mb_dma_aes128
03:50:41 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm
03:50:41 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
03:51:08 INFO  : Result from executing command 'getProjects': mb_dma_aes128
03:51:08 INFO  : Result from executing command 'getPlatforms': 
03:51:08 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
03:56:31 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
03:56:31 ERROR : Failed to openhw "C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

03:56:31 ERROR : Failed to update application flags from BSP for 'aes128_proj'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:305)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:214)
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:61)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.regenerateMakefiles(XilinxGnuMakefileGenerator.java:75)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1006)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:513)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
03:56:31 ERROR : Failed to compute checksum of hardware specification file used by project 'aes128_proj'
03:56:31 ERROR : Failed to openhw "C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

03:56:31 ERROR : Failed to openhw "C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

03:56:31 ERROR : Failed to openhw "C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

03:58:31 INFO  : Result from executing command 'getProjects': mb_dma_aes128
03:58:31 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm
03:58:31 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
04:01:43 INFO  : Result from executing command 'getProjects': mb_dma_aes128
04:01:43 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm
04:01:43 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
04:04:50 INFO  : Result from executing command 'getProjects': mb_dma_aes128
04:04:50 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm
04:05:14 ERROR : XSCT server calls should not be made from TCF thread.
java.lang.RuntimeException: XSCT server calls should not be made from TCF thread.
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueAndWait(XSDBCommandManager.java:391)
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:325)
	at com.xilinx.sdk.hw.internal.HwPlatform.populateDesignProps(HwPlatform.java:522)
	at com.xilinx.sdk.hw.internal.HwPlatform.isZynq(HwPlatform.java:1102)
	at com.xilinx.sdk.hw.internal.HwPlatform.getArchFamily(HwPlatform.java:588)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readCrossTriggerModel(BaseLaunchConfigModel.java:174)
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readAndSetAttributes(BaseLaunchConfigModel.java:156)
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.newInstance(SdsLaunchConfigModel.java:104)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.createConfigModel(SdsTcfLaunchDelegate.java:85)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.generateReports(SdsTcfLaunchDelegate.java:634)
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.onDisconnected(SdsTcfLaunchDelegate.java:608)
	at org.eclipse.tcf.internal.debug.ui.model.TCFModelManager$1.onDisconnected(TCFModelManager.java:79)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch.onDisconnected(TCFLaunch.java:532)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$43.onChannelClosed(TCFLaunch.java:1643)
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:858)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:834)
04:05:14 INFO  : Disconnected from the channel tcfchan#38.
04:05:22 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
04:08:32 INFO  : Result from executing command 'getProjects': mb_dma_aes128
04:08:32 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm
04:08:32 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
04:10:04 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
04:10:04 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm
04:10:04 INFO  : Platform 'reverse_endianess' is added to custom repositories.
04:10:05 INFO  : Platform 'reverse_endianess' is added to custom repositories.
04:10:37 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
04:10:37 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
04:10:37 INFO  : Checking for BSP changes to sync application flags for project 'test_reverse_endianess'...
04:11:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:11:01 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
04:11:01 INFO  : 'jtag frequency' command is executed.
04:11:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
04:11:03 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/test_reverse_endianess/_ide/bitstream/mb_design_wrapper.bit"
04:11:03 INFO  : Context for processor 'microblaze_0' is selected.
04:11:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/hw/mb_design_wrapper.xsa'.
04:11:03 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
04:11:03 INFO  : Context for processor 'microblaze_0' is selected.
04:11:03 INFO  : System reset is completed.
04:11:06 INFO  : 'after 3000' command is executed.
04:11:06 INFO  : Context for processor 'microblaze_0' is selected.
04:11:07 INFO  : The application 'C:/Users/euric/Vitis_Workspace/test_reverse_endianess/Debug/test_reverse_endianess.elf' is downloaded to processor 'microblaze_0'.
04:11:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/test_reverse_endianess/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/test_reverse_endianess/Debug/test_reverse_endianess.elf
----------------End of Script----------------

04:11:07 INFO  : Context for processor 'microblaze_0' is selected.
04:11:07 INFO  : 'con' command is executed.
04:11:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

04:11:07 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\test_reverse_endianess_system\_ide\scripts\systemdebugger_test_reverse_endianess_system_standalone.tcl'
04:12:28 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
04:12:28 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
04:12:28 INFO  : Checking for BSP changes to sync application flags for project 'test_reverse_endianess'...
04:13:10 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
04:13:10 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
04:13:10 INFO  : Checking for BSP changes to sync application flags for project 'test_reverse_endianess'...
04:13:32 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
04:13:32 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
04:13:32 INFO  : Checking for BSP changes to sync application flags for project 'test_reverse_endianess'...
04:17:52 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
04:17:52 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
04:17:52 INFO  : Checking for BSP changes to sync application flags for project 'test_reverse_endianess'...
04:19:11 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
04:19:12 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
04:19:12 INFO  : Checking for BSP changes to sync application flags for project 'test_reverse_endianess'...
04:20:04 INFO  : Checking for BSP changes to sync application flags for project 'test_reverse_endianess'...
04:21:07 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
04:21:07 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
04:21:07 INFO  : Checking for BSP changes to sync application flags for project 'test_reverse_endianess'...
04:23:13 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
04:23:13 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
04:23:13 INFO  : Checking for BSP changes to sync application flags for project 'test_reverse_endianess'...
04:28:03 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
04:28:03 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
04:28:03 INFO  : Checking for BSP changes to sync application flags for project 'test_reverse_endianess'...
04:29:49 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
04:29:49 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm
04:29:49 INFO  : Checking for BSP changes to sync application flags for project 'test_reverse_endianess'...
04:30:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:30:15 INFO  : Disconnected from the channel tcfchan#58.
04:30:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

04:30:15 ERROR : Invalid target. Use "connect" command to connect to hw_server/TCF agent
04:30:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:30:30 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
04:30:30 INFO  : 'jtag frequency' command is executed.
04:30:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
04:30:32 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/test_reverse_endianess/_ide/bitstream/mb_design_wrapper.bit"
04:30:32 INFO  : Context for processor 'microblaze_0' is selected.
04:30:32 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/hw/mb_design_wrapper.xsa'.
04:30:32 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
04:30:32 INFO  : Context for processor 'microblaze_0' is selected.
04:30:32 INFO  : System reset is completed.
04:30:35 INFO  : 'after 3000' command is executed.
04:30:35 INFO  : Context for processor 'microblaze_0' is selected.
04:30:35 INFO  : The application 'C:/Users/euric/Vitis_Workspace/test_reverse_endianess/Debug/test_reverse_endianess.elf' is downloaded to processor 'microblaze_0'.
04:30:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/test_reverse_endianess/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/test_reverse_endianess/Debug/test_reverse_endianess.elf
----------------End of Script----------------

04:30:35 INFO  : Context for processor 'microblaze_0' is selected.
04:30:35 INFO  : 'con' command is executed.
04:30:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

04:30:35 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\test_reverse_endianess_system\_ide\scripts\systemdebugger_test_reverse_endianess_system_standalone.tcl'
04:31:25 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
04:31:25 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
04:31:25 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
04:31:36 INFO  : Disconnected from the channel tcfchan#81.
04:31:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:31:38 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
04:31:38 INFO  : 'jtag frequency' command is executed.
04:31:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
04:31:40 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
04:31:40 INFO  : Context for processor 'microblaze_0' is selected.
04:31:40 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
04:31:40 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
04:31:40 INFO  : Context for processor 'microblaze_0' is selected.
04:31:40 INFO  : System reset is completed.
04:31:43 INFO  : 'after 3000' command is executed.
04:31:43 INFO  : Context for processor 'microblaze_0' is selected.
04:31:43 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
04:31:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

04:31:43 INFO  : Context for processor 'microblaze_0' is selected.
04:31:43 INFO  : 'con' command is executed.
04:31:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

04:31:43 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
04:34:11 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
04:34:11 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
04:34:11 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
04:34:15 INFO  : Disconnected from the channel tcfchan#84.
04:34:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:34:16 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
04:34:16 INFO  : 'jtag frequency' command is executed.
04:34:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
04:34:18 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
04:34:18 INFO  : Context for processor 'microblaze_0' is selected.
04:34:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
04:34:18 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
04:34:18 INFO  : Context for processor 'microblaze_0' is selected.
04:34:18 INFO  : System reset is completed.
04:34:21 INFO  : 'after 3000' command is executed.
04:34:21 INFO  : Context for processor 'microblaze_0' is selected.
04:34:21 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
04:34:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

04:34:21 INFO  : Context for processor 'microblaze_0' is selected.
04:34:21 INFO  : 'con' command is executed.
04:34:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

04:34:21 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
04:35:31 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
04:35:31 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
04:35:31 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
04:35:41 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
04:35:48 INFO  : Disconnected from the channel tcfchan#87.
04:35:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:35:48 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
04:35:48 INFO  : 'jtag frequency' command is executed.
04:35:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
04:35:50 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
04:35:50 INFO  : Context for processor 'microblaze_0' is selected.
04:35:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
04:35:50 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
04:35:50 INFO  : Context for processor 'microblaze_0' is selected.
04:35:50 INFO  : System reset is completed.
04:35:53 INFO  : 'after 3000' command is executed.
04:35:53 INFO  : Context for processor 'microblaze_0' is selected.
04:35:53 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
04:35:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

04:35:53 INFO  : Context for processor 'microblaze_0' is selected.
04:35:53 INFO  : 'con' command is executed.
04:35:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

04:35:53 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
04:36:47 INFO  : Disconnected from the channel tcfchan#90.
04:36:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:36:47 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
04:36:47 INFO  : 'jtag frequency' command is executed.
04:36:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
04:36:49 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
04:36:49 INFO  : Context for processor 'microblaze_0' is selected.
04:36:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
04:36:49 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
04:36:49 INFO  : Context for processor 'microblaze_0' is selected.
04:36:49 INFO  : System reset is completed.
04:36:52 INFO  : 'after 3000' command is executed.
04:36:52 INFO  : Context for processor 'microblaze_0' is selected.
04:36:52 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
04:36:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

04:36:52 INFO  : Context for processor 'microblaze_0' is selected.
04:36:52 INFO  : 'con' command is executed.
04:36:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

04:36:52 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
04:38:20 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
04:38:20 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
04:38:20 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
04:38:24 INFO  : Disconnected from the channel tcfchan#91.
04:38:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:38:24 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
04:38:24 INFO  : 'jtag frequency' command is executed.
04:38:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
04:38:27 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
04:38:27 INFO  : Context for processor 'microblaze_0' is selected.
04:38:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
04:38:27 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
04:38:27 INFO  : Context for processor 'microblaze_0' is selected.
04:38:27 INFO  : System reset is completed.
04:38:30 INFO  : 'after 3000' command is executed.
04:38:30 INFO  : Context for processor 'microblaze_0' is selected.
04:38:30 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
04:38:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

04:38:30 INFO  : Context for processor 'microblaze_0' is selected.
04:38:30 INFO  : 'con' command is executed.
04:38:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

04:38:30 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
04:40:22 INFO  : Disconnected from the channel tcfchan#94.
04:40:31 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
04:40:31 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
04:40:31 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
04:40:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:40:42 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
04:40:42 INFO  : 'jtag frequency' command is executed.
04:40:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
04:40:44 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
04:40:44 INFO  : Context for processor 'microblaze_0' is selected.
04:40:44 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
04:40:44 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
04:40:44 INFO  : Context for processor 'microblaze_0' is selected.
04:40:44 INFO  : System reset is completed.
04:40:47 INFO  : 'after 3000' command is executed.
04:40:47 INFO  : Context for processor 'microblaze_0' is selected.
04:40:47 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
04:40:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

04:40:47 INFO  : Context for processor 'microblaze_0' is selected.
04:40:47 INFO  : 'con' command is executed.
04:40:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

04:40:47 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
04:42:57 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
04:42:57 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
04:42:57 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
04:43:01 INFO  : Disconnected from the channel tcfchan#97.
04:43:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:43:01 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
04:43:01 INFO  : 'jtag frequency' command is executed.
04:43:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
04:43:04 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
04:43:04 INFO  : Context for processor 'microblaze_0' is selected.
04:43:04 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
04:43:04 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
04:43:04 INFO  : Context for processor 'microblaze_0' is selected.
04:43:04 INFO  : System reset is completed.
04:43:07 INFO  : 'after 3000' command is executed.
04:43:07 INFO  : Context for processor 'microblaze_0' is selected.
04:43:07 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
04:43:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

04:43:07 INFO  : Context for processor 'microblaze_0' is selected.
04:43:07 INFO  : 'con' command is executed.
04:43:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

04:43:07 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
04:44:04 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
04:44:17 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
04:44:17 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
04:44:17 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
04:44:18 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
04:44:18 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
04:44:18 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
04:44:18 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
04:44:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:44:21 INFO  : Disconnected from the channel tcfchan#100.
04:44:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

04:44:21 ERROR : 
04:44:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:44:25 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
04:44:25 INFO  : 'jtag frequency' command is executed.
04:44:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
04:44:27 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_dma_aes128_0342.bit"
04:44:27 INFO  : Context for processor 'microblaze_0' is selected.
04:44:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_dma_aes128_0342.xsa'.
04:44:28 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
04:44:28 INFO  : Context for processor 'microblaze_0' is selected.
04:44:28 INFO  : System reset is completed.
04:44:31 INFO  : 'after 3000' command is executed.
04:44:31 INFO  : Context for processor 'microblaze_0' is selected.
04:44:31 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
04:44:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_dma_aes128_0342.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_dma_aes128_0342.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

04:44:31 INFO  : Context for processor 'microblaze_0' is selected.
04:44:31 INFO  : 'con' command is executed.
04:44:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

04:44:31 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
04:55:01 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
04:55:16 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
04:55:16 INFO  : Result from executing command 'getPlatforms': reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
04:55:16 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
04:55:17 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
04:55:17 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_dma_aes128_0342.bit' stored in project is removed.
04:55:17 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_dma_aes128_0342.mmi' stored in project is removed.
04:55:17 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
04:55:21 INFO  : Disconnected from the channel tcfchan#103.
04:55:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:55:21 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
04:55:21 INFO  : 'jtag frequency' command is executed.
04:55:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
04:55:23 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_dma_aes128_0454.bit"
04:55:23 INFO  : Context for processor 'microblaze_0' is selected.
04:55:23 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_dma_aes128_0454.xsa'.
04:55:23 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
04:55:23 INFO  : Context for processor 'microblaze_0' is selected.
04:55:23 INFO  : System reset is completed.
04:55:26 INFO  : 'after 3000' command is executed.
04:55:26 INFO  : Context for processor 'microblaze_0' is selected.
04:55:26 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
04:55:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_dma_aes128_0454.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_dma_aes128_0454.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

04:55:26 INFO  : Context for processor 'microblaze_0' is selected.
04:55:26 INFO  : 'con' command is executed.
04:55:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

04:55:26 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
05:11:09 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
05:11:22 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
05:11:22 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
05:11:22 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
05:11:23 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
05:11:23 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_dma_aes128_0454.bit' stored in project is removed.
05:11:23 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_dma_aes128_0454.mmi' stored in project is removed.
05:11:24 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
05:11:27 INFO  : Disconnected from the channel tcfchan#106.
05:11:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:11:28 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
05:11:28 INFO  : 'jtag frequency' command is executed.
05:11:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
05:11:30 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_0510.bit"
05:11:30 INFO  : Context for processor 'microblaze_0' is selected.
05:11:30 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_0510.xsa'.
05:11:30 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
05:11:30 INFO  : Context for processor 'microblaze_0' is selected.
05:11:30 INFO  : System reset is completed.
05:11:33 INFO  : 'after 3000' command is executed.
05:11:33 INFO  : Context for processor 'microblaze_0' is selected.
05:11:33 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
05:11:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_0510.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_0510.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

05:11:33 INFO  : Context for processor 'microblaze_0' is selected.
05:11:33 INFO  : 'con' command is executed.
05:11:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

05:11:33 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
05:30:42 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
05:30:54 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
05:30:54 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
05:30:54 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
05:30:55 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
05:30:55 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_0510.bit' stored in project is removed.
05:30:55 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_0510.mmi' stored in project is removed.
05:30:55 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
05:30:56 INFO  : Disconnected from the channel tcfchan#109.
05:30:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:30:56 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
05:30:57 INFO  : 'jtag frequency' command is executed.
05:30:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
05:30:59 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/0530.bit"
05:30:59 INFO  : Context for processor 'microblaze_0' is selected.
05:30:59 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/0530.xsa'.
05:30:59 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
05:30:59 INFO  : Context for processor 'microblaze_0' is selected.
05:30:59 INFO  : System reset is completed.
05:31:02 INFO  : 'after 3000' command is executed.
05:31:02 INFO  : Context for processor 'microblaze_0' is selected.
05:31:02 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
05:31:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/0530.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/0530.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

05:31:02 INFO  : Context for processor 'microblaze_0' is selected.
05:31:02 INFO  : 'con' command is executed.
05:31:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

05:31:02 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
05:50:00 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
05:50:12 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
05:50:12 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
05:50:13 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
05:50:14 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
05:50:14 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\0530.bit' stored in project is removed.
05:50:14 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\0530.mmi' stored in project is removed.
05:50:14 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
05:50:37 INFO  : Disconnected from the channel tcfchan#112.
05:50:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:50:38 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
05:50:38 INFO  : 'jtag frequency' command is executed.
05:50:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
05:50:40 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/0549.bit"
05:50:40 INFO  : Context for processor 'microblaze_0' is selected.
05:50:40 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/0549.xsa'.
05:50:40 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
05:50:40 INFO  : Context for processor 'microblaze_0' is selected.
05:50:40 INFO  : System reset is completed.
05:50:43 INFO  : 'after 3000' command is executed.
05:50:43 INFO  : Context for processor 'microblaze_0' is selected.
05:50:43 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
05:50:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/0549.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/0549.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

05:50:43 INFO  : Context for processor 'microblaze_0' is selected.
05:50:43 INFO  : 'con' command is executed.
05:50:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

05:50:43 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
06:06:25 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
06:06:37 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
06:06:37 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
06:06:37 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
06:06:39 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
06:06:39 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\0549.bit' stored in project is removed.
06:06:39 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\0549.mmi' stored in project is removed.
06:06:39 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
06:06:40 INFO  : Disconnected from the channel tcfchan#115.
06:06:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:06:41 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
06:06:41 INFO  : 'jtag frequency' command is executed.
06:06:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
06:06:43 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/0606.bit"
06:06:43 INFO  : Context for processor 'microblaze_0' is selected.
06:06:43 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/0606.xsa'.
06:06:43 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
06:06:43 INFO  : Context for processor 'microblaze_0' is selected.
06:06:43 INFO  : System reset is completed.
06:06:46 INFO  : 'after 3000' command is executed.
06:06:46 INFO  : Context for processor 'microblaze_0' is selected.
06:06:46 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
06:06:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/0606.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/0606.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

06:06:46 INFO  : Context for processor 'microblaze_0' is selected.
06:06:46 INFO  : 'con' command is executed.
06:06:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

06:06:46 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
06:25:58 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
06:26:10 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
06:26:10 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
06:26:10 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
06:26:12 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
06:26:12 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\0606.bit' stored in project is removed.
06:26:12 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\0606.mmi' stored in project is removed.
06:26:12 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
06:26:15 INFO  : Disconnected from the channel tcfchan#118.
06:26:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:26:16 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
06:26:16 INFO  : 'jtag frequency' command is executed.
06:26:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
06:26:18 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
06:26:18 INFO  : Context for processor 'microblaze_0' is selected.
06:26:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
06:26:18 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
06:26:18 INFO  : Context for processor 'microblaze_0' is selected.
06:26:18 INFO  : System reset is completed.
06:26:21 INFO  : 'after 3000' command is executed.
06:26:21 INFO  : Context for processor 'microblaze_0' is selected.
06:26:21 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
06:26:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

06:26:21 INFO  : Context for processor 'microblaze_0' is selected.
06:26:21 INFO  : 'con' command is executed.
06:26:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

06:26:21 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
06:31:32 INFO  : Disconnected from the channel tcfchan#121.
16:21:57 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\euric\Vitis_Workspace\temp_xsdb_launch_script.tcl
16:22:00 INFO  : XSCT server has started successfully.
16:22:00 INFO  : plnx-install-location is set to ''
16:22:00 INFO  : Successfully done setting XSCT server connection channel  
16:22:00 INFO  : Successfully done setting workspace for the tool. 
16:22:03 INFO  : Registering command handlers for Vitis TCF services
16:22:03 INFO  : Platform repository initialization has completed.
16:22:05 INFO  : Successfully done query RDI_DATADIR 
16:22:24 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
16:22:51 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
16:22:51 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
16:22:51 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
16:22:52 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
16:22:52 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
16:22:52 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
16:22:52 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
16:23:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:04 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
16:23:04 INFO  : 'jtag frequency' command is executed.
16:23:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
16:23:06 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
16:23:06 INFO  : Context for processor 'microblaze_0' is selected.
16:23:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
16:23:06 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:23:06 INFO  : Context for processor 'microblaze_0' is selected.
16:23:06 INFO  : System reset is completed.
16:23:09 INFO  : 'after 3000' command is executed.
16:23:09 INFO  : Context for processor 'microblaze_0' is selected.
16:23:09 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
16:23:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

16:23:10 INFO  : Context for processor 'microblaze_0' is selected.
16:23:10 INFO  : 'con' command is executed.
16:23:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:23:10 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
16:31:52 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
16:32:25 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
16:32:25 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
16:32:25 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
16:32:27 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
16:32:27 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
16:32:27 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
16:32:27 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
16:32:46 INFO  : Disconnected from the channel tcfchan#3.
16:32:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:46 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
16:32:46 INFO  : 'jtag frequency' command is executed.
16:32:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
16:32:49 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
16:32:49 INFO  : Context for processor 'microblaze_0' is selected.
16:32:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
16:32:49 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:32:49 INFO  : Context for processor 'microblaze_0' is selected.
16:32:49 INFO  : System reset is completed.
16:32:52 INFO  : 'after 3000' command is executed.
16:32:52 INFO  : Context for processor 'microblaze_0' is selected.
16:32:52 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
16:32:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

16:32:52 INFO  : Context for processor 'microblaze_0' is selected.
16:32:52 INFO  : 'con' command is executed.
16:32:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:32:52 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
16:47:49 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
16:47:58 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
16:48:10 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
16:48:10 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
16:48:11 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
16:48:12 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
16:48:12 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
16:48:12 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
16:48:12 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
16:48:18 INFO  : Disconnected from the channel tcfchan#6.
16:48:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:48:18 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
16:48:18 INFO  : 'jtag frequency' command is executed.
16:48:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
16:48:21 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
16:48:21 INFO  : Context for processor 'microblaze_0' is selected.
16:48:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
16:48:21 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:48:21 INFO  : Context for processor 'microblaze_0' is selected.
16:48:21 INFO  : System reset is completed.
16:48:24 INFO  : 'after 3000' command is executed.
16:48:24 INFO  : Context for processor 'microblaze_0' is selected.
16:48:24 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
16:48:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

16:48:24 INFO  : Context for processor 'microblaze_0' is selected.
16:48:24 INFO  : 'con' command is executed.
16:48:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:48:24 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
17:11:14 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
17:11:36 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
17:11:36 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
17:11:37 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
17:11:38 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:11:38 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
17:11:38 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
17:11:38 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
17:11:44 INFO  : Disconnected from the channel tcfchan#9.
17:11:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:44 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
17:11:44 INFO  : 'jtag frequency' command is executed.
17:11:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
17:11:46 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
17:11:46 INFO  : Context for processor 'microblaze_0' is selected.
17:11:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
17:11:47 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:11:47 INFO  : Context for processor 'microblaze_0' is selected.
17:11:47 INFO  : System reset is completed.
17:11:50 INFO  : 'after 3000' command is executed.
17:11:50 INFO  : Context for processor 'microblaze_0' is selected.
17:11:50 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
17:11:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

17:11:50 INFO  : Context for processor 'microblaze_0' is selected.
17:11:50 INFO  : 'con' command is executed.
17:11:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:11:50 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
17:42:09 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
17:42:21 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
17:42:21 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
17:42:22 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
17:42:23 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:42:23 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
17:42:23 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
17:42:23 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
17:42:45 INFO  : Disconnected from the channel tcfchan#12.
17:42:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:45 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
17:42:45 INFO  : 'jtag frequency' command is executed.
17:42:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
17:42:47 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
17:42:47 INFO  : Context for processor 'microblaze_0' is selected.
17:42:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
17:42:47 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:42:47 INFO  : Context for processor 'microblaze_0' is selected.
17:42:47 INFO  : System reset is completed.
17:42:50 INFO  : 'after 3000' command is executed.
17:42:50 INFO  : Context for processor 'microblaze_0' is selected.
17:42:50 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
17:42:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

17:42:51 INFO  : Context for processor 'microblaze_0' is selected.
17:42:51 INFO  : 'con' command is executed.
17:42:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:42:51 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
18:00:30 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
18:00:42 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
18:00:42 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
18:00:42 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
18:00:43 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
18:00:43 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
18:00:43 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
18:00:44 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
18:00:49 INFO  : Disconnected from the channel tcfchan#15.
18:00:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:00:49 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
18:00:49 INFO  : 'jtag frequency' command is executed.
18:00:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
18:00:51 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
18:00:51 INFO  : Context for processor 'microblaze_0' is selected.
18:00:51 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
18:00:51 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:00:51 INFO  : Context for processor 'microblaze_0' is selected.
18:00:52 INFO  : System reset is completed.
18:00:55 INFO  : 'after 3000' command is executed.
18:00:55 INFO  : Context for processor 'microblaze_0' is selected.
18:00:55 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
18:00:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

18:00:55 INFO  : Context for processor 'microblaze_0' is selected.
18:00:55 INFO  : 'con' command is executed.
18:00:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:00:55 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
18:21:16 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
18:21:30 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
18:21:30 INFO  : Result from executing command 'getPlatforms': reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
18:21:30 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
18:21:31 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
18:21:31 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
18:21:31 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
18:21:31 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
18:21:40 INFO  : Disconnected from the channel tcfchan#18.
18:21:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:40 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
18:21:40 INFO  : 'jtag frequency' command is executed.
18:21:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
18:21:42 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
18:21:42 INFO  : Context for processor 'microblaze_0' is selected.
18:21:42 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
18:21:42 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:21:42 INFO  : Context for processor 'microblaze_0' is selected.
18:21:42 INFO  : System reset is completed.
18:21:45 INFO  : 'after 3000' command is executed.
18:21:45 INFO  : Context for processor 'microblaze_0' is selected.
18:21:45 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
18:21:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

18:21:45 INFO  : Context for processor 'microblaze_0' is selected.
18:21:45 INFO  : 'con' command is executed.
18:21:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:21:45 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
18:42:03 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
18:42:19 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
18:42:19 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
18:42:19 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
18:42:20 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
18:42:20 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
18:42:20 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
18:42:20 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
18:42:24 INFO  : Disconnected from the channel tcfchan#21.
18:42:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:24 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
18:42:24 INFO  : 'jtag frequency' command is executed.
18:42:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
18:42:26 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
18:42:26 INFO  : Context for processor 'microblaze_0' is selected.
18:42:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
18:42:26 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:42:26 INFO  : Context for processor 'microblaze_0' is selected.
18:42:26 INFO  : System reset is completed.
18:42:29 INFO  : 'after 3000' command is executed.
18:42:29 INFO  : Context for processor 'microblaze_0' is selected.
18:42:29 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
18:42:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

18:42:29 INFO  : Context for processor 'microblaze_0' is selected.
18:42:29 INFO  : 'con' command is executed.
18:42:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:42:29 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
19:12:44 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
19:12:56 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
19:12:56 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
19:12:56 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
19:12:57 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
19:12:57 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
19:12:57 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
19:12:57 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
19:13:05 INFO  : Disconnected from the channel tcfchan#24.
19:13:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:05 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
19:13:05 INFO  : 'jtag frequency' command is executed.
19:13:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
19:13:07 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
19:13:07 INFO  : Context for processor 'microblaze_0' is selected.
19:13:07 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
19:13:07 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:13:07 INFO  : Context for processor 'microblaze_0' is selected.
19:13:07 INFO  : System reset is completed.
19:13:10 INFO  : 'after 3000' command is executed.
19:13:10 INFO  : Context for processor 'microblaze_0' is selected.
19:13:10 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
19:13:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

19:13:10 INFO  : Context for processor 'microblaze_0' is selected.
19:13:10 INFO  : 'con' command is executed.
19:13:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:13:10 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
19:30:19 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
19:30:30 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
19:30:30 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
19:30:30 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
19:30:31 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
19:30:31 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
19:30:31 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
19:30:31 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
19:30:34 INFO  : Disconnected from the channel tcfchan#27.
19:30:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:30:34 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
19:30:34 INFO  : 'jtag frequency' command is executed.
19:30:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
19:30:36 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
19:30:36 INFO  : Context for processor 'microblaze_0' is selected.
19:30:36 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
19:30:36 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:30:36 INFO  : Context for processor 'microblaze_0' is selected.
19:30:36 INFO  : System reset is completed.
19:30:39 INFO  : 'after 3000' command is executed.
19:30:39 INFO  : Context for processor 'microblaze_0' is selected.
19:30:39 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
19:30:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

19:30:39 INFO  : Context for processor 'microblaze_0' is selected.
19:30:39 INFO  : 'con' command is executed.
19:30:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:30:39 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
19:40:01 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
19:40:15 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
19:40:15 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
19:40:15 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
19:40:16 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
19:40:16 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
19:40:16 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
19:40:16 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
19:40:21 INFO  : Disconnected from the channel tcfchan#30.
19:40:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:40:21 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
19:40:21 INFO  : 'jtag frequency' command is executed.
19:40:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
19:40:24 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
19:40:24 INFO  : Context for processor 'microblaze_0' is selected.
19:40:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
19:40:24 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:40:24 INFO  : Context for processor 'microblaze_0' is selected.
19:40:24 INFO  : System reset is completed.
19:40:27 INFO  : 'after 3000' command is executed.
19:40:27 INFO  : Context for processor 'microblaze_0' is selected.
19:40:27 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
19:40:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

19:40:27 INFO  : Context for processor 'microblaze_0' is selected.
19:40:27 INFO  : 'con' command is executed.
19:40:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:40:27 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
19:49:13 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
19:49:19 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
19:49:19 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
19:49:19 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
19:49:19 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
19:49:19 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
19:49:19 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
19:49:19 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
19:49:32 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
19:49:32 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
19:49:32 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
19:49:36 INFO  : Disconnected from the channel tcfchan#33.
19:49:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:49:36 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
19:49:36 INFO  : 'jtag frequency' command is executed.
19:49:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
19:49:38 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
19:49:38 INFO  : Context for processor 'microblaze_0' is selected.
19:49:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
19:49:38 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:49:38 INFO  : Context for processor 'microblaze_0' is selected.
19:49:38 INFO  : System reset is completed.
19:49:41 INFO  : 'after 3000' command is executed.
19:49:41 INFO  : Context for processor 'microblaze_0' is selected.
19:49:41 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
19:49:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

19:49:42 INFO  : Context for processor 'microblaze_0' is selected.
19:49:42 INFO  : 'con' command is executed.
19:49:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:49:42 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
19:49:56 INFO  : Disconnected from the channel tcfchan#38.
19:49:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:49:57 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
19:49:57 INFO  : 'jtag frequency' command is executed.
19:49:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
19:49:59 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
19:49:59 INFO  : Context for processor 'microblaze_0' is selected.
19:49:59 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
19:49:59 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:49:59 INFO  : Context for processor 'microblaze_0' is selected.
19:49:59 INFO  : System reset is completed.
19:50:02 INFO  : 'after 3000' command is executed.
19:50:02 INFO  : Context for processor 'microblaze_0' is selected.
19:50:02 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
19:50:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

19:50:02 INFO  : Context for processor 'microblaze_0' is selected.
19:50:02 INFO  : 'con' command is executed.
19:50:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:50:02 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
19:50:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:50:06 INFO  : Disconnected from the channel tcfchan#39.
19:50:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:50:06 ERROR : 
19:50:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:50:10 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
19:50:10 INFO  : 'jtag frequency' command is executed.
19:50:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
19:50:12 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
19:50:12 INFO  : Context for processor 'microblaze_0' is selected.
19:50:12 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
19:50:12 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:50:12 INFO  : Context for processor 'microblaze_0' is selected.
19:50:12 INFO  : System reset is completed.
19:50:15 INFO  : 'after 3000' command is executed.
19:50:15 INFO  : Context for processor 'microblaze_0' is selected.
19:50:15 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
19:50:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

19:50:15 INFO  : Context for processor 'microblaze_0' is selected.
19:50:15 INFO  : 'con' command is executed.
19:50:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:50:15 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
20:55:45 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
20:55:58 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
20:55:58 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
20:55:59 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
20:56:00 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
20:56:00 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
20:56:00 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
20:56:00 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
20:56:02 INFO  : Disconnected from the channel tcfchan#40.
20:56:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:56:02 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
20:56:02 INFO  : 'jtag frequency' command is executed.
20:56:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
20:56:05 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
20:56:05 INFO  : Context for processor 'microblaze_0' is selected.
20:56:05 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
20:56:05 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:56:05 INFO  : Context for processor 'microblaze_0' is selected.
20:56:05 INFO  : System reset is completed.
20:56:08 INFO  : 'after 3000' command is executed.
20:56:08 INFO  : Context for processor 'microblaze_0' is selected.
20:56:08 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
20:56:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

20:56:08 INFO  : Context for processor 'microblaze_0' is selected.
20:56:08 INFO  : 'con' command is executed.
20:56:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:56:08 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
21:08:03 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
21:08:15 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
21:08:15 INFO  : Result from executing command 'getPlatforms': reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
21:08:15 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
21:08:17 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
21:08:17 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
21:08:17 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
21:08:17 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
21:08:19 INFO  : Disconnected from the channel tcfchan#43.
21:08:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:08:19 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
21:08:19 INFO  : 'jtag frequency' command is executed.
21:08:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
21:08:21 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
21:08:21 INFO  : Context for processor 'microblaze_0' is selected.
21:08:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
21:08:21 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:08:21 INFO  : Context for processor 'microblaze_0' is selected.
21:08:21 INFO  : System reset is completed.
21:08:24 INFO  : 'after 3000' command is executed.
21:08:24 INFO  : Context for processor 'microblaze_0' is selected.
21:08:25 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
21:08:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

21:08:25 INFO  : Context for processor 'microblaze_0' is selected.
21:08:25 INFO  : 'con' command is executed.
21:08:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:08:25 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
21:10:07 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
21:10:07 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
21:10:07 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
21:10:29 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
21:10:29 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
21:10:29 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
21:10:32 INFO  : Disconnected from the channel tcfchan#46.
21:10:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:10:32 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
21:10:32 INFO  : 'jtag frequency' command is executed.
21:10:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
21:10:35 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
21:10:35 INFO  : Context for processor 'microblaze_0' is selected.
21:10:35 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
21:10:35 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:10:35 INFO  : Context for processor 'microblaze_0' is selected.
21:10:35 INFO  : System reset is completed.
21:10:38 INFO  : 'after 3000' command is executed.
21:10:38 INFO  : Context for processor 'microblaze_0' is selected.
21:10:38 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
21:10:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

21:10:38 INFO  : Context for processor 'microblaze_0' is selected.
21:10:38 INFO  : 'con' command is executed.
21:10:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:10:38 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
21:31:51 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
21:32:15 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
21:32:15 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
21:32:15 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
21:32:16 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
21:32:16 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
21:32:16 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
21:32:16 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
21:32:20 INFO  : Disconnected from the channel tcfchan#51.
21:32:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:32:20 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
21:32:20 INFO  : 'jtag frequency' command is executed.
21:32:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
21:32:22 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
21:32:22 INFO  : Context for processor 'microblaze_0' is selected.
21:32:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
21:32:22 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:32:22 INFO  : Context for processor 'microblaze_0' is selected.
21:32:22 INFO  : System reset is completed.
21:32:25 INFO  : 'after 3000' command is executed.
21:32:25 INFO  : Context for processor 'microblaze_0' is selected.
21:32:25 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
21:32:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

21:32:25 INFO  : Context for processor 'microblaze_0' is selected.
21:32:25 INFO  : 'con' command is executed.
21:32:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:32:25 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
21:39:11 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
21:39:24 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
21:39:24 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
21:39:24 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
21:39:25 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
21:39:25 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
21:39:25 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
21:39:25 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
21:39:27 INFO  : Disconnected from the channel tcfchan#54.
21:39:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:28 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
21:39:28 INFO  : 'jtag frequency' command is executed.
21:39:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
21:39:30 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
21:39:30 INFO  : Context for processor 'microblaze_0' is selected.
21:39:30 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
21:39:30 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:39:30 INFO  : Context for processor 'microblaze_0' is selected.
21:39:30 INFO  : System reset is completed.
21:39:33 INFO  : 'after 3000' command is executed.
21:39:33 INFO  : Context for processor 'microblaze_0' is selected.
21:39:33 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
21:39:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

21:39:33 INFO  : Context for processor 'microblaze_0' is selected.
21:39:33 INFO  : 'con' command is executed.
21:39:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:39:33 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
23:00:43 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
23:00:59 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
23:00:59 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
23:00:59 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
23:01:00 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
23:01:00 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
23:01:00 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
23:01:00 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
23:01:04 INFO  : Disconnected from the channel tcfchan#57.
23:01:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:01:04 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
23:01:04 INFO  : 'jtag frequency' command is executed.
23:01:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
23:01:07 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
23:01:07 INFO  : Context for processor 'microblaze_0' is selected.
23:01:07 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
23:01:07 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:01:07 INFO  : Context for processor 'microblaze_0' is selected.
23:01:07 INFO  : System reset is completed.
23:01:10 INFO  : 'after 3000' command is executed.
23:01:10 INFO  : Context for processor 'microblaze_0' is selected.
23:01:10 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
23:01:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

23:01:10 INFO  : Context for processor 'microblaze_0' is selected.
23:01:10 INFO  : 'con' command is executed.
23:01:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:01:10 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
23:12:48 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
23:13:02 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
23:13:02 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
23:13:02 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
23:13:03 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
23:13:03 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
23:13:03 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
23:13:03 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
23:13:06 INFO  : Disconnected from the channel tcfchan#60.
23:13:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:13:06 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
23:13:06 INFO  : 'jtag frequency' command is executed.
23:13:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
23:13:09 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
23:13:09 INFO  : Context for processor 'microblaze_0' is selected.
23:13:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
23:13:09 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:13:09 INFO  : Context for processor 'microblaze_0' is selected.
23:13:09 INFO  : System reset is completed.
23:13:12 INFO  : 'after 3000' command is executed.
23:13:12 INFO  : Context for processor 'microblaze_0' is selected.
23:13:12 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
23:13:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

23:13:12 INFO  : Context for processor 'microblaze_0' is selected.
23:13:12 INFO  : 'con' command is executed.
23:13:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:13:12 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
23:25:15 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
23:25:26 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
23:25:26 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
23:25:26 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
23:25:27 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
23:25:27 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
23:25:27 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
23:25:27 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
23:25:30 INFO  : Disconnected from the channel tcfchan#63.
23:25:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:25:30 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
23:25:30 INFO  : 'jtag frequency' command is executed.
23:25:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
23:25:33 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
23:25:33 INFO  : Context for processor 'microblaze_0' is selected.
23:25:33 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
23:25:33 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:25:33 INFO  : Context for processor 'microblaze_0' is selected.
23:25:33 INFO  : System reset is completed.
23:25:36 INFO  : 'after 3000' command is executed.
23:25:36 INFO  : Context for processor 'microblaze_0' is selected.
23:25:36 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
23:25:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

23:25:36 INFO  : Context for processor 'microblaze_0' is selected.
23:25:36 INFO  : 'con' command is executed.
23:25:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:25:36 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
23:33:03 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
23:33:17 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
23:33:17 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
23:33:17 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
23:33:18 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
23:33:18 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
23:33:18 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
23:33:18 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
23:33:21 INFO  : Disconnected from the channel tcfchan#66.
23:33:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:33:21 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
23:33:21 INFO  : 'jtag frequency' command is executed.
23:33:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
23:33:24 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
23:33:24 INFO  : Context for processor 'microblaze_0' is selected.
23:33:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
23:33:24 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:33:24 INFO  : Context for processor 'microblaze_0' is selected.
23:33:24 INFO  : System reset is completed.
23:33:27 INFO  : 'after 3000' command is executed.
23:33:27 INFO  : Context for processor 'microblaze_0' is selected.
23:33:27 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
23:33:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

23:33:27 INFO  : Context for processor 'microblaze_0' is selected.
23:33:27 INFO  : 'con' command is executed.
23:33:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:33:27 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
23:41:14 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
23:41:25 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
23:41:25 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
23:41:26 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
23:41:27 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
23:41:27 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
23:41:27 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
23:41:27 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
23:41:38 INFO  : Disconnected from the channel tcfchan#69.
23:41:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:41:39 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
23:41:39 INFO  : 'jtag frequency' command is executed.
23:41:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
23:41:41 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
23:41:41 INFO  : Context for processor 'microblaze_0' is selected.
23:41:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
23:41:41 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:41:41 INFO  : Context for processor 'microblaze_0' is selected.
23:41:41 INFO  : System reset is completed.
23:41:44 INFO  : 'after 3000' command is executed.
23:41:44 INFO  : Context for processor 'microblaze_0' is selected.
23:41:44 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
23:41:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

23:41:44 INFO  : Context for processor 'microblaze_0' is selected.
23:41:44 INFO  : 'con' command is executed.
23:41:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:41:44 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
23:55:29 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
23:55:42 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
23:55:42 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
23:55:42 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
23:55:43 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
23:55:43 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
23:55:43 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
23:55:43 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
23:55:45 INFO  : Disconnected from the channel tcfchan#72.
23:55:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:55:45 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
23:55:45 INFO  : 'jtag frequency' command is executed.
23:55:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
23:55:48 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
23:55:48 INFO  : Context for processor 'microblaze_0' is selected.
23:55:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
23:55:48 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:55:48 INFO  : Context for processor 'microblaze_0' is selected.
23:55:48 INFO  : System reset is completed.
23:55:51 INFO  : 'after 3000' command is executed.
23:55:51 INFO  : Context for processor 'microblaze_0' is selected.
23:55:51 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
23:55:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

23:55:51 INFO  : Context for processor 'microblaze_0' is selected.
23:55:51 INFO  : 'con' command is executed.
23:55:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:55:51 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
00:07:00 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
00:07:11 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
00:07:11 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
00:07:11 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
00:07:12 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
00:07:12 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
00:07:12 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
00:07:12 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
00:07:14 INFO  : Disconnected from the channel tcfchan#75.
00:07:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:07:15 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
00:07:15 INFO  : 'jtag frequency' command is executed.
00:07:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
00:07:17 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
00:07:17 INFO  : Context for processor 'microblaze_0' is selected.
00:07:17 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
00:07:17 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
00:07:17 INFO  : Context for processor 'microblaze_0' is selected.
00:07:17 INFO  : System reset is completed.
00:07:20 INFO  : 'after 3000' command is executed.
00:07:20 INFO  : Context for processor 'microblaze_0' is selected.
00:07:20 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
00:07:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

00:07:20 INFO  : Context for processor 'microblaze_0' is selected.
00:07:20 INFO  : 'con' command is executed.
00:07:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

00:07:20 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
00:14:10 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
00:14:26 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
00:14:26 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
00:14:26 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
00:14:27 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
00:14:27 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
00:14:27 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
00:14:27 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
00:14:30 INFO  : Disconnected from the channel tcfchan#78.
00:14:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:14:31 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
00:14:31 INFO  : 'jtag frequency' command is executed.
00:14:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
00:14:33 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
00:14:33 INFO  : Context for processor 'microblaze_0' is selected.
00:14:33 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
00:14:33 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
00:14:33 INFO  : Context for processor 'microblaze_0' is selected.
00:14:33 INFO  : System reset is completed.
00:14:36 INFO  : 'after 3000' command is executed.
00:14:36 INFO  : Context for processor 'microblaze_0' is selected.
00:14:36 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
00:14:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

00:14:36 INFO  : Context for processor 'microblaze_0' is selected.
00:14:36 INFO  : 'con' command is executed.
00:14:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

00:14:36 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
00:20:26 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
00:20:38 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
00:20:38 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
00:20:38 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
00:20:39 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
00:20:39 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
00:20:39 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
00:20:39 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
00:20:41 INFO  : Disconnected from the channel tcfchan#81.
00:20:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:20:41 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
00:20:41 INFO  : 'jtag frequency' command is executed.
00:20:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
00:20:43 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
00:20:43 INFO  : Context for processor 'microblaze_0' is selected.
00:20:43 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
00:20:43 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
00:20:43 INFO  : Context for processor 'microblaze_0' is selected.
00:20:43 INFO  : System reset is completed.
00:20:46 INFO  : 'after 3000' command is executed.
00:20:46 INFO  : Context for processor 'microblaze_0' is selected.
00:20:46 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
00:20:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

00:20:47 INFO  : Context for processor 'microblaze_0' is selected.
00:20:47 INFO  : 'con' command is executed.
00:20:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

00:20:47 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
00:27:33 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
00:27:50 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
00:27:50 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
00:27:50 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
00:27:51 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
00:27:51 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
00:27:51 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
00:27:51 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
00:27:54 INFO  : Disconnected from the channel tcfchan#84.
00:27:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:27:55 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
00:27:55 INFO  : 'jtag frequency' command is executed.
00:27:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
00:27:57 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
00:27:57 INFO  : Context for processor 'microblaze_0' is selected.
00:27:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
00:27:57 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
00:27:57 INFO  : Context for processor 'microblaze_0' is selected.
00:27:57 INFO  : System reset is completed.
00:28:00 INFO  : 'after 3000' command is executed.
00:28:00 INFO  : Context for processor 'microblaze_0' is selected.
00:28:00 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
00:28:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

00:28:00 INFO  : Context for processor 'microblaze_0' is selected.
00:28:00 INFO  : 'con' command is executed.
00:28:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

00:28:00 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
00:31:32 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
00:31:32 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
00:31:32 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
00:31:40 INFO  : Disconnected from the channel tcfchan#87.
00:31:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:31:40 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
00:31:40 INFO  : 'jtag frequency' command is executed.
00:31:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
00:31:42 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
00:31:42 INFO  : Context for processor 'microblaze_0' is selected.
00:31:42 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
00:31:42 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
00:31:42 INFO  : Context for processor 'microblaze_0' is selected.
00:31:42 INFO  : System reset is completed.
00:31:45 INFO  : 'after 3000' command is executed.
00:31:45 INFO  : Context for processor 'microblaze_0' is selected.
00:31:45 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
00:31:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

00:31:45 INFO  : Context for processor 'microblaze_0' is selected.
00:31:45 INFO  : 'con' command is executed.
00:31:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

00:31:45 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
00:33:13 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
00:33:13 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
00:33:13 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
00:33:17 INFO  : Disconnected from the channel tcfchan#90.
00:33:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:33:17 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
00:33:17 INFO  : 'jtag frequency' command is executed.
00:33:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
00:33:19 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
00:33:19 INFO  : Context for processor 'microblaze_0' is selected.
00:33:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
00:33:19 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
00:33:19 INFO  : Context for processor 'microblaze_0' is selected.
00:33:20 INFO  : System reset is completed.
00:33:23 INFO  : 'after 3000' command is executed.
00:33:23 INFO  : Context for processor 'microblaze_0' is selected.
00:33:23 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
00:33:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

00:33:23 INFO  : Context for processor 'microblaze_0' is selected.
00:33:23 INFO  : 'con' command is executed.
00:33:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

00:33:23 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
00:44:48 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
00:45:00 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
00:45:00 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
00:45:00 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
00:45:01 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
00:45:01 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
00:45:01 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
00:45:01 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
00:45:05 INFO  : Disconnected from the channel tcfchan#93.
00:45:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:45:05 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
00:45:05 INFO  : 'jtag frequency' command is executed.
00:45:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
00:45:07 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
00:45:07 INFO  : Context for processor 'microblaze_0' is selected.
00:45:08 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
00:45:08 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
00:45:08 INFO  : Context for processor 'microblaze_0' is selected.
00:45:08 INFO  : System reset is completed.
00:45:11 INFO  : 'after 3000' command is executed.
00:45:11 INFO  : Context for processor 'microblaze_0' is selected.
00:45:11 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
00:45:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

00:45:11 INFO  : Context for processor 'microblaze_0' is selected.
00:45:11 INFO  : 'con' command is executed.
00:45:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

00:45:11 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
00:52:55 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
00:53:06 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
00:53:06 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
00:53:07 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
00:53:08 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
00:53:08 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
00:53:08 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
00:53:08 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
00:53:10 INFO  : Disconnected from the channel tcfchan#96.
00:53:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:53:11 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
00:53:11 INFO  : 'jtag frequency' command is executed.
00:53:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
00:53:13 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
00:53:13 INFO  : Context for processor 'microblaze_0' is selected.
00:53:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
00:53:13 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
00:53:13 INFO  : Context for processor 'microblaze_0' is selected.
00:53:13 INFO  : System reset is completed.
00:53:16 INFO  : 'after 3000' command is executed.
00:53:16 INFO  : Context for processor 'microblaze_0' is selected.
00:53:16 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
00:53:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

00:53:16 INFO  : Context for processor 'microblaze_0' is selected.
00:53:16 INFO  : 'con' command is executed.
00:53:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

00:53:16 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
01:25:28 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
01:25:44 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
01:25:44 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
01:25:45 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
01:25:46 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
01:25:46 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
01:25:46 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
01:25:46 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
01:25:49 INFO  : Disconnected from the channel tcfchan#99.
01:25:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:25:49 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
01:25:49 INFO  : 'jtag frequency' command is executed.
01:25:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
01:25:52 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
01:25:52 INFO  : Context for processor 'microblaze_0' is selected.
01:25:52 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
01:25:52 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
01:25:52 INFO  : Context for processor 'microblaze_0' is selected.
01:25:52 INFO  : System reset is completed.
01:25:55 INFO  : 'after 3000' command is executed.
01:25:55 INFO  : Context for processor 'microblaze_0' is selected.
01:25:55 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
01:25:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

01:25:55 INFO  : Context for processor 'microblaze_0' is selected.
01:25:55 INFO  : 'con' command is executed.
01:25:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

01:25:55 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
01:35:21 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
01:35:32 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
01:35:32 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
01:35:32 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
01:35:33 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
01:35:33 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
01:35:33 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
01:35:33 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
01:35:37 INFO  : Disconnected from the channel tcfchan#102.
01:35:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:35:37 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
01:35:37 INFO  : 'jtag frequency' command is executed.
01:35:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
01:35:39 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
01:35:39 INFO  : Context for processor 'microblaze_0' is selected.
01:35:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
01:35:39 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
01:35:39 INFO  : Context for processor 'microblaze_0' is selected.
01:35:39 INFO  : System reset is completed.
01:35:42 INFO  : 'after 3000' command is executed.
01:35:42 INFO  : Context for processor 'microblaze_0' is selected.
01:35:43 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
01:35:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

01:35:43 INFO  : Context for processor 'microblaze_0' is selected.
01:35:43 INFO  : 'con' command is executed.
01:35:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

01:35:43 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
01:36:46 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
01:36:46 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
01:36:46 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
01:36:49 INFO  : Disconnected from the channel tcfchan#105.
01:36:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:36:49 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
01:36:49 INFO  : 'jtag frequency' command is executed.
01:36:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
01:36:52 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
01:36:52 INFO  : Context for processor 'microblaze_0' is selected.
01:36:52 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
01:36:52 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
01:36:52 INFO  : Context for processor 'microblaze_0' is selected.
01:36:52 INFO  : System reset is completed.
01:36:55 INFO  : 'after 3000' command is executed.
01:36:55 INFO  : Context for processor 'microblaze_0' is selected.
01:36:55 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
01:36:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

01:36:55 INFO  : Context for processor 'microblaze_0' is selected.
01:36:55 INFO  : 'con' command is executed.
01:36:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

01:36:55 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
01:38:19 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
01:38:19 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
01:38:19 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
01:38:22 INFO  : Disconnected from the channel tcfchan#108.
01:38:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:38:23 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
01:38:23 INFO  : 'jtag frequency' command is executed.
01:38:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
01:38:25 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
01:38:25 INFO  : Context for processor 'microblaze_0' is selected.
01:38:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
01:38:25 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
01:38:25 INFO  : Context for processor 'microblaze_0' is selected.
01:38:25 INFO  : System reset is completed.
01:38:28 INFO  : 'after 3000' command is executed.
01:38:28 INFO  : Context for processor 'microblaze_0' is selected.
01:38:28 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
01:38:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

01:38:28 INFO  : Context for processor 'microblaze_0' is selected.
01:38:28 INFO  : 'con' command is executed.
01:38:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

01:38:28 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
01:49:31 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
01:49:45 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
01:49:45 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
01:49:46 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
01:49:47 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
01:49:47 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
01:49:47 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
01:49:47 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
01:49:50 INFO  : Disconnected from the channel tcfchan#111.
01:49:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:49:50 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
01:49:50 INFO  : 'jtag frequency' command is executed.
01:49:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
01:49:52 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
01:49:52 INFO  : Context for processor 'microblaze_0' is selected.
01:49:52 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
01:49:52 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
01:49:52 INFO  : Context for processor 'microblaze_0' is selected.
01:49:52 INFO  : System reset is completed.
01:49:55 INFO  : 'after 3000' command is executed.
01:49:55 INFO  : Context for processor 'microblaze_0' is selected.
01:49:55 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
01:49:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

01:49:55 INFO  : Context for processor 'microblaze_0' is selected.
01:49:55 INFO  : 'con' command is executed.
01:49:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

01:49:55 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
01:57:51 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
01:58:10 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
01:58:10 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
01:58:10 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
01:58:11 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
01:58:11 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
01:58:11 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
01:58:11 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
01:58:23 INFO  : Disconnected from the channel tcfchan#114.
01:58:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:58:23 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
01:58:23 INFO  : 'jtag frequency' command is executed.
01:58:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
01:58:25 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
01:58:25 INFO  : Context for processor 'microblaze_0' is selected.
01:58:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
01:58:25 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
01:58:25 INFO  : Context for processor 'microblaze_0' is selected.
01:58:25 INFO  : System reset is completed.
01:58:28 INFO  : 'after 3000' command is executed.
01:58:28 INFO  : Context for processor 'microblaze_0' is selected.
01:58:28 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
01:58:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

01:58:29 INFO  : Context for processor 'microblaze_0' is selected.
01:58:29 INFO  : 'con' command is executed.
01:58:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

01:58:29 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
02:04:43 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
02:04:51 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
02:04:51 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
02:04:51 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
02:04:52 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
02:04:52 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
02:04:52 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
02:04:52 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
02:04:54 INFO  : Disconnected from the channel tcfchan#117.
02:04:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:04:55 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
02:04:55 INFO  : 'jtag frequency' command is executed.
02:04:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
02:04:57 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
02:04:57 INFO  : Context for processor 'microblaze_0' is selected.
02:04:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
02:04:57 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
02:04:57 INFO  : Context for processor 'microblaze_0' is selected.
02:04:57 INFO  : System reset is completed.
02:05:00 INFO  : 'after 3000' command is executed.
02:05:00 INFO  : Context for processor 'microblaze_0' is selected.
02:05:00 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
02:05:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

02:05:00 INFO  : Context for processor 'microblaze_0' is selected.
02:05:00 INFO  : 'con' command is executed.
02:05:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

02:05:00 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
02:17:06 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
02:17:13 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
02:17:13 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
02:17:13 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
02:17:14 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
02:17:14 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
02:17:14 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
02:17:14 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
02:17:20 INFO  : Disconnected from the channel tcfchan#120.
02:17:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:17:20 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
02:17:20 INFO  : 'jtag frequency' command is executed.
02:17:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
02:17:22 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
02:17:22 INFO  : Context for processor 'microblaze_0' is selected.
02:17:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
02:17:22 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
02:17:22 INFO  : Context for processor 'microblaze_0' is selected.
02:17:22 INFO  : System reset is completed.
02:17:25 INFO  : 'after 3000' command is executed.
02:17:25 INFO  : Context for processor 'microblaze_0' is selected.
02:17:25 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
02:17:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

02:17:26 INFO  : Context for processor 'microblaze_0' is selected.
02:17:26 INFO  : 'con' command is executed.
02:17:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

02:17:26 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
02:25:00 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
02:25:07 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
02:25:07 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
02:25:07 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
02:25:08 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
02:25:08 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
02:25:08 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
02:25:08 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
02:25:10 INFO  : Disconnected from the channel tcfchan#123.
02:25:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:25:10 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
02:25:10 INFO  : 'jtag frequency' command is executed.
02:25:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
02:25:13 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
02:25:13 INFO  : Context for processor 'microblaze_0' is selected.
02:25:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
02:25:13 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
02:25:13 INFO  : Context for processor 'microblaze_0' is selected.
02:25:13 INFO  : System reset is completed.
02:25:16 INFO  : 'after 3000' command is executed.
02:25:16 INFO  : Context for processor 'microblaze_0' is selected.
02:25:16 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
02:25:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

02:25:16 INFO  : Context for processor 'microblaze_0' is selected.
02:25:16 INFO  : 'con' command is executed.
02:25:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

02:25:16 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
02:36:11 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
02:36:17 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
02:36:17 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
02:36:17 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
02:36:19 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
02:36:19 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
02:36:19 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
02:36:19 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
02:36:21 INFO  : Disconnected from the channel tcfchan#126.
02:36:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:36:21 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
02:36:21 INFO  : 'jtag frequency' command is executed.
02:36:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
02:36:24 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
02:36:24 INFO  : Context for processor 'microblaze_0' is selected.
02:36:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
02:36:24 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
02:36:24 INFO  : Context for processor 'microblaze_0' is selected.
02:36:24 INFO  : System reset is completed.
02:36:27 INFO  : 'after 3000' command is executed.
02:36:27 INFO  : Context for processor 'microblaze_0' is selected.
02:36:27 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
02:36:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

02:36:27 INFO  : Context for processor 'microblaze_0' is selected.
02:36:27 INFO  : 'con' command is executed.
02:36:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

02:36:27 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
02:53:00 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
02:53:00 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
02:53:00 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
02:53:05 INFO  : Disconnected from the channel tcfchan#129.
02:53:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:53:05 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
02:53:05 INFO  : 'jtag frequency' command is executed.
02:53:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
02:53:08 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
02:53:08 INFO  : Context for processor 'microblaze_0' is selected.
02:53:08 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
02:53:08 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
02:53:08 INFO  : Context for processor 'microblaze_0' is selected.
02:53:08 INFO  : System reset is completed.
02:53:11 INFO  : 'after 3000' command is executed.
02:53:11 INFO  : Context for processor 'microblaze_0' is selected.
02:53:11 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
02:53:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

02:53:11 INFO  : Context for processor 'microblaze_0' is selected.
02:53:11 INFO  : 'con' command is executed.
02:53:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

02:53:11 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
03:37:00 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
03:37:08 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
03:37:08 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
03:37:08 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
03:37:09 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
03:37:09 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
03:37:09 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
03:37:10 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
03:37:12 INFO  : Disconnected from the channel tcfchan#132.
03:37:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:37:12 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
03:37:12 INFO  : 'jtag frequency' command is executed.
03:37:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
03:37:14 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
03:37:14 INFO  : Context for processor 'microblaze_0' is selected.
03:37:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
03:37:14 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
03:37:14 INFO  : Context for processor 'microblaze_0' is selected.
03:37:14 INFO  : System reset is completed.
03:37:17 INFO  : 'after 3000' command is executed.
03:37:17 INFO  : Context for processor 'microblaze_0' is selected.
03:37:18 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
03:37:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

03:37:18 INFO  : Context for processor 'microblaze_0' is selected.
03:37:18 INFO  : 'con' command is executed.
03:37:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

03:37:18 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
03:45:14 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
03:45:20 INFO  : Disconnected from the channel tcfchan#135.
03:45:31 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
03:45:38 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
03:45:38 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
03:45:38 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
03:45:39 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
03:45:39 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
03:45:39 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
03:45:39 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
03:45:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:45:45 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
03:45:45 INFO  : 'jtag frequency' command is executed.
03:45:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
03:45:48 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
03:45:48 INFO  : Context for processor 'microblaze_0' is selected.
03:45:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
03:45:48 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
03:45:48 INFO  : Context for processor 'microblaze_0' is selected.
03:45:48 INFO  : System reset is completed.
03:45:51 INFO  : 'after 3000' command is executed.
03:45:51 INFO  : Context for processor 'microblaze_0' is selected.
03:45:51 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
03:45:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

03:45:51 INFO  : Context for processor 'microblaze_0' is selected.
03:45:51 INFO  : 'con' command is executed.
03:45:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

03:45:51 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
03:55:55 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
03:56:00 INFO  : Disconnected from the channel tcfchan#138.
03:56:06 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
03:56:06 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
03:56:07 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
03:56:08 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
03:56:08 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
03:56:08 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
03:56:08 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
03:56:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:56:16 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
03:56:16 INFO  : 'jtag frequency' command is executed.
03:56:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
03:56:18 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
03:56:18 INFO  : Context for processor 'microblaze_0' is selected.
03:56:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
03:56:18 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
03:56:18 INFO  : Context for processor 'microblaze_0' is selected.
03:56:18 INFO  : System reset is completed.
03:56:21 INFO  : 'after 3000' command is executed.
03:56:21 INFO  : Context for processor 'microblaze_0' is selected.
03:56:22 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
03:56:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

03:56:22 INFO  : Context for processor 'microblaze_0' is selected.
03:56:22 INFO  : 'con' command is executed.
03:56:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

03:56:22 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
03:56:45 INFO  : Disconnected from the channel tcfchan#141.
03:56:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:56:45 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
03:56:45 INFO  : 'jtag frequency' command is executed.
03:56:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
03:56:47 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
03:56:47 INFO  : Context for processor 'microblaze_0' is selected.
03:56:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
03:56:47 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
03:56:47 INFO  : Context for processor 'microblaze_0' is selected.
03:56:47 INFO  : System reset is completed.
03:56:50 INFO  : 'after 3000' command is executed.
03:56:50 INFO  : Context for processor 'microblaze_0' is selected.
03:56:51 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
03:56:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

03:56:51 INFO  : Context for processor 'microblaze_0' is selected.
03:56:51 INFO  : 'con' command is executed.
03:56:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

03:56:51 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
04:06:47 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
04:06:54 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
04:06:54 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
04:06:55 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
04:06:56 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
04:06:56 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
04:06:56 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
04:06:56 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
04:06:59 INFO  : Disconnected from the channel tcfchan#142.
04:06:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:06:59 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
04:06:59 INFO  : 'jtag frequency' command is executed.
04:06:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
04:07:02 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
04:07:02 INFO  : Context for processor 'microblaze_0' is selected.
04:07:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
04:07:02 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
04:07:02 INFO  : Context for processor 'microblaze_0' is selected.
04:07:02 INFO  : System reset is completed.
04:07:05 INFO  : 'after 3000' command is executed.
04:07:05 INFO  : Context for processor 'microblaze_0' is selected.
04:07:05 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
04:07:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

04:07:05 INFO  : Context for processor 'microblaze_0' is selected.
04:07:05 INFO  : 'con' command is executed.
04:07:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

04:07:05 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
04:19:06 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
04:19:13 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
04:19:13 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
04:19:13 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
04:19:14 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
04:19:14 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
04:19:14 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
04:19:14 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
04:19:21 INFO  : Disconnected from the channel tcfchan#145.
04:19:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:19:21 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
04:19:21 INFO  : 'jtag frequency' command is executed.
04:19:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
04:19:23 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
04:19:23 INFO  : Context for processor 'microblaze_0' is selected.
04:19:23 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
04:19:23 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
04:19:23 INFO  : Context for processor 'microblaze_0' is selected.
04:19:23 INFO  : System reset is completed.
04:19:26 INFO  : 'after 3000' command is executed.
04:19:26 INFO  : Context for processor 'microblaze_0' is selected.
04:19:26 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
04:19:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

04:19:26 INFO  : Context for processor 'microblaze_0' is selected.
04:19:26 INFO  : 'con' command is executed.
04:19:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

04:19:26 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
04:25:57 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
04:26:05 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
04:26:05 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
04:26:05 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
04:26:06 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
04:26:06 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
04:26:06 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
04:26:06 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
04:26:09 INFO  : Disconnected from the channel tcfchan#149.
04:26:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:26:09 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
04:26:09 INFO  : 'jtag frequency' command is executed.
04:26:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
04:26:11 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
04:26:11 INFO  : Context for processor 'microblaze_0' is selected.
04:26:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
04:26:11 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
04:26:11 INFO  : Context for processor 'microblaze_0' is selected.
04:26:11 INFO  : System reset is completed.
04:26:14 INFO  : 'after 3000' command is executed.
04:26:14 INFO  : Context for processor 'microblaze_0' is selected.
04:26:14 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
04:26:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

04:26:15 INFO  : Context for processor 'microblaze_0' is selected.
04:26:15 INFO  : 'con' command is executed.
04:26:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

04:26:15 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
04:33:31 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
04:33:42 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
04:33:42 INFO  : Result from executing command 'getPlatforms': reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
04:33:42 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
04:33:43 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
04:33:43 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
04:33:43 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
04:33:43 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
04:33:46 INFO  : Disconnected from the channel tcfchan#152.
04:33:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:33:46 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
04:33:46 INFO  : 'jtag frequency' command is executed.
04:33:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
04:33:48 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
04:33:48 INFO  : Context for processor 'microblaze_0' is selected.
04:33:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
04:33:48 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
04:33:48 INFO  : Context for processor 'microblaze_0' is selected.
04:33:48 INFO  : System reset is completed.
04:33:51 INFO  : 'after 3000' command is executed.
04:33:51 INFO  : Context for processor 'microblaze_0' is selected.
04:33:51 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
04:33:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

04:33:51 INFO  : Context for processor 'microblaze_0' is selected.
04:33:52 INFO  : 'con' command is executed.
04:33:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

04:33:52 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
04:41:09 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
04:41:17 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
04:41:17 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
04:41:18 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
04:41:19 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
04:41:19 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
04:41:19 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
04:41:19 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
04:41:21 INFO  : Disconnected from the channel tcfchan#155.
04:41:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:41:21 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
04:41:21 INFO  : 'jtag frequency' command is executed.
04:41:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
04:41:23 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
04:41:23 INFO  : Context for processor 'microblaze_0' is selected.
04:41:23 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
04:41:23 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
04:41:23 INFO  : Context for processor 'microblaze_0' is selected.
04:41:23 INFO  : System reset is completed.
04:41:26 INFO  : 'after 3000' command is executed.
04:41:26 INFO  : Context for processor 'microblaze_0' is selected.
04:41:26 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
04:41:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

04:41:26 INFO  : Context for processor 'microblaze_0' is selected.
04:41:26 INFO  : 'con' command is executed.
04:41:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

04:41:26 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
04:48:48 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
04:48:57 INFO  : Disconnected from the channel tcfchan#158.
04:49:03 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
04:49:03 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
04:49:03 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
04:49:04 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
04:49:04 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
04:49:04 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
04:49:04 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
04:49:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:49:08 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
04:49:08 INFO  : 'jtag frequency' command is executed.
04:49:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
04:49:10 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
04:49:10 INFO  : Context for processor 'microblaze_0' is selected.
04:49:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
04:49:10 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
04:49:10 INFO  : Context for processor 'microblaze_0' is selected.
04:49:10 INFO  : System reset is completed.
04:49:13 INFO  : 'after 3000' command is executed.
04:49:13 INFO  : Context for processor 'microblaze_0' is selected.
04:49:13 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
04:49:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

04:49:13 INFO  : Context for processor 'microblaze_0' is selected.
04:49:13 INFO  : 'con' command is executed.
04:49:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

04:49:13 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
04:58:24 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
04:58:32 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
04:58:32 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
04:58:32 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
04:58:33 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
04:58:33 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
04:58:33 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
04:58:33 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
04:58:36 INFO  : Disconnected from the channel tcfchan#161.
04:58:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:58:36 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
04:58:36 INFO  : 'jtag frequency' command is executed.
04:58:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
04:58:38 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
04:58:38 INFO  : Context for processor 'microblaze_0' is selected.
04:58:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
04:58:38 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
04:58:38 INFO  : Context for processor 'microblaze_0' is selected.
04:58:38 INFO  : System reset is completed.
04:58:41 INFO  : 'after 3000' command is executed.
04:58:41 INFO  : Context for processor 'microblaze_0' is selected.
04:58:41 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
04:58:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

04:58:41 INFO  : Context for processor 'microblaze_0' is selected.
04:58:41 INFO  : 'con' command is executed.
04:58:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

04:58:41 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
05:06:20 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
05:06:29 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
05:06:29 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
05:06:29 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
05:06:30 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
05:06:30 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
05:06:30 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
05:06:30 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
05:06:35 INFO  : Disconnected from the channel tcfchan#165.
05:06:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:06:35 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
05:06:35 INFO  : 'jtag frequency' command is executed.
05:06:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
05:06:37 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
05:06:37 INFO  : Context for processor 'microblaze_0' is selected.
05:06:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
05:06:37 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
05:06:38 INFO  : Context for processor 'microblaze_0' is selected.
05:06:38 INFO  : System reset is completed.
05:06:41 INFO  : 'after 3000' command is executed.
05:06:41 INFO  : Context for processor 'microblaze_0' is selected.
05:06:41 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
05:06:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

05:06:41 INFO  : Context for processor 'microblaze_0' is selected.
05:06:41 INFO  : 'con' command is executed.
05:06:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

05:06:41 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
05:19:10 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
05:19:19 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
05:19:19 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
05:19:19 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
05:19:20 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
05:19:20 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
05:19:20 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
05:19:20 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
05:19:22 INFO  : Disconnected from the channel tcfchan#168.
05:19:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:19:22 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
05:19:22 INFO  : 'jtag frequency' command is executed.
05:19:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
05:19:25 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
05:19:25 INFO  : Context for processor 'microblaze_0' is selected.
05:19:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
05:19:25 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
05:19:25 INFO  : Context for processor 'microblaze_0' is selected.
05:19:25 INFO  : System reset is completed.
05:19:28 INFO  : 'after 3000' command is executed.
05:19:28 INFO  : Context for processor 'microblaze_0' is selected.
05:19:28 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
05:19:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

05:19:28 INFO  : Context for processor 'microblaze_0' is selected.
05:19:28 INFO  : 'con' command is executed.
05:19:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

05:19:28 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
05:27:12 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
05:27:21 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
05:27:21 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
05:27:21 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
05:27:22 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
05:27:22 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
05:27:22 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
05:27:22 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
05:27:25 INFO  : Disconnected from the channel tcfchan#171.
05:27:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:27:25 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
05:27:25 INFO  : 'jtag frequency' command is executed.
05:27:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
05:27:27 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
05:27:27 INFO  : Context for processor 'microblaze_0' is selected.
05:27:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
05:27:27 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
05:27:27 INFO  : Context for processor 'microblaze_0' is selected.
05:27:27 INFO  : System reset is completed.
05:27:30 INFO  : 'after 3000' command is executed.
05:27:30 INFO  : Context for processor 'microblaze_0' is selected.
05:27:30 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
05:27:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

05:27:31 INFO  : Context for processor 'microblaze_0' is selected.
05:27:31 INFO  : 'con' command is executed.
05:27:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

05:27:31 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
05:34:33 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
05:35:11 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
05:35:11 INFO  : Result from executing command 'getPlatforms': reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
05:35:11 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
05:35:12 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
05:35:12 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
05:35:12 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
05:35:12 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
05:35:17 INFO  : Disconnected from the channel tcfchan#174.
05:35:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:35:17 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
05:35:17 INFO  : 'jtag frequency' command is executed.
05:35:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
05:35:20 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
05:35:20 INFO  : Context for processor 'microblaze_0' is selected.
05:35:20 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
05:35:20 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
05:35:20 INFO  : Context for processor 'microblaze_0' is selected.
05:35:20 INFO  : System reset is completed.
05:35:23 INFO  : 'after 3000' command is executed.
05:35:23 INFO  : Context for processor 'microblaze_0' is selected.
05:35:23 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
05:35:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

05:35:23 INFO  : Context for processor 'microblaze_0' is selected.
05:35:23 INFO  : 'con' command is executed.
05:35:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

05:35:23 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
05:41:22 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
05:41:39 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
05:41:39 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
05:41:39 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
05:41:40 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
05:41:40 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
05:41:40 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
05:41:40 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
05:41:42 INFO  : Disconnected from the channel tcfchan#177.
05:41:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:41:42 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
05:41:42 INFO  : 'jtag frequency' command is executed.
05:41:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
05:41:45 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
05:41:45 INFO  : Context for processor 'microblaze_0' is selected.
05:41:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
05:41:45 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
05:41:45 INFO  : Context for processor 'microblaze_0' is selected.
05:41:45 INFO  : System reset is completed.
05:41:48 INFO  : 'after 3000' command is executed.
05:41:48 INFO  : Context for processor 'microblaze_0' is selected.
05:41:48 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
05:41:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

05:41:48 INFO  : Context for processor 'microblaze_0' is selected.
05:41:48 INFO  : 'con' command is executed.
05:41:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

05:41:48 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
05:50:54 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
05:51:00 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
05:51:00 INFO  : Result from executing command 'getPlatforms': reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
05:51:01 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
05:51:02 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
05:51:02 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
05:51:02 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
05:51:02 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
05:51:04 INFO  : Disconnected from the channel tcfchan#180.
05:51:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:51:04 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
05:51:04 INFO  : 'jtag frequency' command is executed.
05:51:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
05:51:07 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
05:51:07 INFO  : Context for processor 'microblaze_0' is selected.
05:51:07 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
05:51:07 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
05:51:07 INFO  : Context for processor 'microblaze_0' is selected.
05:51:07 INFO  : System reset is completed.
05:51:10 INFO  : 'after 3000' command is executed.
05:51:10 INFO  : Context for processor 'microblaze_0' is selected.
05:51:10 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
05:51:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

05:51:10 INFO  : Context for processor 'microblaze_0' is selected.
05:51:10 INFO  : 'con' command is executed.
05:51:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

05:51:10 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
05:57:27 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
05:57:34 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
05:57:34 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
05:57:34 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
05:57:35 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
05:57:35 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
05:57:35 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
05:57:35 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
05:57:39 INFO  : Disconnected from the channel tcfchan#184.
05:57:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:57:39 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
05:57:39 INFO  : 'jtag frequency' command is executed.
05:57:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
05:57:41 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
05:57:41 INFO  : Context for processor 'microblaze_0' is selected.
05:57:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
05:57:41 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
05:57:41 INFO  : Context for processor 'microblaze_0' is selected.
05:57:41 INFO  : System reset is completed.
05:57:44 INFO  : 'after 3000' command is executed.
05:57:44 INFO  : Context for processor 'microblaze_0' is selected.
05:57:44 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
05:57:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

05:57:45 INFO  : Context for processor 'microblaze_0' is selected.
05:57:45 INFO  : 'con' command is executed.
05:57:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

05:57:45 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
06:06:22 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
06:06:28 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
06:06:28 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
06:06:28 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
06:06:29 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
06:06:29 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
06:06:29 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
06:06:29 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
06:06:32 INFO  : Disconnected from the channel tcfchan#187.
06:06:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:06:32 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
06:06:32 INFO  : 'jtag frequency' command is executed.
06:06:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
06:06:34 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
06:06:34 INFO  : Context for processor 'microblaze_0' is selected.
06:06:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
06:06:34 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
06:06:34 INFO  : Context for processor 'microblaze_0' is selected.
06:06:34 INFO  : System reset is completed.
06:06:37 INFO  : 'after 3000' command is executed.
06:06:37 INFO  : Context for processor 'microblaze_0' is selected.
06:06:37 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
06:06:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

06:06:37 INFO  : Context for processor 'microblaze_0' is selected.
06:06:37 INFO  : 'con' command is executed.
06:06:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

06:06:37 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
06:13:15 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
06:13:27 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
06:13:27 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
06:13:27 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
06:13:28 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
06:13:28 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
06:13:28 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
06:13:28 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
06:13:31 INFO  : Disconnected from the channel tcfchan#190.
06:13:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:13:31 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
06:13:31 INFO  : 'jtag frequency' command is executed.
06:13:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
06:13:33 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
06:13:33 INFO  : Context for processor 'microblaze_0' is selected.
06:13:33 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
06:13:33 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
06:13:33 INFO  : Context for processor 'microblaze_0' is selected.
06:13:33 INFO  : System reset is completed.
06:13:36 INFO  : 'after 3000' command is executed.
06:13:36 INFO  : Context for processor 'microblaze_0' is selected.
06:13:36 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
06:13:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

06:13:36 INFO  : Context for processor 'microblaze_0' is selected.
06:13:36 INFO  : 'con' command is executed.
06:13:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

06:13:36 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
06:22:43 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
06:22:54 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
06:22:54 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
06:22:55 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
06:22:56 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
06:22:56 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
06:22:56 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
06:22:56 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
06:22:59 INFO  : Disconnected from the channel tcfchan#193.
06:22:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:22:59 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
06:22:59 INFO  : 'jtag frequency' command is executed.
06:22:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
06:23:01 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
06:23:01 INFO  : Context for processor 'microblaze_0' is selected.
06:23:01 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
06:23:01 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
06:23:01 INFO  : Context for processor 'microblaze_0' is selected.
06:23:01 INFO  : System reset is completed.
06:23:04 INFO  : 'after 3000' command is executed.
06:23:04 INFO  : Context for processor 'microblaze_0' is selected.
06:23:04 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
06:23:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

06:23:04 INFO  : Context for processor 'microblaze_0' is selected.
06:23:04 INFO  : 'con' command is executed.
06:23:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

06:23:04 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
06:30:32 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
06:30:37 INFO  : Disconnected from the channel tcfchan#196.
06:30:43 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
06:30:43 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
06:30:43 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
06:30:44 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
06:30:44 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
06:30:44 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
06:30:45 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
06:30:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:30:54 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
06:30:54 INFO  : 'jtag frequency' command is executed.
06:30:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
06:30:57 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
06:30:57 INFO  : Context for processor 'microblaze_0' is selected.
06:30:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
06:30:57 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
06:30:57 INFO  : Context for processor 'microblaze_0' is selected.
06:30:57 INFO  : System reset is completed.
06:31:00 INFO  : 'after 3000' command is executed.
06:31:00 INFO  : Context for processor 'microblaze_0' is selected.
06:31:00 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
06:31:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

06:31:00 INFO  : Context for processor 'microblaze_0' is selected.
06:31:00 INFO  : 'con' command is executed.
06:31:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

06:31:00 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
06:37:34 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
06:37:43 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
06:37:43 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
06:37:43 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
06:37:44 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
06:37:44 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
06:37:44 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
06:37:44 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
06:37:46 INFO  : Disconnected from the channel tcfchan#199.
06:37:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:37:47 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
06:37:47 INFO  : 'jtag frequency' command is executed.
06:37:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
06:37:49 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
06:37:49 INFO  : Context for processor 'microblaze_0' is selected.
06:37:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
06:37:49 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
06:37:49 INFO  : Context for processor 'microblaze_0' is selected.
06:37:49 INFO  : System reset is completed.
06:37:52 INFO  : 'after 3000' command is executed.
06:37:52 INFO  : Context for processor 'microblaze_0' is selected.
06:37:52 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
06:37:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

06:37:52 INFO  : Context for processor 'microblaze_0' is selected.
06:37:52 INFO  : 'con' command is executed.
06:37:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

06:37:52 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
06:52:43 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
06:52:50 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
06:52:50 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
06:52:50 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
06:52:51 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
06:52:51 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
06:52:51 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
06:52:51 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
06:52:55 INFO  : Disconnected from the channel tcfchan#202.
06:52:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:52:55 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
06:52:55 INFO  : 'jtag frequency' command is executed.
06:52:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
06:52:57 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
06:52:57 INFO  : Context for processor 'microblaze_0' is selected.
06:52:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
06:52:57 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
06:52:57 INFO  : Context for processor 'microblaze_0' is selected.
06:52:57 INFO  : System reset is completed.
06:53:00 INFO  : 'after 3000' command is executed.
06:53:00 INFO  : Context for processor 'microblaze_0' is selected.
06:53:00 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
06:53:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

06:53:00 INFO  : Context for processor 'microblaze_0' is selected.
06:53:00 INFO  : 'con' command is executed.
06:53:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

06:53:00 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
07:06:38 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
07:06:38 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
07:06:38 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
07:06:42 INFO  : Disconnected from the channel tcfchan#205.
07:06:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:06:42 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
07:06:42 INFO  : 'jtag frequency' command is executed.
07:06:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
07:06:45 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
07:06:45 INFO  : Context for processor 'microblaze_0' is selected.
07:06:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
07:06:45 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
07:06:45 INFO  : Context for processor 'microblaze_0' is selected.
07:06:45 INFO  : System reset is completed.
07:06:48 INFO  : 'after 3000' command is executed.
07:06:48 INFO  : Context for processor 'microblaze_0' is selected.
07:06:48 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
07:06:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

07:06:48 INFO  : Context for processor 'microblaze_0' is selected.
07:06:48 INFO  : 'con' command is executed.
07:06:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

07:06:48 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
07:07:28 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
07:07:42 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
07:07:42 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
07:07:42 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
07:07:43 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
07:07:43 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
07:07:43 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
07:07:43 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
07:07:46 INFO  : Disconnected from the channel tcfchan#208.
07:07:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:07:46 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
07:07:46 INFO  : 'jtag frequency' command is executed.
07:07:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
07:07:48 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
07:07:48 INFO  : Context for processor 'microblaze_0' is selected.
07:07:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
07:07:48 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
07:07:48 INFO  : Context for processor 'microblaze_0' is selected.
07:07:48 INFO  : System reset is completed.
07:07:51 INFO  : 'after 3000' command is executed.
07:07:51 INFO  : Context for processor 'microblaze_0' is selected.
07:07:51 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
07:07:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

07:07:51 INFO  : Context for processor 'microblaze_0' is selected.
07:07:51 INFO  : 'con' command is executed.
07:07:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

07:07:51 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
07:14:44 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
07:14:54 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
07:14:54 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
07:14:54 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
07:14:55 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
07:14:55 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
07:14:55 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
07:14:55 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
07:14:57 INFO  : Disconnected from the channel tcfchan#211.
07:14:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:14:57 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
07:14:57 INFO  : 'jtag frequency' command is executed.
07:14:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
07:15:00 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
07:15:00 INFO  : Context for processor 'microblaze_0' is selected.
07:15:00 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
07:15:00 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
07:15:00 INFO  : Context for processor 'microblaze_0' is selected.
07:15:00 INFO  : System reset is completed.
07:15:03 INFO  : 'after 3000' command is executed.
07:15:03 INFO  : Context for processor 'microblaze_0' is selected.
07:15:03 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
07:15:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

07:15:03 INFO  : Context for processor 'microblaze_0' is selected.
07:15:03 INFO  : 'con' command is executed.
07:15:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

07:15:03 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
07:28:42 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
07:28:51 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
07:28:51 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
07:28:51 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
07:28:52 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
07:28:52 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
07:28:52 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
07:28:52 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
07:28:55 INFO  : Disconnected from the channel tcfchan#214.
07:28:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:28:55 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
07:28:55 INFO  : 'jtag frequency' command is executed.
07:28:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
07:28:58 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
07:28:58 INFO  : Context for processor 'microblaze_0' is selected.
07:28:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
07:28:58 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
07:28:58 INFO  : Context for processor 'microblaze_0' is selected.
07:28:58 INFO  : System reset is completed.
07:29:01 INFO  : 'after 3000' command is executed.
07:29:01 INFO  : Context for processor 'microblaze_0' is selected.
07:29:01 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
07:29:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

07:29:01 INFO  : Context for processor 'microblaze_0' is selected.
07:29:01 INFO  : 'con' command is executed.
07:29:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

07:29:01 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
07:37:42 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
07:37:51 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
07:37:51 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
07:37:52 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
07:37:53 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
07:37:53 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
07:37:53 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
07:37:53 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
07:37:55 INFO  : Disconnected from the channel tcfchan#217.
07:37:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:37:55 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
07:37:55 INFO  : 'jtag frequency' command is executed.
07:37:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
07:37:58 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
07:37:58 INFO  : Context for processor 'microblaze_0' is selected.
07:37:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
07:37:58 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
07:37:58 INFO  : Context for processor 'microblaze_0' is selected.
07:37:58 INFO  : System reset is completed.
07:38:01 INFO  : 'after 3000' command is executed.
07:38:01 INFO  : Context for processor 'microblaze_0' is selected.
07:38:01 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
07:38:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

07:38:01 INFO  : Context for processor 'microblaze_0' is selected.
07:38:01 INFO  : 'con' command is executed.
07:38:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

07:38:01 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
07:47:36 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
07:47:44 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
07:47:44 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
07:47:45 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
07:47:46 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
07:47:46 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
07:47:46 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
07:47:46 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
07:47:48 INFO  : Disconnected from the channel tcfchan#220.
07:47:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:47:48 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
07:47:48 INFO  : 'jtag frequency' command is executed.
07:47:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
07:47:51 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
07:47:51 INFO  : Context for processor 'microblaze_0' is selected.
07:47:51 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
07:47:51 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
07:47:51 INFO  : Context for processor 'microblaze_0' is selected.
07:47:51 INFO  : System reset is completed.
07:47:54 INFO  : 'after 3000' command is executed.
07:47:54 INFO  : Context for processor 'microblaze_0' is selected.
07:47:54 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
07:47:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

07:47:54 INFO  : Context for processor 'microblaze_0' is selected.
07:47:54 INFO  : 'con' command is executed.
07:47:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

07:47:54 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
07:48:10 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
07:48:24 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
07:48:24 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
07:48:24 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
07:48:27 INFO  : Disconnected from the channel tcfchan#223.
07:48:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:48:27 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
07:48:27 INFO  : 'jtag frequency' command is executed.
07:48:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
07:48:30 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
07:48:30 INFO  : Context for processor 'microblaze_0' is selected.
07:48:30 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
07:48:30 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
07:48:30 INFO  : Context for processor 'microblaze_0' is selected.
07:48:30 INFO  : System reset is completed.
07:48:33 INFO  : 'after 3000' command is executed.
07:48:33 INFO  : Context for processor 'microblaze_0' is selected.
07:48:33 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
07:48:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

07:48:33 INFO  : Context for processor 'microblaze_0' is selected.
07:48:33 INFO  : 'con' command is executed.
07:48:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

07:48:33 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
08:03:56 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
08:04:05 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
08:04:05 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
08:04:06 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
08:04:07 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
08:04:07 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
08:04:07 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
08:04:07 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
08:04:11 INFO  : Disconnected from the channel tcfchan#226.
08:04:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:04:11 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
08:04:11 INFO  : 'jtag frequency' command is executed.
08:04:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
08:04:13 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
08:04:13 INFO  : Context for processor 'microblaze_0' is selected.
08:04:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
08:04:13 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
08:04:13 INFO  : Context for processor 'microblaze_0' is selected.
08:04:13 INFO  : System reset is completed.
08:04:16 INFO  : 'after 3000' command is executed.
08:04:16 INFO  : Context for processor 'microblaze_0' is selected.
08:04:16 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
08:04:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

08:04:16 INFO  : Context for processor 'microblaze_0' is selected.
08:04:16 INFO  : 'con' command is executed.
08:04:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

08:04:16 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
08:08:23 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
08:08:23 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
08:08:24 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
08:08:40 INFO  : Disconnected from the channel tcfchan#229.
08:08:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:08:40 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
08:08:40 INFO  : 'jtag frequency' command is executed.
08:08:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
08:08:42 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
08:08:42 INFO  : Context for processor 'microblaze_0' is selected.
08:08:42 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
08:08:42 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
08:08:42 INFO  : Context for processor 'microblaze_0' is selected.
08:08:42 INFO  : System reset is completed.
08:08:45 INFO  : 'after 3000' command is executed.
08:08:45 INFO  : Context for processor 'microblaze_0' is selected.
08:08:45 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
08:08:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

08:08:45 INFO  : Context for processor 'microblaze_0' is selected.
08:08:45 INFO  : 'con' command is executed.
08:08:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

08:08:45 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
08:16:51 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
08:17:00 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
08:17:00 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
08:17:00 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
08:17:01 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
08:17:01 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
08:17:01 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
08:17:01 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
08:17:04 INFO  : Disconnected from the channel tcfchan#232.
08:17:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:17:04 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
08:17:04 INFO  : 'jtag frequency' command is executed.
08:17:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
08:17:06 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
08:17:06 INFO  : Context for processor 'microblaze_0' is selected.
08:17:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
08:17:06 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
08:17:06 INFO  : Context for processor 'microblaze_0' is selected.
08:17:06 INFO  : System reset is completed.
08:17:09 INFO  : 'after 3000' command is executed.
08:17:09 INFO  : Context for processor 'microblaze_0' is selected.
08:17:10 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
08:17:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

08:17:10 INFO  : Context for processor 'microblaze_0' is selected.
08:17:10 INFO  : 'con' command is executed.
08:17:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

08:17:10 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
08:19:41 INFO  : Disconnected from the channel tcfchan#235.
14:57:24 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\euric\Vitis_Workspace\temp_xsdb_launch_script.tcl
14:57:27 INFO  : XSCT server has started successfully.
14:57:27 INFO  : Successfully done setting XSCT server connection channel  
14:57:27 INFO  : plnx-install-location is set to ''
14:57:27 INFO  : Successfully done setting workspace for the tool. 
14:57:29 INFO  : Platform repository initialization has completed.
14:57:29 INFO  : Registering command handlers for Vitis TCF services
14:57:31 INFO  : Successfully done query RDI_DATADIR 
14:58:02 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
14:58:23 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
14:58:23 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
14:58:23 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
14:58:24 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
14:58:24 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
14:58:24 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
14:58:24 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
14:58:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:58:33 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
14:58:33 INFO  : 'jtag frequency' command is executed.
14:58:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
14:58:36 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
14:58:37 INFO  : Context for processor 'microblaze_0' is selected.
14:58:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
14:58:37 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:58:37 INFO  : Context for processor 'microblaze_0' is selected.
14:58:37 INFO  : System reset is completed.
14:58:40 INFO  : 'after 3000' command is executed.
14:58:41 INFO  : Context for processor 'microblaze_0' is selected.
14:58:42 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
14:58:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

14:58:42 INFO  : Context for processor 'microblaze_0' is selected.
14:58:42 INFO  : 'con' command is executed.
14:58:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:58:42 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
14:58:54 INFO  : Disconnected from the channel tcfchan#3.
14:58:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:58:54 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
14:58:54 INFO  : 'jtag frequency' command is executed.
14:58:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
14:58:56 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
14:58:56 INFO  : Context for processor 'microblaze_0' is selected.
14:58:56 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
14:58:56 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:58:56 INFO  : Context for processor 'microblaze_0' is selected.
14:58:56 INFO  : System reset is completed.
14:58:59 INFO  : 'after 3000' command is executed.
14:58:59 INFO  : Context for processor 'microblaze_0' is selected.
14:59:00 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
14:59:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

14:59:00 INFO  : Context for processor 'microblaze_0' is selected.
14:59:00 INFO  : 'con' command is executed.
14:59:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:59:00 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
15:06:33 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
15:06:42 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
15:06:42 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
15:06:42 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
15:06:43 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
15:06:43 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
15:06:43 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
15:06:43 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
15:06:48 INFO  : Disconnected from the channel tcfchan#4.
15:06:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:48 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
15:06:48 INFO  : 'jtag frequency' command is executed.
15:06:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
15:06:50 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
15:06:50 INFO  : Context for processor 'microblaze_0' is selected.
15:06:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
15:06:50 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:06:50 INFO  : Context for processor 'microblaze_0' is selected.
15:06:50 INFO  : System reset is completed.
15:06:53 INFO  : 'after 3000' command is executed.
15:06:53 INFO  : Context for processor 'microblaze_0' is selected.
15:06:53 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
15:06:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

15:06:53 INFO  : Context for processor 'microblaze_0' is selected.
15:06:53 INFO  : 'con' command is executed.
15:06:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:06:53 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
15:12:21 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
15:12:28 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
15:12:28 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
15:12:28 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
15:12:29 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
15:12:29 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
15:12:29 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
15:12:29 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
15:12:32 INFO  : Disconnected from the channel tcfchan#7.
15:12:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:32 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
15:12:32 INFO  : 'jtag frequency' command is executed.
15:12:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
15:12:34 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
15:12:34 INFO  : Context for processor 'microblaze_0' is selected.
15:12:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
15:12:34 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:12:34 INFO  : Context for processor 'microblaze_0' is selected.
15:12:34 INFO  : System reset is completed.
15:12:37 INFO  : 'after 3000' command is executed.
15:12:37 INFO  : Context for processor 'microblaze_0' is selected.
15:12:37 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
15:12:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

15:12:37 INFO  : Context for processor 'microblaze_0' is selected.
15:12:37 INFO  : 'con' command is executed.
15:12:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:12:37 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
15:20:32 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
15:20:39 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
15:20:39 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
15:20:39 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
15:20:40 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
15:20:40 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
15:20:40 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
15:20:40 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
15:20:44 INFO  : Disconnected from the channel tcfchan#10.
15:20:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:44 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
15:20:44 INFO  : 'jtag frequency' command is executed.
15:20:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
15:20:46 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
15:20:46 INFO  : Context for processor 'microblaze_0' is selected.
15:20:46 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
15:20:46 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:20:46 INFO  : Context for processor 'microblaze_0' is selected.
15:20:46 INFO  : System reset is completed.
15:20:49 INFO  : 'after 3000' command is executed.
15:20:49 INFO  : Context for processor 'microblaze_0' is selected.
15:20:50 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
15:20:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

15:20:50 INFO  : Context for processor 'microblaze_0' is selected.
15:20:50 INFO  : 'con' command is executed.
15:20:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:20:50 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
15:28:53 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
15:29:03 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
15:29:03 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
15:29:03 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
15:29:04 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
15:29:04 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
15:29:04 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
15:29:04 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
15:29:07 INFO  : Disconnected from the channel tcfchan#14.
15:29:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:07 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
15:29:07 INFO  : 'jtag frequency' command is executed.
15:29:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
15:29:09 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
15:29:09 INFO  : Context for processor 'microblaze_0' is selected.
15:29:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
15:29:09 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:29:09 INFO  : Context for processor 'microblaze_0' is selected.
15:29:09 INFO  : System reset is completed.
15:29:12 INFO  : 'after 3000' command is executed.
15:29:13 INFO  : Context for processor 'microblaze_0' is selected.
15:29:13 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
15:29:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

15:29:13 INFO  : Context for processor 'microblaze_0' is selected.
15:29:13 INFO  : 'con' command is executed.
15:29:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:29:13 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
15:35:43 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
15:35:51 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
15:35:51 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
15:35:51 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
15:35:52 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
15:35:52 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
15:35:52 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
15:35:52 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
15:35:55 INFO  : Disconnected from the channel tcfchan#17.
15:35:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:55 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
15:35:55 INFO  : 'jtag frequency' command is executed.
15:35:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
15:35:58 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
15:35:58 INFO  : Context for processor 'microblaze_0' is selected.
15:35:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
15:35:58 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:35:58 INFO  : Context for processor 'microblaze_0' is selected.
15:35:58 INFO  : System reset is completed.
15:36:01 INFO  : 'after 3000' command is executed.
15:36:01 INFO  : Context for processor 'microblaze_0' is selected.
15:36:01 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
15:36:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

15:36:01 INFO  : Context for processor 'microblaze_0' is selected.
15:36:01 INFO  : 'con' command is executed.
15:36:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:36:01 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
15:42:59 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
15:43:08 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
15:43:08 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
15:43:08 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
15:43:09 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
15:43:09 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
15:43:09 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
15:43:09 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
15:43:11 INFO  : Disconnected from the channel tcfchan#20.
15:43:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:11 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
15:43:11 INFO  : 'jtag frequency' command is executed.
15:43:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
15:43:13 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
15:43:13 INFO  : Context for processor 'microblaze_0' is selected.
15:43:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
15:43:14 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:43:14 INFO  : Context for processor 'microblaze_0' is selected.
15:43:14 INFO  : System reset is completed.
15:43:17 INFO  : 'after 3000' command is executed.
15:43:17 INFO  : Context for processor 'microblaze_0' is selected.
15:43:17 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
15:43:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

15:43:17 INFO  : Context for processor 'microblaze_0' is selected.
15:43:17 INFO  : 'con' command is executed.
15:43:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:43:17 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
15:52:04 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
15:52:13 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
15:52:13 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
15:52:13 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
15:52:14 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
15:52:14 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
15:52:14 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
15:52:14 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
15:52:17 INFO  : Disconnected from the channel tcfchan#23.
15:52:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:17 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
15:52:17 INFO  : 'jtag frequency' command is executed.
15:52:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
15:52:19 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
15:52:19 INFO  : Context for processor 'microblaze_0' is selected.
15:52:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
15:52:19 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:52:19 INFO  : Context for processor 'microblaze_0' is selected.
15:52:19 INFO  : System reset is completed.
15:52:22 INFO  : 'after 3000' command is executed.
15:52:22 INFO  : Context for processor 'microblaze_0' is selected.
15:52:22 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
15:52:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

15:52:22 INFO  : Context for processor 'microblaze_0' is selected.
15:52:22 INFO  : 'con' command is executed.
15:52:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:52:22 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
15:52:49 INFO  : Disconnected from the channel tcfchan#26.
15:52:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:49 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
15:52:49 INFO  : 'jtag frequency' command is executed.
15:52:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
15:52:52 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
15:52:52 INFO  : Context for processor 'microblaze_0' is selected.
15:52:52 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
15:52:52 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:52:52 INFO  : Context for processor 'microblaze_0' is selected.
15:52:52 INFO  : System reset is completed.
15:52:55 INFO  : 'after 3000' command is executed.
15:52:55 INFO  : Context for processor 'microblaze_0' is selected.
15:52:55 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
15:52:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

15:52:55 INFO  : Context for processor 'microblaze_0' is selected.
15:52:55 INFO  : 'con' command is executed.
15:52:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:52:55 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
16:12:19 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
16:12:19 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
16:12:19 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
16:12:22 INFO  : Disconnected from the channel tcfchan#27.
16:12:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:22 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
16:12:22 INFO  : 'jtag frequency' command is executed.
16:12:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
16:12:25 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
16:12:25 INFO  : Context for processor 'microblaze_0' is selected.
16:12:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
16:12:25 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:12:25 INFO  : Context for processor 'microblaze_0' is selected.
16:12:25 INFO  : System reset is completed.
16:12:28 INFO  : 'after 3000' command is executed.
16:12:28 INFO  : Context for processor 'microblaze_0' is selected.
16:12:28 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
16:12:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

16:12:28 INFO  : Context for processor 'microblaze_0' is selected.
16:12:28 INFO  : 'con' command is executed.
16:12:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:12:28 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
16:13:13 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
16:13:13 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
16:13:13 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
16:13:17 INFO  : Disconnected from the channel tcfchan#30.
16:13:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:18 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
16:13:18 INFO  : 'jtag frequency' command is executed.
16:13:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
16:13:20 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
16:13:20 INFO  : Context for processor 'microblaze_0' is selected.
16:13:20 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
16:13:20 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:13:20 INFO  : Context for processor 'microblaze_0' is selected.
16:13:20 INFO  : System reset is completed.
16:13:23 INFO  : 'after 3000' command is executed.
16:13:23 INFO  : Context for processor 'microblaze_0' is selected.
16:13:23 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
16:13:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

16:13:23 INFO  : Context for processor 'microblaze_0' is selected.
16:13:23 INFO  : 'con' command is executed.
16:13:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:13:23 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
16:23:47 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
16:24:06 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
16:24:06 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
16:24:06 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
16:24:07 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
16:24:07 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
16:24:07 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
16:24:07 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
16:24:09 INFO  : Disconnected from the channel tcfchan#33.
16:24:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:10 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
16:24:10 INFO  : 'jtag frequency' command is executed.
16:24:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
16:24:12 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
16:24:12 INFO  : Context for processor 'microblaze_0' is selected.
16:24:12 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
16:24:12 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:24:12 INFO  : Context for processor 'microblaze_0' is selected.
16:24:12 INFO  : System reset is completed.
16:24:15 INFO  : 'after 3000' command is executed.
16:24:15 INFO  : Context for processor 'microblaze_0' is selected.
16:24:15 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
16:24:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

16:24:15 INFO  : Context for processor 'microblaze_0' is selected.
16:24:15 INFO  : 'con' command is executed.
16:24:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:24:15 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
16:37:11 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
16:37:21 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
16:37:21 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
16:37:22 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
16:37:23 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
16:37:23 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
16:37:23 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
16:37:23 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
16:37:26 INFO  : Disconnected from the channel tcfchan#36.
16:37:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:26 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
16:37:26 INFO  : 'jtag frequency' command is executed.
16:37:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
16:37:28 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
16:37:29 INFO  : Context for processor 'microblaze_0' is selected.
16:37:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
16:37:29 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:37:29 INFO  : Context for processor 'microblaze_0' is selected.
16:37:29 INFO  : System reset is completed.
16:37:32 INFO  : 'after 3000' command is executed.
16:37:32 INFO  : Context for processor 'microblaze_0' is selected.
16:37:32 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
16:37:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

16:37:32 INFO  : Context for processor 'microblaze_0' is selected.
16:37:32 INFO  : 'con' command is executed.
16:37:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:37:32 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
16:58:52 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
16:59:05 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
16:59:05 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
16:59:05 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
16:59:06 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
16:59:06 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
16:59:06 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
16:59:06 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
16:59:11 INFO  : Disconnected from the channel tcfchan#39.
16:59:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:11 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
16:59:11 INFO  : 'jtag frequency' command is executed.
16:59:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
16:59:13 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
16:59:13 INFO  : Context for processor 'microblaze_0' is selected.
16:59:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
16:59:13 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:59:13 INFO  : Context for processor 'microblaze_0' is selected.
16:59:13 INFO  : System reset is completed.
16:59:16 INFO  : 'after 3000' command is executed.
16:59:16 INFO  : Context for processor 'microblaze_0' is selected.
16:59:16 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
16:59:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

16:59:16 INFO  : Context for processor 'microblaze_0' is selected.
16:59:16 INFO  : 'con' command is executed.
16:59:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:59:16 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
17:06:57 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
17:07:08 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
17:07:16 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
17:07:16 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
17:07:16 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
17:07:17 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:07:17 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
17:07:17 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
17:07:17 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
17:07:22 INFO  : Disconnected from the channel tcfchan#42.
17:07:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:22 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
17:07:22 INFO  : 'jtag frequency' command is executed.
17:07:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
17:07:24 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
17:07:24 INFO  : Context for processor 'microblaze_0' is selected.
17:07:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
17:07:24 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:07:24 INFO  : Context for processor 'microblaze_0' is selected.
17:07:24 INFO  : System reset is completed.
17:07:27 INFO  : 'after 3000' command is executed.
17:07:27 INFO  : Context for processor 'microblaze_0' is selected.
17:07:28 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
17:07:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

17:07:28 INFO  : Context for processor 'microblaze_0' is selected.
17:07:28 INFO  : 'con' command is executed.
17:07:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:07:28 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
17:14:50 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
17:16:00 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
17:16:00 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
17:16:00 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
17:16:01 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:16:01 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
17:16:01 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
17:16:01 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
17:16:12 INFO  : Disconnected from the channel tcfchan#46.
17:16:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:12 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
17:16:12 INFO  : 'jtag frequency' command is executed.
17:16:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
17:16:14 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
17:16:14 INFO  : Context for processor 'microblaze_0' is selected.
17:16:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
17:16:14 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:16:14 INFO  : Context for processor 'microblaze_0' is selected.
17:16:14 INFO  : System reset is completed.
17:16:17 INFO  : 'after 3000' command is executed.
17:16:17 INFO  : Context for processor 'microblaze_0' is selected.
17:16:18 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
17:16:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

17:16:18 INFO  : Context for processor 'microblaze_0' is selected.
17:16:18 INFO  : 'con' command is executed.
17:16:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:16:18 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
17:17:29 INFO  : Disconnected from the channel tcfchan#49.
17:17:35 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
17:17:35 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
17:17:36 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
17:17:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:48 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
17:17:48 INFO  : 'jtag frequency' command is executed.
17:17:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
17:17:50 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
17:17:50 INFO  : Context for processor 'microblaze_0' is selected.
17:17:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
17:17:50 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:17:50 INFO  : Context for processor 'microblaze_0' is selected.
17:17:50 INFO  : System reset is completed.
17:17:53 INFO  : 'after 3000' command is executed.
17:17:53 INFO  : Context for processor 'microblaze_0' is selected.
17:17:54 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
17:17:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

17:17:54 INFO  : Context for processor 'microblaze_0' is selected.
17:17:54 INFO  : 'con' command is executed.
17:17:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:17:54 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
17:18:34 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
17:18:34 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
17:18:35 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
17:18:39 INFO  : Disconnected from the channel tcfchan#52.
17:18:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:39 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
17:18:39 INFO  : 'jtag frequency' command is executed.
17:18:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
17:18:41 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
17:18:41 INFO  : Context for processor 'microblaze_0' is selected.
17:18:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
17:18:41 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:18:41 INFO  : Context for processor 'microblaze_0' is selected.
17:18:41 INFO  : System reset is completed.
17:18:44 INFO  : 'after 3000' command is executed.
17:18:44 INFO  : Context for processor 'microblaze_0' is selected.
17:18:45 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
17:18:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

17:18:45 INFO  : Context for processor 'microblaze_0' is selected.
17:18:45 INFO  : 'con' command is executed.
17:18:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:18:45 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
17:34:02 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
17:34:10 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
17:34:10 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
17:34:10 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
17:34:11 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:34:11 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
17:34:11 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
17:34:11 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
17:34:13 INFO  : Disconnected from the channel tcfchan#55.
17:34:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:13 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
17:34:13 INFO  : 'jtag frequency' command is executed.
17:34:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
17:34:16 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
17:34:16 INFO  : Context for processor 'microblaze_0' is selected.
17:34:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
17:34:16 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:34:16 INFO  : Context for processor 'microblaze_0' is selected.
17:34:16 INFO  : System reset is completed.
17:34:19 INFO  : 'after 3000' command is executed.
17:34:19 INFO  : Context for processor 'microblaze_0' is selected.
17:34:19 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
17:34:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

17:34:19 INFO  : Context for processor 'microblaze_0' is selected.
17:34:19 INFO  : 'con' command is executed.
17:34:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:34:19 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
17:43:33 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
17:43:33 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
17:43:33 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
17:43:38 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
17:43:51 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
17:43:51 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
17:43:51 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
17:43:52 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:43:52 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
17:43:52 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
17:43:52 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
17:43:55 INFO  : Disconnected from the channel tcfchan#58.
17:43:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:55 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
17:43:55 INFO  : 'jtag frequency' command is executed.
17:43:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
17:43:58 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
17:43:58 INFO  : Context for processor 'microblaze_0' is selected.
17:43:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
17:43:58 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:43:58 INFO  : Context for processor 'microblaze_0' is selected.
17:43:58 INFO  : System reset is completed.
17:44:01 INFO  : 'after 3000' command is executed.
17:44:01 INFO  : Context for processor 'microblaze_0' is selected.
17:44:01 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
17:44:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

17:44:01 INFO  : Context for processor 'microblaze_0' is selected.
17:44:01 INFO  : 'con' command is executed.
17:44:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:44:01 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
17:44:52 INFO  : Disconnected from the channel tcfchan#63.
17:44:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:52 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
17:44:52 INFO  : 'jtag frequency' command is executed.
17:44:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
17:44:54 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
17:44:54 INFO  : Context for processor 'microblaze_0' is selected.
17:44:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
17:44:54 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:44:54 INFO  : Context for processor 'microblaze_0' is selected.
17:44:54 INFO  : System reset is completed.
17:44:57 INFO  : 'after 3000' command is executed.
17:44:57 INFO  : Context for processor 'microblaze_0' is selected.
17:44:58 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
17:44:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

17:44:58 INFO  : Context for processor 'microblaze_0' is selected.
17:44:58 INFO  : 'con' command is executed.
17:44:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:44:58 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
19:22:53 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
19:23:10 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
19:23:10 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
19:23:11 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
19:23:12 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
19:23:12 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
19:23:12 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
19:23:12 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
19:23:15 INFO  : Disconnected from the channel tcfchan#64.
19:23:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:23:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:23:24 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:23:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:23:55 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
19:23:55 INFO  : 'jtag frequency' command is executed.
19:23:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
19:23:57 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
19:23:57 INFO  : Context for processor 'microblaze_0' is selected.
19:23:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
19:23:57 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:23:57 INFO  : Context for processor 'microblaze_0' is selected.
19:23:57 INFO  : System reset is completed.
19:24:00 INFO  : 'after 3000' command is executed.
19:24:00 INFO  : Context for processor 'microblaze_0' is selected.
19:24:00 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
19:24:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

19:24:00 INFO  : Context for processor 'microblaze_0' is selected.
19:24:00 INFO  : 'con' command is executed.
19:24:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:24:00 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
19:26:36 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
19:26:36 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
19:26:36 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
19:26:40 INFO  : Disconnected from the channel tcfchan#67.
19:26:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:26:40 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
19:26:40 INFO  : 'jtag frequency' command is executed.
19:26:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
19:26:42 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
19:26:42 INFO  : Context for processor 'microblaze_0' is selected.
19:26:42 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
19:26:42 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:26:42 INFO  : Context for processor 'microblaze_0' is selected.
19:26:42 INFO  : System reset is completed.
19:26:45 INFO  : 'after 3000' command is executed.
19:26:45 INFO  : Context for processor 'microblaze_0' is selected.
19:26:45 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
19:26:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

19:26:45 INFO  : Context for processor 'microblaze_0' is selected.
19:26:45 INFO  : 'con' command is executed.
19:26:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:26:45 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
19:27:36 INFO  : Disconnected from the channel tcfchan#70.
19:27:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:27:36 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
19:27:36 INFO  : 'jtag frequency' command is executed.
19:27:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
19:27:38 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
19:27:38 INFO  : Context for processor 'microblaze_0' is selected.
19:27:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
19:27:38 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:27:38 INFO  : Context for processor 'microblaze_0' is selected.
19:27:38 INFO  : System reset is completed.
19:27:41 INFO  : 'after 3000' command is executed.
19:27:41 INFO  : Context for processor 'microblaze_0' is selected.
19:27:41 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
19:27:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

19:27:41 INFO  : Context for processor 'microblaze_0' is selected.
19:27:41 INFO  : 'con' command is executed.
19:27:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:27:41 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
19:48:41 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
19:48:59 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
19:48:59 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
19:48:59 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
19:49:00 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
19:49:00 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
19:49:00 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
19:49:01 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
19:49:03 INFO  : Disconnected from the channel tcfchan#71.
19:49:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:49:04 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
19:49:04 INFO  : 'jtag frequency' command is executed.
19:49:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
19:49:06 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
19:49:06 INFO  : Context for processor 'microblaze_0' is selected.
19:49:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
19:49:06 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:49:06 INFO  : Context for processor 'microblaze_0' is selected.
19:49:06 INFO  : System reset is completed.
19:49:09 INFO  : 'after 3000' command is executed.
19:49:09 INFO  : Context for processor 'microblaze_0' is selected.
19:49:09 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
19:49:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

19:49:09 INFO  : Context for processor 'microblaze_0' is selected.
19:49:09 INFO  : 'con' command is executed.
19:49:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:49:09 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
20:29:42 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
20:29:53 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
20:29:53 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
20:29:53 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
20:29:54 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
20:29:54 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
20:29:54 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
20:29:54 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
20:29:57 INFO  : Disconnected from the channel tcfchan#75.
20:29:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:57 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
20:29:57 INFO  : 'jtag frequency' command is executed.
20:29:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
20:30:00 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
20:30:00 INFO  : Context for processor 'microblaze_0' is selected.
20:30:00 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
20:30:00 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:30:00 INFO  : Context for processor 'microblaze_0' is selected.
20:30:00 INFO  : System reset is completed.
20:30:03 INFO  : 'after 3000' command is executed.
20:30:03 INFO  : Context for processor 'microblaze_0' is selected.
20:30:03 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
20:30:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

20:30:03 INFO  : Context for processor 'microblaze_0' is selected.
20:30:03 INFO  : 'con' command is executed.
20:30:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:30:03 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
20:36:14 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
20:36:31 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
20:36:31 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
20:36:31 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
20:36:32 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
20:36:32 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
20:36:32 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
20:36:32 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
20:36:34 INFO  : Disconnected from the channel tcfchan#78.
20:36:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:36:34 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
20:36:34 INFO  : 'jtag frequency' command is executed.
20:36:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
20:36:37 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
20:36:37 INFO  : Context for processor 'microblaze_0' is selected.
20:36:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
20:36:37 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:36:37 INFO  : Context for processor 'microblaze_0' is selected.
20:36:37 INFO  : System reset is completed.
20:36:40 INFO  : 'after 3000' command is executed.
20:36:40 INFO  : Context for processor 'microblaze_0' is selected.
20:36:40 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
20:36:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

20:36:40 INFO  : Context for processor 'microblaze_0' is selected.
20:36:40 INFO  : 'con' command is executed.
20:36:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:36:40 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
21:05:05 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
21:05:16 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
21:05:16 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
21:05:16 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
21:05:18 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
21:05:18 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
21:05:18 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
21:05:18 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
21:05:20 INFO  : Disconnected from the channel tcfchan#81.
21:05:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:05:20 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
21:05:20 INFO  : 'jtag frequency' command is executed.
21:05:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
21:05:22 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
21:05:22 INFO  : Context for processor 'microblaze_0' is selected.
21:05:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
21:05:22 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:05:22 INFO  : Context for processor 'microblaze_0' is selected.
21:05:22 INFO  : System reset is completed.
21:05:25 INFO  : 'after 3000' command is executed.
21:05:25 INFO  : Context for processor 'microblaze_0' is selected.
21:05:25 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
21:05:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

21:05:26 INFO  : Context for processor 'microblaze_0' is selected.
21:05:26 INFO  : 'con' command is executed.
21:05:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:05:26 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
21:26:41 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
21:26:55 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
21:26:55 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
21:26:55 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
21:26:56 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
21:26:56 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
21:26:56 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
21:26:56 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
21:27:03 INFO  : Disconnected from the channel tcfchan#84.
21:27:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:27:04 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
21:27:04 INFO  : 'jtag frequency' command is executed.
21:27:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
21:27:06 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
21:27:06 INFO  : Context for processor 'microblaze_0' is selected.
21:27:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
21:27:06 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:27:06 INFO  : Context for processor 'microblaze_0' is selected.
21:27:06 INFO  : System reset is completed.
21:27:09 INFO  : 'after 3000' command is executed.
21:27:09 INFO  : Context for processor 'microblaze_0' is selected.
21:27:09 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
21:27:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

21:27:09 INFO  : Context for processor 'microblaze_0' is selected.
21:27:09 INFO  : 'con' command is executed.
21:27:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:27:09 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
21:28:17 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
21:28:17 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
21:28:18 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
21:28:21 INFO  : Disconnected from the channel tcfchan#87.
21:28:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:28:21 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
21:28:21 INFO  : 'jtag frequency' command is executed.
21:28:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
21:28:24 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
21:28:24 INFO  : Context for processor 'microblaze_0' is selected.
21:28:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
21:28:24 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:28:24 INFO  : Context for processor 'microblaze_0' is selected.
21:28:24 INFO  : System reset is completed.
21:28:27 INFO  : 'after 3000' command is executed.
21:28:27 INFO  : Context for processor 'microblaze_0' is selected.
21:28:27 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
21:28:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

21:28:27 INFO  : Context for processor 'microblaze_0' is selected.
21:28:27 INFO  : 'con' command is executed.
21:28:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:28:27 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
21:29:11 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
21:29:11 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
21:29:11 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
21:29:14 INFO  : Disconnected from the channel tcfchan#90.
21:29:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:14 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
21:29:14 INFO  : 'jtag frequency' command is executed.
21:29:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
21:29:16 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
21:29:16 INFO  : Context for processor 'microblaze_0' is selected.
21:29:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
21:29:16 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:29:16 INFO  : Context for processor 'microblaze_0' is selected.
21:29:16 INFO  : System reset is completed.
21:29:19 INFO  : 'after 3000' command is executed.
21:29:19 INFO  : Context for processor 'microblaze_0' is selected.
21:29:20 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
21:29:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

21:29:20 INFO  : Context for processor 'microblaze_0' is selected.
21:29:20 INFO  : 'con' command is executed.
21:29:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:29:20 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
21:46:17 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
21:46:30 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
21:46:30 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
21:46:30 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
21:46:31 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
21:46:31 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
21:46:31 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
21:46:31 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
21:46:35 INFO  : Disconnected from the channel tcfchan#93.
21:46:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:35 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
21:46:35 INFO  : 'jtag frequency' command is executed.
21:46:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
21:46:38 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
21:46:38 INFO  : Context for processor 'microblaze_0' is selected.
21:46:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
21:46:38 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:46:38 INFO  : Context for processor 'microblaze_0' is selected.
21:46:38 INFO  : System reset is completed.
21:46:41 INFO  : 'after 3000' command is executed.
21:46:41 INFO  : Context for processor 'microblaze_0' is selected.
21:46:41 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
21:46:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

21:46:41 INFO  : Context for processor 'microblaze_0' is selected.
21:46:41 INFO  : 'con' command is executed.
21:46:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:46:41 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
21:47:42 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
21:47:42 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
21:47:43 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
21:47:46 INFO  : Disconnected from the channel tcfchan#96.
21:47:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:47:46 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
21:47:46 INFO  : 'jtag frequency' command is executed.
21:47:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
21:47:49 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
21:47:49 INFO  : Context for processor 'microblaze_0' is selected.
21:47:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
21:47:49 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:47:49 INFO  : Context for processor 'microblaze_0' is selected.
21:47:49 INFO  : System reset is completed.
21:47:52 INFO  : 'after 3000' command is executed.
21:47:52 INFO  : Context for processor 'microblaze_0' is selected.
21:47:52 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
21:47:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

21:47:52 INFO  : Context for processor 'microblaze_0' is selected.
21:47:52 INFO  : 'con' command is executed.
21:47:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:47:52 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
21:48:30 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
21:48:30 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
21:48:30 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
21:48:35 INFO  : Disconnected from the channel tcfchan#99.
21:48:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:35 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
21:48:35 INFO  : 'jtag frequency' command is executed.
21:48:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
21:48:37 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
21:48:37 INFO  : Context for processor 'microblaze_0' is selected.
21:48:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
21:48:37 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:48:37 INFO  : Context for processor 'microblaze_0' is selected.
21:48:37 INFO  : System reset is completed.
21:48:40 INFO  : 'after 3000' command is executed.
21:48:40 INFO  : Context for processor 'microblaze_0' is selected.
21:48:40 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
21:48:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

21:48:40 INFO  : Context for processor 'microblaze_0' is selected.
21:48:40 INFO  : 'con' command is executed.
21:48:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:48:40 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
21:50:17 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
21:50:17 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
21:50:17 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
21:50:21 INFO  : Disconnected from the channel tcfchan#102.
21:50:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:21 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
21:50:21 INFO  : 'jtag frequency' command is executed.
21:50:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
21:50:23 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
21:50:23 INFO  : Context for processor 'microblaze_0' is selected.
21:50:23 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
21:50:23 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:50:23 INFO  : Context for processor 'microblaze_0' is selected.
21:50:23 INFO  : System reset is completed.
21:50:26 INFO  : 'after 3000' command is executed.
21:50:26 INFO  : Context for processor 'microblaze_0' is selected.
21:50:26 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
21:50:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

21:50:26 INFO  : Context for processor 'microblaze_0' is selected.
21:50:26 INFO  : 'con' command is executed.
21:50:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:50:26 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
22:01:43 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
22:01:43 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
22:01:43 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
22:02:15 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
22:02:15 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
22:02:15 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
22:03:45 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
22:03:55 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
22:03:55 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
22:03:55 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
22:03:56 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
22:03:56 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
22:03:56 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
22:03:56 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
22:03:59 INFO  : Disconnected from the channel tcfchan#105.
22:03:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:03:59 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
22:03:59 INFO  : 'jtag frequency' command is executed.
22:03:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
22:04:01 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
22:04:01 INFO  : Context for processor 'microblaze_0' is selected.
22:04:01 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
22:04:01 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:04:01 INFO  : Context for processor 'microblaze_0' is selected.
22:04:01 INFO  : System reset is completed.
22:04:04 INFO  : 'after 3000' command is executed.
22:04:04 INFO  : Context for processor 'microblaze_0' is selected.
22:04:05 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
22:04:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

22:04:05 INFO  : Context for processor 'microblaze_0' is selected.
22:04:05 INFO  : 'con' command is executed.
22:04:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:04:05 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
22:10:25 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
22:10:34 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
22:10:34 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
22:10:34 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
22:10:36 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
22:10:36 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
22:10:36 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
22:10:36 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
22:10:38 INFO  : Disconnected from the channel tcfchan#114.
22:10:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:10:38 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
22:10:38 INFO  : 'jtag frequency' command is executed.
22:10:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
22:10:40 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
22:10:40 INFO  : Context for processor 'microblaze_0' is selected.
22:10:40 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
22:10:40 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:10:40 INFO  : Context for processor 'microblaze_0' is selected.
22:10:40 INFO  : System reset is completed.
22:10:43 INFO  : 'after 3000' command is executed.
22:10:43 INFO  : Context for processor 'microblaze_0' is selected.
22:10:43 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
22:10:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

22:10:43 INFO  : Context for processor 'microblaze_0' is selected.
22:10:43 INFO  : 'con' command is executed.
22:10:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:10:43 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
22:12:01 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
22:12:01 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
22:12:01 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
22:12:05 INFO  : Disconnected from the channel tcfchan#117.
22:12:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:12:05 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
22:12:05 INFO  : 'jtag frequency' command is executed.
22:12:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
22:12:07 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
22:12:07 INFO  : Context for processor 'microblaze_0' is selected.
22:12:07 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
22:12:07 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:12:07 INFO  : Context for processor 'microblaze_0' is selected.
22:12:07 INFO  : System reset is completed.
22:12:10 INFO  : 'after 3000' command is executed.
22:12:10 INFO  : Context for processor 'microblaze_0' is selected.
22:12:10 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
22:12:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

22:12:10 INFO  : Context for processor 'microblaze_0' is selected.
22:12:10 INFO  : 'con' command is executed.
22:12:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:12:10 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
22:17:25 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
22:17:25 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
22:17:26 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
22:17:38 INFO  : Disconnected from the channel tcfchan#120.
22:17:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:17:38 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
22:17:38 INFO  : 'jtag frequency' command is executed.
22:17:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
22:17:40 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
22:17:40 INFO  : Context for processor 'microblaze_0' is selected.
22:17:40 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
22:17:40 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:17:40 INFO  : Context for processor 'microblaze_0' is selected.
22:17:40 INFO  : System reset is completed.
22:17:43 INFO  : 'after 3000' command is executed.
22:17:43 INFO  : Context for processor 'microblaze_0' is selected.
22:17:43 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
22:17:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

22:17:43 INFO  : Context for processor 'microblaze_0' is selected.
22:17:43 INFO  : 'con' command is executed.
22:17:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:17:43 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
22:29:07 INFO  : Disconnected from the channel tcfchan#123.
22:29:13 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
22:29:23 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
22:29:23 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
22:29:23 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
22:29:24 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
22:29:24 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
22:29:24 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
22:29:24 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
22:29:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:29:33 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
22:29:33 INFO  : 'jtag frequency' command is executed.
22:29:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
22:29:35 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
22:29:35 INFO  : Context for processor 'microblaze_0' is selected.
22:29:35 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
22:29:35 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:29:35 INFO  : Context for processor 'microblaze_0' is selected.
22:29:35 INFO  : System reset is completed.
22:29:38 INFO  : 'after 3000' command is executed.
22:29:38 INFO  : Context for processor 'microblaze_0' is selected.
22:29:38 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
22:29:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

22:29:38 INFO  : Context for processor 'microblaze_0' is selected.
22:29:38 INFO  : 'con' command is executed.
22:29:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:29:38 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
22:30:35 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
22:30:43 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
22:30:43 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
22:30:43 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
22:30:48 INFO  : Disconnected from the channel tcfchan#126.
22:30:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:30:49 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
22:30:49 INFO  : 'jtag frequency' command is executed.
22:30:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
22:30:51 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
22:30:51 INFO  : Context for processor 'microblaze_0' is selected.
22:30:51 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
22:30:51 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:30:51 INFO  : Context for processor 'microblaze_0' is selected.
22:30:51 INFO  : System reset is completed.
22:30:54 INFO  : 'after 3000' command is executed.
22:30:54 INFO  : Context for processor 'microblaze_0' is selected.
22:30:54 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
22:30:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

22:30:54 INFO  : Context for processor 'microblaze_0' is selected.
22:30:54 INFO  : 'con' command is executed.
22:30:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:30:54 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
22:47:24 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
22:48:50 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
22:48:50 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
22:48:51 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
22:48:52 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
22:48:52 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
22:48:52 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
22:48:52 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
22:48:58 INFO  : Disconnected from the channel tcfchan#129.
22:48:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:48:58 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
22:48:58 INFO  : 'jtag frequency' command is executed.
22:48:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
22:49:00 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
22:49:00 INFO  : Context for processor 'microblaze_0' is selected.
22:49:00 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
22:49:00 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:49:00 INFO  : Context for processor 'microblaze_0' is selected.
22:49:00 INFO  : System reset is completed.
22:49:03 INFO  : 'after 3000' command is executed.
22:49:03 INFO  : Context for processor 'microblaze_0' is selected.
22:49:03 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
22:49:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

22:49:03 INFO  : Context for processor 'microblaze_0' is selected.
22:49:03 INFO  : 'con' command is executed.
22:49:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:49:03 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
22:50:06 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
22:50:06 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
22:50:07 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
22:50:10 INFO  : Disconnected from the channel tcfchan#132.
22:50:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:50:10 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
22:50:10 INFO  : 'jtag frequency' command is executed.
22:50:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
22:50:12 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
22:50:12 INFO  : Context for processor 'microblaze_0' is selected.
22:50:12 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
22:50:12 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:50:12 INFO  : Context for processor 'microblaze_0' is selected.
22:50:12 INFO  : System reset is completed.
22:50:15 INFO  : 'after 3000' command is executed.
22:50:15 INFO  : Context for processor 'microblaze_0' is selected.
22:50:16 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
22:50:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

22:50:16 INFO  : Context for processor 'microblaze_0' is selected.
22:50:16 INFO  : 'con' command is executed.
22:50:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:50:16 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
23:00:15 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
23:00:28 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
23:00:28 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
23:00:28 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
23:00:29 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
23:00:29 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
23:00:29 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
23:00:29 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
23:00:32 INFO  : Disconnected from the channel tcfchan#135.
23:00:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:00:32 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
23:00:32 INFO  : 'jtag frequency' command is executed.
23:00:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
23:00:35 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
23:00:35 INFO  : Context for processor 'microblaze_0' is selected.
23:00:35 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
23:00:35 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:00:35 INFO  : Context for processor 'microblaze_0' is selected.
23:00:35 INFO  : System reset is completed.
23:00:38 INFO  : 'after 3000' command is executed.
23:00:38 INFO  : Context for processor 'microblaze_0' is selected.
23:00:38 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
23:00:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

23:00:38 INFO  : Context for processor 'microblaze_0' is selected.
23:00:38 INFO  : 'con' command is executed.
23:00:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:00:38 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
23:12:41 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
23:12:47 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
23:12:47 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
23:12:47 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
23:12:49 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
23:12:49 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
23:12:49 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
23:12:49 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
23:12:53 INFO  : Disconnected from the channel tcfchan#138.
23:12:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:12:53 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
23:12:53 INFO  : 'jtag frequency' command is executed.
23:12:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
23:12:56 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
23:12:56 INFO  : Context for processor 'microblaze_0' is selected.
23:12:56 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
23:12:56 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:12:56 INFO  : Context for processor 'microblaze_0' is selected.
23:12:56 INFO  : System reset is completed.
23:12:59 INFO  : 'after 3000' command is executed.
23:12:59 INFO  : Context for processor 'microblaze_0' is selected.
23:12:59 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
23:12:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

23:12:59 INFO  : Context for processor 'microblaze_0' is selected.
23:12:59 INFO  : 'con' command is executed.
23:12:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:12:59 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
23:26:32 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
23:26:45 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
23:26:45 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
23:26:45 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
23:26:46 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
23:26:46 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
23:26:46 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
23:26:46 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
23:26:49 INFO  : Disconnected from the channel tcfchan#141.
23:26:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:26:49 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
23:26:49 INFO  : 'jtag frequency' command is executed.
23:26:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
23:26:51 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
23:26:51 INFO  : Context for processor 'microblaze_0' is selected.
23:26:51 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
23:26:51 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:26:51 INFO  : Context for processor 'microblaze_0' is selected.
23:26:51 INFO  : System reset is completed.
23:26:54 INFO  : 'after 3000' command is executed.
23:26:54 INFO  : Context for processor 'microblaze_0' is selected.
23:26:54 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
23:26:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

23:26:54 INFO  : Context for processor 'microblaze_0' is selected.
23:26:54 INFO  : 'con' command is executed.
23:26:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:26:54 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
23:28:18 INFO  : Disconnected from the channel tcfchan#144.
23:28:27 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
23:28:27 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
23:28:27 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
23:28:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:28:36 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
23:28:36 INFO  : 'jtag frequency' command is executed.
23:28:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
23:28:38 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
23:28:38 INFO  : Context for processor 'microblaze_0' is selected.
23:28:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
23:28:38 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:28:38 INFO  : Context for processor 'microblaze_0' is selected.
23:28:38 INFO  : System reset is completed.
23:28:41 INFO  : 'after 3000' command is executed.
23:28:41 INFO  : Context for processor 'microblaze_0' is selected.
23:28:41 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
23:28:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

23:28:41 INFO  : Context for processor 'microblaze_0' is selected.
23:28:41 INFO  : 'con' command is executed.
23:28:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:28:41 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
23:44:14 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
23:46:02 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
23:46:09 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
23:46:09 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
23:46:09 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
23:46:10 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
23:46:10 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
23:46:10 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
23:46:10 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
23:46:12 INFO  : Disconnected from the channel tcfchan#148.
23:46:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:46:13 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
23:46:13 INFO  : 'jtag frequency' command is executed.
23:46:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
23:46:15 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
23:46:15 INFO  : Context for processor 'microblaze_0' is selected.
23:46:15 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
23:46:15 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
23:46:15 INFO  : Context for processor 'microblaze_0' is selected.
23:46:15 INFO  : System reset is completed.
23:46:18 INFO  : 'after 3000' command is executed.
23:46:18 INFO  : Context for processor 'microblaze_0' is selected.
23:46:18 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
23:46:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

23:46:18 INFO  : Context for processor 'microblaze_0' is selected.
23:46:18 INFO  : 'con' command is executed.
23:46:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

23:46:18 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
00:09:14 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
00:09:27 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
00:09:27 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
00:09:27 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
00:09:28 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
00:09:28 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
00:09:28 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
00:09:28 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
00:09:32 INFO  : Disconnected from the channel tcfchan#151.
00:09:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:09:32 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
00:09:32 INFO  : 'jtag frequency' command is executed.
00:09:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
00:09:34 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
00:09:34 INFO  : Context for processor 'microblaze_0' is selected.
00:09:35 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
00:09:35 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
00:09:35 INFO  : Context for processor 'microblaze_0' is selected.
00:09:35 INFO  : System reset is completed.
00:09:38 INFO  : 'after 3000' command is executed.
00:09:38 INFO  : Context for processor 'microblaze_0' is selected.
00:09:38 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
00:09:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

00:09:38 INFO  : Context for processor 'microblaze_0' is selected.
00:09:38 INFO  : 'con' command is executed.
00:09:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

00:09:38 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
01:06:47 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
01:06:57 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
01:06:57 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
01:06:58 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
01:06:59 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
01:06:59 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
01:06:59 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
01:06:59 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
01:07:09 INFO  : Disconnected from the channel tcfchan#154.
01:07:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:07:09 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
01:07:09 INFO  : 'jtag frequency' command is executed.
01:07:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
01:07:11 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
01:07:11 INFO  : Context for processor 'microblaze_0' is selected.
01:07:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
01:07:11 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
01:07:11 INFO  : Context for processor 'microblaze_0' is selected.
01:07:11 INFO  : System reset is completed.
01:07:14 INFO  : 'after 3000' command is executed.
01:07:14 INFO  : Context for processor 'microblaze_0' is selected.
01:07:14 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
01:07:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

01:07:15 INFO  : Context for processor 'microblaze_0' is selected.
01:07:15 INFO  : 'con' command is executed.
01:07:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

01:07:15 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
01:21:35 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
01:21:42 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
01:21:42 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
01:21:43 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
01:21:44 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
01:21:44 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
01:21:44 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
01:21:44 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
01:22:35 INFO  : Disconnected from the channel tcfchan#158.
01:22:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:22:35 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
01:22:35 INFO  : 'jtag frequency' command is executed.
01:22:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
01:22:38 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
01:22:38 INFO  : Context for processor 'microblaze_0' is selected.
01:22:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
01:22:38 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
01:22:38 INFO  : Context for processor 'microblaze_0' is selected.
01:22:38 INFO  : System reset is completed.
01:22:41 INFO  : 'after 3000' command is executed.
01:22:41 INFO  : Context for processor 'microblaze_0' is selected.
01:22:41 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
01:22:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

01:22:41 INFO  : Context for processor 'microblaze_0' is selected.
01:22:41 INFO  : 'con' command is executed.
01:22:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

01:22:41 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
01:29:56 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
01:30:13 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
01:30:13 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
01:30:14 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
01:30:15 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
01:30:15 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
01:30:15 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
01:30:15 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
01:30:22 INFO  : Disconnected from the channel tcfchan#161.
01:30:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:30:22 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
01:30:22 INFO  : 'jtag frequency' command is executed.
01:30:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
01:30:24 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
01:30:24 INFO  : Context for processor 'microblaze_0' is selected.
01:30:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
01:30:24 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
01:30:24 INFO  : Context for processor 'microblaze_0' is selected.
01:30:24 INFO  : System reset is completed.
01:30:27 INFO  : 'after 3000' command is executed.
01:30:27 INFO  : Context for processor 'microblaze_0' is selected.
01:30:27 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
01:30:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

01:30:27 INFO  : Context for processor 'microblaze_0' is selected.
01:30:27 INFO  : 'con' command is executed.
01:30:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

01:30:27 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
01:37:40 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
01:37:49 INFO  : Disconnected from the channel tcfchan#164.
01:37:59 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
01:37:59 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
01:37:59 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
01:38:00 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
01:38:00 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
01:38:00 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
01:38:00 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
01:38:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:38:07 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
01:38:07 INFO  : 'jtag frequency' command is executed.
01:38:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
01:38:09 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
01:38:09 INFO  : Context for processor 'microblaze_0' is selected.
01:38:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
01:38:09 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
01:38:09 INFO  : Context for processor 'microblaze_0' is selected.
01:38:09 INFO  : System reset is completed.
01:38:12 INFO  : 'after 3000' command is executed.
01:38:12 INFO  : Context for processor 'microblaze_0' is selected.
01:38:12 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
01:38:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

01:38:13 INFO  : Context for processor 'microblaze_0' is selected.
01:38:13 INFO  : 'con' command is executed.
01:38:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

01:38:13 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
01:46:13 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
01:46:38 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
01:46:38 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
01:46:38 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
01:46:39 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
01:46:39 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
01:46:39 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
01:46:39 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
01:46:44 INFO  : Disconnected from the channel tcfchan#168.
01:46:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:46:44 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
01:46:44 INFO  : 'jtag frequency' command is executed.
01:46:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
01:46:46 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
01:46:47 INFO  : Context for processor 'microblaze_0' is selected.
01:46:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
01:46:47 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
01:46:47 INFO  : Context for processor 'microblaze_0' is selected.
01:46:47 INFO  : System reset is completed.
01:46:50 INFO  : 'after 3000' command is executed.
01:46:50 INFO  : Context for processor 'microblaze_0' is selected.
01:46:50 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
01:46:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

01:46:50 INFO  : Context for processor 'microblaze_0' is selected.
01:46:50 INFO  : 'con' command is executed.
01:46:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

01:46:50 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
01:53:21 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
01:53:34 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
01:53:34 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
01:53:34 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
01:53:35 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
01:53:35 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
01:53:35 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
01:53:35 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
01:53:39 INFO  : Disconnected from the channel tcfchan#171.
01:53:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:53:39 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
01:53:39 INFO  : 'jtag frequency' command is executed.
01:53:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
01:53:41 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
01:53:41 INFO  : Context for processor 'microblaze_0' is selected.
01:53:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
01:53:41 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
01:53:41 INFO  : Context for processor 'microblaze_0' is selected.
01:53:41 INFO  : System reset is completed.
01:53:44 INFO  : 'after 3000' command is executed.
01:53:44 INFO  : Context for processor 'microblaze_0' is selected.
01:53:44 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
01:53:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

01:53:44 INFO  : Context for processor 'microblaze_0' is selected.
01:53:44 INFO  : 'con' command is executed.
01:53:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

01:53:44 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
02:15:14 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
02:15:20 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
02:15:20 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
02:15:21 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
02:15:22 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
02:15:22 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
02:15:22 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
02:15:22 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
02:15:24 INFO  : Disconnected from the channel tcfchan#174.
02:15:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:15:24 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
02:15:24 INFO  : 'jtag frequency' command is executed.
02:15:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
02:15:26 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
02:15:26 INFO  : Context for processor 'microblaze_0' is selected.
02:15:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
02:15:26 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
02:15:26 INFO  : Context for processor 'microblaze_0' is selected.
02:15:26 INFO  : System reset is completed.
02:15:29 INFO  : 'after 3000' command is executed.
02:15:29 INFO  : Context for processor 'microblaze_0' is selected.
02:15:30 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
02:15:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

02:15:30 INFO  : Context for processor 'microblaze_0' is selected.
02:15:30 INFO  : 'con' command is executed.
02:15:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

02:15:30 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
02:22:53 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
02:23:05 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
02:23:05 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
02:23:06 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
02:23:07 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
02:23:07 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
02:23:07 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
02:23:07 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
02:23:10 INFO  : Disconnected from the channel tcfchan#177.
02:23:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:23:10 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
02:23:10 INFO  : 'jtag frequency' command is executed.
02:23:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
02:23:12 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
02:23:12 INFO  : Context for processor 'microblaze_0' is selected.
02:23:12 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
02:23:12 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
02:23:12 INFO  : Context for processor 'microblaze_0' is selected.
02:23:12 INFO  : System reset is completed.
02:23:15 INFO  : 'after 3000' command is executed.
02:23:15 INFO  : Context for processor 'microblaze_0' is selected.
02:23:15 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
02:23:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

02:23:15 INFO  : Context for processor 'microblaze_0' is selected.
02:23:15 INFO  : 'con' command is executed.
02:23:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

02:23:15 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
02:47:37 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
02:47:49 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
02:47:49 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
02:47:50 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
02:47:51 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
02:47:51 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
02:47:51 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
02:47:51 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
02:47:53 INFO  : Disconnected from the channel tcfchan#180.
02:47:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:47:53 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
02:47:53 INFO  : 'jtag frequency' command is executed.
02:47:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
02:47:56 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
02:47:56 INFO  : Context for processor 'microblaze_0' is selected.
02:47:56 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
02:47:56 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
02:47:56 INFO  : Context for processor 'microblaze_0' is selected.
02:47:56 INFO  : System reset is completed.
02:47:59 INFO  : 'after 3000' command is executed.
02:47:59 INFO  : Context for processor 'microblaze_0' is selected.
02:47:59 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
02:47:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

02:47:59 INFO  : Context for processor 'microblaze_0' is selected.
02:47:59 INFO  : 'con' command is executed.
02:47:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

02:47:59 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
03:38:24 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
03:38:33 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
03:38:33 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
03:38:33 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
03:38:34 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
03:38:34 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
03:38:34 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
03:38:34 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
03:39:01 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
03:39:01 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
03:39:01 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
03:39:07 INFO  : Disconnected from the channel tcfchan#183.
03:39:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:39:07 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
03:39:07 INFO  : 'jtag frequency' command is executed.
03:39:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
03:39:09 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
03:39:09 INFO  : Context for processor 'microblaze_0' is selected.
03:39:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
03:39:09 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
03:39:09 INFO  : Context for processor 'microblaze_0' is selected.
03:39:09 INFO  : System reset is completed.
03:39:12 INFO  : 'after 3000' command is executed.
03:39:13 INFO  : Context for processor 'microblaze_0' is selected.
03:39:13 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
03:39:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

03:39:13 INFO  : Context for processor 'microblaze_0' is selected.
03:39:13 INFO  : 'con' command is executed.
03:39:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

03:39:13 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
03:52:43 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
03:52:51 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
03:52:51 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
03:52:51 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
03:52:52 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
03:52:52 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
03:52:52 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
03:52:52 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
03:52:55 INFO  : Disconnected from the channel tcfchan#188.
03:52:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:52:55 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
03:52:55 INFO  : 'jtag frequency' command is executed.
03:52:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
03:52:57 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
03:52:57 INFO  : Context for processor 'microblaze_0' is selected.
03:52:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
03:52:57 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
03:52:57 INFO  : Context for processor 'microblaze_0' is selected.
03:52:57 INFO  : System reset is completed.
03:53:00 INFO  : 'after 3000' command is executed.
03:53:00 INFO  : Context for processor 'microblaze_0' is selected.
03:53:00 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
03:53:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

03:53:00 INFO  : Context for processor 'microblaze_0' is selected.
03:53:00 INFO  : 'con' command is executed.
03:53:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

03:53:00 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
04:07:36 ERROR : Failed to update hardware specification for project 'mb_dma_aes128'.
Reason: Failed to execute command 'platform config -updatehw {C:/Xilinx/projects/mb_design_wrapper.xsa}'. Click on details for more information.
04:11:11 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
04:11:28 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
04:11:28 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
04:11:28 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
04:11:29 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
04:11:29 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
04:11:29 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
04:11:29 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
04:11:32 INFO  : Disconnected from the channel tcfchan#192.
04:11:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:11:32 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
04:11:32 INFO  : 'jtag frequency' command is executed.
04:11:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
04:11:34 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
04:11:34 INFO  : Context for processor 'microblaze_0' is selected.
04:11:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
04:11:34 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
04:11:35 INFO  : Context for processor 'microblaze_0' is selected.
04:11:35 INFO  : System reset is completed.
04:11:38 INFO  : 'after 3000' command is executed.
04:11:38 INFO  : Context for processor 'microblaze_0' is selected.
04:11:38 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
04:11:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

04:11:38 INFO  : Context for processor 'microblaze_0' is selected.
04:11:38 INFO  : 'con' command is executed.
04:11:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

04:11:38 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
04:14:30 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
04:14:30 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
04:14:30 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
04:14:33 INFO  : Disconnected from the channel tcfchan#197.
04:14:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:14:33 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
04:14:33 INFO  : 'jtag frequency' command is executed.
04:14:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
04:14:36 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
04:14:36 INFO  : Context for processor 'microblaze_0' is selected.
04:14:36 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
04:14:36 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
04:14:36 INFO  : Context for processor 'microblaze_0' is selected.
04:14:36 INFO  : System reset is completed.
04:14:39 INFO  : 'after 3000' command is executed.
04:14:39 INFO  : Context for processor 'microblaze_0' is selected.
04:14:39 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
04:14:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

04:14:39 INFO  : Context for processor 'microblaze_0' is selected.
04:14:39 INFO  : 'con' command is executed.
04:14:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

04:14:39 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
04:16:00 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
04:16:00 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
04:16:00 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
04:16:05 INFO  : Disconnected from the channel tcfchan#200.
04:16:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:16:05 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
04:16:05 INFO  : 'jtag frequency' command is executed.
04:16:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
04:16:07 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
04:16:07 INFO  : Context for processor 'microblaze_0' is selected.
04:16:07 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
04:16:07 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
04:16:07 INFO  : Context for processor 'microblaze_0' is selected.
04:16:07 INFO  : System reset is completed.
04:16:10 INFO  : 'after 3000' command is executed.
04:16:10 INFO  : Context for processor 'microblaze_0' is selected.
04:16:10 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
04:16:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

04:16:10 INFO  : Context for processor 'microblaze_0' is selected.
04:16:10 INFO  : 'con' command is executed.
04:16:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

04:16:10 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
04:29:28 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
04:29:41 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
04:29:41 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
04:29:42 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
04:29:43 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
04:29:43 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
04:29:43 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
04:29:43 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
04:29:45 INFO  : Disconnected from the channel tcfchan#203.
04:29:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:29:45 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
04:29:45 INFO  : 'jtag frequency' command is executed.
04:29:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
04:29:47 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
04:29:47 INFO  : Context for processor 'microblaze_0' is selected.
04:29:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
04:29:47 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
04:29:47 INFO  : Context for processor 'microblaze_0' is selected.
04:29:47 INFO  : System reset is completed.
04:29:51 INFO  : 'after 3000' command is executed.
04:29:51 INFO  : Context for processor 'microblaze_0' is selected.
04:29:51 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
04:29:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

04:29:51 INFO  : Context for processor 'microblaze_0' is selected.
04:29:51 INFO  : 'con' command is executed.
04:29:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

04:29:51 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
04:40:38 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
04:40:47 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
04:40:47 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
04:40:47 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
04:40:48 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
04:40:48 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
04:40:48 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
04:40:48 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
04:40:50 INFO  : Disconnected from the channel tcfchan#206.
04:40:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:40:50 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
04:40:50 INFO  : 'jtag frequency' command is executed.
04:40:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
04:40:52 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
04:40:52 INFO  : Context for processor 'microblaze_0' is selected.
04:40:52 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
04:40:52 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
04:40:52 INFO  : Context for processor 'microblaze_0' is selected.
04:40:52 INFO  : System reset is completed.
04:40:55 INFO  : 'after 3000' command is executed.
04:40:56 INFO  : Context for processor 'microblaze_0' is selected.
04:40:56 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
04:40:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

04:40:56 INFO  : Context for processor 'microblaze_0' is selected.
04:40:56 INFO  : 'con' command is executed.
04:40:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

04:40:56 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
04:49:10 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
04:49:21 INFO  : Disconnected from the channel tcfchan#209.
04:49:27 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
04:49:27 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
04:49:27 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
04:49:28 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
04:49:28 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
04:49:28 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
04:49:28 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
04:49:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:49:36 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
04:49:36 INFO  : 'jtag frequency' command is executed.
04:49:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
04:49:39 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
04:49:39 INFO  : Context for processor 'microblaze_0' is selected.
04:49:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
04:49:39 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
04:49:39 INFO  : Context for processor 'microblaze_0' is selected.
04:49:39 INFO  : System reset is completed.
04:49:42 INFO  : 'after 3000' command is executed.
04:49:42 INFO  : Context for processor 'microblaze_0' is selected.
04:49:42 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
04:49:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

04:49:42 INFO  : Context for processor 'microblaze_0' is selected.
04:49:42 INFO  : 'con' command is executed.
04:49:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

04:49:42 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
04:51:48 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
04:51:48 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
04:51:49 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
04:52:04 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
04:52:04 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
04:52:04 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
04:52:08 INFO  : Disconnected from the channel tcfchan#212.
04:52:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:52:08 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
04:52:08 INFO  : 'jtag frequency' command is executed.
04:52:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
04:52:10 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
04:52:10 INFO  : Context for processor 'microblaze_0' is selected.
04:52:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
04:52:10 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
04:52:10 INFO  : Context for processor 'microblaze_0' is selected.
04:52:10 INFO  : System reset is completed.
04:52:13 INFO  : 'after 3000' command is executed.
04:52:13 INFO  : Context for processor 'microblaze_0' is selected.
04:52:13 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
04:52:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

04:52:13 INFO  : Context for processor 'microblaze_0' is selected.
04:52:13 INFO  : 'con' command is executed.
04:52:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

04:52:13 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
04:53:17 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
04:53:17 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
04:53:17 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
04:53:20 INFO  : Disconnected from the channel tcfchan#217.
04:53:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:53:21 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
04:53:21 INFO  : 'jtag frequency' command is executed.
04:53:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
04:53:23 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
04:53:23 INFO  : Context for processor 'microblaze_0' is selected.
04:53:23 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
04:53:23 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
04:53:23 INFO  : Context for processor 'microblaze_0' is selected.
04:53:23 INFO  : System reset is completed.
04:53:26 INFO  : 'after 3000' command is executed.
04:53:26 INFO  : Context for processor 'microblaze_0' is selected.
04:53:26 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
04:53:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

04:53:26 INFO  : Context for processor 'microblaze_0' is selected.
04:53:26 INFO  : 'con' command is executed.
04:53:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

04:53:26 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
04:54:34 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
04:54:34 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
04:54:34 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
04:54:37 INFO  : Disconnected from the channel tcfchan#220.
04:54:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:54:37 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
04:54:37 INFO  : 'jtag frequency' command is executed.
04:54:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
04:54:40 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
04:54:40 INFO  : Context for processor 'microblaze_0' is selected.
04:54:40 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
04:54:40 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
04:54:40 INFO  : Context for processor 'microblaze_0' is selected.
04:54:40 INFO  : System reset is completed.
04:54:43 INFO  : 'after 3000' command is executed.
04:54:43 INFO  : Context for processor 'microblaze_0' is selected.
04:54:43 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
04:54:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

04:54:43 INFO  : Context for processor 'microblaze_0' is selected.
04:54:43 INFO  : 'con' command is executed.
04:54:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

04:54:43 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
05:57:55 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
05:58:06 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
05:58:06 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
05:58:06 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
05:58:07 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
05:58:07 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
05:58:07 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
05:58:07 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
05:58:10 INFO  : Disconnected from the channel tcfchan#224.
05:58:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:58:10 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
05:58:10 INFO  : 'jtag frequency' command is executed.
05:58:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
05:58:12 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
05:58:12 INFO  : Context for processor 'microblaze_0' is selected.
05:58:12 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
05:58:12 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
05:58:12 INFO  : Context for processor 'microblaze_0' is selected.
05:58:12 INFO  : System reset is completed.
05:58:15 INFO  : 'after 3000' command is executed.
05:58:15 INFO  : Context for processor 'microblaze_0' is selected.
05:58:15 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
05:58:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

05:58:15 INFO  : Context for processor 'microblaze_0' is selected.
05:58:15 INFO  : 'con' command is executed.
05:58:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

05:58:15 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
06:04:45 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
06:04:59 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
06:04:59 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
06:04:59 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
06:05:00 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
06:05:00 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
06:05:00 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
06:05:00 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
06:05:07 INFO  : Disconnected from the channel tcfchan#227.
06:05:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:05:07 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
06:05:07 INFO  : 'jtag frequency' command is executed.
06:05:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
06:05:09 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
06:05:09 INFO  : Context for processor 'microblaze_0' is selected.
06:05:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
06:05:09 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
06:05:09 INFO  : Context for processor 'microblaze_0' is selected.
06:05:09 INFO  : System reset is completed.
06:05:12 INFO  : 'after 3000' command is executed.
06:05:12 INFO  : Context for processor 'microblaze_0' is selected.
06:05:12 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
06:05:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

06:05:12 INFO  : Context for processor 'microblaze_0' is selected.
06:05:12 INFO  : 'con' command is executed.
06:05:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

06:05:12 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
06:12:52 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
06:13:01 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
06:13:01 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
06:13:01 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
06:13:02 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
06:13:02 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
06:13:02 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
06:13:02 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
06:13:04 INFO  : Disconnected from the channel tcfchan#230.
06:13:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:13:04 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
06:13:04 INFO  : 'jtag frequency' command is executed.
06:13:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
06:13:07 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
06:13:07 INFO  : Context for processor 'microblaze_0' is selected.
06:13:07 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
06:13:07 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
06:13:07 INFO  : Context for processor 'microblaze_0' is selected.
06:13:07 INFO  : System reset is completed.
06:13:10 INFO  : 'after 3000' command is executed.
06:13:10 INFO  : Context for processor 'microblaze_0' is selected.
06:13:10 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
06:13:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

06:13:10 INFO  : Context for processor 'microblaze_0' is selected.
06:13:10 INFO  : 'con' command is executed.
06:13:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

06:13:10 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
06:21:39 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
06:21:51 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
06:21:51 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
06:21:51 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
06:21:52 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
06:21:52 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
06:21:52 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
06:21:52 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
06:21:57 INFO  : Disconnected from the channel tcfchan#233.
06:21:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:21:57 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
06:21:57 INFO  : 'jtag frequency' command is executed.
06:21:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
06:21:59 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
06:21:59 INFO  : Context for processor 'microblaze_0' is selected.
06:21:59 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
06:21:59 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
06:21:59 INFO  : Context for processor 'microblaze_0' is selected.
06:21:59 INFO  : System reset is completed.
06:22:02 INFO  : 'after 3000' command is executed.
06:22:02 INFO  : Context for processor 'microblaze_0' is selected.
06:22:02 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
06:22:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

06:22:02 INFO  : Context for processor 'microblaze_0' is selected.
06:22:02 INFO  : 'con' command is executed.
06:22:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

06:22:02 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
06:35:09 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
06:35:18 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
06:35:18 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
06:35:18 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
06:35:19 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
06:35:19 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
06:35:19 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
06:35:19 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
06:38:36 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
06:38:36 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
06:38:36 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
06:39:06 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
06:39:06 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
06:39:07 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
06:39:50 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
06:39:50 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
06:39:50 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
06:41:24 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
06:41:24 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
06:41:24 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
06:42:20 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
06:42:20 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
06:42:20 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
06:43:21 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
06:43:21 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
06:43:21 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
06:44:32 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
06:44:32 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
06:44:33 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
06:45:01 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
06:45:01 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
06:45:01 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
06:48:33 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
06:48:33 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
06:48:33 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
06:49:44 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
06:49:44 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
06:49:44 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
06:51:03 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
06:51:03 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
06:51:04 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
06:51:29 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
06:51:29 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
06:51:42 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
06:51:42 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
06:51:43 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
06:53:38 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
06:53:38 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
06:53:38 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
06:55:37 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
06:55:37 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
06:55:37 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
06:56:18 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
06:56:18 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
06:56:18 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
06:57:22 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
06:57:22 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
06:57:22 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
06:57:47 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
06:57:47 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
06:57:47 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
06:58:21 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
06:58:21 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
06:58:21 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
06:58:56 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
06:58:56 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
06:58:56 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
06:59:47 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
06:59:47 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
06:59:47 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
07:00:10 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
07:00:10 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
07:00:10 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
07:01:04 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
07:01:04 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
07:01:04 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
07:01:55 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
07:01:55 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
07:01:56 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
07:02:22 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
07:02:22 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
07:02:22 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
07:02:48 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
07:02:48 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
07:02:48 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
07:03:16 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
07:03:16 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
07:03:16 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
07:04:09 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
07:04:09 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
07:04:09 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
07:04:25 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
07:04:25 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
07:04:26 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
07:05:15 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
07:05:15 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
07:05:15 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
07:06:32 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
07:06:32 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
07:06:33 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
07:07:56 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
07:07:56 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
07:07:56 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
07:08:13 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
07:08:13 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
07:08:13 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
07:08:44 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
07:08:44 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
07:08:44 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
07:09:37 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
07:09:37 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
07:09:37 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
07:10:17 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
07:10:17 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
07:10:17 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
07:11:20 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
07:11:20 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
07:11:20 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
07:17:58 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
07:17:58 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
07:17:58 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
07:18:34 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
07:18:34 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
07:18:35 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
07:18:40 INFO  : Disconnected from the channel tcfchan#236.
07:18:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:18:41 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
07:18:41 INFO  : 'jtag frequency' command is executed.
07:18:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
07:18:43 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
07:18:43 INFO  : Context for processor 'microblaze_0' is selected.
07:18:43 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
07:18:43 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
07:18:43 INFO  : Context for processor 'microblaze_0' is selected.
07:18:43 INFO  : System reset is completed.
07:18:46 INFO  : 'after 3000' command is executed.
07:18:46 INFO  : Context for processor 'microblaze_0' is selected.
07:18:46 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
07:18:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

07:18:46 INFO  : Context for processor 'microblaze_0' is selected.
07:18:46 INFO  : 'con' command is executed.
07:18:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

07:18:46 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
07:24:22 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
07:24:22 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
07:24:22 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
07:24:26 INFO  : Disconnected from the channel tcfchan#317.
07:24:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:24:26 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
07:24:26 INFO  : 'jtag frequency' command is executed.
07:24:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
07:24:28 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
07:24:28 INFO  : Context for processor 'microblaze_0' is selected.
07:24:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
07:24:28 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
07:24:28 INFO  : Context for processor 'microblaze_0' is selected.
07:24:28 INFO  : System reset is completed.
07:24:31 INFO  : 'after 3000' command is executed.
07:24:31 INFO  : Context for processor 'microblaze_0' is selected.
07:24:32 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
07:24:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

07:24:32 INFO  : Context for processor 'microblaze_0' is selected.
07:24:32 INFO  : 'con' command is executed.
07:24:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

07:24:32 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
07:24:54 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
07:24:54 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
07:24:54 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
07:24:58 INFO  : Disconnected from the channel tcfchan#320.
07:24:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:24:58 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
07:24:58 INFO  : 'jtag frequency' command is executed.
07:24:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
07:25:00 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
07:25:00 INFO  : Context for processor 'microblaze_0' is selected.
07:25:00 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
07:25:00 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
07:25:00 INFO  : Context for processor 'microblaze_0' is selected.
07:25:00 INFO  : System reset is completed.
07:25:03 INFO  : 'after 3000' command is executed.
07:25:03 INFO  : Context for processor 'microblaze_0' is selected.
07:25:03 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
07:25:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

07:25:03 INFO  : Context for processor 'microblaze_0' is selected.
07:25:03 INFO  : 'con' command is executed.
07:25:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

07:25:03 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
07:26:49 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
07:26:49 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
07:26:49 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
07:26:53 INFO  : Disconnected from the channel tcfchan#323.
07:26:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:26:53 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
07:26:53 INFO  : 'jtag frequency' command is executed.
07:26:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
07:26:55 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
07:26:55 INFO  : Context for processor 'microblaze_0' is selected.
07:26:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
07:26:55 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
07:26:55 INFO  : Context for processor 'microblaze_0' is selected.
07:26:55 INFO  : System reset is completed.
07:26:58 INFO  : 'after 3000' command is executed.
07:26:58 INFO  : Context for processor 'microblaze_0' is selected.
07:26:59 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
07:26:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

07:26:59 INFO  : Context for processor 'microblaze_0' is selected.
07:26:59 INFO  : 'con' command is executed.
07:26:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

07:26:59 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
07:27:24 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
07:27:24 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
07:27:24 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
07:27:27 INFO  : Disconnected from the channel tcfchan#326.
07:27:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:27:27 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
07:27:27 INFO  : 'jtag frequency' command is executed.
07:27:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
07:27:30 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
07:27:30 INFO  : Context for processor 'microblaze_0' is selected.
07:27:30 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
07:27:30 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
07:27:30 INFO  : Context for processor 'microblaze_0' is selected.
07:27:30 INFO  : System reset is completed.
07:27:33 INFO  : 'after 3000' command is executed.
07:27:33 INFO  : Context for processor 'microblaze_0' is selected.
07:27:33 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
07:27:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

07:27:33 INFO  : Context for processor 'microblaze_0' is selected.
07:27:33 INFO  : 'con' command is executed.
07:27:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

07:27:33 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
13:47:24 INFO  : Hardware specification for platform project 'mb_dma_aes128' is updated.
13:47:35 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
13:47:35 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
13:47:35 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
13:47:36 INFO  : The hardware specfication used by project 'aes128_proj' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
13:47:36 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.bit' stored in project is removed.
13:47:36 INFO  : The file 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream\mb_design_wrapper.mmi' stored in project is removed.
13:47:36 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\euric\Vitis_Workspace\aes128_proj\_ide\bitstream' in project 'aes128_proj'.
13:47:39 INFO  : Disconnected from the channel tcfchan#329.
13:47:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:47:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:47:57 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:48:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:48:23 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
13:48:23 INFO  : 'jtag frequency' command is executed.
13:48:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
13:48:25 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
13:48:25 INFO  : Context for processor 'microblaze_0' is selected.
13:48:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
13:48:25 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:48:25 INFO  : Context for processor 'microblaze_0' is selected.
13:48:25 INFO  : System reset is completed.
13:48:28 INFO  : 'after 3000' command is executed.
13:48:28 INFO  : Context for processor 'microblaze_0' is selected.
13:48:28 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
13:48:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

13:48:28 INFO  : Context for processor 'microblaze_0' is selected.
13:48:29 INFO  : 'con' command is executed.
13:48:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:48:29 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
13:48:54 INFO  : Disconnected from the channel tcfchan#333.
13:48:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:48:54 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
13:48:54 INFO  : 'jtag frequency' command is executed.
13:48:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
13:48:57 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
13:48:57 INFO  : Context for processor 'microblaze_0' is selected.
13:48:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
13:48:57 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:48:57 INFO  : Context for processor 'microblaze_0' is selected.
13:48:57 INFO  : System reset is completed.
13:49:00 INFO  : 'after 3000' command is executed.
13:49:00 INFO  : Context for processor 'microblaze_0' is selected.
13:49:00 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
13:49:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

13:49:00 INFO  : Context for processor 'microblaze_0' is selected.
13:49:00 INFO  : 'con' command is executed.
13:49:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:49:00 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
13:50:43 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
13:50:54 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
13:50:54 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
13:50:55 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
13:50:59 INFO  : Disconnected from the channel tcfchan#334.
13:50:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:51:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:51:08 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:51:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:51:12 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
13:51:12 INFO  : 'jtag frequency' command is executed.
13:51:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
13:51:14 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
13:51:14 INFO  : Context for processor 'microblaze_0' is selected.
13:51:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
13:51:14 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:51:14 INFO  : Context for processor 'microblaze_0' is selected.
13:51:14 INFO  : System reset is completed.
13:51:17 INFO  : 'after 3000' command is executed.
13:51:17 INFO  : Context for processor 'microblaze_0' is selected.
13:51:18 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
13:51:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

13:51:18 INFO  : Context for processor 'microblaze_0' is selected.
13:51:18 INFO  : 'con' command is executed.
13:51:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:51:18 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
14:03:39 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
14:03:39 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
14:03:39 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
14:04:47 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
14:04:47 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
14:04:48 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
14:04:52 INFO  : Disconnected from the channel tcfchan#337.
14:04:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:05:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:05:01 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:05:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:05:06 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
14:05:06 INFO  : 'jtag frequency' command is executed.
14:05:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
14:05:08 INFO  : Device configured successfully with "C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
14:05:08 INFO  : Context for processor 'microblaze_0' is selected.
14:05:08 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
14:05:08 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:05:08 INFO  : Context for processor 'microblaze_0' is selected.
14:05:08 INFO  : System reset is completed.
14:05:11 INFO  : 'after 3000' command is executed.
14:05:11 INFO  : Context for processor 'microblaze_0' is selected.
14:05:11 INFO  : The application 'C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
14:05:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Users/euric/Vitis_Workspace/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/euric/Vitis_Workspace/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

14:05:11 INFO  : Context for processor 'microblaze_0' is selected.
14:05:11 INFO  : 'con' command is executed.
14:05:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:05:11 INFO  : Launch script is exported to file 'C:\Users\euric\Vitis_Workspace\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
14:05:48 INFO  : Result from executing command 'getProjects': mb_dma_aes128;reverse_endianess
14:05:48 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;reverse_endianess|C:/Users/euric/Vitis_Workspace/reverse_endianess/export/reverse_endianess/reverse_endianess.xpfm
14:05:48 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
15:06:25 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Xilinx\projects\CR_AES128_Proj\MB_DMA_C\temp_xsdb_launch_script.tcl
15:06:27 INFO  : XSCT server has started successfully.
15:06:27 INFO  : Successfully done setting XSCT server connection channel  
15:06:27 INFO  : plnx-install-location is set to ''
15:06:27 INFO  : Successfully done setting workspace for the tool. 
15:06:29 INFO  : Platform repository initialization has completed.
15:06:30 INFO  : Registering command handlers for Vitis TCF services
15:06:32 INFO  : Successfully done query RDI_DATADIR 
15:06:50 INFO  : Result from executing command 'getProjects': mb_dma_aes128
15:06:50 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm
15:06:50 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
15:06:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:59 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
15:06:59 INFO  : 'jtag frequency' command is executed.
15:07:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
15:07:02 INFO  : Device configured successfully with "C:/Xilinx/projects/CR_AES128_Proj/MB_DMA_C/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
15:07:03 INFO  : Context for processor 'microblaze_0' is selected.
15:07:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
15:07:03 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:07:03 INFO  : Context for processor 'microblaze_0' is selected.
15:07:03 INFO  : System reset is completed.
15:07:06 INFO  : 'after 3000' command is executed.
15:07:07 INFO  : Context for processor 'microblaze_0' is selected.
15:07:08 INFO  : The application 'C:/Xilinx/projects/CR_AES128_Proj/MB_DMA_C/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
15:07:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Xilinx/projects/CR_AES128_Proj/MB_DMA_C/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Xilinx/projects/CR_AES128_Proj/MB_DMA_C/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

15:07:09 INFO  : Context for processor 'microblaze_0' is selected.
15:07:09 INFO  : 'con' command is executed.
15:07:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:07:09 INFO  : Launch script is exported to file 'C:\Xilinx\projects\CR_AES128_Proj\MB_DMA_C\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
15:07:13 INFO  : Disconnected from the channel tcfchan#3.
15:07:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:13 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
15:07:13 INFO  : 'jtag frequency' command is executed.
15:07:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
15:07:15 INFO  : Device configured successfully with "C:/Xilinx/projects/CR_AES128_Proj/MB_DMA_C/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
15:07:15 INFO  : Context for processor 'microblaze_0' is selected.
15:07:15 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
15:07:15 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:07:15 INFO  : Context for processor 'microblaze_0' is selected.
15:07:15 INFO  : System reset is completed.
15:07:18 INFO  : 'after 3000' command is executed.
15:07:18 INFO  : Context for processor 'microblaze_0' is selected.
15:07:19 INFO  : The application 'C:/Xilinx/projects/CR_AES128_Proj/MB_DMA_C/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
15:07:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Xilinx/projects/CR_AES128_Proj/MB_DMA_C/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Xilinx/projects/CR_AES128_Proj/MB_DMA_C/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

15:07:19 INFO  : Context for processor 'microblaze_0' is selected.
15:07:19 INFO  : 'con' command is executed.
15:07:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:07:19 INFO  : Launch script is exported to file 'C:\Xilinx\projects\CR_AES128_Proj\MB_DMA_C\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
15:08:05 INFO  : Result from executing command 'getProjects': mb_dma_aes128
15:08:05 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;mb_dma_aes128|C:/Xilinx/projects/CR_AES128_Proj/MB_DMA_C/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm
15:08:05 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
15:08:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:14 INFO  : Disconnected from the channel tcfchan#4.
15:08:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:08:14 ERROR : 
15:08:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:18 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
15:08:18 INFO  : 'jtag frequency' command is executed.
15:08:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
15:08:20 INFO  : Device configured successfully with "C:/Xilinx/projects/CR_AES128_Proj/MB_DMA_C/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
15:08:20 INFO  : Context for processor 'microblaze_0' is selected.
15:08:20 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
15:08:20 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:08:20 INFO  : Context for processor 'microblaze_0' is selected.
15:08:20 INFO  : System reset is completed.
15:08:23 INFO  : 'after 3000' command is executed.
15:08:23 INFO  : Context for processor 'microblaze_0' is selected.
15:08:24 INFO  : The application 'C:/Xilinx/projects/CR_AES128_Proj/MB_DMA_C/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
15:08:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Xilinx/projects/CR_AES128_Proj/MB_DMA_C/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Xilinx/projects/CR_AES128_Proj/MB_DMA_C/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

15:08:24 INFO  : Context for processor 'microblaze_0' is selected.
15:08:24 INFO  : 'con' command is executed.
15:08:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:08:24 INFO  : Launch script is exported to file 'C:\Xilinx\projects\CR_AES128_Proj\MB_DMA_C\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
15:08:43 INFO  : Disconnected from the channel tcfchan#7.
15:09:10 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Xilinx\projects\CR_AES128_Proj\MB_DMA_C\temp_xsdb_launch_script.tcl
15:09:12 INFO  : XSCT server has started successfully.
15:09:12 INFO  : plnx-install-location is set to ''
15:09:12 INFO  : Successfully done setting XSCT server connection channel  
15:09:12 INFO  : Successfully done setting workspace for the tool. 
15:09:13 INFO  : Platform repository initialization has completed.
15:09:13 INFO  : Successfully done query RDI_DATADIR 
15:09:13 INFO  : Registering command handlers for Vitis TCF services
15:09:56 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Xilinx\projects\CR_AES128_Proj\MB_DMA_AES128_C\temp_xsdb_launch_script.tcl
15:09:58 INFO  : XSCT server has started successfully.
15:09:58 INFO  : plnx-install-location is set to ''
15:09:58 INFO  : Successfully done setting XSCT server connection channel  
15:09:58 INFO  : Successfully done setting workspace for the tool. 
15:09:59 INFO  : Platform repository initialization has completed.
15:09:59 INFO  : Successfully done query RDI_DATADIR 
15:10:00 INFO  : Registering command handlers for Vitis TCF services
15:10:11 INFO  : Result from executing command 'getProjects': mb_dma_aes128
15:10:11 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm
15:10:12 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
15:10:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:20 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
15:10:20 INFO  : 'jtag frequency' command is executed.
15:10:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
15:10:23 INFO  : Device configured successfully with "C:/Xilinx/projects/CR_AES128_Proj/MB_DMA_AES128_C/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
15:10:24 INFO  : Context for processor 'microblaze_0' is selected.
15:10:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
15:10:24 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:10:24 INFO  : Context for processor 'microblaze_0' is selected.
15:10:24 INFO  : System reset is completed.
15:10:27 INFO  : 'after 3000' command is executed.
15:10:28 INFO  : Context for processor 'microblaze_0' is selected.
15:10:29 INFO  : The application 'C:/Xilinx/projects/CR_AES128_Proj/MB_DMA_AES128_C/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
15:10:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Xilinx/projects/CR_AES128_Proj/MB_DMA_AES128_C/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Xilinx/projects/CR_AES128_Proj/MB_DMA_AES128_C/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

15:10:29 INFO  : Context for processor 'microblaze_0' is selected.
15:10:29 INFO  : 'con' command is executed.
15:10:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:10:29 INFO  : Launch script is exported to file 'C:\Xilinx\projects\CR_AES128_Proj\MB_DMA_AES128_C\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
15:10:42 INFO  : Result from executing command 'getProjects': mb_dma_aes128
15:10:42 INFO  : Result from executing command 'getPlatforms': mb_dma_aes128|C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm;mb_dma_aes128|C:/Xilinx/projects/CR_AES128_Proj/MB_DMA_AES128_C/mb_dma_aes128/export/mb_dma_aes128/mb_dma_aes128.xpfm
15:10:42 INFO  : Checking for BSP changes to sync application flags for project 'aes128_proj'...
15:10:46 INFO  : Disconnected from the channel tcfchan#3.
15:10:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:46 INFO  : Jtag cable 'Digilent Nexys4 210274504963A' is selected.
15:10:46 INFO  : 'jtag frequency' command is executed.
15:10:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}' command is executed.
15:10:48 INFO  : Device configured successfully with "C:/Xilinx/projects/CR_AES128_Proj/MB_DMA_AES128_C/aes128_proj/_ide/bitstream/mb_design_wrapper.bit"
15:10:48 INFO  : Context for processor 'microblaze_0' is selected.
15:10:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa'.
15:10:48 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:10:48 INFO  : Context for processor 'microblaze_0' is selected.
15:10:48 INFO  : System reset is completed.
15:10:51 INFO  : 'after 3000' command is executed.
15:10:52 INFO  : Context for processor 'microblaze_0' is selected.
15:10:52 INFO  : The application 'C:/Xilinx/projects/CR_AES128_Proj/MB_DMA_AES128_C/aes128_proj/Debug/aes128_proj.elf' is downloaded to processor 'microblaze_0'.
15:10:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Nexys4 210274504963A" && level==0 && jtag_device_ctx=="jsn-Nexys4-210274504963A-13631093-0"}
fpga -file C:/Xilinx/projects/CR_AES128_Proj/MB_DMA_AES128_C/aes128_proj/_ide/bitstream/mb_design_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/euric/Vitis_Workspace/mb_dma_aes128/export/mb_dma_aes128/hw/mb_design_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Xilinx/projects/CR_AES128_Proj/MB_DMA_AES128_C/aes128_proj/Debug/aes128_proj.elf
----------------End of Script----------------

15:10:52 INFO  : Context for processor 'microblaze_0' is selected.
15:10:52 INFO  : 'con' command is executed.
15:10:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:10:52 INFO  : Launch script is exported to file 'C:\Xilinx\projects\CR_AES128_Proj\MB_DMA_AES128_C\aes128_proj_system\_ide\scripts\systemdebugger_aes128_proj_system_standalone.tcl'
15:11:30 INFO  : Disconnected from the channel tcfchan#6.
