\subsection{arch Architecture Reference}
\label{classsingl__clk__with__ref__test_1_1arch}\index{arch@{arch}}


Collaboration diagram for arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=182pt]{d9/dc4/classsingl__clk__with__ref__test_1_1arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+391}{\bfseries  ( {\bfseries {\bfseries {\bf current\+\_\+state}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+392}{\bfseries  ( {\bfseries {\bfseries {\bf current\+\_\+state}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+393}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf refclk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf fsm\+\_\+f}{\bfseries  ( {\bfseries {\bfseries {\bf refclk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf fsm}{\bfseries  ( {\bfseries {\bfseries {\bf current\+\_\+state}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf test\+\_\+en\+\_\+reg}} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf cnt\+\_\+ref\+\_\+clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+394}{\bfseries  ( {\bfseries {\bfseries {\bf current\+\_\+state}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+395}{\bfseries  ( {\bfseries {\bfseries {\bf test\+\_\+en}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk0}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Types}
 \begin{DoxyCompactItemize}
\item 
{\bfseries {\bf state\+\_\+type}{\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{idle}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{count}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{count\+\_\+end}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf cnt\+\_\+ref\+\_\+clk} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{23} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf cnt\+\_\+ref\+\_\+clk\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf cnt\+\_\+clk0} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{23} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf cnt\+\_\+clk\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf test\+\_\+en\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf cnt\+\_\+clk0\+\_\+en\+\_\+reg0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf cnt\+\_\+clk0\+\_\+en\+\_\+reg1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf current\+\_\+state} {\bfseries {\bfseries {\bf state\+\_\+type}} \textcolor{vhdlchar}{ }} 
\item 
{\bf next\+\_\+state} {\bfseries {\bfseries {\bf state\+\_\+type}} \textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 33} of file {\bf singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.



\subsubsection{Member Function Documentation}
\index{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!fsm@{fsm}}
\index{fsm@{fsm}!singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{fsmcurrent\+\_\+state,test\+\_\+en\+\_\+reg(1),cnt\+\_\+ref\+\_\+clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} fsm(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf current\+\_\+state}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf test\+\_\+en\+\_\+reg}} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf cnt\+\_\+ref\+\_\+clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classsingl__clk__with__ref__test_1_1arch_aa239ea13151327d8aa904dd42ce79c31}


Definition at line {\bf 108} of file {\bf singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!fsm\+\_\+f@{fsm\+\_\+f}}
\index{fsm\+\_\+f@{fsm\+\_\+f}!singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{fsm\+\_\+frefclk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} fsm\+\_\+f(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf refclk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classsingl__clk__with__ref__test_1_1arch_ae842ed0b9878601eabcb2ff7e2595bfb}


Definition at line {\bf 93} of file {\bf singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+391@{P\+R\+O\+C\+E\+S\+S\+\_\+391}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+391@{P\+R\+O\+C\+E\+S\+S\+\_\+391}!singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+391current\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+391(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf current\+\_\+state}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classsingl__clk__with__ref__test_1_1arch_ac6279590b0fd702108c128c53fb8f67c}


Definition at line {\bf 54} of file {\bf singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+392@{P\+R\+O\+C\+E\+S\+S\+\_\+392}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+392@{P\+R\+O\+C\+E\+S\+S\+\_\+392}!singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+392current\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+392(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf current\+\_\+state}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classsingl__clk__with__ref__test_1_1arch_ad36e3bbf3f8263f75274c9bb0e150dd3}


Definition at line {\bf 65} of file {\bf singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+393@{P\+R\+O\+C\+E\+S\+S\+\_\+393}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+393@{P\+R\+O\+C\+E\+S\+S\+\_\+393}!singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+393reset\+\_\+n,refclk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+393(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf refclk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classsingl__clk__with__ref__test_1_1arch_aad542ad628744b7b9a982f0e5a9306dc}


Definition at line {\bf 76} of file {\bf singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+394@{P\+R\+O\+C\+E\+S\+S\+\_\+394}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+394@{P\+R\+O\+C\+E\+S\+S\+\_\+394}!singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+394current\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+394(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf current\+\_\+state}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classsingl__clk__with__ref__test_1_1arch_a778cd50a75f78ae98bb598d94f6c8186}


Definition at line {\bf 140} of file {\bf singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+395@{P\+R\+O\+C\+E\+S\+S\+\_\+395}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+395@{P\+R\+O\+C\+E\+S\+S\+\_\+395}!singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+395test\+\_\+en,clk0}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+395(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf test\+\_\+en}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk0}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classsingl__clk__with__ref__test_1_1arch_a34da5bc5b131c96198c4fe0428dfc347}


Definition at line {\bf 151} of file {\bf singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.



\subsubsection{Member Data Documentation}
\index{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!cnt\+\_\+clk0@{cnt\+\_\+clk0}}
\index{cnt\+\_\+clk0@{cnt\+\_\+clk0}!singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{cnt\+\_\+clk0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cnt\+\_\+clk0} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{23} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsingl__clk__with__ref__test_1_1arch_ad798677eec02aed295d357304f9d1abe}


Definition at line {\bf 37} of file {\bf singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!cnt\+\_\+clk0\+\_\+en\+\_\+reg0@{cnt\+\_\+clk0\+\_\+en\+\_\+reg0}}
\index{cnt\+\_\+clk0\+\_\+en\+\_\+reg0@{cnt\+\_\+clk0\+\_\+en\+\_\+reg0}!singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{cnt\+\_\+clk0\+\_\+en\+\_\+reg0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cnt\+\_\+clk0\+\_\+en\+\_\+reg0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsingl__clk__with__ref__test_1_1arch_a67af2a847ba2fc265cc21c1f662a14ca}


Definition at line {\bf 41} of file {\bf singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!cnt\+\_\+clk0\+\_\+en\+\_\+reg1@{cnt\+\_\+clk0\+\_\+en\+\_\+reg1}}
\index{cnt\+\_\+clk0\+\_\+en\+\_\+reg1@{cnt\+\_\+clk0\+\_\+en\+\_\+reg1}!singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{cnt\+\_\+clk0\+\_\+en\+\_\+reg1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cnt\+\_\+clk0\+\_\+en\+\_\+reg1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsingl__clk__with__ref__test_1_1arch_ace1c1063e7b16b7dfb1f709577bc0629}


Definition at line {\bf 41} of file {\bf singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!cnt\+\_\+clk\+\_\+en@{cnt\+\_\+clk\+\_\+en}}
\index{cnt\+\_\+clk\+\_\+en@{cnt\+\_\+clk\+\_\+en}!singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{cnt\+\_\+clk\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cnt\+\_\+clk\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsingl__clk__with__ref__test_1_1arch_a2c35500e3dd9e2cdc4da6427cb663501}


Definition at line {\bf 38} of file {\bf singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!cnt\+\_\+ref\+\_\+clk@{cnt\+\_\+ref\+\_\+clk}}
\index{cnt\+\_\+ref\+\_\+clk@{cnt\+\_\+ref\+\_\+clk}!singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{cnt\+\_\+ref\+\_\+clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cnt\+\_\+ref\+\_\+clk} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{23} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsingl__clk__with__ref__test_1_1arch_acfc10f9a49ac97fb8b41b671f242df1d}


Definition at line {\bf 35} of file {\bf singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!cnt\+\_\+ref\+\_\+clk\+\_\+en@{cnt\+\_\+ref\+\_\+clk\+\_\+en}}
\index{cnt\+\_\+ref\+\_\+clk\+\_\+en@{cnt\+\_\+ref\+\_\+clk\+\_\+en}!singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{cnt\+\_\+ref\+\_\+clk\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cnt\+\_\+ref\+\_\+clk\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsingl__clk__with__ref__test_1_1arch_a396e09be5ef61136d0ce6c047a32ab4b}


Definition at line {\bf 36} of file {\bf singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!current\+\_\+state@{current\+\_\+state}}
\index{current\+\_\+state@{current\+\_\+state}!singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{current\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf current\+\_\+state} {\bfseries {\bfseries {\bf state\+\_\+type}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsingl__clk__with__ref__test_1_1arch_a7ede5b91aac1f3d1b2a884a5e191d554}


Definition at line {\bf 46} of file {\bf singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!next\+\_\+state@{next\+\_\+state}}
\index{next\+\_\+state@{next\+\_\+state}!singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{next\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf next\+\_\+state} {\bfseries {\bfseries {\bf state\+\_\+type}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsingl__clk__with__ref__test_1_1arch_a7b92f98d060e763f3dd6fa727ddb03d8}


Definition at line {\bf 46} of file {\bf singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!state\+\_\+type@{state\+\_\+type}}
\index{state\+\_\+type@{state\+\_\+type}!singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{state\+\_\+type}]{\setlength{\rightskip}{0pt plus 5cm}{\bf state\+\_\+type} {\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{idle}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{count}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{count\+\_\+end}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}\label{classsingl__clk__with__ref__test_1_1arch_a5d63eac905ea5dbf6baaf64e5d8569d5}


Definition at line {\bf 44} of file {\bf singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}!test\+\_\+en\+\_\+reg@{test\+\_\+en\+\_\+reg}}
\index{test\+\_\+en\+\_\+reg@{test\+\_\+en\+\_\+reg}!singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test\+::arch}}
\paragraph[{test\+\_\+en\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf test\+\_\+en\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsingl__clk__with__ref__test_1_1arch_a46a04c6cb1df7ed695c88bb6f815c26f}


Definition at line {\bf 39} of file {\bf singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/self\+\_\+test/{\bf singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}\end{DoxyCompactItemize}
