# Fri Jan 25 10:36:18 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 149MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 160MB peak: 176MB)

@W: BN132 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/aes128/src/aes128.v":26:4:26:9|Removing instance aes128_0.k0[16] because it is equivalent to instance aes128_0.k0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/aes128/src/aes128.v":26:4:26:9|Removing instance aes128_0.k0[32] because it is equivalent to instance aes128_0.k0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/aes128/src/aes128.v":26:4:26:9|Removing instance aes128_0.k0[48] because it is equivalent to instance aes128_0.k0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/aes128/src/aes128.v":26:4:26:9|Removing instance aes128_0.k0[64] because it is equivalent to instance aes128_0.k0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/aes128/src/aes128.v":26:4:26:9|Removing instance aes128_0.k0[80] because it is equivalent to instance aes128_0.k0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/aes128/src/aes128.v":26:4:26:9|Removing instance aes128_0.k0[96] because it is equivalent to instance aes128_0.k0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/aes128/src/aes128.v":26:4:26:9|Removing instance aes128_0.k0[112] because it is equivalent to instance aes128_0.k0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/aes128/src/aes128.v":26:4:26:9|Removing instance aes128_0.s0[64] because it is equivalent to instance aes128_0.k0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/aes128/src/aes128.v":26:4:26:9|Removing instance aes128_0.s0[80] because it is equivalent to instance aes128_0.k0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/aes128/src/aes128.v":26:4:26:9|Removing instance aes128_0.s0[96] because it is equivalent to instance aes128_0.k0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine cstate[7:0] (in view: work.encoder(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":240:3:240:8|Found counter in view:work.decoder_0(verilog) instance rd_mem_counter[9:0] 
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":230:3:230:8|Found counter in view:work.decoder_0(verilog) instance wr_mem_counter[9:0] 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_1.mem (in view: work.decoder_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_0.mem (in view: work.decoder_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_D.mem[7:0] (in view: work.decoder_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_C.mem[7:0] (in view: work.decoder_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_B.mem[7:0] (in view: work.decoder_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_A.mem[7:0] (in view: work.decoder_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine pstate[7:0] (in view: work.tbu_1_0(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_0(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":240:3:240:8|Found counter in view:work.decoder_1(verilog) instance rd_mem_counter[9:0] 
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":230:3:230:8|Found counter in view:work.decoder_1(verilog) instance wr_mem_counter[9:0] 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_1.mem (in view: work.decoder_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_0.mem (in view: work.decoder_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_D.mem[7:0] (in view: work.decoder_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_C.mem[7:0] (in view: work.decoder_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_B.mem[7:0] (in view: work.decoder_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_A.mem[7:0] (in view: work.decoder_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine pstate[7:0] (in view: work.tbu_1_1(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_1(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":240:3:240:8|Found counter in view:work.decoder_2(verilog) instance rd_mem_counter[9:0] 
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":230:3:230:8|Found counter in view:work.decoder_2(verilog) instance wr_mem_counter[9:0] 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_1.mem (in view: work.decoder_2(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_0.mem (in view: work.decoder_2(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_D.mem[7:0] (in view: work.decoder_2(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_C.mem[7:0] (in view: work.decoder_2(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_B.mem[7:0] (in view: work.decoder_2(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_A.mem[7:0] (in view: work.decoder_2(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine pstate[7:0] (in view: work.tbu_1_2(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_2(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":240:3:240:8|Found counter in view:work.decoder_3(verilog) instance rd_mem_counter[9:0] 
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":230:3:230:8|Found counter in view:work.decoder_3(verilog) instance wr_mem_counter[9:0] 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_1.mem (in view: work.decoder_3(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_0.mem (in view: work.decoder_3(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_D.mem[7:0] (in view: work.decoder_3(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_D.mem[7:0] to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_C.mem[7:0] (in view: work.decoder_3(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_C.mem[7:0] to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_B.mem[7:0] (in view: work.decoder_3(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_B.mem[7:0] to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_A.mem[7:0] (in view: work.decoder_3(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_A.mem[7:0] to block RAM -- no available block RAM resources. 
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_D.mem[7:0] (in view: work.decoder_3(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_C.mem[7:0] (in view: work.decoder_3(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_B.mem[7:0] (in view: work.decoder_3(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_A.mem[7:0] (in view: work.decoder_3(verilog)) is 1024 words by 8 bits.
Encoding state machine pstate[7:0] (in view: work.tbu_1_3(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_3(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":240:3:240:8|Found counter in view:work.decoder_4(verilog) instance rd_mem_counter[9:0] 
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":230:3:230:8|Found counter in view:work.decoder_4(verilog) instance wr_mem_counter[9:0] 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_1.mem (in view: work.decoder_4(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|Unable to map disp_mem_1.mem to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_0.mem (in view: work.decoder_4(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|Unable to map disp_mem_0.mem to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_D.mem[7:0] (in view: work.decoder_4(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_D.mem[7:0] to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_C.mem[7:0] (in view: work.decoder_4(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_C.mem[7:0] to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_B.mem[7:0] (in view: work.decoder_4(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_B.mem[7:0] to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_A.mem[7:0] (in view: work.decoder_4(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_A.mem[7:0] to block RAM -- no available block RAM resources. 
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_1.mem (in view: work.decoder_4(verilog)) is 1024 words by 1 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_0.mem (in view: work.decoder_4(verilog)) is 1024 words by 1 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_D.mem[7:0] (in view: work.decoder_4(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_C.mem[7:0] (in view: work.decoder_4(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_B.mem[7:0] (in view: work.decoder_4(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_A.mem[7:0] (in view: work.decoder_4(verilog)) is 1024 words by 8 bits.
Encoding state machine pstate[7:0] (in view: work.tbu_1_4(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_4(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":240:3:240:8|Found counter in view:work.decoder_5(verilog) instance rd_mem_counter[9:0] 
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":230:3:230:8|Found counter in view:work.decoder_5(verilog) instance wr_mem_counter[9:0] 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_1.mem (in view: work.decoder_5(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|Unable to map disp_mem_1.mem to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_0.mem (in view: work.decoder_5(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|Unable to map disp_mem_0.mem to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_D.mem[7:0] (in view: work.decoder_5(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_D.mem[7:0] to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_C.mem[7:0] (in view: work.decoder_5(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_C.mem[7:0] to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_B.mem[7:0] (in view: work.decoder_5(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_B.mem[7:0] to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_A.mem[7:0] (in view: work.decoder_5(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_A.mem[7:0] to block RAM -- no available block RAM resources. 
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_1.mem (in view: work.decoder_5(verilog)) is 1024 words by 1 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_0.mem (in view: work.decoder_5(verilog)) is 1024 words by 1 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_D.mem[7:0] (in view: work.decoder_5(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_C.mem[7:0] (in view: work.decoder_5(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_B.mem[7:0] (in view: work.decoder_5(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_A.mem[7:0] (in view: work.decoder_5(verilog)) is 1024 words by 8 bits.
Encoding state machine pstate[7:0] (in view: work.tbu_1_5(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_5(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":240:3:240:8|Found counter in view:work.decoder_6(verilog) instance rd_mem_counter[9:0] 
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":230:3:230:8|Found counter in view:work.decoder_6(verilog) instance wr_mem_counter[9:0] 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_1.mem (in view: work.decoder_6(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|Unable to map disp_mem_1.mem to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_0.mem (in view: work.decoder_6(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|Unable to map disp_mem_0.mem to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_D.mem[7:0] (in view: work.decoder_6(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_D.mem[7:0] to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_C.mem[7:0] (in view: work.decoder_6(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_C.mem[7:0] to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_B.mem[7:0] (in view: work.decoder_6(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_B.mem[7:0] to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_A.mem[7:0] (in view: work.decoder_6(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_A.mem[7:0] to block RAM -- no available block RAM resources. 
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_1.mem (in view: work.decoder_6(verilog)) is 1024 words by 1 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_0.mem (in view: work.decoder_6(verilog)) is 1024 words by 1 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_D.mem[7:0] (in view: work.decoder_6(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_C.mem[7:0] (in view: work.decoder_6(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_B.mem[7:0] (in view: work.decoder_6(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_A.mem[7:0] (in view: work.decoder_6(verilog)) is 1024 words by 8 bits.
Encoding state machine pstate[7:0] (in view: work.tbu_1_6(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_6(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":240:3:240:8|Found counter in view:work.decoder_7(verilog) instance rd_mem_counter[9:0] 
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":230:3:230:8|Found counter in view:work.decoder_7(verilog) instance wr_mem_counter[9:0] 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_1.mem (in view: work.decoder_7(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|Unable to map disp_mem_1.mem to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_0.mem (in view: work.decoder_7(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|Unable to map disp_mem_0.mem to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_D.mem[7:0] (in view: work.decoder_7(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_D.mem[7:0] to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_C.mem[7:0] (in view: work.decoder_7(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_C.mem[7:0] to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_B.mem[7:0] (in view: work.decoder_7(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_B.mem[7:0] to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_A.mem[7:0] (in view: work.decoder_7(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_A.mem[7:0] to block RAM -- no available block RAM resources. 
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_1.mem (in view: work.decoder_7(verilog)) is 1024 words by 1 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_0.mem (in view: work.decoder_7(verilog)) is 1024 words by 1 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_D.mem[7:0] (in view: work.decoder_7(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_C.mem[7:0] (in view: work.decoder_7(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_B.mem[7:0] (in view: work.decoder_7(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_A.mem[7:0] (in view: work.decoder_7(verilog)) is 1024 words by 8 bits.
Encoding state machine pstate[7:0] (in view: work.tbu_1_7(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_7(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":240:3:240:8|Found counter in view:work.decoder_8(verilog) instance rd_mem_counter[9:0] 
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":230:3:230:8|Found counter in view:work.decoder_8(verilog) instance wr_mem_counter[9:0] 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_1.mem (in view: work.decoder_8(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|Unable to map disp_mem_1.mem to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_0.mem (in view: work.decoder_8(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|Unable to map disp_mem_0.mem to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_D.mem[7:0] (in view: work.decoder_8(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_D.mem[7:0] to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_C.mem[7:0] (in view: work.decoder_8(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_C.mem[7:0] to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_B.mem[7:0] (in view: work.decoder_8(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_B.mem[7:0] to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_A.mem[7:0] (in view: work.decoder_8(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_A.mem[7:0] to block RAM -- no available block RAM resources. 
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_1.mem (in view: work.decoder_8(verilog)) is 1024 words by 1 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_0.mem (in view: work.decoder_8(verilog)) is 1024 words by 1 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_D.mem[7:0] (in view: work.decoder_8(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_C.mem[7:0] (in view: work.decoder_8(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_B.mem[7:0] (in view: work.decoder_8(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_A.mem[7:0] (in view: work.decoder_8(verilog)) is 1024 words by 8 bits.
Encoding state machine pstate[7:0] (in view: work.tbu_1_8(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_8(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":240:3:240:8|Found counter in view:work.decoder_9(verilog) instance rd_mem_counter[9:0] 
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":230:3:230:8|Found counter in view:work.decoder_9(verilog) instance wr_mem_counter[9:0] 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_1.mem (in view: work.decoder_9(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|Unable to map disp_mem_1.mem to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_0.mem (in view: work.decoder_9(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|Unable to map disp_mem_0.mem to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_D.mem[7:0] (in view: work.decoder_9(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_D.mem[7:0] to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_C.mem[7:0] (in view: work.decoder_9(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_C.mem[7:0] to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_B.mem[7:0] (in view: work.decoder_9(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_B.mem[7:0] to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_A.mem[7:0] (in view: work.decoder_9(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_A.mem[7:0] to block RAM -- no available block RAM resources. 
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_1.mem (in view: work.decoder_9(verilog)) is 1024 words by 1 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_0.mem (in view: work.decoder_9(verilog)) is 1024 words by 1 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_D.mem[7:0] (in view: work.decoder_9(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_C.mem[7:0] (in view: work.decoder_9(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_B.mem[7:0] (in view: work.decoder_9(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_A.mem[7:0] (in view: work.decoder_9(verilog)) is 1024 words by 8 bits.
Encoding state machine pstate[7:0] (in view: work.tbu_1_9(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_9(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":240:3:240:8|Found counter in view:work.decoder_10(verilog) instance rd_mem_counter[9:0] 
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":230:3:230:8|Found counter in view:work.decoder_10(verilog) instance wr_mem_counter[9:0] 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_1.mem (in view: work.decoder_10(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|Unable to map disp_mem_1.mem to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_0.mem (in view: work.decoder_10(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|Unable to map disp_mem_0.mem to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_D.mem[7:0] (in view: work.decoder_10(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_D.mem[7:0] to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_C.mem[7:0] (in view: work.decoder_10(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_C.mem[7:0] to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_B.mem[7:0] (in view: work.decoder_10(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_B.mem[7:0] to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_A.mem[7:0] (in view: work.decoder_10(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_A.mem[7:0] to block RAM -- no available block RAM resources. 
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_1.mem (in view: work.decoder_10(verilog)) is 1024 words by 1 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_0.mem (in view: work.decoder_10(verilog)) is 1024 words by 1 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_D.mem[7:0] (in view: work.decoder_10(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_C.mem[7:0] (in view: work.decoder_10(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_B.mem[7:0] (in view: work.decoder_10(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_A.mem[7:0] (in view: work.decoder_10(verilog)) is 1024 words by 8 bits.
Encoding state machine pstate[7:0] (in view: work.tbu_1_10(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_10(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":240:3:240:8|Found counter in view:work.decoder_11(verilog) instance rd_mem_counter[9:0] 
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":230:3:230:8|Found counter in view:work.decoder_11(verilog) instance wr_mem_counter[9:0] 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_1.mem (in view: work.decoder_11(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|Unable to map disp_mem_1.mem to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_0.mem (in view: work.decoder_11(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|Unable to map disp_mem_0.mem to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_D.mem[7:0] (in view: work.decoder_11(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_D.mem[7:0] to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_C.mem[7:0] (in view: work.decoder_11(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_C.mem[7:0] to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_B.mem[7:0] (in view: work.decoder_11(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_B.mem[7:0] to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_A.mem[7:0] (in view: work.decoder_11(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_A.mem[7:0] to block RAM -- no available block RAM resources. 
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_1.mem (in view: work.decoder_11(verilog)) is 1024 words by 1 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_0.mem (in view: work.decoder_11(verilog)) is 1024 words by 1 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_D.mem[7:0] (in view: work.decoder_11(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_C.mem[7:0] (in view: work.decoder_11(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_B.mem[7:0] (in view: work.decoder_11(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_A.mem[7:0] (in view: work.decoder_11(verilog)) is 1024 words by 8 bits.
Encoding state machine pstate[7:0] (in view: work.tbu_1_11(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_11(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":240:3:240:8|Found counter in view:work.decoder_12(verilog) instance rd_mem_counter[9:0] 
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":230:3:230:8|Found counter in view:work.decoder_12(verilog) instance wr_mem_counter[9:0] 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_1.mem (in view: work.decoder_12(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|Unable to map disp_mem_1.mem to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_0.mem (in view: work.decoder_12(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|Unable to map disp_mem_0.mem to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_D.mem[7:0] (in view: work.decoder_12(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_D.mem[7:0] to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_C.mem[7:0] (in view: work.decoder_12(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_C.mem[7:0] to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_B.mem[7:0] (in view: work.decoder_12(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_B.mem[7:0] to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_A.mem[7:0] (in view: work.decoder_12(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_A.mem[7:0] to block RAM -- no available block RAM resources. 
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_1.mem (in view: work.decoder_12(verilog)) is 1024 words by 1 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_0.mem (in view: work.decoder_12(verilog)) is 1024 words by 1 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_D.mem[7:0] (in view: work.decoder_12(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_C.mem[7:0] (in view: work.decoder_12(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_B.mem[7:0] (in view: work.decoder_12(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_A.mem[7:0] (in view: work.decoder_12(verilog)) is 1024 words by 8 bits.
Encoding state machine pstate[7:0] (in view: work.tbu_1_12(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_12(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":240:3:240:8|Found counter in view:work.decoder_13(verilog) instance rd_mem_counter[9:0] 
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":230:3:230:8|Found counter in view:work.decoder_13(verilog) instance wr_mem_counter[9:0] 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_1.mem (in view: work.decoder_13(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|Unable to map disp_mem_1.mem to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_0.mem (in view: work.decoder_13(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|Unable to map disp_mem_0.mem to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_D.mem[7:0] (in view: work.decoder_13(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_D.mem[7:0] to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_C.mem[7:0] (in view: work.decoder_13(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_C.mem[7:0] to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_B.mem[7:0] (in view: work.decoder_13(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_B.mem[7:0] to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_A.mem[7:0] (in view: work.decoder_13(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_A.mem[7:0] to block RAM -- no available block RAM resources. 
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_1.mem (in view: work.decoder_13(verilog)) is 1024 words by 1 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_0.mem (in view: work.decoder_13(verilog)) is 1024 words by 1 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_D.mem[7:0] (in view: work.decoder_13(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_C.mem[7:0] (in view: work.decoder_13(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_B.mem[7:0] (in view: work.decoder_13(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_A.mem[7:0] (in view: work.decoder_13(verilog)) is 1024 words by 8 bits.
Encoding state machine pstate[7:0] (in view: work.tbu_1_13(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_13(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":240:3:240:8|Found counter in view:work.decoder_14(verilog) instance rd_mem_counter[9:0] 
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":230:3:230:8|Found counter in view:work.decoder_14(verilog) instance wr_mem_counter[9:0] 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_1.mem (in view: work.decoder_14(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|Unable to map disp_mem_1.mem to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_0.mem (in view: work.decoder_14(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|Unable to map disp_mem_0.mem to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_D.mem[7:0] (in view: work.decoder_14(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_D.mem[7:0] to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_C.mem[7:0] (in view: work.decoder_14(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_C.mem[7:0] to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_B.mem[7:0] (in view: work.decoder_14(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_B.mem[7:0] to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_A.mem[7:0] (in view: work.decoder_14(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_A.mem[7:0] to block RAM -- no available block RAM resources. 
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_1.mem (in view: work.decoder_14(verilog)) is 1024 words by 1 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_0.mem (in view: work.decoder_14(verilog)) is 1024 words by 1 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_D.mem[7:0] (in view: work.decoder_14(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_C.mem[7:0] (in view: work.decoder_14(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_B.mem[7:0] (in view: work.decoder_14(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_A.mem[7:0] (in view: work.decoder_14(verilog)) is 1024 words by 8 bits.
Encoding state machine pstate[7:0] (in view: work.tbu_1_14(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_14(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":240:3:240:8|Found counter in view:work.decoder_15(verilog) instance rd_mem_counter[9:0] 
@N: MO231 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/decoder.v":230:3:230:8|Found counter in view:work.decoder_15(verilog) instance wr_mem_counter[9:0] 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_1.mem (in view: work.decoder_15(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|Unable to map disp_mem_1.mem to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_0.mem (in view: work.decoder_15(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|Unable to map disp_mem_0.mem to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_D.mem[7:0] (in view: work.decoder_15(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_D.mem[7:0] to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_C.mem[7:0] (in view: work.decoder_15(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_C.mem[7:0] to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_B.mem[7:0] (in view: work.decoder_15(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_B.mem[7:0] to block RAM -- no available block RAM resources. 
@W: FX107 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_A.mem[7:0] (in view: work.decoder_15(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX975 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|Unable to map trelis_mem_A.mem[7:0] to block RAM -- no available block RAM resources. 
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_1.mem (in view: work.decoder_15(verilog)) is 1024 words by 1 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_1x1024.v":19:3:19:8|RAM disp_mem_0.mem (in view: work.decoder_15(verilog)) is 1024 words by 1 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_D.mem[7:0] (in view: work.decoder_15(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_C.mem[7:0] (in view: work.decoder_15(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_B.mem[7:0] (in view: work.decoder_15(verilog)) is 1024 words by 8 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/imports/opencores/viterbi_tx_rx/src/mem_8x1024.v":20:3:20:8|RAM trelis_mem_A.mem[7:0] (in view: work.decoder_15(verilog)) is 1024 words by 8 bits.
Encoding state machine pstate[7:0] (in view: work.tbu_1_15(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine pstate[7:0] (in view: work.tbu_0_15(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: MF794 |RAM disp_mem_1.mem required 80 registers during mapping 
@N: MF794 |RAM trelis_mem_D.mem[7:0] required 450680 registers during mapping 
@E: MF274 :"/home/elicahill/icemachine/examples/ipassurance_designs/aes128_base.srcs/sources_1/new/top.v":23:7:23:9|The number of registers used to synthesize RAMs in 'view:work.top(verilog)' (450760) is larger than the total number of registers available on the chip ice40hx8kct256 (7680).
Process took 0h:00m:50s realtime, 0h:00m:50s cputime
# Fri Jan 25 10:37:08 2019

###########################################################]
