# Booth_multiplier
Designed a signed 8-bit sequential multiplier using Boothâ€™s algorithm in Verilog. The system uses a state machine and arithmetic right shifts to compute a 16-bit signed product over 8 cycles. Includes a testbench for validation with multiple signed input cases.
