// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

//
// This file contains Slow Corner delays for the design using part EP4CE10F17C8,
// with speed grade 8, core voltage 1.2VmV, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "OV5640")
  (DATE "12/05/2023 20:51:21")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition")
  (DIVIDER .)
  (TIMESCALE 1 ns)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Camera_XCLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.363:1.363:1.363) (1.337:1.337:1.337))
        (IOPATH i o (3.032:3.032:3.032) (2.912:2.912:2.912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Camera_Rst_n\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.696:1.696:1.696) (1.609:1.609:1.609))
        (IOPATH i o (3.042:3.042:3.042) (2.922:2.922:2.922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Camera_sclk\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2.563:2.563:2.563) (2.417:2.417:2.417))
        (IOPATH i o (3.062:3.062:3.062) (2.942:2.942:2.942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_RGB\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.523:1.523:1.523) (1.422:1.422:1.422))
        (IOPATH i o (3.105:3.105:3.105) (2.987:2.987:2.987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_RGB\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.161:1.161:1.161) (1.082:1.082:1.082))
        (IOPATH i o (2.926:2.926:2.926) (2.822:2.822:2.822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_RGB\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.142:1.142:1.142) (1.082:1.082:1.082))
        (IOPATH i o (3.105:3.105:3.105) (2.987:2.987:2.987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_RGB\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.485:1.485:1.485) (1.382:1.382:1.382))
        (IOPATH i o (3.095:3.095:3.095) (2.977:2.977:2.977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_RGB\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.52:1.52:1.52) (1.413:1.413:1.413))
        (IOPATH i o (3.105:3.105:3.105) (2.987:2.987:2.987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_RGB\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.474:1.474:1.474) (1.377:1.377:1.377))
        (IOPATH i o (3.125:3.125:3.125) (3.007:3.007:3.007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_RGB\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.228:1.228:1.228) (1.2:1.2:1.2))
        (IOPATH i o (5.158:5.158:5.158) (4.705:4.705:4.705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_RGB\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.709:1.709:1.709) (1.574:1.574:1.574))
        (IOPATH i o (2.946:2.946:2.946) (2.842:2.842:2.842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_RGB\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.467:1.467:1.467) (1.376:1.376:1.376))
        (IOPATH i o (2.936:2.936:2.936) (2.832:2.832:2.832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_RGB\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.738:1.738:1.738) (1.608:1.608:1.608))
        (IOPATH i o (2.946:2.946:2.946) (2.842:2.842:2.842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_RGB\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.757:1.757:1.757) (1.627:1.627:1.627))
        (IOPATH i o (2.926:2.926:2.926) (2.822:2.822:2.822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_RGB\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2.01:2.01:2.01) (1.861:1.861:1.861))
        (IOPATH i o (2.926:2.926:2.926) (2.822:2.822:2.822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_RGB\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.936:1.936:1.936) (1.808:1.808:1.808))
        (IOPATH i o (2.966:2.966:2.966) (2.862:2.862:2.862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_RGB\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.485:1.485:1.485) (1.413:1.413:1.413))
        (IOPATH i o (3.125:3.125:3.125) (3.007:3.007:3.007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_RGB\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.516:1.516:1.516) (1.413:1.413:1.413))
        (IOPATH i o (3.125:3.125:3.125) (3.007:3.007:3.007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_RGB\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.217:1.217:1.217) (1.191:1.191:1.191))
        (IOPATH i o (3.125:3.125:3.125) (3.007:3.007:3.007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_VS\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.137:1.137:1.137) (1.072:1.072:1.072))
        (IOPATH i o (3.095:3.095:3.095) (2.977:2.977:2.977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_HS\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (0.496:0.496:0.496) (0.498:0.498:0.498))
        (IOPATH i o (2.936:2.936:2.936) (2.832:2.832:2.832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_CLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.294:1.294:1.294) (1.315:1.315:1.315))
        (IOPATH i o (3.095:3.095:3.095) (2.977:2.977:2.977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_DE\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.217:1.217:1.217) (1.149:1.149:1.149))
        (IOPATH i o (2.936:2.936:2.936) (2.832:2.832:2.832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Camera_sdat\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.656:1.656:1.656) (1.69:1.69:1.69))
        (PORT oe (1.859:1.859:1.859) (1.779:1.779:1.779))
        (IOPATH i o (2.922:2.922:2.922) (3.042:3.042:3.042))
        (IOPATH oe o (3.138:3.138:3.138) (2.968:2.968:2.968))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE clk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.749:0.749:0.749) (0.858:0.858:0.858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE clk\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (0.222:0.222:0.222) (0.208:0.208:0.208))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|cnt\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.38:0.38:0.38) (0.473:0.473:0.473))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE rst_n\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.759:0.759:0.759) (0.868:0.868:0.868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE rst_n\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (0.222:0.222:0.222) (0.208:0.208:0.208))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.335:0.335:0.335) (0.424:0.424:0.424))
        (PORT datad (0.336:0.336:0.336) (0.42:0.42:0.42))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.957:0.957:0.957) (0.92:0.92:0.92))
        (PORT datab (0.391:0.391:0.391) (0.507:0.507:0.507))
        (PORT datac (0.248:0.248:0.248) (0.28:0.28:0.28))
        (PORT datad (0.351:0.351:0.351) (0.452:0.452:0.452))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.448:0.448:0.448))
        (IOPATH datab combout (0.44:0.44:0.44) (0.462:0.462:0.462))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector43\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.844:0.844:0.844) (0.841:0.841:0.841))
        (PORT datad (0.869:0.869:0.869) (0.85:0.85:0.85))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|state\.WAIT_RD_DONE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.595:1.595:1.595) (1.631:1.631:1.631))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.661:1.661:1.661) (1.61:1.61:1.61))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector41\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.583:0.583:0.583) (0.63:0.63:0.63))
        (PORT datac (0.837:0.837:0.837) (0.834:0.834:0.834))
        (PORT datad (0.867:0.867:0.867) (0.848:0.848:0.848))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.398:0.398:0.398))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector35\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.582:0.582:0.582) (0.629:0.629:0.629))
        (PORT datab (0.378:0.378:0.378) (0.465:0.465:0.465))
        (PORT datac (0.873:0.873:0.873) (0.862:0.862:0.862))
        (PORT datad (0.344:0.344:0.344) (0.435:0.435:0.435))
        (IOPATH dataa combout (0.421:0.421:0.421) (0.418:0.418:0.418))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector35\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.39:0.39:0.39) (0.484:0.484:0.484))
        (PORT datac (0.841:0.841:0.841) (0.84:0.84:0.84))
        (PORT datad (0.868:0.868:0.868) (0.849:0.849:0.849))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector35\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.644:0.644:0.644) (0.656:0.656:0.656))
        (PORT datab (0.278:0.278:0.278) (0.303:0.303:0.303))
        (PORT datac (0.24:0.24:0.24) (0.267:0.267:0.267))
        (PORT datad (0.543:0.543:0.543) (0.58:0.58:0.58))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.595:1.595:1.595) (1.631:1.631:1.631))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (2.277:2.277:2.277) (2.39:2.39:2.39))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Tx_DATA\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.39:0.39:0.39) (0.485:0.485:0.485))
        (PORT datac (0.869:0.869:0.869) (0.857:0.857:0.857))
        (IOPATH datab combout (0.455:0.455:0.455) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.364:0.364:0.364) (0.464:0.464:0.464))
        (PORT datab (0.361:0.361:0.361) (0.458:0.458:0.458))
        (PORT datac (0.32:0.32:0.32) (0.415:0.415:0.415))
        (PORT datad (0.322:0.322:0.322) (0.41:0.41:0.41))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.882:0.882:0.882) (0.87:0.87:0.87))
        (PORT datab (0.568:0.568:0.568) (0.598:0.598:0.598))
        (PORT datac (0.574:0.574:0.574) (0.593:0.593:0.593))
        (PORT datad (0.562:0.562:0.562) (0.58:0.58:0.58))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.579:0.579:0.579) (0.615:0.615:0.615))
        (PORT datab (0.35:0.35:0.35) (0.439:0.439:0.439))
        (PORT datac (0.311:0.311:0.311) (0.4:0.4:0.4))
        (PORT datad (0.312:0.312:0.312) (0.392:0.392:0.392))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.351:0.351:0.351) (0.447:0.447:0.447))
        (PORT datab (0.53:0.53:0.53) (0.494:0.494:0.494))
        (PORT datac (0.308:0.308:0.308) (0.397:0.397:0.397))
        (PORT datad (0.236:0.236:0.236) (0.254:0.254:0.254))
        (IOPATH dataa combout (0.421:0.421:0.421) (0.418:0.418:0.418))
        (IOPATH datab combout (0.407:0.407:0.407) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.352:0.352:0.352) (0.448:0.448:0.448))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|delay_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.839:0.839:0.839) (0.805:0.805:0.805))
        (PORT datab (0.936:0.936:0.936) (0.868:0.868:0.868))
        (PORT datac (0.263:0.263:0.263) (0.289:0.289:0.289))
        (PORT datad (0.239:0.239:0.239) (0.257:0.257:0.257))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.592:1.592:1.592) (1.627:1.627:1.627))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.657:1.657:1.657) (1.607:1.607:1.607))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.35:0.35:0.35) (0.435:0.435:0.435))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.592:1.592:1.592) (1.627:1.627:1.627))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.657:1.657:1.657) (1.607:1.607:1.607))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.349:0.349:0.349) (0.438:0.438:0.438))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.592:1.592:1.592) (1.627:1.627:1.627))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.657:1.657:1.657) (1.607:1.607:1.607))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.359:0.359:0.359) (0.436:0.436:0.436))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.592:1.592:1.592) (1.627:1.627:1.627))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.657:1.657:1.657) (1.607:1.607:1.607))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.35:0.35:0.35) (0.432:0.432:0.432))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.592:1.592:1.592) (1.627:1.627:1.627))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.657:1.657:1.657) (1.607:1.607:1.607))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.351:0.351:0.351) (0.443:0.443:0.443))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.592:1.592:1.592) (1.627:1.627:1.627))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.657:1.657:1.657) (1.607:1.607:1.607))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.367:0.367:0.367) (0.446:0.446:0.446))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.592:1.592:1.592) (1.627:1.627:1.627))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.657:1.657:1.657) (1.607:1.607:1.607))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.369:0.369:0.369) (0.458:0.458:0.458))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.592:1.592:1.592) (1.627:1.627:1.627))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.657:1.657:1.657) (1.607:1.607:1.607))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.365:0.365:0.365) (0.448:0.448:0.448))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.592:1.592:1.592) (1.627:1.627:1.627))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.657:1.657:1.657) (1.607:1.607:1.607))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.368:0.368:0.368) (0.456:0.456:0.456))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.592:1.592:1.592) (1.627:1.627:1.627))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.657:1.657:1.657) (1.607:1.607:1.607))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.355:0.355:0.355) (0.443:0.443:0.443))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.592:1.592:1.592) (1.627:1.627:1.627))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.657:1.657:1.657) (1.607:1.607:1.607))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.354:0.354:0.354) (0.449:0.449:0.449))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.592:1.592:1.592) (1.627:1.627:1.627))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.657:1.657:1.657) (1.607:1.607:1.607))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.356:0.356:0.356) (0.446:0.446:0.446))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.592:1.592:1.592) (1.627:1.627:1.627))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.657:1.657:1.657) (1.607:1.607:1.607))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.36:0.36:0.36) (0.458:0.458:0.458))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.592:1.592:1.592) (1.627:1.627:1.627))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.657:1.657:1.657) (1.607:1.607:1.607))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.367:0.367:0.367) (0.448:0.448:0.448))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.592:1.592:1.592) (1.627:1.627:1.627))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.657:1.657:1.657) (1.607:1.607:1.607))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.363:0.363:0.363) (0.446:0.446:0.446))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.592:1.592:1.592) (1.627:1.627:1.627))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.657:1.657:1.657) (1.607:1.607:1.607))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.434:0.434:0.434))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.592:1.592:1.592) (1.627:1.627:1.627))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.657:1.657:1.657) (1.607:1.607:1.607))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.343:0.343:0.343) (0.424:0.424:0.424))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.592:1.592:1.592) (1.627:1.627:1.627))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.657:1.657:1.657) (1.607:1.607:1.607))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.343:0.343:0.343) (0.422:0.422:0.422))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.592:1.592:1.592) (1.627:1.627:1.627))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.657:1.657:1.657) (1.607:1.607:1.607))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.342:0.342:0.342) (0.425:0.425:0.425))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.592:1.592:1.592) (1.627:1.627:1.627))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.657:1.657:1.657) (1.607:1.607:1.607))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.363:0.363:0.363) (0.44:0.44:0.44))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.592:1.592:1.592) (1.627:1.627:1.627))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.657:1.657:1.657) (1.607:1.607:1.607))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.344:0.344:0.344) (0.433:0.433:0.433))
        (PORT datab (0.34:0.34:0.34) (0.422:0.422:0.422))
        (PORT datac (0.3:0.3:0.3) (0.384:0.384:0.384))
        (PORT datad (0.301:0.301:0.301) (0.378:0.378:0.378))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.581:0.581:0.581) (0.623:0.623:0.623))
        (PORT datab (0.583:0.583:0.583) (0.612:0.612:0.612))
        (PORT datac (0.577:0.577:0.577) (0.591:0.591:0.591))
        (PORT datad (0.49:0.49:0.49) (0.461:0.461:0.461))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.398:0.398:0.398))
        (IOPATH datab combout (0.435:0.435:0.435) (0.424:0.424:0.424))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Equal1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.579:0.579:0.579) (0.615:0.615:0.615))
        (PORT datab (0.35:0.35:0.35) (0.439:0.439:0.439))
        (PORT datac (0.31:0.31:0.31) (0.399:0.399:0.399))
        (PORT datad (0.311:0.311:0.311) (0.391:0.391:0.391))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Equal1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.352:0.352:0.352) (0.447:0.447:0.447))
        (PORT datab (0.276:0.276:0.276) (0.3:0.3:0.3))
        (PORT datac (0.308:0.308:0.308) (0.398:0.398:0.398))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.448:0.448:0.448))
        (IOPATH datab combout (0.437:0.437:0.437) (0.436:0.436:0.436))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.365:0.365:0.365) (0.465:0.465:0.465))
        (PORT datab (0.362:0.362:0.362) (0.459:0.459:0.459))
        (PORT datac (0.321:0.321:0.321) (0.416:0.416:0.416))
        (PORT datad (0.323:0.323:0.323) (0.411:0.411:0.411))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.398:0.398:0.398))
        (IOPATH datab combout (0.407:0.407:0.407) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.372:0.372:0.372) (0.462:0.462:0.462))
        (PORT datab (0.37:0.37:0.37) (0.453:0.453:0.453))
        (PORT datac (0.33:0.33:0.33) (0.415:0.415:0.415))
        (PORT datad (0.329:0.329:0.329) (0.406:0.406:0.406))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Equal1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.85:0.85:0.85) (0.818:0.818:0.818))
        (PORT datab (0.891:0.891:0.891) (0.827:0.827:0.827))
        (PORT datac (0.812:0.812:0.812) (0.773:0.773:0.773))
        (PORT datad (0.82:0.82:0.82) (0.762:0.762:0.762))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.217:1.217:1.217) (1.168:1.168:1.168))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|cnt\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.326:0.326:0.326) (0.384:0.384:0.384))
        (PORT datac (0.303:0.303:0.303) (0.36:0.36:0.36))
        (PORT datad (1.217:1.217:1.217) (1.13:1.13:1.13))
        (IOPATH datab combout (0.407:0.407:0.407) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector44\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.527:0.527:0.527) (0.517:0.517:0.517))
        (PORT datab (0.37:0.37:0.37) (0.454:0.454:0.454))
        (PORT datac (0.842:0.842:0.842) (0.84:0.84:0.84))
        (PORT datad (0.869:0.869:0.869) (0.85:0.85:0.85))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|state\.RD_REG_DONE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.595:1.595:1.595) (1.631:1.631:1.631))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.661:1.661:1.661) (1.61:1.61:1.61))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector41\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.289:0.289:0.289) (0.327:0.327:0.327))
        (PORT datab (0.387:0.387:0.387) (0.481:0.481:0.481))
        (PORT datac (0.874:0.874:0.874) (0.863:0.863:0.863))
        (IOPATH dataa combout (0.432:0.432:0.432) (0.446:0.446:0.446))
        (IOPATH datab combout (0.437:0.437:0.437) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|state\.WR_REG_DONE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.595:1.595:1.595) (1.631:1.631:1.631))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.661:1.661:1.661) (1.61:1.61:1.61))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector37\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.357:0.357:0.357) (0.454:0.454:0.454))
        (PORT datab (0.353:0.353:0.353) (0.443:0.443:0.443))
        (PORT datad (0.837:0.837:0.837) (0.822:0.822:0.822))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.453:0.453:0.453))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|RW_Done)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.595:1.595:1.595) (1.631:1.631:1.631))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (2.277:2.277:2.277) (2.39:2.39:2.39))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector36\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.388:0.388:0.388) (0.49:0.49:0.49))
        (PORT datab (0.377:0.377:0.377) (0.467:0.467:0.467))
        (PORT datac (0.845:0.845:0.845) (0.825:0.825:0.825))
        (PORT datad (0.885:0.885:0.885) (0.882:0.882:0.882))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datab combout (0.435:0.435:0.435) (0.424:0.424:0.424))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[0\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.361:0.361:0.361) (0.463:0.463:0.463))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[1\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.342:0.342:0.342) (0.422:0.422:0.422))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.598:1.598:1.598) (1.634:1.634:1.634))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.664:1.664:1.664) (1.613:1.613:1.613))
        (PORT sclr (0.93:0.93:0.93) (0.991:0.991:0.991))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[2\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.342:0.342:0.342) (0.421:0.421:0.421))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.598:1.598:1.598) (1.634:1.634:1.634))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.664:1.664:1.664) (1.613:1.613:1.613))
        (PORT sclr (0.93:0.93:0.93) (0.991:0.991:0.991))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[3\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.341:0.341:0.341) (0.424:0.424:0.424))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.598:1.598:1.598) (1.634:1.634:1.634))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.664:1.664:1.664) (1.613:1.613:1.613))
        (PORT sclr (0.93:0.93:0.93) (0.991:0.991:0.991))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[4\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.555:0.555:0.555) (0.589:0.589:0.589))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.598:1.598:1.598) (1.634:1.634:1.634))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.664:1.664:1.664) (1.613:1.613:1.613))
        (PORT sclr (0.93:0.93:0.93) (0.991:0.991:0.991))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[5\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.343:0.343:0.343) (0.43:0.43:0.43))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.598:1.598:1.598) (1.634:1.634:1.634))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.664:1.664:1.664) (1.613:1.613:1.613))
        (PORT sclr (0.93:0.93:0.93) (0.991:0.991:0.991))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[6\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.339:0.339:0.339) (0.421:0.421:0.421))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.598:1.598:1.598) (1.634:1.634:1.634))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.664:1.664:1.664) (1.613:1.613:1.613))
        (PORT sclr (0.93:0.93:0.93) (0.991:0.991:0.991))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[7\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.342:0.342:0.342) (0.431:0.431:0.431))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.598:1.598:1.598) (1.634:1.634:1.634))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.664:1.664:1.664) (1.613:1.613:1.613))
        (PORT sclr (0.93:0.93:0.93) (0.991:0.991:0.991))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[8\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.34:0.34:0.34) (0.418:0.418:0.418))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.598:1.598:1.598) (1.634:1.634:1.634))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.664:1.664:1.664) (1.613:1.613:1.613))
        (PORT sclr (0.93:0.93:0.93) (0.991:0.991:0.991))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.344:0.344:0.344) (0.433:0.433:0.433))
        (PORT datab (0.341:0.341:0.341) (0.423:0.423:0.423))
        (PORT datac (0.301:0.301:0.301) (0.385:0.385:0.385))
        (PORT datad (0.303:0.303:0.303) (0.379:0.379:0.379))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[9\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.361:0.361:0.361) (0.444:0.444:0.444))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.598:1.598:1.598) (1.634:1.634:1.634))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.664:1.664:1.664) (1.613:1.613:1.613))
        (PORT sclr (0.93:0.93:0.93) (0.991:0.991:0.991))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[10\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.34:0.34:0.34) (0.418:0.418:0.418))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.601:1.601:1.601) (1.635:1.635:1.635))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.665:1.665:1.665) (1.616:1.616:1.616))
        (PORT sclr (1.49:1.49:1.49) (1.488:1.488:1.488))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[11\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.339:0.339:0.339) (0.421:0.421:0.421))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.601:1.601:1.601) (1.635:1.635:1.635))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.665:1.665:1.665) (1.616:1.616:1.616))
        (PORT sclr (1.49:1.49:1.49) (1.488:1.488:1.488))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[12\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.34:0.34:0.34) (0.42:0.42:0.42))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.601:1.601:1.601) (1.635:1.635:1.635))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.665:1.665:1.665) (1.616:1.616:1.616))
        (PORT sclr (1.49:1.49:1.49) (1.488:1.488:1.488))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.628:0.628:0.628) (0.641:0.641:0.641))
        (PORT datab (0.343:0.343:0.343) (0.425:0.425:0.425))
        (PORT datac (0.302:0.302:0.302) (0.386:0.386:0.386))
        (PORT datad (0.304:0.304:0.304) (0.381:0.381:0.381))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[13\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.343:0.343:0.343) (0.429:0.429:0.429))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.601:1.601:1.601) (1.635:1.635:1.635))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.665:1.665:1.665) (1.616:1.616:1.616))
        (PORT sclr (1.49:1.49:1.49) (1.488:1.488:1.488))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[14\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.341:0.341:0.341) (0.422:0.422:0.422))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.601:1.601:1.601) (1.635:1.635:1.635))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.665:1.665:1.665) (1.616:1.616:1.616))
        (PORT sclr (1.49:1.49:1.49) (1.488:1.488:1.488))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[15\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.344:0.344:0.344) (0.434:0.434:0.434))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.601:1.601:1.601) (1.635:1.635:1.635))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.665:1.665:1.665) (1.616:1.616:1.616))
        (PORT sclr (1.49:1.49:1.49) (1.488:1.488:1.488))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[16\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.363:0.363:0.363) (0.447:0.447:0.447))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.601:1.601:1.601) (1.635:1.635:1.635))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.665:1.665:1.665) (1.616:1.616:1.616))
        (PORT sclr (1.49:1.49:1.49) (1.488:1.488:1.488))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.343:0.343:0.343) (0.433:0.433:0.433))
        (PORT datab (0.565:0.565:0.565) (0.594:0.594:0.594))
        (PORT datac (0.3:0.3:0.3) (0.384:0.384:0.384))
        (PORT datad (0.302:0.302:0.302) (0.378:0.378:0.378))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[17\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.343:0.343:0.343) (0.424:0.424:0.424))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.601:1.601:1.601) (1.635:1.635:1.635))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.665:1.665:1.665) (1.616:1.616:1.616))
        (PORT sclr (1.49:1.49:1.49) (1.488:1.488:1.488))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[18\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.343:0.343:0.343) (0.423:0.423:0.423))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.601:1.601:1.601) (1.635:1.635:1.635))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.665:1.665:1.665) (1.616:1.616:1.616))
        (PORT sclr (1.49:1.49:1.49) (1.488:1.488:1.488))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[19\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.344:0.344:0.344) (0.427:0.427:0.427))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.601:1.601:1.601) (1.635:1.635:1.635))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.665:1.665:1.665) (1.616:1.616:1.616))
        (PORT sclr (1.49:1.49:1.49) (1.488:1.488:1.488))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.34:0.34:0.34) (0.422:0.422:0.422))
        (PORT datac (0.3:0.3:0.3) (0.384:0.384:0.384))
        (PORT datad (0.301:0.301:0.301) (0.378:0.378:0.378))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.893:0.893:0.893) (0.826:0.826:0.826))
        (PORT datab (0.275:0.275:0.275) (0.3:0.3:0.3))
        (PORT datac (0.236:0.236:0.236) (0.262:0.262:0.262))
        (PORT datad (0.237:0.237:0.237) (0.255:0.255:0.255))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector59\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.354:0.354:0.354) (0.451:0.451:0.451))
        (PORT datab (0.35:0.35:0.35) (0.439:0.439:0.439))
        (PORT datac (0.798:0.798:0.798) (0.791:0.791:0.791))
        (PORT datad (0.329:0.329:0.329) (0.406:0.406:0.406))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.453:0.453:0.453))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector59\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.619:0.619:0.619) (0.693:0.693:0.693))
        (PORT datab (0.686:0.686:0.686) (0.718:0.718:0.718))
        (PORT datac (0.875:0.875:0.875) (0.871:0.871:0.871))
        (PORT datad (0.628:0.628:0.628) (0.673:0.673:0.673))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.435:0.435:0.435) (0.424:0.424:0.424))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector59\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.59:0.59:0.59) (0.623:0.623:0.623))
        (PORT datab (0.531:0.531:0.531) (0.494:0.494:0.494))
        (PORT datac (0.335:0.335:0.335) (0.425:0.425:0.425))
        (PORT datad (0.237:0.237:0.237) (0.255:0.255:0.255))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.448:0.448:0.448))
        (IOPATH datab combout (0.437:0.437:0.437) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector59\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.28:0.28:0.28) (0.312:0.312:0.312))
        (PORT datac (0.57:0.57:0.57) (0.607:0.607:0.607))
        (PORT datad (0.63:0.63:0.63) (0.675:0.675:0.675))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|Go)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.596:1.596:1.596) (1.632:1.632:1.632))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.662:1.662:1.662) (1.611:1.611:1.611))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|en_div_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.385:0.385:0.385) (0.48:0.48:0.48))
        (PORT datad (0.866:0.866:0.866) (0.832:0.832:0.832))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|en_div_cnt)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.596:1.596:1.596) (1.632:1.632:1.632))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.662:1.662:1.662) (1.611:1.611:1.611))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.556:0.556:0.556) (0.591:0.591:0.591))
        (PORT datab (0.342:0.342:0.342) (0.425:0.425:0.425))
        (PORT datac (0.3:0.3:0.3) (0.384:0.384:0.384))
        (PORT datad (0.302:0.302:0.302) (0.379:0.379:0.379))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[4\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.918:0.918:0.918) (0.865:0.865:0.865))
        (PORT datac (0.907:0.907:0.907) (0.895:0.895:0.895))
        (PORT datad (0.263:0.263:0.263) (0.294:0.294:0.294))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.598:1.598:1.598) (1.634:1.634:1.634))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.664:1.664:1.664) (1.613:1.613:1.613))
        (PORT sclr (0.93:0.93:0.93) (0.991:0.991:0.991))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.361:0.361:0.361) (0.463:0.463:0.463))
        (PORT datac (0.866:0.866:0.866) (0.826:0.826:0.826))
        (PORT datad (0.261:0.261:0.261) (0.292:0.292:0.292))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Camera_sdat\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.728:0.728:0.728) (0.837:0.837:0.837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.393:0.393:0.393) (0.509:0.509:0.509))
        (PORT datac (0.896:0.896:0.896) (0.871:0.871:0.871))
        (PORT datad (0.352:0.352:0.352) (0.454:0.454:0.454))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector12\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.799:0.799:0.799) (0.75:0.75:0.75))
        (PORT datac (0.857:0.857:0.857) (0.836:0.836:0.836))
        (PORT datad (0.709:0.709:0.709) (0.649:0.649:0.649))
        (IOPATH dataa combout (0.405:0.405:0.405) (0.398:0.398:0.398))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector12\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.787:0.787:0.787) (0.742:0.742:0.742))
        (PORT datab (0.836:0.836:0.836) (0.766:0.766:0.766))
        (PORT datac (0.336:0.336:0.336) (0.425:0.425:0.425))
        (IOPATH dataa combout (0.432:0.432:0.432) (0.446:0.446:0.446))
        (IOPATH datab combout (0.437:0.437:0.437) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|state\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.361:0.361:0.361) (0.463:0.463:0.463))
        (PORT datab (0.919:0.919:0.919) (0.866:0.866:0.866))
        (PORT datac (0.491:0.491:0.491) (0.466:0.466:0.466))
        (PORT datad (0.263:0.263:0.263) (0.293:0.293:0.293))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector12\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.013:1.013:1.013) (1.005:1.005:1.005))
        (PORT datab (0.922:0.922:0.922) (0.875:0.875:0.875))
        (PORT datac (0.557:0.557:0.557) (0.589:0.589:0.589))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|state\.GEN_ACK\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.571:0.571:0.571) (0.534:0.534:0.534))
        (PORT datab (0.304:0.304:0.304) (0.328:0.328:0.328))
        (PORT datad (0.263:0.263:0.263) (0.281:0.281:0.281))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|state\.GEN_ACK)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.595:1.595:1.595) (1.631:1.631:1.631))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.661:1.661:1.661) (1.61:1.61:1.61))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector12\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.387:0.387:0.387) (0.473:0.473:0.473))
        (PORT datad (0.59:0.59:0.59) (0.641:0.641:0.641))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Cmd\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.623:0.623:0.623) (0.698:0.698:0.698))
        (PORT datab (0.68:0.68:0.68) (0.711:0.711:0.711))
        (PORT datac (0.881:0.881:0.881) (0.877:0.877:0.877))
        (PORT datad (0.63:0.63:0.63) (0.675:0.675:0.675))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH datab combout (0.455:0.455:0.455) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Cmd\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.282:0.282:0.282) (0.314:0.314:0.314))
        (PORT datad (0.249:0.249:0.249) (0.273:0.273:0.273))
        (IOPATH dataa combout (0.405:0.405:0.405) (0.398:0.398:0.398))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|Cmd\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.596:1.596:1.596) (1.632:1.632:1.632))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.662:1.662:1.662) (1.611:1.611:1.611))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector13\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.208:1.208:1.208) (1.111:1.111:1.111))
        (PORT datab (0.557:0.557:0.557) (0.593:0.593:0.593))
        (PORT datad (0.879:0.879:0.879) (0.837:0.837:0.837))
        (IOPATH dataa combout (0.421:0.421:0.421) (0.428:0.428:0.428))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|state\.GEN_STO)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.597:1.597:1.597) (1.633:1.633:1.633))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.663:1.663:1.663) (1.612:1.612:1.612))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector12\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.649:0.649:0.649) (0.686:0.686:0.686))
        (PORT datac (1.622:1.622:1.622) (1.526:1.526:1.526))
        (PORT datad (0.345:0.345:0.345) (0.428:0.428:0.428))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|state\.GEN_ACK\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.266:1.266:1.266) (1.222:1.222:1.222))
        (PORT datab (0.92:0.92:0.92) (0.873:0.873:0.873))
        (PORT datac (0.912:0.912:0.912) (0.925:0.925:0.925))
        (PORT datad (0.338:0.338:0.338) (0.423:0.423:0.423))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.956:0.956:0.956) (0.973:0.973:0.973))
        (PORT datab (0.38:0.38:0.38) (0.467:0.467:0.467))
        (PORT datac (0.512:0.512:0.512) (0.494:0.494:0.494))
        (PORT datad (0.78:0.78:0.78) (0.723:0.723:0.723))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|state\.GEN_ACK\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.278:0.278:0.278) (0.309:0.309:0.309))
        (PORT datab (0.475:0.475:0.475) (0.459:0.459:0.459))
        (PORT datac (0.238:0.238:0.238) (0.264:0.264:0.264))
        (PORT datad (0.248:0.248:0.248) (0.269:0.269:0.269))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.515:0.515:0.515) (0.491:0.491:0.491))
        (PORT datab (0.567:0.567:0.567) (0.525:0.525:0.525))
        (PORT datad (0.507:0.507:0.507) (0.473:0.473:0.473))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|state\.CHECK_ACK)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.594:1.594:1.594) (1.63:1.63:1.63))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.66:1.66:1.66) (1.609:1.609:1.609))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|ack_o\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.902:0.902:0.902) (0.88:0.88:0.88))
        (PORT datab (0.786:0.786:0.786) (0.742:0.742:0.742))
        (PORT datac (0.866:0.866:0.866) (0.875:0.875:0.875))
        (PORT datad (0.541:0.541:0.541) (0.566:0.566:0.566))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|ack_o\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.847:0.847:0.847) (0.789:0.789:0.789))
        (PORT datab (4.129:4.129:4.129) (4.359:4.359:4.359))
        (PORT datad (0.444:0.444:0.444) (0.42:0.42:0.42))
        (IOPATH dataa combout (0.393:0.393:0.393) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|ack_o)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.594:1.594:1.594) (1.629:1.629:1.629))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.659:1.659:1.659) (1.609:1.609:1.609))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector36\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.287:0.287:0.287) (0.325:0.325:0.325))
        (PORT datab (0.279:0.279:0.279) (0.304:0.304:0.304))
        (PORT datad (1.112:1.112:1.112) (1.067:1.067:1.067))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|ack)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.597:1.597:1.597) (1.633:1.633:1.633))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.663:1.663:1.663) (1.612:1.612:1.612))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|cnt\[7\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.271:1.271:1.271) (1.244:1.244:1.244))
        (PORT datab (0.329:0.329:0.329) (0.388:0.388:0.388))
        (PORT datac (0.305:0.305:0.305) (0.362:0.362:0.362))
        (PORT datad (1.452:1.452:1.452) (1.353:1.353:1.353))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2.047:2.047:2.047) (2.053:2.053:2.053))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.66:1.66:1.66) (1.608:1.608:1.608))
        (PORT ena (1.082:1.082:1.082) (1.076:1.076:1.076))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.287:1.287:1.287) (1.23:1.23:1.23))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|cnt\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.214:1.214:1.214) (1.102:1.102:1.102))
        (PORT datab (0.345:0.345:0.345) (0.4:0.4:0.4))
        (PORT datac (0.282:0.282:0.282) (0.345:0.345:0.345))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.413:0.413:0.413))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2.047:2.047:2.047) (2.053:2.053:2.053))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.66:1.66:1.66) (1.608:1.608:1.608))
        (PORT ena (1.082:1.082:1.082) (1.076:1.076:1.076))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.362:0.362:0.362) (0.439:0.439:0.439))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|cnt\[6\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.44:1.44:1.44) (1.329:1.329:1.329))
        (PORT datad (1.518:1.518:1.518) (1.463:1.463:1.463))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|cnt\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.257:1.257:1.257) (1.178:1.178:1.178))
        (PORT datab (0.28:0.28:0.28) (0.306:0.306:0.306))
        (PORT datad (0.281:0.281:0.281) (0.326:0.326:0.326))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.593:1.593:1.593) (1.628:1.628:1.628))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.658:1.658:1.658) (1.608:1.608:1.608))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.364:0.364:0.364) (0.448:0.448:0.448))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.372:0.372:0.372) (0.462:0.462:0.462))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|cnt\[4\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.257:1.257:1.257) (1.178:1.178:1.178))
        (PORT datab (0.28:0.28:0.28) (0.305:0.305:0.305))
        (PORT datad (0.281:0.281:0.281) (0.326:0.326:0.326))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.593:1.593:1.593) (1.628:1.628:1.628))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.658:1.658:1.658) (1.608:1.608:1.608))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.368:0.368:0.368) (0.448:0.448:0.448))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|cnt\[5\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.257:1.257:1.257) (1.178:1.178:1.178))
        (PORT datab (0.321:0.321:0.321) (0.369:0.369:0.369))
        (PORT datad (0.238:0.238:0.238) (0.257:0.257:0.257))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.413:0.413:0.413))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|cnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.593:1.593:1.593) (1.628:1.628:1.628))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.658:1.658:1.658) (1.608:1.608:1.608))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.371:0.371:0.371) (0.459:0.459:0.459))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|cnt\[6\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.257:1.257:1.257) (1.178:1.178:1.178))
        (PORT datab (0.321:0.321:0.321) (0.369:0.369:0.369))
        (PORT datad (0.239:0.239:0.239) (0.257:0.257:0.257))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.413:0.413:0.413))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|cnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.593:1.593:1.593) (1.628:1.628:1.628))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.658:1.658:1.658) (1.608:1.608:1.608))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.329:0.329:0.329) (0.406:0.406:0.406))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|cnt\[7\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.257:1.257:1.257) (1.178:1.178:1.178))
        (PORT datab (0.278:0.278:0.278) (0.303:0.303:0.303))
        (PORT datad (0.281:0.281:0.281) (0.326:0.326:0.326))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|cnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.593:1.593:1.593) (1.628:1.628:1.628))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.658:1.658:1.658) (1.608:1.608:1.608))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Init_Done\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.368:0.368:0.368) (0.458:0.458:0.458))
        (PORT datab (0.367:0.367:0.367) (0.447:0.447:0.447))
        (PORT datac (0.326:0.326:0.326) (0.41:0.41:0.41))
        (PORT datad (0.327:0.327:0.327) (0.404:0.404:0.404))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|cnt\[7\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.184:1.184:1.184) (1.104:1.104:1.104))
        (PORT datab (1.314:1.314:1.314) (1.254:1.254:1.254))
        (PORT datac (0.281:0.281:0.281) (0.343:0.343:0.343))
        (PORT datad (1.328:1.328:1.328) (1.292:1.292:1.292))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|cnt\[3\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.257:1.257:1.257) (1.178:1.178:1.178))
        (PORT datab (0.321:0.321:0.321) (0.369:0.369:0.369))
        (PORT datad (0.24:0.24:0.24) (0.258:0.258:0.258))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.413:0.413:0.413))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.593:1.593:1.593) (1.628:1.628:1.628))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.658:1.658:1.658) (1.608:1.608:1.608))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Init_Done\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.313:1.313:1.313) (1.254:1.254:1.254))
        (PORT datac (1.141:1.141:1.141) (1.056:1.056:1.056))
        (PORT datad (1.327:1.327:1.327) (1.291:1.291:1.291))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|state\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.325:0.325:0.325) (0.382:0.382:0.382))
        (PORT datad (0.487:0.487:0.487) (0.457:0.457:0.457))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|state\.00)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.593:1.593:1.593) (1.63:1.63:1.63))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.66:1.66:1.66) (1.608:1.608:1.608))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|state\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.271:1.271:1.271) (1.244:1.244:1.244))
        (PORT datab (0.347:0.347:0.347) (0.402:0.402:0.402))
        (PORT datad (0.304:0.304:0.304) (0.377:0.377:0.377))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.448:0.448:0.448))
        (IOPATH datab combout (0.44:0.44:0.44) (0.462:0.462:0.462))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|state\.10)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.593:1.593:1.593) (1.63:1.63:1.63))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.66:1.66:1.66) (1.608:1.608:1.608))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|state\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.272:1.272:1.272) (1.245:1.245:1.245))
        (PORT datac (0.295:0.295:0.295) (0.372:0.372:0.372))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|state\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.351:0.351:0.351) (0.442:0.442:0.442))
        (PORT datab (0.347:0.347:0.347) (0.402:0.402:0.402))
        (PORT datac (0.287:0.287:0.287) (0.35:0.35:0.35))
        (PORT datad (0.239:0.239:0.239) (0.257:0.257:0.257))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|state\.01)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.593:1.593:1.593) (1.63:1.63:1.63))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.66:1.66:1.66) (1.608:1.608:1.608))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|wrreg_req\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.351:0.351:0.351) (0.443:0.443:0.443))
        (PORT datab (0.348:0.348:0.348) (0.403:0.403:0.403))
        (PORT datad (0.304:0.304:0.304) (0.377:0.377:0.377))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.448:0.448:0.448))
        (IOPATH datab combout (0.437:0.437:0.437) (0.436:0.436:0.436))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|wrreg_req)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.593:1.593:1.593) (1.63:1.63:1.63))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.66:1.66:1.66) (1.608:1.608:1.608))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector39\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.291:0.291:0.291) (0.33:0.33:0.33))
        (PORT datab (0.277:0.277:0.277) (0.302:0.302:0.302))
        (PORT datac (0.338:0.338:0.338) (0.428:0.428:0.428))
        (PORT datad (1.188:1.188:1.188) (1.134:1.134:1.134))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.453:0.453:0.453))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|state\.WR_REG)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.595:1.595:1.595) (1.631:1.631:1.631))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.661:1.661:1.661) (1.61:1.61:1.61))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector40\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.372:0.372:0.372) (0.459:0.459:0.459))
        (PORT datad (0.869:0.869:0.869) (0.85:0.85:0.85))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|state\.WAIT_WR_DONE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.595:1.595:1.595) (1.631:1.631:1.631))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.661:1.661:1.661) (1.61:1.61:1.61))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector36\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.957:0.957:0.957) (0.944:0.944:0.944))
        (PORT datac (0.847:0.847:0.847) (0.828:0.828:0.828))
        (PORT datad (0.938:0.938:0.938) (0.917:0.917:0.917))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector33\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.938:0.938:0.938) (0.921:0.921:0.921))
        (PORT datab (0.952:0.952:0.952) (0.906:0.906:0.906))
        (PORT datac (0.633:0.633:0.633) (0.679:0.679:0.679))
        (PORT datad (0.849:0.849:0.849) (0.826:0.826:0.826))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector33\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.289:0.289:0.289) (0.327:0.327:0.327))
        (PORT datab (0.532:0.532:0.532) (0.494:0.494:0.494))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.413:0.413:0.413))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.597:1.597:1.597) (1.633:1.633:1.633))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (2.486:2.486:2.486) (2.633:2.633:2.633))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector38\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.884:0.884:0.884) (0.885:0.885:0.885))
        (PORT datab (0.369:0.369:0.369) (0.452:0.452:0.452))
        (PORT datac (0.483:0.483:0.483) (0.469:0.469:0.469))
        (PORT datad (0.538:0.538:0.538) (0.575:0.575:0.575))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector38\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.355:0.355:0.355) (0.451:0.451:0.451))
        (PORT datab (0.351:0.351:0.351) (0.441:0.441:0.441))
        (PORT datac (0.337:0.337:0.337) (0.427:0.427:0.427))
        (PORT datad (1.184:1.184:1.184) (1.13:1.13:1.13))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.413:0.413:0.413))
        (IOPATH datab combout (0.455:0.455:0.455) (0.412:0.412:0.412))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector38\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.28:0.28:0.28) (0.313:0.313:0.313))
        (PORT datab (0.278:0.278:0.278) (0.303:0.303:0.303))
        (PORT datad (0.869:0.869:0.869) (0.85:0.85:0.85))
        (IOPATH dataa combout (0.393:0.393:0.393) (0.407:0.407:0.407))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|state\.IDLE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.595:1.595:1.595) (1.631:1.631:1.631))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.661:1.661:1.661) (1.61:1.61:1.61))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector34\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.389:0.389:0.389) (0.49:0.49:0.49))
        (PORT datab (0.377:0.377:0.377) (0.467:0.467:0.467))
        (PORT datac (0.809:0.809:0.809) (0.79:0.79:0.79))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.413:0.413:0.413))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector34\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.954:0.954:0.954) (0.939:0.939:0.939))
        (PORT datab (0.361:0.361:0.361) (0.438:0.438:0.438))
        (PORT datac (0.844:0.844:0.844) (0.825:0.825:0.825))
        (PORT datad (0.238:0.238:0.238) (0.257:0.257:0.257))
        (IOPATH dataa combout (0.421:0.421:0.421) (0.418:0.418:0.418))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector34\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.008:1.008:1.008) (0.976:0.976:0.976))
        (PORT datab (0.885:0.885:0.885) (0.861:0.861:0.861))
        (PORT datac (0.238:0.238:0.238) (0.264:0.264:0.264))
        (PORT datad (0.882:0.882:0.882) (0.878:0.878:0.878))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.413:0.413:0.413))
        (IOPATH datab combout (0.455:0.455:0.455) (0.412:0.412:0.412))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.597:1.597:1.597) (1.633:1.633:1.633))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (2.486:2.486:2.486) (2.633:2.633:2.633))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector44\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.683:0.683:0.683) (0.715:0.715:0.715))
        (PORT datac (0.877:0.877:0.877) (0.873:0.873:0.873))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Cmd\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.624:0.624:0.624) (0.7:0.7:0.7))
        (PORT datab (0.306:0.306:0.306) (0.33:0.33:0.33))
        (PORT datac (0.563:0.563:0.563) (0.6:0.6:0.6))
        (PORT datad (0.631:0.631:0.631) (0.676:0.676:0.676))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|Cmd\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.596:1.596:1.596) (1.632:1.632:1.632))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.662:1.662:1.662) (1.611:1.611:1.611))
        (PORT ena (1.092:1.092:1.092) (1.088:1.088:1.088))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector49\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.621:0.621:0.621) (0.697:0.697:0.697))
        (PORT datac (0.563:0.563:0.563) (0.6:0.6:0.6))
        (PORT datad (0.629:0.629:0.629) (0.674:0.674:0.674))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector49\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.289:0.289:0.289) (0.324:0.324:0.324))
        (PORT datab (0.681:0.681:0.681) (0.713:0.713:0.713))
        (PORT datac (0.88:0.88:0.88) (0.876:0.876:0.876))
        (IOPATH dataa combout (0.432:0.432:0.432) (0.446:0.446:0.446))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector49\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.625:0.625:0.625) (0.7:0.7:0.7))
        (PORT datab (0.278:0.278:0.278) (0.302:0.302:0.302))
        (PORT datad (0.247:0.247:0.247) (0.272:0.272:0.272))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.481:0.481:0.481))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|Cmd\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.596:1.596:1.596) (1.632:1.632:1.632))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.662:1.662:1.662) (1.611:1.611:1.611))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector7\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.611:0.611:0.611) (0.625:0.625:0.625))
        (PORT datab (0.362:0.362:0.362) (0.439:0.439:0.439))
        (PORT datac (0.341:0.341:0.341) (0.432:0.432:0.432))
        (PORT datad (0.507:0.507:0.507) (0.537:0.537:0.537))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.448:0.448:0.448))
        (IOPATH datab combout (0.44:0.44:0.44) (0.462:0.462:0.462))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.921:0.921:0.921) (0.888:0.888:0.888))
        (PORT datad (0.32:0.32:0.32) (0.391:0.391:0.391))
        (IOPATH dataa combout (0.405:0.405:0.405) (0.398:0.398:0.398))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector7\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.917:0.917:0.917) (0.884:0.884:0.884))
        (PORT datab (0.557:0.557:0.557) (0.593:0.593:0.593))
        (PORT datac (1.147:1.147:1.147) (1.063:1.063:1.063))
        (PORT datad (0.322:0.322:0.322) (0.392:0.392:0.392))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector7\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.538:0.538:0.538) (0.498:0.498:0.498))
        (PORT datab (0.286:0.286:0.286) (0.313:0.313:0.313))
        (PORT datad (0.237:0.237:0.237) (0.255:0.255:0.255))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.473:0.473:0.473) (0.489:0.489:0.489))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|state\.IDLE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.597:1.597:1.597) (1.633:1.633:1.633))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.663:1.663:1.663) (1.612:1.612:1.612))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.601:0.601:0.601) (0.638:0.638:0.638))
        (PORT datab (0.921:0.921:0.921) (0.874:0.874:0.874))
        (PORT datac (0.911:0.911:0.911) (0.924:0.924:0.924))
        (PORT datad (0.94:0.94:0.94) (0.942:0.942:0.942))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector8\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.272:1.272:1.272) (1.228:1.228:1.228))
        (PORT datab (0.277:0.277:0.277) (0.302:0.302:0.302))
        (PORT datac (0.871:0.871:0.871) (0.887:0.887:0.887))
        (PORT datad (0.89:0.89:0.89) (0.884:0.884:0.884))
        (IOPATH dataa combout (0.393:0.393:0.393) (0.398:0.398:0.398))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|state\.GEN_STA)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.595:1.595:1.595) (1.631:1.631:1.631))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.661:1.661:1.661) (1.61:1.61:1.61))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.894:0.894:0.894) (0.899:0.899:0.899))
        (PORT datab (0.86:0.86:0.86) (0.848:0.848:0.848))
        (PORT datac (1.268:1.268:1.268) (1.213:1.213:1.213))
        (PORT datad (0.852:0.852:0.852) (0.833:0.833:0.833))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.453:0.453:0.453))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.208:1.208:1.208) (1.111:1.111:1.111))
        (PORT datab (0.557:0.557:0.557) (0.593:0.593:0.593))
        (PORT datac (0.346:0.346:0.346) (0.445:0.445:0.445))
        (PORT datad (0.876:0.876:0.876) (0.833:0.833:0.833))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH datab combout (0.393:0.393:0.393) (0.412:0.412:0.412))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.153:1.153:1.153) (1.046:1.046:1.046))
        (PORT datab (0.278:0.278:0.278) (0.303:0.303:0.303))
        (PORT datad (0.244:0.244:0.244) (0.268:0.268:0.268))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.413:0.413:0.413))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Trans_Done)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.597:1.597:1.597) (1.633:1.633:1.633))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.663:1.663:1.663) (1.612:1.612:1.612))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector42\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.39:0.39:0.39) (0.491:0.491:0.491))
        (PORT datab (0.379:0.379:0.379) (0.469:0.469:0.469))
        (PORT datad (0.886:0.886:0.886) (0.884:0.884:0.884))
        (IOPATH dataa combout (0.405:0.405:0.405) (0.398:0.398:0.398))
        (IOPATH datab combout (0.435:0.435:0.435) (0.433:0.433:0.433))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|state\.RD_REG)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.597:1.597:1.597) (1.633:1.633:1.633))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.663:1.663:1.663) (1.612:1.612:1.612))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector50\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.578:0.578:0.578) (0.649:0.649:0.649))
        (PORT datad (0.631:0.631:0.631) (0.676:0.676:0.676))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Cmd\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.239:0.239:0.239) (0.258:0.258:0.258))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|Cmd\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.596:1.596:1.596) (1.632:1.632:1.632))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.662:1.662:1.662) (1.611:1.611:1.611))
        (PORT ena (1.092:1.092:1.092) (1.088:1.088:1.088))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.914:0.914:0.914) (0.933:0.933:0.933))
        (PORT datac (1.205:1.205:1.205) (1.175:1.175:1.175))
        (PORT datad (0.886:0.886:0.886) (0.88:0.88:0.88))
        (IOPATH dataa combout (0.421:0.421:0.421) (0.418:0.418:0.418))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector10\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.011:1.011:1.011) (1.002:1.002:1.002))
        (PORT datab (0.304:0.304:0.304) (0.329:0.329:0.329))
        (PORT datac (0.911:0.911:0.911) (0.924:0.924:0.924))
        (PORT datad (0.246:0.246:0.246) (0.268:0.268:0.268))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector10\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.791:0.791:0.791) (0.748:0.748:0.748))
        (PORT datab (0.278:0.278:0.278) (0.303:0.303:0.303))
        (PORT datad (0.781:0.781:0.781) (0.724:0.724:0.724))
        (IOPATH dataa combout (0.393:0.393:0.393) (0.398:0.398:0.398))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|state\.RD_DATA)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.595:1.595:1.595) (1.631:1.631:1.631))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.661:1.661:1.661) (1.61:1.61:1.61))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|cnt\[3\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.334:0.334:0.334) (0.423:0.423:0.423))
        (PORT datad (0.324:0.324:0.324) (0.395:0.395:0.395))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|cnt\[3\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.627:0.627:0.627) (0.69:0.69:0.69))
        (PORT datab (0.649:0.649:0.649) (0.686:0.686:0.686))
        (PORT datac (1.622:1.622:1.622) (1.526:1.526:1.526))
        (PORT datad (0.345:0.345:0.345) (0.428:0.428:0.428))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.453:0.453:0.453))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|cnt\[3\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.573:0.573:0.573) (0.542:0.542:0.542))
        (PORT datab (0.28:0.28:0.28) (0.305:0.305:0.305))
        (PORT datac (0.746:0.746:0.746) (0.698:0.698:0.698))
        (PORT datad (0.74:0.74:0.74) (0.657:0.657:0.657))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.398:0.398:0.398))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|cnt\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.363:0.363:0.363) (0.465:0.465:0.465))
        (PORT datab (0.304:0.304:0.304) (0.337:0.337:0.337))
        (PORT datac (0.868:0.868:0.868) (0.829:0.829:0.829))
        (PORT datad (0.935:0.935:0.935) (0.931:0.931:0.931))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.596:1.596:1.596) (1.632:1.632:1.632))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.662:1.662:1.662) (1.611:1.611:1.611))
        (PORT sclr (1.116:1.116:1.116) (1.129:1.129:1.129))
        (PORT ena (1.611:1.611:1.611) (1.521:1.521:1.521))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|cnt\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.378:0.378:0.378) (0.464:0.464:0.464))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.596:1.596:1.596) (1.632:1.632:1.632))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.662:1.662:1.662) (1.611:1.611:1.611))
        (PORT sclr (1.116:1.116:1.116) (1.129:1.129:1.129))
        (PORT ena (1.611:1.611:1.611) (1.521:1.521:1.521))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|cnt\[2\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.393:0.393:0.393) (0.51:0.51:0.51))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.596:1.596:1.596) (1.632:1.632:1.632))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.662:1.662:1.662) (1.611:1.611:1.611))
        (PORT sclr (1.116:1.116:1.116) (1.129:1.129:1.129))
        (PORT ena (1.611:1.611:1.611) (1.521:1.521:1.521))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|cnt\[3\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.396:0.396:0.396) (0.499:0.499:0.499))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.596:1.596:1.596) (1.632:1.632:1.632))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.662:1.662:1.662) (1.611:1.611:1.611))
        (PORT sclr (1.116:1.116:1.116) (1.129:1.129:1.129))
        (PORT ena (1.611:1.611:1.611) (1.521:1.521:1.521))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|cnt\[4\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.363:0.363:0.363) (0.44:0.44:0.44))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.596:1.596:1.596) (1.632:1.632:1.632))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.662:1.662:1.662) (1.611:1.611:1.611))
        (PORT sclr (1.116:1.116:1.116) (1.129:1.129:1.129))
        (PORT ena (1.611:1.611:1.611) (1.521:1.521:1.521))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.958:0.958:0.958) (0.92:0.92:0.92))
        (PORT datab (0.392:0.392:0.392) (0.509:0.509:0.509))
        (PORT datac (0.247:0.247:0.247) (0.279:0.279:0.279))
        (PORT datad (0.351:0.351:0.351) (0.453:0.453:0.453))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector9\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.956:0.956:0.956) (0.973:0.973:0.973))
        (PORT datab (0.379:0.379:0.379) (0.466:0.466:0.466))
        (PORT datac (0.87:0.87:0.87) (0.836:0.836:0.836))
        (PORT datad (0.47:0.47:0.47) (0.44:0.44:0.44))
        (IOPATH dataa combout (0.432:0.432:0.432) (0.446:0.446:0.446))
        (IOPATH datab combout (0.437:0.437:0.437) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector9\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.785:0.785:0.785) (0.741:0.741:0.741))
        (PORT datab (0.834:0.834:0.834) (0.764:0.764:0.764))
        (PORT datad (0.239:0.239:0.239) (0.257:0.257:0.257))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|state\.WR_DATA)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.595:1.595:1.595) (1.631:1.631:1.631))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.661:1.661:1.661) (1.61:1.61:1.61))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|i2c_sdat_o\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.84:0.84:0.84) (0.781:0.781:0.781))
        (PORT datac (0.864:0.864:0.864) (0.872:0.872:0.872))
        (PORT datad (0.862:0.862:0.862) (0.856:0.856:0.856))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector19\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.628:0.628:0.628) (0.691:0.691:0.691))
        (PORT datab (0.651:0.651:0.651) (0.687:0.687:0.687))
        (PORT datac (0.757:0.757:0.757) (0.706:0.706:0.706))
        (PORT datad (1.303:1.303:1.303) (1.236:1.236:1.236))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.453:0.453:0.453))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector19\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.281:0.281:0.281) (0.313:0.313:0.313))
        (PORT datab (0.9:0.9:0.9) (0.876:0.876:0.876))
        (PORT datac (1.17:1.17:1.17) (1.135:1.135:1.135))
        (PORT datad (0.343:0.343:0.343) (0.426:0.426:0.426))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.413:0.413:0.413))
        (IOPATH datab combout (0.455:0.455:0.455) (0.412:0.412:0.412))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector19\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.917:0.917:0.917) (0.89:0.89:0.89))
        (PORT datab (0.564:0.564:0.564) (0.528:0.528:0.528))
        (PORT datac (0.337:0.337:0.337) (0.426:0.426:0.426))
        (PORT datad (0.438:0.438:0.438) (0.413:0.413:0.413))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.453:0.453:0.453))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Tx_DATA\[4\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.48:1.48:1.48) (1.393:1.393:1.393))
        (PORT datac (0.939:0.939:0.939) (0.927:0.927:0.927))
        (PORT datad (1.306:1.306:1.306) (1.245:1.245:1.245))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE camera_init\|camera_init_table\|rom_rtl_0\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.694:1.694:1.694) (1.605:1.605:1.605))
        (PORT d[1] (1.621:1.621:1.621) (1.563:1.563:1.563))
        (PORT d[2] (1.276:1.276:1.276) (1.216:1.216:1.216))
        (PORT d[3] (1.311:1.311:1.311) (1.245:1.245:1.245))
        (PORT d[4] (1.296:1.296:1.296) (1.225:1.225:1.225))
        (PORT d[5] (1.269:1.269:1.269) (1.197:1.197:1.197))
        (PORT d[6] (1.252:1.252:1.252) (1.19:1.19:1.19))
        (PORT d[7] (1.23:1.23:1.23) (1.172:1.172:1.172))
        (PORT clk (2.01:2.01:2.01) (2.062:2.062:2.062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE camera_init\|camera_init_table\|rom_rtl_0\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.01:2.01:2.01) (2.062:2.062:2.062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE camera_init\|camera_init_table\|rom_rtl_0\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.011:2.011:2.011) (2.063:2.063:2.063))
        (IOPATH (posedge clk) pulse (0:0:0) (3.204:3.204:3.204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE camera_init\|camera_init_table\|rom_rtl_0\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.933:0.933:0.933) (0.956:0.956:0.956))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE camera_init\|camera_init_table\|rom_rtl_0\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.934:0.934:0.934) (0.957:0.957:0.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE camera_init\|camera_init_table\|rom_rtl_0\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.934:0.934:0.934) (0.957:0.957:0.957))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE camera_init\|camera_init_table\|rom_rtl_0\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.934:0.934:0.934) (0.957:0.957:0.957))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector55\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.583:0.583:0.583) (0.54:0.54:0.54))
        (PORT datab (1.412:1.412:1.412) (1.381:1.381:1.381))
        (PORT datac (1.221:1.221:1.221) (1.198:1.198:1.198))
        (PORT datad (0.746:0.746:0.746) (0.666:0.666:0.666))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Tx_DATA\[4\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.317:1.317:1.317) (1.27:1.27:1.27))
        (PORT datac (1.216:1.216:1.216) (1.191:1.191:1.191))
        (PORT datad (1.354:1.354:1.354) (1.337:1.337:1.337))
        (IOPATH dataa combout (0.405:0.405:0.405) (0.398:0.398:0.398))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector55\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.628:0.628:0.628) (0.608:0.608:0.608))
        (PORT datab (0.279:0.279:0.279) (0.305:0.305:0.305))
        (PORT datac (0.309:0.309:0.309) (0.375:0.375:0.375))
        (PORT datad (0.835:0.835:0.835) (0.777:0.777:0.777))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Tx_DATA\[4\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.619:0.619:0.619) (0.694:0.694:0.694))
        (PORT datac (0.566:0.566:0.566) (0.604:0.604:0.604))
        (PORT datad (0.628:0.628:0.628) (0.673:0.673:0.673))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|Tx_DATA\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.596:1.596:1.596) (1.633:1.633:1.633))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.663:1.663:1.663) (1.611:1.611:1.611))
        (PORT ena (2.037:2.037:2.037) (1.91:1.91:1.91))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector57\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.907:1.907:1.907) (1.78:1.78:1.78))
        (PORT datab (0.514:0.514:0.514) (0.492:0.492:0.492))
        (PORT datac (0.522:0.522:0.522) (0.49:0.49:0.49))
        (PORT datad (1.35:1.35:1.35) (1.332:1.332:1.332))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector57\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.279:0.279:0.279) (0.311:0.311:0.311))
        (PORT datab (0.355:0.355:0.355) (0.418:0.418:0.418))
        (PORT datac (0.557:0.557:0.557) (0.552:0.552:0.552))
        (PORT datad (0.844:0.844:0.844) (0.786:0.786:0.786))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.453:0.453:0.453))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|Tx_DATA\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.596:1.596:1.596) (1.633:1.633:1.633))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.663:1.663:1.663) (1.611:1.611:1.611))
        (PORT ena (2.037:2.037:2.037) (1.91:1.91:1.91))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.552:0.552:0.552) (0.589:0.589:0.589))
        (PORT datab (0.393:0.393:0.393) (0.509:0.509:0.509))
        (PORT datac (0.502:0.502:0.502) (0.536:0.536:0.536))
        (PORT datad (0.352:0.352:0.352) (0.454:0.454:0.454))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.453:0.453:0.453))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector56\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.52:0.52:0.52) (0.506:0.506:0.506))
        (PORT datab (1.264:1.264:1.264) (1.235:1.235:1.235))
        (PORT datac (0.475:0.475:0.475) (0.455:0.455:0.455))
        (PORT datad (1.352:1.352:1.352) (1.334:1.334:1.334))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector56\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.309:0.309:0.309) (0.341:0.341:0.341))
        (PORT datab (0.543:0.543:0.543) (0.502:0.502:0.502))
        (PORT datac (0.52:0.52:0.52) (0.49:0.49:0.49))
        (PORT datad (0.854:0.854:0.854) (0.794:0.794:0.794))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|Tx_DATA\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.596:1.596:1.596) (1.632:1.632:1.632))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.662:1.662:1.662) (1.611:1.611:1.611))
        (PORT ena (1.652:1.652:1.652) (1.564:1.564:1.564))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector58\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.859:0.859:0.859) (0.807:0.807:0.807))
        (PORT datab (1.266:1.266:1.266) (1.238:1.238:1.238))
        (PORT datac (0.794:0.794:0.794) (0.709:0.709:0.709))
        (PORT datad (1.35:1.35:1.35) (1.333:1.333:1.333))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector58\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.629:0.629:0.629) (0.609:0.609:0.609))
        (PORT datab (0.353:0.353:0.353) (0.415:0.415:0.415))
        (PORT datac (0.24:0.24:0.24) (0.267:0.267:0.267))
        (PORT datad (0.882:0.882:0.882) (0.815:0.815:0.815))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.448:0.448:0.448))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|Tx_DATA\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.596:1.596:1.596) (1.633:1.633:1.633))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.663:1.663:1.663) (1.611:1.611:1.611))
        (PORT ena (2.037:2.037:2.037) (1.91:1.91:1.91))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Mux0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.279:0.279:0.279) (0.311:0.311:0.311))
        (PORT datab (0.333:0.333:0.333) (0.408:0.408:0.408))
        (PORT datac (0.552:0.552:0.552) (0.569:0.569:0.569))
        (PORT datad (0.351:0.351:0.351) (0.463:0.463:0.463))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector53\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.907:1.907:1.907) (1.78:1.78:1.78))
        (PORT datab (1.414:1.414:1.414) (1.383:1.383:1.383))
        (PORT datac (0.52:0.52:0.52) (0.487:0.487:0.487))
        (PORT datad (0.511:0.511:0.511) (0.475:0.475:0.475))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector53\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.955:0.955:0.955) (0.88:0.88:0.88))
        (PORT datab (0.354:0.354:0.354) (0.416:0.416:0.416))
        (PORT datac (0.562:0.562:0.562) (0.558:0.558:0.558))
        (PORT datad (0.239:0.239:0.239) (0.257:0.257:0.257))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.413:0.413:0.413))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|Tx_DATA\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.596:1.596:1.596) (1.633:1.633:1.633))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.663:1.663:1.663) (1.611:1.611:1.611))
        (PORT ena (2.037:2.037:2.037) (1.91:1.91:1.91))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector54\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.907:1.907:1.907) (1.779:1.779:1.779))
        (PORT datab (0.519:0.519:0.519) (0.498:0.498:0.498))
        (PORT datac (0.475:0.475:0.475) (0.455:0.455:0.455))
        (PORT datad (1.354:1.354:1.354) (1.337:1.337:1.337))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector54\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.282:0.282:0.282) (0.314:0.314:0.314))
        (PORT datab (0.356:0.356:0.356) (0.419:0.419:0.419))
        (PORT datac (0.555:0.555:0.555) (0.549:0.549:0.549))
        (PORT datad (0.805:0.805:0.805) (0.753:0.753:0.753))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.453:0.453:0.453))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|Tx_DATA\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.596:1.596:1.596) (1.633:1.633:1.633))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.663:1.663:1.663) (1.611:1.611:1.611))
        (PORT ena (2.037:2.037:2.037) (1.91:1.91:1.91))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector52\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.522:0.522:0.522) (0.508:0.508:0.508))
        (PORT datab (1.413:1.413:1.413) (1.381:1.381:1.381))
        (PORT datac (1.221:1.221:1.221) (1.197:1.197:1.197))
        (PORT datad (0.777:0.777:0.777) (0.695:0.695:0.695))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector52\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.282:0.282:0.282) (0.314:0.314:0.314))
        (PORT datab (0.353:0.353:0.353) (0.415:0.415:0.415))
        (PORT datac (0.562:0.562:0.562) (0.559:0.559:0.559))
        (PORT datad (0.88:0.88:0.88) (0.814:0.814:0.814))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.453:0.453:0.453))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|Tx_DATA\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.596:1.596:1.596) (1.633:1.633:1.633))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.663:1.663:1.663) (1.611:1.611:1.611))
        (PORT ena (2.037:2.037:2.037) (1.91:1.91:1.91))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector51\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.781:0.781:0.781) (0.716:0.716:0.716))
        (PORT datab (1.261:1.261:1.261) (1.232:1.232:1.232))
        (PORT datac (0.521:0.521:0.521) (0.488:0.488:0.488))
        (PORT datad (1.353:1.353:1.353) (1.336:1.336:1.336))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector51\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.28:0.28:0.28) (0.313:0.313:0.313))
        (PORT datab (0.354:0.354:0.354) (0.417:0.417:0.417))
        (PORT datac (0.56:0.56:0.56) (0.555:0.555:0.555))
        (PORT datad (0.874:0.874:0.874) (0.807:0.807:0.807))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.453:0.453:0.453))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|Tx_DATA\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.596:1.596:1.596) (1.633:1.633:1.633))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.663:1.663:1.663) (1.611:1.611:1.611))
        (PORT ena (2.037:2.037:2.037) (1.91:1.91:1.91))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Mux0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.613:0.613:0.613) (0.622:0.622:0.622))
        (PORT datab (0.392:0.392:0.392) (0.508:0.508:0.508))
        (PORT datac (0.55:0.55:0.55) (0.567:0.567:0.567))
        (PORT datad (0.351:0.351:0.351) (0.453:0.453:0.453))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Mux0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.552:0.552:0.552) (0.589:0.589:0.589))
        (PORT datab (0.543:0.543:0.543) (0.575:0.575:0.575))
        (PORT datac (0.236:0.236:0.236) (0.262:0.262:0.262))
        (PORT datad (0.351:0.351:0.351) (0.453:0.453:0.453))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.398:0.398:0.398))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector19\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.381:0.381:0.381) (0.474:0.474:0.474))
        (PORT datab (0.547:0.547:0.547) (0.512:0.512:0.512))
        (PORT datac (0.712:0.712:0.712) (0.643:0.643:0.643))
        (PORT datad (0.831:0.831:0.831) (0.806:0.806:0.806))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector19\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.332:1.332:1.332) (1.264:1.264:1.264))
        (PORT datab (0.907:0.907:0.907) (0.91:0.91:0.91))
        (PORT datac (0.852:0.852:0.852) (0.854:0.854:0.854))
        (PORT datad (0.863:0.863:0.863) (0.858:0.858:0.858))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector19\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.627:0.627:0.627) (0.689:0.689:0.689))
        (PORT datab (0.649:0.649:0.649) (0.685:0.685:0.685))
        (PORT datac (0.337:0.337:0.337) (0.425:0.425:0.425))
        (PORT datad (1.299:1.299:1.299) (1.232:1.232:1.232))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.453:0.453:0.453))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector19\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.755:0.755:0.755) (0.704:0.704:0.704))
        (PORT datab (0.304:0.304:0.304) (0.329:0.329:0.329))
        (PORT datac (0.238:0.238:0.238) (0.264:0.264:0.264))
        (PORT datad (0.807:0.807:0.807) (0.795:0.795:0.795))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector19\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.903:0.903:0.903) (0.87:0.87:0.87))
        (PORT datab (1.248:1.248:1.248) (1.187:1.187:1.187))
        (PORT datac (0.337:0.337:0.337) (0.425:0.425:0.425))
        (PORT datad (0.59:0.59:0.59) (0.639:0.639:0.639))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.412:0.412:0.412))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector19\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.479:0.479:0.479) (0.467:0.467:0.467))
        (PORT datab (0.276:0.276:0.276) (0.301:0.301:0.301))
        (PORT datac (0.761:0.761:0.761) (0.71:0.71:0.71))
        (PORT datad (0.24:0.24:0.24) (0.258:0.258:0.258))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.413:0.413:0.413))
        (IOPATH datab combout (0.455:0.455:0.455) (0.412:0.412:0.412))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector19\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.489:0.489:0.489) (0.467:0.467:0.467))
        (PORT datab (0.566:0.566:0.566) (0.531:0.531:0.531))
        (PORT datac (0.448:0.448:0.448) (0.435:0.435:0.435))
        (PORT datad (0.237:0.237:0.237) (0.256:0.256:0.256))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH datab combout (0.44:0.44:0.44) (0.462:0.462:0.462))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|i2c_sdat_o)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.594:1.594:1.594) (1.63:1.63:1.63))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.66:1.66:1.66) (1.609:1.609:1.609))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|i2c_sdat_oe\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.839:0.839:0.839) (0.78:0.78:0.78))
        (PORT datab (0.785:0.785:0.785) (0.74:0.74:0.74))
        (PORT datac (0.864:0.864:0.864) (0.873:0.873:0.873))
        (PORT datad (0.862:0.862:0.862) (0.856:0.856:0.856))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.629:0.629:0.629) (0.692:0.692:0.692))
        (PORT datab (0.652:0.652:0.652) (0.688:0.688:0.688))
        (PORT datad (1.304:1.304:1.304) (1.237:1.237:1.237))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.453:0.453:0.453))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector6\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.286:0.286:0.286) (0.315:0.315:0.315))
        (PORT datac (0.448:0.448:0.448) (0.435:0.435:0.435))
        (PORT datad (0.544:0.544:0.544) (0.57:0.57:0.57))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector6\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.364:0.364:0.364) (0.448:0.448:0.448))
        (PORT datab (0.303:0.303:0.303) (0.327:0.327:0.327))
        (PORT datac (0.818:0.818:0.818) (0.81:0.81:0.81))
        (PORT datad (0.855:0.855:0.855) (0.836:0.836:0.836))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.448:0.448:0.448))
        (IOPATH datab combout (0.437:0.437:0.437) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector6\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.279:0.279:0.279) (0.31:0.31:0.31))
        (PORT datab (0.277:0.277:0.277) (0.302:0.302:0.302))
        (PORT datad (0.247:0.247:0.247) (0.273:0.273:0.273))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.473:0.473:0.473) (0.489:0.489:0.489))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|i2c_sdat_oe)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.594:1.594:1.594) (1.629:1.629:1.629))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.659:1.659:1.659) (1.609:1.609:1.609))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE pll\|altpll_component\|auto_generated\|pll1)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2.336:2.336:2.336) (2.336:2.336:2.336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE pll\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2.34:2.34:2.34) (2.307:2.307:2.307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.36:0.36:0.36) (0.457:0.457:0.457))
        (PORT datac (0.32:0.32:0.32) (0.414:0.414:0.414))
        (PORT datad (0.321:0.321:0.321) (0.412:0.412:0.412))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.883:0.883:0.883) (0.833:0.833:0.833))
        (PORT datab (0.361:0.361:0.361) (0.45:0.45:0.45))
        (PORT datac (0.326:0.326:0.326) (0.411:0.411:0.411))
        (PORT datad (0.236:0.236:0.236) (0.254:0.254:0.254))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH datab combout (0.455:0.455:0.455) (0.412:0.412:0.412))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.58:0.58:0.58) (0.622:0.622:0.622))
        (PORT datab (0.539:0.539:0.539) (0.498:0.498:0.498))
        (PORT datac (0.543:0.543:0.543) (0.575:0.575:0.575))
        (PORT datad (0.487:0.487:0.487) (0.458:0.458:0.458))
        (IOPATH dataa combout (0.405:0.405:0.405) (0.398:0.398:0.398))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector20\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.33:1.33:1.33) (1.262:1.262:1.262))
        (PORT datab (0.909:0.909:0.909) (0.912:0.912:0.912))
        (PORT datac (0.741:0.741:0.741) (0.7:0.7:0.7))
        (PORT datad (0.862:0.862:0.862) (0.857:0.857:0.857))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.437:0.437:0.437) (0.436:0.436:0.436))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|i2c_sclk\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.379:0.379:0.379) (0.471:0.471:0.471))
        (PORT datab (0.395:0.395:0.395) (0.498:0.498:0.498))
        (PORT datac (0.335:0.335:0.335) (0.425:0.425:0.425))
        (PORT datad (0.35:0.35:0.35) (0.462:0.462:0.462))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.453:0.453:0.453))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector20\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.905:0.905:0.905) (0.908:0.908:0.908))
        (PORT datac (0.815:0.815:0.815) (0.806:0.806:0.806))
        (PORT datad (0.863:0.863:0.863) (0.858:0.858:0.858))
        (IOPATH datab combout (0.455:0.455:0.455) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector20\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.526:0.526:0.526) (0.519:0.519:0.519))
        (PORT datab (0.754:0.754:0.754) (0.681:0.681:0.681))
        (PORT datac (0.237:0.237:0.237) (0.263:0.263:0.263))
        (PORT datad (0.845:0.845:0.845) (0.822:0.822:0.822))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.362:0.362:0.362) (0.446:0.446:0.446))
        (PORT datac (0.86:0.86:0.86) (0.867:0.867:0.867))
        (PORT datad (0.863:0.863:0.863) (0.858:0.858:0.858))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector20\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.897:0.897:0.897) (0.902:0.902:0.902))
        (PORT datab (0.278:0.278:0.278) (0.303:0.303:0.303))
        (PORT datac (0.236:0.236:0.236) (0.262:0.262:0.262))
        (PORT datad (0.858:0.858:0.858) (0.84:0.84:0.84))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.413:0.413:0.413))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector20\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.279:0.279:0.279) (0.311:0.311:0.311))
        (PORT datab (0.783:0.783:0.783) (0.738:0.738:0.738))
        (PORT datac (0.852:0.852:0.852) (0.854:0.854:0.854))
        (PORT datad (0.239:0.239:0.239) (0.257:0.257:0.257))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH datab combout (0.44:0.44:0.44) (0.462:0.462:0.462))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector20\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.921:0.921:0.921) (0.895:0.895:0.895))
        (PORT datab (0.896:0.896:0.896) (0.871:0.871:0.871))
        (PORT datac (0.584:0.584:0.584) (0.645:0.645:0.645))
        (PORT datad (0.264:0.264:0.264) (0.281:0.281:0.281))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.398:0.398:0.398))
        (IOPATH datab combout (0.407:0.407:0.407) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector20\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.803:0.803:0.803) (0.755:0.755:0.755))
        (PORT datab (1.206:1.206:1.206) (1.167:1.167:1.167))
        (PORT datac (0.236:0.236:0.236) (0.262:0.262:0.262))
        (PORT datad (1.306:1.306:1.306) (1.24:1.24:1.24))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector20\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.844:0.844:0.844) (0.785:0.785:0.785))
        (PORT datab (0.277:0.277:0.277) (0.302:0.302:0.302))
        (PORT datad (0.45:0.45:0.45) (0.429:0.429:0.429))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|i2c_sclk)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.594:1.594:1.594) (1.629:1.629:1.629))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (2.286:2.286:2.286) (2.401:2.401:2.401))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE pll\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2.34:2.34:2.34) (2.307:2.307:2.307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.358:0.358:0.358) (0.434:0.434:0.434))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.636:0.636:0.636) (0.651:0.651:0.651))
        (PORT datab (0.565:0.565:0.565) (0.598:0.598:0.598))
        (PORT datac (0.548:0.548:0.548) (0.577:0.577:0.577))
        (PORT datad (0.553:0.553:0.553) (0.572:0.572:0.572))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.87:0.87:0.87) (0.862:0.862:0.862))
        (PORT datab (0.835:0.835:0.835) (0.82:0.82:0.82))
        (PORT datac (0.837:0.837:0.837) (0.815:0.815:0.815))
        (PORT datad (0.808:0.808:0.808) (0.786:0.786:0.786))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.309:1.309:1.309) (1.294:1.294:1.294))
        (PORT datab (1.248:1.248:1.248) (1.231:1.231:1.231))
        (PORT datac (1.264:1.264:1.264) (1.234:1.234:1.234))
        (PORT datad (1.306:1.306:1.306) (1.271:1.271:1.271))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[1\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.934:0.934:0.934) (0.948:0.948:0.948))
        (PORT datab (0.853:0.853:0.853) (0.763:0.763:0.763))
        (PORT datac (0.73:0.73:0.73) (0.666:0.666:0.666))
        (PORT datad (0.844:0.844:0.844) (0.795:0.795:0.795))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[13\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.363:0.363:0.363) (0.446:0.446:0.446))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[14\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.362:0.362:0.362) (0.438:0.438:0.438))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.365:0.365:0.365) (0.446:0.446:0.446))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|hcount_r\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.615:1.615:1.615) (1.656:1.656:1.656))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.668:1.668:1.668) (1.616:1.616:1.616))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.369:0.369:0.369) (0.455:0.455:0.455))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|hcount_r\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.615:1.615:1.615) (1.656:1.656:1.656))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.668:1.668:1.668) (1.616:1.616:1.616))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.366:0.366:0.366) (0.449:0.449:0.449))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|hcount_r\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.615:1.615:1.615) (1.656:1.656:1.656))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.668:1.668:1.668) (1.616:1.616:1.616))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.565:0.565:0.565) (0.592:0.592:0.592))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|hcount_r\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.615:1.615:1.615) (1.656:1.656:1.656))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.668:1.668:1.668) (1.616:1.616:1.616))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.37:0.37:0.37) (0.46:0.46:0.46))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|hcount_r\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.615:1.615:1.615) (1.656:1.656:1.656))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.668:1.668:1.668) (1.616:1.616:1.616))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.368:0.368:0.368) (0.451:0.451:0.451))
        (PORT datac (0.328:0.328:0.328) (0.413:0.413:0.413))
        (PORT datad (0.329:0.329:0.329) (0.406:0.406:0.406))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.637:0.637:0.637) (0.646:0.646:0.646))
        (PORT datac (0.523:0.523:0.523) (0.562:0.562:0.562))
        (PORT datad (0.511:0.511:0.511) (0.478:0.478:0.478))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.58:0.58:0.58) (0.605:0.605:0.605))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|hcount_r\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.641:0.641:0.641) (0.66:0.66:0.66))
        (PORT datab (0.308:0.308:0.308) (0.333:0.333:0.333))
        (PORT datac (0.494:0.494:0.494) (0.467:0.467:0.467))
        (PORT datad (0.268:0.268:0.268) (0.286:0.286:0.286))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|hcount_r\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.615:1.615:1.615) (1.655:1.655:1.655))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.667:1.667:1.667) (1.616:1.616:1.616))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.562:0.562:0.562) (0.598:0.598:0.598))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|hcount_r\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.615:1.615:1.615) (1.656:1.656:1.656))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.668:1.668:1.668) (1.616:1.616:1.616))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.376:0.376:0.376) (0.466:0.466:0.466))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|hcount_r\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.615:1.615:1.615) (1.656:1.656:1.656))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.668:1.668:1.668) (1.616:1.616:1.616))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.377:0.377:0.377) (0.459:0.459:0.459))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|hcount_r\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.615:1.615:1.615) (1.656:1.656:1.656))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.668:1.668:1.668) (1.616:1.616:1.616))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.378:0.378:0.378) (0.471:0.471:0.471))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|hcount_r\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.615:1.615:1.615) (1.656:1.656:1.656))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.668:1.668:1.668) (1.616:1.616:1.616))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.539:0.539:0.539) (0.576:0.576:0.576))
        (PORT datad (0.574:0.574:0.574) (0.597:0.597:0.597))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.375:0.375:0.375) (0.466:0.466:0.466))
        (PORT datab (0.635:0.635:0.635) (0.648:0.648:0.648))
        (PORT datac (0.236:0.236:0.236) (0.262:0.262:0.262))
        (PORT datad (0.521:0.521:0.521) (0.555:0.555:0.555))
        (IOPATH dataa combout (0.438:0.438:0.438) (0.448:0.448:0.448))
        (IOPATH datab combout (0.44:0.44:0.44) (0.462:0.462:0.462))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.864:0.864:0.864) (0.839:0.839:0.839))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|hcount_r\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.549:0.549:0.549) (0.546:0.546:0.546))
        (PORT datab (0.597:0.597:0.597) (0.568:0.568:0.568))
        (PORT datad (0.704:0.704:0.704) (0.638:0.638:0.638))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|hcount_r\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.615:1.615:1.615) (1.655:1.655:1.655))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.667:1.667:1.667) (1.616:1.616:1.616))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.646:0.646:0.646) (0.654:0.654:0.654))
        (PORT datab (0.823:0.823:0.823) (0.799:0.799:0.799))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.626:0.626:0.626) (0.629:0.629:0.629))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.562:0.562:0.562) (0.597:0.597:0.597))
        (IOPATH datab combout (0.455:0.455:0.455) (0.436:0.436:0.436))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add2\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.635:0.635:0.635) (0.644:0.644:0.644))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.369:0.369:0.369) (0.459:0.459:0.459))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.446:0.446:0.446))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add2\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.558:0.558:0.558) (0.595:0.595:0.595))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add2\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.631:0.631:0.631) (0.644:0.644:0.644))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add2\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.579:0.579:0.579) (0.619:0.619:0.619))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add2\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.63:0.63:0.63) (0.642:0.642:0.642))
        (IOPATH datab combout (0.455:0.455:0.455) (0.436:0.436:0.436))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add2\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.636:0.636:0.636) (0.654:0.654:0.654))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add2\~20)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|vcount_r\[0\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.549:0.549:0.549) (0.546:0.546:0.546))
        (PORT datab (0.597:0.597:0.597) (0.568:0.568:0.568))
        (PORT datad (0.336:0.336:0.336) (0.42:0.42:0.42))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|vcount_r\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.615:1.615:1.615) (1.655:1.655:1.655))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.667:1.667:1.667) (1.616:1.616:1.616))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|vcount_r\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.612:0.612:0.612) (0.619:0.619:0.619))
        (PORT datab (0.366:0.366:0.366) (0.448:0.448:0.448))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.381:0.381:0.381) (0.468:0.468:0.468))
        (PORT datac (0.551:0.551:0.551) (0.535:0.535:0.535))
        (PORT datad (0.51:0.51:0.51) (0.497:0.497:0.497))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|vcount_r\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.614:1.614:1.614) (1.655:1.655:1.655))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.667:1.667:1.667) (1.616:1.616:1.616))
        (PORT ena (1.276:1.276:1.276) (1.206:1.206:1.206))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|vcount_r\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.375:0.375:0.375) (0.457:0.457:0.457))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|vcount_r\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.614:1.614:1.614) (1.655:1.655:1.655))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.667:1.667:1.667) (1.616:1.616:1.616))
        (PORT ena (1.276:1.276:1.276) (1.206:1.206:1.206))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|vcount_r\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.375:0.375:0.375) (0.46:0.46:0.46))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|vcount_r\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.614:1.614:1.614) (1.655:1.655:1.655))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.667:1.667:1.667) (1.616:1.616:1.616))
        (PORT ena (1.276:1.276:1.276) (1.206:1.206:1.206))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|vcount_r\[4\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.37:0.37:0.37) (0.459:0.459:0.459))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|vcount_r\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.614:1.614:1.614) (1.655:1.655:1.655))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.667:1.667:1.667) (1.616:1.616:1.616))
        (PORT ena (1.276:1.276:1.276) (1.206:1.206:1.206))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|vcount_r\[5\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.376:0.376:0.376) (0.462:0.462:0.462))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|vcount_r\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.614:1.614:1.614) (1.655:1.655:1.655))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.667:1.667:1.667) (1.616:1.616:1.616))
        (PORT ena (1.276:1.276:1.276) (1.206:1.206:1.206))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|vcount_r\[6\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.363:0.363:0.363) (0.447:0.447:0.447))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|vcount_r\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.614:1.614:1.614) (1.655:1.655:1.655))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.667:1.667:1.667) (1.616:1.616:1.616))
        (PORT ena (1.276:1.276:1.276) (1.206:1.206:1.206))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|vcount_r\[7\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.363:0.363:0.363) (0.447:0.447:0.447))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|vcount_r\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.614:1.614:1.614) (1.655:1.655:1.655))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.667:1.667:1.667) (1.616:1.616:1.616))
        (PORT ena (1.276:1.276:1.276) (1.206:1.206:1.206))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|vcount_r\[8\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.361:0.361:0.361) (0.438:0.438:0.438))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|vcount_r\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.614:1.614:1.614) (1.655:1.655:1.655))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.667:1.667:1.667) (1.616:1.616:1.616))
        (PORT ena (1.276:1.276:1.276) (1.206:1.206:1.206))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|vcount_r\[9\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.378:0.378:0.378) (0.465:0.465:0.465))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|vcount_r\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.614:1.614:1.614) (1.655:1.655:1.655))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.667:1.667:1.667) (1.616:1.616:1.616))
        (PORT ena (1.276:1.276:1.276) (1.206:1.206:1.206))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add3\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.634:0.634:0.634) (0.643:0.643:0.643))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add3\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.576:0.576:0.576) (0.609:0.609:0.609))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add3\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.637:0.637:0.637) (0.642:0.642:0.642))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add3\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.585:0.585:0.585) (0.619:0.619:0.619))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add3\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.635:0.635:0.635) (0.642:0.642:0.642))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add3\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.593:0.593:0.593) (0.625:0.625:0.625))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add3\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.644:0.644:0.644) (0.658:0.658:0.658))
        (IOPATH datab combout (0.455:0.455:0.455) (0.436:0.436:0.436))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add3\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.634:0.634:0.634) (0.642:0.642:0.642))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add3\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.58:0.58:0.58) (0.612:0.612:0.612))
        (IOPATH datab combout (0.455:0.455:0.455) (0.436:0.436:0.436))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.796:0.796:0.796) (0.719:0.719:0.719))
        (PORT datab (0.278:0.278:0.278) (0.303:0.303:0.303))
        (PORT datac (0.237:0.237:0.237) (0.264:0.264:0.264))
        (PORT datad (0.238:0.238:0.238) (0.257:0.257:0.257))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|vcount_r\[10\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.372:0.372:0.372) (0.452:0.452:0.452))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|vcount_r\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.614:1.614:1.614) (1.655:1.655:1.655))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.667:1.667:1.667) (1.616:1.616:1.616))
        (PORT ena (1.276:1.276:1.276) (1.206:1.206:1.206))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add3\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.632:0.632:0.632) (0.643:0.643:0.643))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|LessThan1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.369:0.369:0.369) (0.452:0.452:0.452))
        (PORT datac (0.337:0.337:0.337) (0.426:0.426:0.426))
        (PORT datad (0.338:0.338:0.338) (0.419:0.419:0.419))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|LessThan4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.904:0.904:0.904) (0.903:0.903:0.903))
        (PORT datab (0.645:0.645:0.645) (0.659:0.659:0.659))
        (PORT datac (0.552:0.552:0.552) (0.588:0.588:0.588))
        (PORT datad (0.542:0.542:0.542) (0.571:0.571:0.571))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|LessThan4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.373:0.373:0.373) (0.463:0.463:0.463))
        (PORT datab (0.286:0.286:0.286) (0.318:0.318:0.318))
        (PORT datac (0.338:0.338:0.338) (0.428:0.428:0.428))
        (PORT datad (1.054:1.054:1.054) (0.954:0.954:0.954))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|LessThan1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.904:0.904:0.904) (0.902:0.902:0.902))
        (PORT datab (0.645:0.645:0.645) (0.658:0.658:0.658))
        (PORT datac (0.552:0.552:0.552) (0.587:0.587:0.587))
        (PORT datad (0.543:0.543:0.543) (0.567:0.567:0.567))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|LessThan1\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.302:0.302:0.302) (0.326:0.326:0.326))
        (PORT datac (0.584:0.584:0.584) (0.604:0.604:0.604))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|LessThan2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.371:0.371:0.371) (0.461:0.461:0.461))
        (PORT datab (0.376:0.376:0.376) (0.465:0.465:0.465))
        (PORT datac (0.519:0.519:0.519) (0.551:0.551:0.551))
        (PORT datad (0.536:0.536:0.536) (0.558:0.558:0.558))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|LessThan2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.283:0.283:0.283) (0.315:0.315:0.315))
        (PORT datab (0.565:0.565:0.565) (0.591:0.591:0.591))
        (PORT datac (0.266:0.266:0.266) (0.292:0.292:0.292))
        (PORT datad (0.543:0.543:0.543) (0.566:0.566:0.566))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.472:0.472:0.472))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|LessThan2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.928:0.928:0.928) (0.891:0.891:0.891))
        (PORT datab (0.275:0.275:0.275) (0.3:0.3:0.3))
        (PORT datac (0.337:0.337:0.337) (0.427:0.427:0.427))
        (PORT datad (0.338:0.338:0.338) (0.418:0.418:0.418))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_DE\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.539:0.539:0.539) (0.5:0.5:0.5))
        (PORT datab (0.286:0.286:0.286) (0.318:0.318:0.318))
        (PORT datac (0.712:0.712:0.712) (0.639:0.639:0.639))
        (PORT datad (0.338:0.338:0.338) (0.422:0.422:0.422))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_DE\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.377:0.377:0.377) (0.463:0.463:0.463))
        (PORT datac (0.547:0.547:0.547) (0.531:0.531:0.531))
        (PORT datad (0.508:0.508:0.508) (0.495:0.495:0.495))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_DE\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.844:0.844:0.844) (0.842:0.842:0.842))
        (PORT datab (0.531:0.531:0.531) (0.494:0.494:0.494))
        (PORT datac (0.694:0.694:0.694) (0.622:0.622:0.622))
        (PORT datad (0.238:0.238:0.238) (0.257:0.257:0.257))
        (IOPATH dataa combout (0.393:0.393:0.393) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_DE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.615:1.615:1.615) (1.655:1.655:1.655))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.561:0.561:0.561) (0.596:0.596:0.596))
        (PORT datab (0.539:0.539:0.539) (0.497:0.497:0.497))
        (PORT datac (0.793:0.793:0.793) (0.713:0.713:0.713))
        (PORT datad (0.481:0.481:0.481) (0.448:0.448:0.448))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.453:0.453:0.453))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always2\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.485:0.485:0.485) (0.455:0.455:0.455))
        (PORT datac (0.478:0.478:0.478) (0.451:0.451:0.451))
        (PORT datad (0.446:0.446:0.446) (0.42:0.42:0.42))
        (IOPATH datab combout (0.407:0.407:0.407) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add3\~20)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.28:0.28:0.28) (0.312:0.312:0.312))
        (PORT datab (0.49:0.49:0.49) (0.465:0.465:0.465))
        (PORT datac (0.236:0.236:0.236) (0.262:0.262:0.262))
        (PORT datad (0.577:0.577:0.577) (0.596:0.596:0.596))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.407:0.407:0.407))
        (IOPATH datab combout (0.393:0.393:0.393) (0.412:0.412:0.412))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.492:0.492:0.492) (0.484:0.484:0.484))
        (PORT datab (0.542:0.542:0.542) (0.501:0.501:0.501))
        (PORT datac (0.492:0.492:0.492) (0.466:0.466:0.466))
        (PORT datad (0.447:0.447:0.447) (0.42:0.42:0.42))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.407:0.407:0.407))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always2\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.539:0.539:0.539) (0.502:0.502:0.502))
        (PORT datab (0.732:0.732:0.732) (0.671:0.671:0.671))
        (PORT datac (0.445:0.445:0.445) (0.427:0.427:0.427))
        (PORT datad (0.238:0.238:0.238) (0.257:0.257:0.257))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.453:0.453:0.453))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE disp_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.615:1.615:1.615) (1.655:1.655:1.655))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.667:1.667:1.667) (1.616:1.616:1.616))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Camera_PCLK\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.759:0.759:0.759) (0.868:0.868:0.868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE Camera_PCLK\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (0.222:0.222:0.222) (0.208:0.208:0.208))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Camera_Vsync\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.708:0.708:0.708) (0.817:0.817:0.817))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_vsync)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.613:1.613:1.613) (1.653:1.653:1.653))
        (PORT asdata (5.024:5.024:5.024) (5.292:5.292:5.292))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|imagestate\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.542:0.542:0.542) (0.573:0.573:0.573))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Init_Done\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.364:0.364:0.364) (0.448:0.448:0.448))
        (PORT datad (0.322:0.322:0.322) (0.393:0.393:0.393))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Init_Done\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.529:0.529:0.529) (0.51:0.51:0.51))
        (PORT datab (0.386:0.386:0.386) (0.463:0.463:0.463))
        (PORT datac (0.284:0.284:0.284) (0.347:0.347:0.347))
        (PORT datad (0.238:0.238:0.238) (0.256:0.256:0.256))
        (IOPATH dataa combout (0.405:0.405:0.405) (0.398:0.398:0.398))
        (IOPATH datab combout (0.455:0.455:0.455) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Init_Done\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.237:0.237:0.237) (0.256:0.256:0.256))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|Init_Done)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.593:1.593:1.593) (1.63:1.63:1.63))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.66:1.66:1.66) (1.608:1.608:1.608))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|imagestate)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.613:1.613:1.613) (1.653:1.653:1.653))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.69:1.69:1.69) (1.681:1.681:1.681))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[1\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (2.274:2.274:2.274) (2.143:2.143:2.143))
        (PORT datad (0.825:0.825:0.825) (0.805:0.805:0.805))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rdaddress\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.619:1.619:1.619) (1.656:1.656:1.656))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.668:1.668:1.668) (1.618:1.618:1.618))
        (PORT sclr (1.378:1.378:1.378) (1.356:1.356:1.356))
        (PORT ena (1.093:1.093:1.093) (1.089:1.089:1.089))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[1\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.994:0.994:0.994) (0.97:0.97:0.97))
        (PORT datab (0.277:0.277:0.277) (0.302:0.302:0.302))
        (PORT datac (0.844:0.844:0.844) (0.836:0.836:0.836))
        (PORT datad (0.354:0.354:0.354) (0.432:0.432:0.432))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rdaddress\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2.111:2.111:2.111) (2.134:2.134:2.134))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.668:1.668:1.668) (1.618:1.618:1.618))
        (PORT sclr (1.378:1.378:1.378) (1.356:1.356:1.356))
        (PORT ena (1.052:1.052:1.052) (1.039:1.039:1.039))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.582:0.582:0.582) (0.602:0.602:0.602))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rdaddress\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2.111:2.111:2.111) (2.134:2.134:2.134))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.668:1.668:1.668) (1.618:1.618:1.618))
        (PORT sclr (1.378:1.378:1.378) (1.356:1.356:1.356))
        (PORT ena (1.052:1.052:1.052) (1.039:1.039:1.039))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[2\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.359:0.359:0.359) (0.435:0.435:0.435))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rdaddress\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2.111:2.111:2.111) (2.134:2.134:2.134))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.668:1.668:1.668) (1.618:1.618:1.618))
        (PORT sclr (1.378:1.378:1.378) (1.356:1.356:1.356))
        (PORT ena (1.052:1.052:1.052) (1.039:1.039:1.039))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[3\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.362:0.362:0.362) (0.445:0.445:0.445))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rdaddress\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2.111:2.111:2.111) (2.134:2.134:2.134))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.668:1.668:1.668) (1.618:1.618:1.618))
        (PORT sclr (1.378:1.378:1.378) (1.356:1.356:1.356))
        (PORT ena (1.052:1.052:1.052) (1.039:1.039:1.039))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[4\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.359:0.359:0.359) (0.436:0.436:0.436))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rdaddress\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2.111:2.111:2.111) (2.134:2.134:2.134))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.668:1.668:1.668) (1.618:1.618:1.618))
        (PORT sclr (1.378:1.378:1.378) (1.356:1.356:1.356))
        (PORT ena (1.052:1.052:1.052) (1.039:1.039:1.039))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[5\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.362:0.362:0.362) (0.446:0.446:0.446))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rdaddress\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2.111:2.111:2.111) (2.134:2.134:2.134))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.668:1.668:1.668) (1.618:1.618:1.618))
        (PORT sclr (1.378:1.378:1.378) (1.356:1.356:1.356))
        (PORT ena (1.052:1.052:1.052) (1.039:1.039:1.039))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[6\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.363:0.363:0.363) (0.446:0.446:0.446))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rdaddress\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2.111:2.111:2.111) (2.134:2.134:2.134))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.668:1.668:1.668) (1.618:1.618:1.618))
        (PORT sclr (1.378:1.378:1.378) (1.356:1.356:1.356))
        (PORT ena (1.052:1.052:1.052) (1.039:1.039:1.039))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[7\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.841:0.841:0.841) (0.833:0.833:0.833))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rdaddress\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2.111:2.111:2.111) (2.134:2.134:2.134))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.668:1.668:1.668) (1.618:1.618:1.618))
        (PORT sclr (1.378:1.378:1.378) (1.356:1.356:1.356))
        (PORT ena (1.052:1.052:1.052) (1.039:1.039:1.039))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[8\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.36:0.36:0.36) (0.437:0.437:0.437))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rdaddress\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2.111:2.111:2.111) (2.134:2.134:2.134))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.668:1.668:1.668) (1.618:1.618:1.618))
        (PORT sclr (1.378:1.378:1.378) (1.356:1.356:1.356))
        (PORT ena (1.052:1.052:1.052) (1.039:1.039:1.039))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[9\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.829:0.829:0.829) (0.821:0.821:0.821))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rdaddress\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2.111:2.111:2.111) (2.134:2.134:2.134))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.668:1.668:1.668) (1.618:1.618:1.618))
        (PORT sclr (1.378:1.378:1.378) (1.356:1.356:1.356))
        (PORT ena (1.052:1.052:1.052) (1.039:1.039:1.039))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[10\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.36:0.36:0.36) (0.437:0.437:0.437))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rdaddress\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2.111:2.111:2.111) (2.134:2.134:2.134))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.668:1.668:1.668) (1.618:1.618:1.618))
        (PORT sclr (1.378:1.378:1.378) (1.356:1.356:1.356))
        (PORT ena (1.052:1.052:1.052) (1.039:1.039:1.039))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[11\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.363:0.363:0.363) (0.447:0.447:0.447))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rdaddress\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.619:1.619:1.619) (1.656:1.656:1.656))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.668:1.668:1.668) (1.618:1.618:1.618))
        (PORT sclr (1.378:1.378:1.378) (1.356:1.356:1.356))
        (PORT ena (1.093:1.093:1.093) (1.089:1.089:1.089))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[12\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.36:0.36:0.36) (0.437:0.437:0.437))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rdaddress\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.619:1.619:1.619) (1.656:1.656:1.656))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.668:1.668:1.668) (1.618:1.618:1.618))
        (PORT sclr (1.378:1.378:1.378) (1.356:1.356:1.356))
        (PORT ena (1.093:1.093:1.093) (1.089:1.089:1.089))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rdaddress\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.619:1.619:1.619) (1.656:1.656:1.656))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.668:1.668:1.668) (1.618:1.618:1.618))
        (PORT sclr (1.378:1.378:1.378) (1.356:1.356:1.356))
        (PORT ena (1.093:1.093:1.093) (1.089:1.089:1.089))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|address_reg_b\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.189:1.189:1.189) (1.15:1.15:1.15))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.612:1.612:1.612) (1.653:1.653:1.653))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (2.817:2.817:2.817) (2.697:2.697:2.697))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|pixel_cnt\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Camera_Href\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.718:0.718:0.718) (0.827:0.827:0.827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_href\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4.165:4.165:4.165) (4.417:4.417:4.417))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_href)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.105:2.105:2.105) (2.136:2.136:2.136))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|pixel_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.608:1.608:1.608) (1.649:1.649:1.649))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.609:1.609:1.609) (1.598:1.598:1.598))
        (PORT sclr (1.048:1.048:1.048) (1.04:1.04:1.04))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|always6\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.172:1.172:1.172) (1.151:1.151:1.151))
        (PORT datad (1.272:1.272:1.272) (1.243:1.243:1.243))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_datavalid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.613:1.613:1.613) (1.653:1.653:1.653))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.69:1.69:1.69) (1.681:1.681:1.681))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|frame_cnt\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.376:0.376:0.376) (0.467:0.467:0.467))
        (PORT datab (0.364:0.364:0.364) (0.46:0.46:0.46))
        (PORT datad (0.533:0.533:0.533) (0.56:0.56:0.56))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.407:0.407:0.407))
        (IOPATH datab combout (0.393:0.393:0.393) (0.412:0.412:0.412))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (4.601:4.601:4.601) (4.874:4.874:4.874))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|frame_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.613:1.613:1.613) (1.653:1.653:1.653))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.69:1.69:1.69) (1.681:1.681:1.681))
        (PORT ena (1.084:1.084:1.084) (1.078:1.078:1.078))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|frame_cnt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.381:0.381:0.381) (0.478:0.478:0.478))
        (PORT datab (0.579:0.579:0.579) (0.603:0.603:0.603))
        (PORT datad (0.316:0.316:0.316) (0.395:0.395:0.395))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|frame_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.613:1.613:1.613) (1.653:1.653:1.653))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.69:1.69:1.69) (1.681:1.681:1.681))
        (PORT ena (1.084:1.084:1.084) (1.078:1.078:1.078))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|frame_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.381:0.381:0.381) (0.477:0.477:0.477))
        (PORT datab (0.36:0.36:0.36) (0.456:0.456:0.456))
        (PORT datad (0.317:0.317:0.317) (0.395:0.395:0.395))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH datab combout (0.407:0.407:0.407) (0.408:0.408:0.408))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|frame_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.613:1.613:1.613) (1.653:1.653:1.653))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.69:1.69:1.69) (1.681:1.681:1.681))
        (PORT ena (1.084:1.084:1.084) (1.078:1.078:1.078))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|frame_cnt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.372:0.372:0.372) (0.463:0.463:0.463))
        (PORT datab (0.36:0.36:0.36) (0.456:0.456:0.456))
        (PORT datad (0.318:0.318:0.318) (0.396:0.396:0.396))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.398:0.398:0.398))
        (IOPATH datab combout (0.393:0.393:0.393) (0.408:0.408:0.408))
        (IOPATH datac combout (0.462:0.462:0.462) (0.482:0.482:0.482))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|frame_cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.613:1.613:1.613) (1.653:1.653:1.653))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.69:1.69:1.69) (1.681:1.681:1.681))
        (PORT ena (1.084:1.084:1.084) (1.078:1.078:1.078))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.382:0.382:0.382) (0.479:0.479:0.479))
        (PORT datab (0.361:0.361:0.361) (0.457:0.457:0.457))
        (PORT datad (0.54:0.54:0.54) (0.561:0.561:0.561))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|dump_frame)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.613:1.613:1.613) (1.653:1.653:1.653))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.69:1.69:1.69) (1.681:1.681:1.681))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.382:0.382:0.382) (0.459:0.459:0.459))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[13\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.371:0.371:0.371) (0.46:0.46:0.46))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[14\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.37:0.37:0.37) (0.453:0.453:0.453))
        (IOPATH datab combout (0.494:0.494:0.494) (0.496:0.496:0.496))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[2\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.396:0.396:0.396) (0.483:0.483:0.483))
        (PORT datac (0.321:0.321:0.321) (0.417:0.417:0.417))
        (PORT datad (0.32:0.32:0.32) (0.411:0.411:0.411))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE wraddress\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.612:1.612:1.612) (1.652:1.652:1.652))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.663:1.663:1.663) (1.615:1.615:1.615))
        (PORT sclr (0.909:0.909:0.909) (0.977:0.977:0.977))
        (PORT ena (1.338:1.338:1.338) (1.284:1.284:1.284))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[2\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.678:0.678:0.678) (0.761:0.761:0.761))
        (PORT datab (0.745:0.745:0.745) (0.782:0.782:0.782))
        (PORT datac (0.995:0.995:0.995) (0.989:0.989:0.989))
        (PORT datad (0.676:0.676:0.676) (0.718:0.718:0.718))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.03:1.03:1.03) (1.034:1.034:1.034))
        (PORT datab (0.672:0.672:0.672) (0.737:0.737:0.737))
        (PORT datac (0.701:0.701:0.701) (0.749:0.749:0.749))
        (PORT datad (1:1:1) (1.008:1.008:1.008))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[2\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.696:0.696:0.696) (0.759:0.759:0.759))
        (PORT datab (0.754:0.754:0.754) (0.791:0.791:0.791))
        (PORT datac (0.99:0.99:0.99) (1.013:1.013:1.013))
        (PORT datad (0.685:0.685:0.685) (0.727:0.727:0.727))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.432:0.432:0.432) (0.433:0.433:0.433))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[2\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.038:1.038:1.038) (1.049:1.049:1.049))
        (PORT datab (0.278:0.278:0.278) (0.303:0.303:0.303))
        (PORT datac (0.237:0.237:0.237) (0.264:0.264:0.264))
        (PORT datad (0.239:0.239:0.239) (0.257:0.257:0.257))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[2\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.606:0.606:0.606) (0.639:0.639:0.639))
        (PORT datab (0.369:0.369:0.369) (0.452:0.452:0.452))
        (PORT datac (0.328:0.328:0.328) (0.413:0.413:0.413))
        (PORT datad (0.516:0.516:0.516) (0.52:0.52:0.52))
        (IOPATH dataa combout (0.456:0.456:0.456) (0.486:0.486:0.486))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE wraddress\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.612:1.612:1.612) (1.652:1.652:1.652))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.663:1.663:1.663) (1.615:1.615:1.615))
        (PORT sclr (0.909:0.909:0.909) (0.977:0.977:0.977))
        (PORT ena (1.338:1.338:1.338) (1.284:1.284:1.284))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.383:0.383:0.383) (0.459:0.459:0.459))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE wraddress\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.612:1.612:1.612) (1.652:1.652:1.652))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.663:1.663:1.663) (1.615:1.615:1.615))
        (PORT sclr (0.909:0.909:0.909) (0.977:0.977:0.977))
        (PORT ena (1.338:1.338:1.338) (1.284:1.284:1.284))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[2\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.383:0.383:0.383) (0.46:0.46:0.46))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE wraddress\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.612:1.612:1.612) (1.652:1.652:1.652))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.663:1.663:1.663) (1.615:1.615:1.615))
        (PORT sclr (0.909:0.909:0.909) (0.977:0.977:0.977))
        (PORT ena (1.338:1.338:1.338) (1.284:1.284:1.284))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[3\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.386:0.386:0.386) (0.47:0.47:0.47))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE wraddress\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.612:1.612:1.612) (1.652:1.652:1.652))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.663:1.663:1.663) (1.615:1.615:1.615))
        (PORT sclr (0.909:0.909:0.909) (0.977:0.977:0.977))
        (PORT ena (1.338:1.338:1.338) (1.284:1.284:1.284))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[4\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.384:0.384:0.384) (0.461:0.461:0.461))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE wraddress\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.612:1.612:1.612) (1.652:1.652:1.652))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.663:1.663:1.663) (1.615:1.615:1.615))
        (PORT sclr (0.909:0.909:0.909) (0.977:0.977:0.977))
        (PORT ena (1.338:1.338:1.338) (1.284:1.284:1.284))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[5\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.362:0.362:0.362) (0.446:0.446:0.446))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE wraddress\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.612:1.612:1.612) (1.652:1.652:1.652))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.663:1.663:1.663) (1.615:1.615:1.615))
        (PORT sclr (0.909:0.909:0.909) (0.977:0.977:0.977))
        (PORT ena (1.338:1.338:1.338) (1.284:1.284:1.284))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[6\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.387:0.387:0.387) (0.471:0.471:0.471))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.472:0.472:0.472))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE wraddress\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.612:1.612:1.612) (1.652:1.652:1.652))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.663:1.663:1.663) (1.615:1.615:1.615))
        (PORT sclr (0.909:0.909:0.909) (0.977:0.977:0.977))
        (PORT ena (1.338:1.338:1.338) (1.284:1.284:1.284))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[7\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.385:0.385:0.385) (0.462:0.462:0.462))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE wraddress\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.612:1.612:1.612) (1.652:1.652:1.652))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.663:1.663:1.663) (1.615:1.615:1.615))
        (PORT sclr (0.909:0.909:0.909) (0.977:0.977:0.977))
        (PORT ena (1.338:1.338:1.338) (1.284:1.284:1.284))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[8\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.385:0.385:0.385) (0.462:0.462:0.462))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE wraddress\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.612:1.612:1.612) (1.652:1.652:1.652))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.663:1.663:1.663) (1.615:1.615:1.615))
        (PORT sclr (0.909:0.909:0.909) (0.977:0.977:0.977))
        (PORT ena (1.338:1.338:1.338) (1.284:1.284:1.284))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[9\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.385:0.385:0.385) (0.462:0.462:0.462))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE wraddress\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.612:1.612:1.612) (1.652:1.652:1.652))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.663:1.663:1.663) (1.615:1.615:1.615))
        (PORT sclr (0.909:0.909:0.909) (0.977:0.977:0.977))
        (PORT ena (1.338:1.338:1.338) (1.284:1.284:1.284))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[10\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.36:0.36:0.36) (0.437:0.437:0.437))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE wraddress\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.612:1.612:1.612) (1.652:1.652:1.652))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.663:1.663:1.663) (1.615:1.615:1.615))
        (PORT sclr (0.909:0.909:0.909) (0.977:0.977:0.977))
        (PORT ena (1.338:1.338:1.338) (1.284:1.284:1.284))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[11\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.388:0.388:0.388) (0.472:0.472:0.472))
        (IOPATH dataa combout (0.461:0.461:0.461) (0.481:0.481:0.481))
        (IOPATH dataa cout (0.552:0.552:0.552) (0.416:0.416:0.416))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE wraddress\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.612:1.612:1.612) (1.652:1.652:1.652))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.663:1.663:1.663) (1.615:1.615:1.615))
        (PORT sclr (0.909:0.909:0.909) (0.977:0.977:0.977))
        (PORT ena (1.338:1.338:1.338) (1.284:1.284:1.284))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[12\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.36:0.36:0.36) (0.437:0.437:0.437))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datab cout (0.565:0.565:0.565) (0.421:0.421:0.421))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
        (IOPATH cin combout (0.607:0.607:0.607) (0.577:0.577:0.577))
        (IOPATH cin cout (0.073:0.073:0.073) (0.073:0.073:0.073))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE wraddress\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.612:1.612:1.612) (1.652:1.652:1.652))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.663:1.663:1.663) (1.615:1.615:1.615))
        (PORT sclr (0.909:0.909:0.909) (0.977:0.977:0.977))
        (PORT ena (1.338:1.338:1.338) (1.284:1.284:1.284))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE wraddress\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.612:1.612:1.612) (1.652:1.652:1.652))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.663:1.663:1.663) (1.615:1.615:1.615))
        (PORT sclr (0.909:0.909:0.909) (0.977:0.977:0.977))
        (PORT ena (1.338:1.338:1.338) (1.284:1.284:1.284))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|decode2\|w_anode434w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.361:0.361:0.361) (0.46:0.46:0.46))
        (PORT datab (0.358:0.358:0.358) (0.451:0.451:0.451))
        (PORT datac (0.583:0.583:0.583) (0.607:0.607:0.607))
        (PORT datad (0.576:0.576:0.576) (0.596:0.596:0.596))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|rden_b_store)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.622:1.622:1.622) (1.659:1.659:1.659))
        (PORT asdata (2.477:2.477:2.477) (2.38:2.38:2.38))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode434w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.99:0.99:0.99) (0.966:0.966:0.966))
        (PORT datab (1.172:1.172:1.172) (1.123:1.123:1.123))
        (PORT datac (0.841:0.841:0.841) (0.833:0.833:0.833))
        (PORT datad (2.316:2.316:2.316) (2.182:2.182:2.182))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Camera_Data\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.728:0.728:0.728) (0.837:0.837:0.837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_data\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4.13:4.13:4.13) (4.38:4.38:4.38))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.627:1.627:1.627) (1.664:1.664:1.664))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_datapixel\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.618:0.618:0.618) (0.667:0.667:0.667))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_datapixel\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.603:1.603:1.603) (1.644:1.644:1.644))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.355:1.355:1.355) (1.293:1.293:1.293))
        (PORT ena (1.602:1.602:1.602) (1.552:1.552:1.552))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.811:1.811:1.811) (1.756:1.756:1.756))
        (PORT clk (2.048:2.048:2.048) (2.104:2.104:2.104))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.483:2.483:2.483) (2.445:2.445:2.445))
        (PORT d[1] (2.312:2.312:2.312) (2.259:2.259:2.259))
        (PORT d[2] (2.518:2.518:2.518) (2.485:2.485:2.485))
        (PORT d[3] (2.336:2.336:2.336) (2.282:2.282:2.282))
        (PORT d[4] (2.433:2.433:2.433) (2.408:2.408:2.408))
        (PORT d[5] (2.514:2.514:2.514) (2.48:2.48:2.48))
        (PORT d[6] (2.42:2.42:2.42) (2.398:2.398:2.398))
        (PORT d[7] (2.439:2.439:2.439) (2.416:2.416:2.416))
        (PORT d[8] (2.726:2.726:2.726) (2.62:2.62:2.62))
        (PORT d[9] (2.283:2.283:2.283) (2.223:2.223:2.223))
        (PORT d[10] (2.729:2.729:2.729) (2.701:2.701:2.701))
        (PORT d[11] (2.34:2.34:2.34) (2.278:2.278:2.278))
        (PORT d[12] (2.262:2.262:2.262) (2.197:2.197:2.197))
        (PORT clk (2.044:2.044:2.044) (2.099:2.099:2.099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.453:2.453:2.453) (2.32:2.32:2.32))
        (PORT clk (2.044:2.044:2.044) (2.099:2.099:2.099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.048:2.048:2.048) (2.104:2.104:2.104))
        (PORT d[0] (3.16:3.16:3.16) (3.034:3.034:3.034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.049:2.049:2.049) (2.105:2.105:2.105))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.049:2.049:2.049) (2.105:2.105:2.105))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.049:2.049:2.049) (2.105:2.105:2.105))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.049:2.049:2.049) (2.105:2.105:2.105))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.667:2.667:2.667) (2.577:2.577:2.577))
        (PORT d[1] (2.822:2.822:2.822) (2.771:2.771:2.771))
        (PORT d[2] (3.289:3.289:3.289) (3.102:3.102:3.102))
        (PORT d[3] (3.17:3.17:3.17) (3.001:3.001:3.001))
        (PORT d[4] (2.569:2.569:2.569) (2.469:2.469:2.469))
        (PORT d[5] (2.942:2.942:2.942) (2.815:2.815:2.815))
        (PORT d[6] (2.94:2.94:2.94) (2.818:2.818:2.818))
        (PORT d[7] (2.43:2.43:2.43) (2.324:2.324:2.324))
        (PORT d[8] (3.428:3.428:3.428) (3.395:3.395:3.395))
        (PORT d[9] (2.822:2.822:2.822) (2.713:2.713:2.713))
        (PORT d[10] (2.841:2.841:2.841) (2.715:2.715:2.715))
        (PORT d[11] (4.108:4.108:4.108) (3.935:3.935:3.935))
        (PORT d[12] (2.907:2.907:2.907) (2.791:2.791:2.791))
        (PORT clk (1.998:1.998:1.998) (2.013:2.013:2.013))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a0.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.587:4.587:4.587) (4.241:4.241:4.241))
        (PORT clk (1.998:1.998:1.998) (2.013:2.013:2.013))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.998:1.998:1.998) (2.013:2.013:2.013))
        (PORT d[0] (4.091:4.091:4.091) (3.829:3.829:3.829))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.999:1.999:1.999) (2.014:2.014:2.014))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.999:1.999:1.999) (2.014:2.014:2.014))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.999:1.999:1.999) (2.014:2.014:2.014))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|decode2\|w_anode447w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.363:0.363:0.363) (0.462:0.462:0.462))
        (PORT datab (0.36:0.36:0.36) (0.452:0.452:0.452))
        (PORT datac (0.585:0.585:0.585) (0.609:0.609:0.609))
        (PORT datad (0.578:0.578:0.578) (0.599:0.599:0.599))
        (IOPATH dataa combout (0.432:0.432:0.432) (0.446:0.446:0.446))
        (IOPATH datab combout (0.437:0.437:0.437) (0.436:0.436:0.436))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode447w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.993:0.993:0.993) (0.969:0.969:0.969))
        (PORT datab (1.171:1.171:1.171) (1.122:1.122:1.122))
        (PORT datac (0.843:0.843:0.843) (0.835:0.835:0.835))
        (PORT datad (2.317:2.317:2.317) (2.183:2.183:2.183))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.788:1.788:1.788) (1.748:1.748:1.748))
        (PORT clk (2.047:2.047:2.047) (2.103:2.103:2.103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.463:1.463:1.463) (1.453:1.453:1.453))
        (PORT d[1] (1.672:1.672:1.672) (1.695:1.695:1.695))
        (PORT d[2] (1.853:1.853:1.853) (1.774:1.774:1.774))
        (PORT d[3] (2.092:2.092:2.092) (2.068:2.068:2.068))
        (PORT d[4] (2.152:2.152:2.152) (2.143:2.143:2.143))
        (PORT d[5] (1.623:1.623:1.623) (1.647:1.647:1.647))
        (PORT d[6] (1.638:1.638:1.638) (1.662:1.662:1.662))
        (PORT d[7] (1.715:1.715:1.715) (1.645:1.645:1.645))
        (PORT d[8] (1.582:1.582:1.582) (1.555:1.555:1.555))
        (PORT d[9] (1.515:1.515:1.515) (1.494:1.494:1.494))
        (PORT d[10] (2.313:2.313:2.313) (2.325:2.325:2.325))
        (PORT d[11] (1.506:1.506:1.506) (1.495:1.495:1.495))
        (PORT d[12] (1.455:1.455:1.455) (1.443:1.443:1.443))
        (PORT clk (2.043:2.043:2.043) (2.098:2.098:2.098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.791:1.791:1.791) (1.68:1.68:1.68))
        (PORT clk (2.043:2.043:2.043) (2.098:2.098:2.098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.047:2.047:2.047) (2.103:2.103:2.103))
        (PORT d[0] (2.464:2.464:2.464) (2.365:2.365:2.365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.048:2.048:2.048) (2.104:2.104:2.104))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.048:2.048:2.048) (2.104:2.104:2.104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.048:2.048:2.048) (2.104:2.104:2.104))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.048:2.048:2.048) (2.104:2.104:2.104))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.809:1.809:1.809) (1.769:1.769:1.769))
        (PORT d[1] (3.476:3.476:3.476) (3.525:3.525:3.525))
        (PORT d[2] (4.51:4.51:4.51) (4.258:4.258:4.258))
        (PORT d[3] (2.811:2.811:2.811) (2.707:2.707:2.707))
        (PORT d[4] (3.336:3.336:3.336) (3.166:3.166:3.166))
        (PORT d[5] (2.603:2.603:2.603) (2.535:2.535:2.535))
        (PORT d[6] (2.45:2.45:2.45) (2.352:2.352:2.352))
        (PORT d[7] (3.225:3.225:3.225) (3.059:3.059:3.059))
        (PORT d[8] (3.82:3.82:3.82) (3.764:3.764:3.764))
        (PORT d[9] (3.455:3.455:3.455) (3.429:3.429:3.429))
        (PORT d[10] (3.237:3.237:3.237) (3.113:3.113:3.113))
        (PORT d[11] (1.823:1.823:1.823) (1.76:1.76:1.76))
        (PORT d[12] (4.046:4.046:4.046) (3.781:3.781:3.781))
        (PORT clk (1.997:1.997:1.997) (2.012:2.012:2.012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a16.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.469:5.469:5.469) (5.11:5.11:5.11))
        (PORT clk (1.997:1.997:1.997) (2.012:2.012:2.012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.997:1.997:1.997) (2.012:2.012:2.012))
        (PORT d[0] (2.411:2.411:2.411) (2.298:2.298:2.298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.998:1.998:1.998) (2.013:2.013:2.013))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.998:1.998:1.998) (2.013:2.013:2.013))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.998:1.998:1.998) (2.013:2.013:2.013))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_RGB\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.93:0.93:0.93) (0.912:0.912:0.912))
        (PORT datab (1.996:1.996:1.996) (1.809:1.809:1.809))
        (PORT datad (1.976:1.976:1.976) (1.783:1.783:1.783))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|decode2\|w_anode455w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.643:0.643:0.643) (0.654:0.654:0.654))
        (PORT datab (0.358:0.358:0.358) (0.45:0.45:0.45))
        (PORT datac (0.316:0.316:0.316) (0.412:0.412:0.412))
        (PORT datad (0.574:0.574:0.574) (0.594:0.594:0.594))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.428:0.428:0.428))
        (IOPATH datab combout (0.41:0.41:0.41) (0.408:0.408:0.408))
        (IOPATH datac combout (0.324:0.324:0.324) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode455w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.726:1.726:1.726) (1.639:1.639:1.639))
        (PORT datab (0.363:0.363:0.363) (0.44:0.44:0.44))
        (PORT datac (2.003:2.003:2.003) (1.914:1.914:1.914))
        (PORT datad (0.827:0.827:0.827) (0.806:0.806:0.806))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Camera_Data\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.708:0.708:0.708) (0.817:0.817:0.817))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_data\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3.607:3.607:3.607) (3.825:3.825:3.825))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.612:1.612:1.612) (1.645:1.645:1.645))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_datapixel\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.337:1.337:1.337) (1.377:1.377:1.377))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_datapixel\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.603:1.603:1.603) (1.644:1.644:1.644))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.355:1.355:1.355) (1.293:1.293:1.293))
        (PORT ena (1.602:1.602:1.602) (1.552:1.552:1.552))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.414:1.414:1.414) (1.405:1.405:1.405))
        (PORT d[1] (1.404:1.404:1.404) (1.389:1.389:1.389))
        (PORT clk (2.052:2.052:2.052) (2.106:2.106:2.106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.68:1.68:1.68) (1.691:1.691:1.691))
        (PORT d[1] (1.516:1.516:1.516) (1.511:1.511:1.511))
        (PORT d[2] (1.625:1.625:1.625) (1.642:1.642:1.642))
        (PORT d[3] (1.541:1.541:1.541) (1.537:1.537:1.537))
        (PORT d[4] (1.917:1.917:1.917) (1.912:1.912:1.912))
        (PORT d[5] (1.604:1.604:1.604) (1.622:1.622:1.622))
        (PORT d[6] (1.618:1.618:1.618) (1.641:1.641:1.641))
        (PORT d[7] (1.612:1.612:1.612) (1.636:1.636:1.636))
        (PORT d[8] (1.856:1.856:1.856) (1.804:1.804:1.804))
        (PORT d[9] (1.559:1.559:1.559) (1.561:1.561:1.561))
        (PORT d[10] (2.307:2.307:2.307) (2.32:2.32:2.32))
        (PORT d[11] (1.523:1.523:1.523) (1.506:1.506:1.506))
        (PORT clk (2.048:2.048:2.048) (2.101:2.101:2.101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.731:1.731:1.731) (1.611:1.611:1.611))
        (PORT clk (2.048:2.048:2.048) (2.101:2.101:2.101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.052:2.052:2.052) (2.106:2.106:2.106))
        (PORT d[0] (2.438:2.438:2.438) (2.325:2.325:2.325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.053:2.053:2.053) (2.107:2.107:2.107))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.053:2.053:2.053) (2.107:2.107:2.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.053:2.053:2.053) (2.107:2.107:2.107))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.053:2.053:2.053) (2.107:2.107:2.107))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.238:2.238:2.238) (2.17:2.17:2.17))
        (PORT d[1] (3.85:3.85:3.85) (3.739:3.739:3.739))
        (PORT d[2] (4.105:4.105:4.105) (3.88:3.88:3.88))
        (PORT d[3] (3.234:3.234:3.234) (3.102:3.102:3.102))
        (PORT d[4] (2.241:2.241:2.241) (2.17:2.17:2.17))
        (PORT d[5] (1.73:1.73:1.73) (1.676:1.676:1.676))
        (PORT d[6] (2.08:2.08:2.08) (1.99:1.99:1.99))
        (PORT d[7] (3.685:3.685:3.685) (3.491:3.491:3.491))
        (PORT d[8] (3.462:3.462:3.462) (3.436:3.436:3.436))
        (PORT d[9] (3.772:3.772:3.772) (3.604:3.604:3.604))
        (PORT d[10] (3.655:3.655:3.655) (3.506:3.506:3.506))
        (PORT d[11] (4.86:4.86:4.86) (4.642:4.642:4.642))
        (PORT clk (2.002:2.002:2.002) (2.015:2.015:2.015))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a32.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.955:5.955:5.955) (5.564:5.564:5.564))
        (PORT clk (2.002:2.002:2.002) (2.015:2.015:2.015))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.002:2.002:2.002) (2.015:2.015:2.015))
        (PORT d[0] (3.385:3.385:3.385) (3.161:3.161:3.161))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.003:2.003:2.003) (2.016:2.016:2.016))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.003:2.003:2.003) (2.016:2.016:2.016))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.003:2.003:2.003) (2.016:2.016:2.016))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_RGB\[4\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (2.015:2.015:2.015) (1.932:1.932:1.932))
        (PORT datac (1.272:1.272:1.272) (1.266:1.266:1.266))
        (IOPATH datab combout (0.473:0.473:0.473) (0.487:0.487:0.487))
        (IOPATH datac combout (0.324:0.324:0.324) (0.315:0.315:0.315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|address_reg_b\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.295:1.295:1.295) (1.233:1.233:1.233))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.612:1.612:1.612) (1.653:1.653:1.653))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT ena (2.817:2.817:2.817) (2.697:2.697:2.697))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_RGB\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.609:1.609:1.609) (1.651:1.651:1.651))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (2.043:2.043:2.043) (1.873:1.873:1.873))
        (PORT sclr (1.817:1.817:1.817) (1.76:1.76:1.76))
        (PORT sload (2.019:2.019:2.019) (2.04:2.04:2.04))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.146:2.146:2.146) (2.078:2.078:2.078))
        (PORT clk (2.049:2.049:2.049) (2.104:2.104:2.104))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.064:2.064:2.064) (2.05:2.05:2.05))
        (PORT d[1] (1.651:1.651:1.651) (1.674:1.674:1.674))
        (PORT d[2] (1.664:1.664:1.664) (1.686:1.686:1.686))
        (PORT d[3] (1.85:1.85:1.85) (1.82:1.82:1.82))
        (PORT d[4] (1.651:1.651:1.651) (1.676:1.676:1.676))
        (PORT d[5] (1.707:1.707:1.707) (1.731:1.731:1.731))
        (PORT d[6] (1.61:1.61:1.61) (1.634:1.634:1.634))
        (PORT d[7] (1.647:1.647:1.647) (1.675:1.675:1.675))
        (PORT d[8] (2.291:2.291:2.291) (2.199:2.199:2.199))
        (PORT d[9] (2.362:2.362:2.362) (2.299:2.299:2.299))
        (PORT d[10] (2.784:2.784:2.784) (2.764:2.764:2.764))
        (PORT d[11] (1.55:1.55:1.55) (1.541:1.541:1.541))
        (PORT d[12] (1.502:1.502:1.502) (1.489:1.489:1.489))
        (PORT clk (2.045:2.045:2.045) (2.099:2.099:2.099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.781:1.781:1.781) (1.662:1.662:1.662))
        (PORT clk (2.045:2.045:2.045) (2.099:2.099:2.099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.049:2.049:2.049) (2.104:2.104:2.104))
        (PORT d[0] (2.488:2.488:2.488) (2.376:2.376:2.376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.05:2.05:2.05) (2.105:2.105:2.105))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.05:2.05:2.05) (2.105:2.105:2.105))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.05:2.05:2.05) (2.105:2.105:2.105))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.05:2.05:2.05) (2.105:2.105:2.105))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.254:2.254:2.254) (2.191:2.191:2.191))
        (PORT d[1] (2.854:2.854:2.854) (2.799:2.799:2.799))
        (PORT d[2] (3.675:3.675:3.675) (3.472:3.472:3.472))
        (PORT d[3] (3.366:3.366:3.366) (3.224:3.224:3.224))
        (PORT d[4] (3.372:3.372:3.372) (3.236:3.236:3.236))
        (PORT d[5] (3.378:3.378:3.378) (3.22:3.22:3.22))
        (PORT d[6] (3.429:3.429:3.429) (3.278:3.278:3.278))
        (PORT d[7] (2.484:2.484:2.484) (2.379:2.379:2.379))
        (PORT d[8] (2.107:2.107:2.107) (2.022:2.022:2.022))
        (PORT d[9] (3.321:3.321:3.321) (3.181:3.181:3.181))
        (PORT d[10] (3.46:3.46:3.46) (3.313:3.313:3.313))
        (PORT d[11] (4.485:4.485:4.485) (4.297:4.297:4.297))
        (PORT d[12] (3.288:3.288:3.288) (3.148:3.148:3.148))
        (PORT clk (1.999:1.999:1.999) (2.013:2.013:2.013))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a17.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6.336:6.336:6.336) (5.93:5.93:5.93))
        (PORT clk (1.999:1.999:1.999) (2.013:2.013:2.013))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.999:1.999:1.999) (2.013:2.013:2.013))
        (PORT d[0] (2.395:2.395:2.395) (2.283:2.283:2.283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2:2:2) (2.014:2.014:2.014))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2:2:2) (2.014:2.014:2.014))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2:2:2) (2.014:2.014:2.014))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.132:2.132:2.132) (2.062:2.062:2.062))
        (PORT clk (2.061:2.061:2.061) (2.115:2.115:2.115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.883:1.883:1.883) (1.84:1.84:1.84))
        (PORT d[1] (2.065:2.065:2.065) (2.057:2.057:2.057))
        (PORT d[2] (2.2:2.2:2.2) (2.1:2.1:2.1))
        (PORT d[3] (2.506:2.506:2.506) (2.461:2.461:2.461))
        (PORT d[4] (2.083:2.083:2.083) (2.087:2.087:2.087))
        (PORT d[5] (2.089:2.089:2.089) (2.081:2.081:2.081))
        (PORT d[6] (2.04:2.04:2.04) (2.038:2.038:2.038))
        (PORT d[7] (1.947:1.947:1.947) (1.94:1.94:1.94))
        (PORT d[8] (2.697:2.697:2.697) (2.598:2.598:2.598))
        (PORT d[9] (2.512:2.512:2.512) (2.461:2.461:2.461))
        (PORT d[10] (3.218:3.218:3.218) (3.22:3.22:3.22))
        (PORT d[11] (1.997:1.997:1.997) (1.956:1.956:1.956))
        (PORT d[12] (1.848:1.848:1.848) (1.811:1.811:1.811))
        (PORT clk (2.057:2.057:2.057) (2.11:2.11:2.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.451:2.451:2.451) (2.27:2.27:2.27))
        (PORT clk (2.057:2.057:2.057) (2.11:2.11:2.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.061:2.061:2.061) (2.115:2.115:2.115))
        (PORT d[0] (3.158:3.158:3.158) (2.984:2.984:2.984))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.062:2.062:2.062) (2.116:2.116:2.116))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.062:2.062:2.062) (2.116:2.116:2.116))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.062:2.062:2.062) (2.116:2.116:2.116))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.062:2.062:2.062) (2.116:2.116:2.116))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.23:2.23:2.23) (2.166:2.166:2.166))
        (PORT d[1] (3.85:3.85:3.85) (3.856:3.856:3.856))
        (PORT d[2] (4.906:4.906:4.906) (4.626:4.626:4.626))
        (PORT d[3] (2.398:2.398:2.398) (2.33:2.33:2.33))
        (PORT d[4] (2.89:2.89:2.89) (2.746:2.746:2.746))
        (PORT d[5] (2.225:2.225:2.225) (2.182:2.182:2.182))
        (PORT d[6] (2.793:2.793:2.793) (2.647:2.647:2.647))
        (PORT d[7] (2.804:2.804:2.804) (2.662:2.662:2.662))
        (PORT d[8] (3.365:3.365:3.365) (3.327:3.327:3.327))
        (PORT d[9] (3.095:3.095:3.095) (3.088:3.088:3.088))
        (PORT d[10] (2.814:2.814:2.814) (2.712:2.712:2.712))
        (PORT d[11] (2.288:2.288:2.288) (2.195:2.195:2.195))
        (PORT d[12] (3.566:3.566:3.566) (3.336:3.336:3.336))
        (PORT clk (2.011:2.011:2.011) (2.024:2.024:2.024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a1.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.057:5.057:5.057) (4.71:4.71:4.71))
        (PORT clk (2.011:2.011:2.011) (2.024:2.024:2.024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.011:2.011:2.011) (2.024:2.024:2.024))
        (PORT d[0] (3.313:3.313:3.313) (3.107:3.107:3.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.012:2.012:2.012) (2.025:2.025:2.025))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.012:2.012:2.012) (2.025:2.025:2.025))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.012:2.012:2.012) (2.025:2.025:2.025))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_RGB\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.042:1.042:1.042) (1.101:1.101:1.101))
        (PORT datab (2.294:2.294:2.294) (2.093:2.093:2.093))
        (PORT datad (2.336:2.336:2.336) (2.189:2.189:2.189))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_RGB\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.612:1.612:1.612) (1.653:1.653:1.653))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (2.248:2.248:2.248) (2.043:2.043:2.043))
        (PORT sclr (1.578:1.578:1.578) (1.566:1.566:1.566))
        (PORT sload (1.761:1.761:1.761) (1.823:1.823:1.823))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Camera_Data\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.738:0.738:0.738) (0.847:0.847:0.847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_data\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3.612:3.612:3.612) (3.822:3.822:3.822))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.62:1.62:1.62) (1.653:1.653:1.653))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_datapixel\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.382:1.382:1.382) (1.354:1.354:1.354))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_datapixel\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.603:1.603:1.603) (1.644:1.644:1.644))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.355:1.355:1.355) (1.293:1.293:1.293))
        (PORT ena (1.602:1.602:1.602) (1.552:1.552:1.552))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.435:1.435:1.435) (1.423:1.423:1.423))
        (PORT clk (2.048:2.048:2.048) (2.103:2.103:2.103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.042:2.042:2.042) (2.032:2.032:2.032))
        (PORT d[1] (1.922:1.922:1.922) (1.895:1.895:1.895))
        (PORT d[2] (2.038:2.038:2.038) (2.031:2.031:2.031))
        (PORT d[3] (1.914:1.914:1.914) (1.876:1.876:1.876))
        (PORT d[4] (2.038:2.038:2.038) (2.038:2.038:2.038))
        (PORT d[5] (2.09:2.09:2.09) (2.086:2.086:2.086))
        (PORT d[6] (2.011:2.011:2.011) (2.013:2.013:2.013))
        (PORT d[7] (2.346:2.346:2.346) (2.294:2.294:2.294))
        (PORT d[8] (2.266:2.266:2.266) (2.188:2.188:2.188))
        (PORT d[9] (2.283:2.283:2.283) (2.223:2.223:2.223))
        (PORT d[10] (2.75:2.75:2.75) (2.734:2.734:2.734))
        (PORT d[11] (1.902:1.902:1.902) (1.857:1.857:1.857))
        (PORT d[12] (1.858:1.858:1.858) (1.821:1.821:1.821))
        (PORT clk (2.044:2.044:2.044) (2.098:2.098:2.098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.138:2.138:2.138) (1.985:1.985:1.985))
        (PORT clk (2.044:2.044:2.044) (2.098:2.098:2.098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.048:2.048:2.048) (2.103:2.103:2.103))
        (PORT d[0] (2.845:2.845:2.845) (2.699:2.699:2.699))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.049:2.049:2.049) (2.104:2.104:2.104))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.049:2.049:2.049) (2.104:2.104:2.104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.049:2.049:2.049) (2.104:2.104:2.104))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.049:2.049:2.049) (2.104:2.104:2.104))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.25:2.25:2.25) (2.181:2.181:2.181))
        (PORT d[1] (2.998:2.998:2.998) (2.947:2.947:2.947))
        (PORT d[2] (3.696:3.696:3.696) (3.488:3.488:3.488))
        (PORT d[3] (3.329:3.329:3.329) (3.187:3.187:3.187))
        (PORT d[4] (3.368:3.368:3.368) (3.223:3.223:3.223))
        (PORT d[5] (3.368:3.368:3.368) (3.213:3.213:3.213))
        (PORT d[6] (3.432:3.432:3.432) (3.277:3.277:3.277))
        (PORT d[7] (2.472:2.472:2.472) (2.365:2.365:2.365))
        (PORT d[8] (3.073:3.073:3.073) (3.067:3.067:3.067))
        (PORT d[9] (3.351:3.351:3.351) (3.21:3.21:3.21))
        (PORT d[10] (3.453:3.453:3.453) (3.306:3.306:3.306))
        (PORT d[11] (4.447:4.447:4.447) (4.256:4.256:4.256))
        (PORT d[12] (3.322:3.322:3.322) (3.179:3.179:3.179))
        (PORT clk (1.998:1.998:1.998) (2.012:2.012:2.012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a2.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6.308:6.308:6.308) (5.906:5.906:5.906))
        (PORT clk (1.998:1.998:1.998) (2.012:2.012:2.012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.998:1.998:1.998) (2.012:2.012:2.012))
        (PORT d[0] (4.48:4.48:4.48) (4.192:4.192:4.192))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.999:1.999:1.999) (2.013:2.013:2.013))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.999:1.999:1.999) (2.013:2.013:2.013))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.999:1.999:1.999) (2.013:2.013:2.013))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.476:1.476:1.476) (1.461:1.461:1.461))
        (PORT clk (2.047:2.047:2.047) (2.103:2.103:2.103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.039:2.039:2.039) (2.035:2.035:2.035))
        (PORT d[1] (2.031:2.031:2.031) (2.028:2.028:2.028))
        (PORT d[2] (2.078:2.078:2.078) (2.075:2.075:2.075))
        (PORT d[3] (1.873:1.873:1.873) (1.838:1.838:1.838))
        (PORT d[4] (2.021:2.021:2.021) (2.024:2.024:2.024))
        (PORT d[5] (2.099:2.099:2.099) (2.096:2.096:2.096))
        (PORT d[6] (2.019:2.019:2.019) (2.021:2.021:2.021))
        (PORT d[7] (2.09:2.09:2.09) (2.094:2.094:2.094))
        (PORT d[8] (2.319:2.319:2.319) (2.241:2.241:2.241))
        (PORT d[9] (2.269:2.269:2.269) (2.207:2.207:2.207))
        (PORT d[10] (2.665:2.665:2.665) (2.637:2.637:2.637))
        (PORT d[11] (2.023:2.023:2.023) (1.984:1.984:1.984))
        (PORT d[12] (1.913:1.913:1.913) (1.876:1.876:1.876))
        (PORT clk (2.043:2.043:2.043) (2.098:2.098:2.098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.131:2.131:2.131) (1.984:1.984:1.984))
        (PORT clk (2.043:2.043:2.043) (2.098:2.098:2.098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.047:2.047:2.047) (2.103:2.103:2.103))
        (PORT d[0] (2.838:2.838:2.838) (2.698:2.698:2.698))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.048:2.048:2.048) (2.104:2.104:2.104))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.048:2.048:2.048) (2.104:2.104:2.104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.048:2.048:2.048) (2.104:2.104:2.104))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.048:2.048:2.048) (2.104:2.104:2.104))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.242:2.242:2.242) (2.184:2.184:2.184))
        (PORT d[1] (2.892:2.892:2.892) (2.853:2.853:2.853))
        (PORT d[2] (3.309:3.309:3.309) (3.127:3.127:3.127))
        (PORT d[3] (2.945:2.945:2.945) (2.814:2.814:2.814))
        (PORT d[4] (2.964:2.964:2.964) (2.859:2.859:2.859))
        (PORT d[5] (3.361:3.361:3.361) (3.205:3.205:3.205))
        (PORT d[6] (3.003:3.003:3.003) (2.882:2.882:2.882))
        (PORT d[7] (2.097:2.097:2.097) (2.017:2.017:2.017))
        (PORT d[8] (3.396:3.396:3.396) (3.363:3.363:3.363))
        (PORT d[9] (3.312:3.312:3.312) (3.171:3.171:3.171))
        (PORT d[10] (3.44:3.44:3.44) (3.291:3.291:3.291))
        (PORT d[11] (4.469:4.469:4.469) (4.279:4.279:4.279))
        (PORT d[12] (3.237:3.237:3.237) (3.096:3.096:3.096))
        (PORT clk (1.997:1.997:1.997) (2.012:2.012:2.012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a18.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6.31:6.31:6.31) (5.908:5.908:5.908))
        (PORT clk (1.997:1.997:1.997) (2.012:2.012:2.012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.997:1.997:1.997) (2.012:2.012:2.012))
        (PORT d[0] (3.047:3.047:3.047) (2.855:2.855:2.855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.998:1.998:1.998) (2.013:2.013:2.013))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.998:1.998:1.998) (2.013:2.013:2.013))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.998:1.998:1.998) (2.013:2.013:2.013))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_RGB\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.926:0.926:0.926) (0.908:0.908:0.908))
        (PORT datab (1.609:1.609:1.609) (1.447:1.447:1.447))
        (PORT datad (1.493:1.493:1.493) (1.354:1.354:1.354))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Camera_Data\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.738:0.738:0.738) (0.847:0.847:0.847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_data\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3.63:3.63:3.63) (3.832:3.832:3.832))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.62:1.62:1.62) (1.653:1.653:1.653))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_datapixel\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.223:1.223:1.223) (1.19:1.19:1.19))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_datapixel\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.603:1.603:1.603) (1.644:1.644:1.644))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.355:1.355:1.355) (1.293:1.293:1.293))
        (PORT ena (1.602:1.602:1.602) (1.552:1.552:1.552))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.419:1.419:1.419) (1.387:1.387:1.387))
        (PORT d[1] (1.564:1.564:1.564) (1.571:1.571:1.571))
        (PORT clk (2.052:2.052:2.052) (2.106:2.106:2.106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.104:1.104:1.104) (1.111:1.111:1.111))
        (PORT d[1] (1.183:1.183:1.183) (1.227:1.227:1.227))
        (PORT d[2] (1.207:1.207:1.207) (1.242:1.242:1.242))
        (PORT d[3] (1.208:1.208:1.208) (1.244:1.244:1.244))
        (PORT d[4] (1.131:1.131:1.131) (1.145:1.145:1.145))
        (PORT d[5] (1.234:1.234:1.234) (1.284:1.284:1.284))
        (PORT d[6] (1.324:1.324:1.324) (1.269:1.269:1.269))
        (PORT d[7] (1.281:1.281:1.281) (1.236:1.236:1.236))
        (PORT d[8] (2.284:2.284:2.284) (2.209:2.209:2.209))
        (PORT d[9] (1.342:1.342:1.342) (1.29:1.29:1.29))
        (PORT d[10] (2.289:2.289:2.289) (2.3:2.3:2.3))
        (PORT d[11] (1.153:1.153:1.153) (1.169:1.169:1.169))
        (PORT clk (2.048:2.048:2.048) (2.101:2.101:2.101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.4:1.4:1.4) (1.307:1.307:1.307))
        (PORT clk (2.048:2.048:2.048) (2.101:2.101:2.101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.052:2.052:2.052) (2.106:2.106:2.106))
        (PORT d[0] (2.107:2.107:2.107) (2.021:2.021:2.021))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.053:2.053:2.053) (2.107:2.107:2.107))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.053:2.053:2.053) (2.107:2.107:2.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.053:2.053:2.053) (2.107:2.107:2.107))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.053:2.053:2.053) (2.107:2.107:2.107))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.825:1.825:1.825) (1.783:1.783:1.783))
        (PORT d[1] (3.798:3.798:3.798) (3.693:3.693:3.693))
        (PORT d[2] (4.101:4.101:4.101) (3.875:3.875:3.875))
        (PORT d[3] (3.229:3.229:3.229) (3.099:3.099:3.099))
        (PORT d[4] (2.207:2.207:2.207) (2.138:2.138:2.138))
        (PORT d[5] (2.654:2.654:2.654) (2.588:2.588:2.588))
        (PORT d[6] (2.074:2.074:2.074) (1.983:1.983:1.983))
        (PORT d[7] (3.647:3.647:3.647) (3.453:3.453:3.453))
        (PORT d[8] (3.018:3.018:3.018) (3.013:3.013:3.013))
        (PORT d[9] (3.5:3.5:3.5) (3.466:3.466:3.466))
        (PORT d[10] (3.68:3.68:3.68) (3.526:3.526:3.526))
        (PORT d[11] (1.359:1.359:1.359) (1.327:1.327:1.327))
        (PORT clk (2.002:2.002:2.002) (2.015:2.015:2.015))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a34.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.919:5.919:5.919) (5.532:5.532:5.532))
        (PORT clk (2.002:2.002:2.002) (2.015:2.015:2.015))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.002:2.002:2.002) (2.015:2.015:2.015))
        (PORT d[0] (3.392:3.392:3.392) (3.168:3.168:3.168))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.003:2.003:2.003) (2.016:2.016:2.016))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.003:2.003:2.003) (2.016:2.016:2.016))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.003:2.003:2.003) (2.016:2.016:2.016))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_RGB\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.609:1.609:1.609) (1.651:1.651:1.651))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (2.366:2.366:2.366) (2.142:2.142:2.142))
        (PORT sclr (1.817:1.817:1.817) (1.76:1.76:1.76))
        (PORT sload (2.019:2.019:2.019) (2.04:2.04:2.04))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.924:1.924:1.924) (1.805:1.805:1.805))
        (PORT clk (2.033:2.033:2.033) (2.089:2.089:2.089))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.276:3.276:3.276) (3.083:3.083:3.083))
        (PORT d[1] (2.44:2.44:2.44) (2.308:2.308:2.308))
        (PORT d[2] (2.892:2.892:2.892) (2.697:2.697:2.697))
        (PORT d[3] (2.785:2.785:2.785) (2.6:2.6:2.6))
        (PORT d[4] (3.011:3.011:3.011) (2.867:2.867:2.867))
        (PORT d[5] (2.971:2.971:2.971) (2.852:2.852:2.852))
        (PORT d[6] (3.2:3.2:3.2) (3.161:3.161:3.161))
        (PORT d[7] (3.298:3.298:3.298) (3.111:3.111:3.111))
        (PORT d[8] (3.252:3.252:3.252) (3.07:3.07:3.07))
        (PORT d[9] (2.729:2.729:2.729) (2.686:2.686:2.686))
        (PORT d[10] (3.276:3.276:3.276) (3.09:3.09:3.09))
        (PORT d[11] (3.065:3.065:3.065) (3:3:3))
        (PORT d[12] (2.79:2.79:2.79) (2.615:2.615:2.615))
        (PORT clk (2.029:2.029:2.029) (2.084:2.084:2.084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.317:2.317:2.317) (2.103:2.103:2.103))
        (PORT clk (2.029:2.029:2.029) (2.084:2.084:2.084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.033:2.033:2.033) (2.089:2.089:2.089))
        (PORT d[0] (3.024:3.024:3.024) (2.817:2.817:2.817))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.034:2.034:2.034) (2.09:2.09:2.09))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.034:2.034:2.034) (2.09:2.09:2.09))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.034:2.034:2.034) (2.09:2.09:2.09))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.034:2.034:2.034) (2.09:2.09:2.09))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.242:3.242:3.242) (3.055:3.055:3.055))
        (PORT d[1] (2.282:2.282:2.282) (2.18:2.18:2.18))
        (PORT d[2] (2.386:2.386:2.386) (2.225:2.225:2.225))
        (PORT d[3] (2.401:2.401:2.401) (2.272:2.272:2.272))
        (PORT d[4] (2.43:2.43:2.43) (2.312:2.312:2.312))
        (PORT d[5] (2.414:2.414:2.414) (2.283:2.283:2.283))
        (PORT d[6] (2.528:2.528:2.528) (2.399:2.399:2.399))
        (PORT d[7] (2.498:2.498:2.498) (2.377:2.377:2.377))
        (PORT d[8] (2.133:2.133:2.133) (2.048:2.048:2.048))
        (PORT d[9] (2.061:2.061:2.061) (2.025:2.025:2.025))
        (PORT d[10] (2.413:2.413:2.413) (2.289:2.289:2.289))
        (PORT d[11] (2.491:2.491:2.491) (2.363:2.363:2.363))
        (PORT d[12] (2.143:2.143:2.143) (2.08:2.08:2.08))
        (PORT clk (1.983:1.983:1.983) (1.998:1.998:1.998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a3.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.807:2.807:2.807) (2.625:2.625:2.625))
        (PORT clk (1.983:1.983:1.983) (1.998:1.998:1.998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.983:1.983:1.983) (1.998:1.998:1.998))
        (PORT d[0] (3.572:3.572:3.572) (3.297:3.297:3.297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.984:1.984:1.984) (1.999:1.999:1.999))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.984:1.984:1.984) (1.999:1.999:1.999))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.984:1.984:1.984) (1.999:1.999:1.999))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.837:1.837:1.837) (1.686:1.686:1.686))
        (PORT clk (2.04:2.04:2.04) (2.096:2.096:2.096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.242:2.242:2.242) (2.145:2.145:2.145))
        (PORT d[1] (2.086:2.086:2.086) (1.949:1.949:1.949))
        (PORT d[2] (2.053:2.053:2.053) (1.903:1.903:1.903))
        (PORT d[3] (2.05:2.05:2.05) (1.909:1.909:1.909))
        (PORT d[4] (2.568:2.568:2.568) (2.419:2.419:2.419))
        (PORT d[5] (2.137:2.137:2.137) (2.065:2.065:2.065))
        (PORT d[6] (2.504:2.504:2.504) (2.356:2.356:2.356))
        (PORT d[7] (2.229:2.229:2.229) (2.137:2.137:2.137))
        (PORT d[8] (2.957:2.957:2.957) (2.81:2.81:2.81))
        (PORT d[9] (2.1:2.1:2.1) (1.966:1.966:1.966))
        (PORT d[10] (2.16:2.16:2.16) (2.083:2.083:2.083))
        (PORT d[11] (1.988:1.988:1.988) (1.862:1.862:1.862))
        (PORT d[12] (2.008:2.008:2.008) (1.872:1.872:1.872))
        (PORT clk (2.036:2.036:2.036) (2.091:2.091:2.091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.861:1.861:1.861) (1.671:1.671:1.671))
        (PORT clk (2.036:2.036:2.036) (2.091:2.091:2.091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.04:2.04:2.04) (2.096:2.096:2.096))
        (PORT d[0] (2.568:2.568:2.568) (2.385:2.385:2.385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.041:2.041:2.041) (2.097:2.097:2.097))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.041:2.041:2.041) (2.097:2.097:2.097))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.041:2.041:2.041) (2.097:2.097:2.097))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.041:2.041:2.041) (2.097:2.097:2.097))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.101:2.101:2.101) (1.993:1.993:1.993))
        (PORT d[1] (3.344:3.344:3.344) (3.323:3.323:3.323))
        (PORT d[2] (3.92:3.92:3.92) (3.634:3.634:3.634))
        (PORT d[3] (3.66:3.66:3.66) (3.441:3.441:3.441))
        (PORT d[4] (3.288:3.288:3.288) (3.115:3.115:3.115))
        (PORT d[5] (2.512:2.512:2.512) (2.461:2.461:2.461))
        (PORT d[6] (3.671:3.671:3.671) (3.48:3.48:3.48))
        (PORT d[7] (1.694:1.694:1.694) (1.624:1.624:1.624))
        (PORT d[8] (3.421:3.421:3.421) (3.249:3.249:3.249))
        (PORT d[9] (2.997:2.997:2.997) (2.927:2.927:2.927))
        (PORT d[10] (3.703:3.703:3.703) (3.494:3.494:3.494))
        (PORT d[11] (1.708:1.708:1.708) (1.624:1.624:1.624))
        (PORT d[12] (2.545:2.545:2.545) (2.456:2.456:2.456))
        (PORT clk (1.99:1.99:1.99) (2.005:2.005:2.005))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a19.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.409:2.409:2.409) (2.263:2.263:2.263))
        (PORT clk (1.99:1.99:1.99) (2.005:2.005:2.005))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.99:1.99:1.99) (2.005:2.005:2.005))
        (PORT d[0] (4.14:4.14:4.14) (3.841:3.841:3.841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.991:1.991:1.991) (2.006:2.006:2.006))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.991:1.991:1.991) (2.006:2.006:2.006))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.991:1.991:1.991) (2.006:2.006:2.006))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_RGB\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.383:0.383:0.383) (0.481:0.481:0.481))
        (PORT datab (1.728:1.728:1.728) (1.592:1.592:1.592))
        (PORT datad (1.244:1.244:1.244) (1.169:1.169:1.169))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_RGB\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.612:1.612:1.612) (1.653:1.653:1.653))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (2.308:2.308:2.308) (2.094:2.094:2.094))
        (PORT sclr (0.961:0.961:0.961) (1.03:1.03:1.03))
        (PORT sload (1.61:1.61:1.61) (1.663:1.663:1.663))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Camera_Data\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.718:0.718:0.718) (0.827:0.827:0.827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_data\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3.816:3.816:3.816) (3.969:3.969:3.969))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.62:1.62:1.62) (1.653:1.653:1.653))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_datapixel\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.412:1.412:1.412) (1.387:1.387:1.387))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_datapixel\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.603:1.603:1.603) (1.644:1.644:1.644))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.355:1.355:1.355) (1.293:1.293:1.293))
        (PORT ena (1.602:1.602:1.602) (1.552:1.552:1.552))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.943:1.943:1.943) (1.829:1.829:1.829))
        (PORT clk (2.035:2.035:2.035) (2.093:2.093:2.093))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.617:2.617:2.617) (2.471:2.471:2.471))
        (PORT d[1] (2.469:2.469:2.469) (2.313:2.313:2.313))
        (PORT d[2] (1.995:1.995:1.995) (1.838:1.838:1.838))
        (PORT d[3] (1.985:1.985:1.985) (1.858:1.858:1.858))
        (PORT d[4] (2.19:2.19:2.19) (2.095:2.095:2.095))
        (PORT d[5] (2.249:2.249:2.249) (2.166:2.166:2.166))
        (PORT d[6] (2.456:2.456:2.456) (2.324:2.324:2.324))
        (PORT d[7] (2.23:2.23:2.23) (2.135:2.135:2.135))
        (PORT d[8] (2.559:2.559:2.559) (2.438:2.438:2.438))
        (PORT d[9] (2.104:2.104:2.104) (1.969:1.969:1.969))
        (PORT d[10] (2.202:2.202:2.202) (2.126:2.126:2.126))
        (PORT d[11] (3.247:3.247:3.247) (3.23:3.23:3.23))
        (PORT d[12] (2.005:2.005:2.005) (1.858:1.858:1.858))
        (PORT clk (2.031:2.031:2.031) (2.088:2.088:2.088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.988:1.988:1.988) (1.782:1.782:1.782))
        (PORT clk (2.031:2.031:2.031) (2.088:2.088:2.088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.035:2.035:2.035) (2.093:2.093:2.093))
        (PORT d[0] (2.646:2.646:2.646) (2.471:2.471:2.471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.036:2.036:2.036) (2.094:2.094:2.094))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.036:2.036:2.036) (2.094:2.094:2.094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.036:2.036:2.036) (2.094:2.094:2.094))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.036:2.036:2.036) (2.094:2.094:2.094))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.65:1.65:1.65) (1.577:1.577:1.577))
        (PORT d[1] (3:3:3) (3.006:3.006:3.006))
        (PORT d[2] (1.675:1.675:1.675) (1.571:1.571:1.571))
        (PORT d[3] (2.985:2.985:2.985) (2.957:2.957:2.957))
        (PORT d[4] (2.876:2.876:2.876) (2.731:2.731:2.731))
        (PORT d[5] (2.116:2.116:2.116) (2.091:2.091:2.091))
        (PORT d[6] (4.45:4.45:4.45) (4.209:4.209:4.209))
        (PORT d[7] (1.747:1.747:1.747) (1.671:1.671:1.671))
        (PORT d[8] (3.457:3.457:3.457) (3.465:3.465:3.465))
        (PORT d[9] (3.643:3.643:3.643) (3.536:3.536:3.536))
        (PORT d[10] (4.104:4.104:4.104) (3.871:3.871:3.871))
        (PORT d[11] (1.736:1.736:1.736) (1.647:1.647:1.647))
        (PORT d[12] (2.929:2.929:2.929) (2.814:2.814:2.814))
        (PORT clk (1.985:1.985:1.985) (2.002:2.002:2.002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a20.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.835:2.835:2.835) (2.666:2.666:2.666))
        (PORT clk (1.985:1.985:1.985) (2.002:2.002:2.002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.985:1.985:1.985) (2.002:2.002:2.002))
        (PORT d[0] (4.184:4.184:4.184) (3.899:3.899:3.899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.986:1.986:1.986) (2.003:2.003:2.003))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.986:1.986:1.986) (2.003:2.003:2.003))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.986:1.986:1.986) (2.003:2.003:2.003))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.335:2.335:2.335) (2.184:2.184:2.184))
        (PORT clk (2.04:2.04:2.04) (2.099:2.099:2.099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.607:2.607:2.607) (2.47:2.47:2.47))
        (PORT d[1] (1.983:1.983:1.983) (1.869:1.869:1.869))
        (PORT d[2] (2.351:2.351:2.351) (2.161:2.161:2.161))
        (PORT d[3] (2.434:2.434:2.434) (2.281:2.281:2.281))
        (PORT d[4] (2.553:2.553:2.553) (2.445:2.445:2.445))
        (PORT d[5] (2.629:2.629:2.629) (2.521:2.521:2.521))
        (PORT d[6] (2.477:2.477:2.477) (2.364:2.364:2.364))
        (PORT d[7] (2.97:2.97:2.97) (2.814:2.814:2.814))
        (PORT d[8] (2.885:2.885:2.885) (2.71:2.71:2.71))
        (PORT d[9] (2.019:2.019:2.019) (1.927:1.927:1.927))
        (PORT d[10] (2.557:2.557:2.557) (2.455:2.455:2.455))
        (PORT d[11] (3.198:3.198:3.198) (3.174:3.174:3.174))
        (PORT d[12] (2.798:2.798:2.798) (2.595:2.595:2.595))
        (PORT clk (2.036:2.036:2.036) (2.094:2.094:2.094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.162:2.162:2.162) (1.941:1.941:1.941))
        (PORT clk (2.036:2.036:2.036) (2.094:2.094:2.094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.04:2.04:2.04) (2.099:2.099:2.099))
        (PORT d[0] (2.905:2.905:2.905) (2.681:2.681:2.681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.041:2.041:2.041) (2.1:2.1:2.1))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.041:2.041:2.041) (2.1:2.1:2.1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.041:2.041:2.041) (2.1:2.1:2.1))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.041:2.041:2.041) (2.1:2.1:2.1))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.043:2.043:2.043) (1.944:1.944:1.944))
        (PORT d[1] (2.941:2.941:2.941) (2.953:2.953:2.953))
        (PORT d[2] (2.101:2.101:2.101) (1.986:1.986:1.986))
        (PORT d[3] (2.468:2.468:2.468) (2.462:2.462:2.462))
        (PORT d[4] (2.087:2.087:2.087) (1.979:1.979:1.979))
        (PORT d[5] (2.05:2.05:2.05) (2.023:2.023:2.023))
        (PORT d[6] (2.344:2.344:2.344) (2.214:2.214:2.214))
        (PORT d[7] (2.102:2.102:2.102) (2:2:2))
        (PORT d[8] (3.432:3.432:3.432) (3.44:3.44:3.44))
        (PORT d[9] (2.895:2.895:2.895) (2.875:2.875:2.875))
        (PORT d[10] (2.622:2.622:2.622) (2.467:2.467:2.467))
        (PORT d[11] (2.147:2.147:2.147) (2.033:2.033:2.033))
        (PORT d[12] (2.024:2.024:2.024) (1.922:1.922:1.922))
        (PORT clk (1.99:1.99:1.99) (2.008:2.008:2.008))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a4.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.297:3.297:3.297) (3.105:3.105:3.105))
        (PORT clk (1.99:1.99:1.99) (2.008:2.008:2.008))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.99:1.99:1.99) (2.008:2.008:2.008))
        (PORT d[0] (3.219:3.219:3.219) (2.987:2.987:2.987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.991:1.991:1.991) (2.009:2.009:2.009))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.991:1.991:1.991) (2.009:2.009:2.009))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.991:1.991:1.991) (2.009:2.009:2.009))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_RGB\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.04:1.04:1.04) (1.097:1.097:1.097))
        (PORT datab (1.629:1.629:1.629) (1.51:1.51:1.51))
        (PORT datad (2.092:2.092:2.092) (1.952:1.952:1.952))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Camera_Data\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.718:0.718:0.718) (0.827:0.827:0.827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_data\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4.174:4.174:4.174) (4.453:4.453:4.453))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.62:1.62:1.62) (1.653:1.653:1.653))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_datapixel\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.317:1.317:1.317) (1.289:1.289:1.289))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_datapixel\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.603:1.603:1.603) (1.644:1.644:1.644))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.355:1.355:1.355) (1.293:1.293:1.293))
        (PORT ena (1.602:1.602:1.602) (1.552:1.552:1.552))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.201:1.201:1.201) (1.123:1.123:1.123))
        (PORT d[1] (1.519:1.519:1.519) (1.414:1.414:1.414))
        (PORT clk (2.028:2.028:2.028) (2.087:2.087:2.087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.288:2.288:2.288) (2.192:2.192:2.192))
        (PORT d[1] (1.644:1.644:1.644) (1.564:1.564:1.564))
        (PORT d[2] (2.056:2.056:2.056) (1.91:1.91:1.91))
        (PORT d[3] (2.015:2.015:2.015) (1.88:1.88:1.88))
        (PORT d[4] (2.553:2.553:2.553) (2.428:2.428:2.428))
        (PORT d[5] (2.168:2.168:2.168) (2.1:2.1:2.1))
        (PORT d[6] (2.06:2.06:2.06) (1.917:1.917:1.917))
        (PORT d[7] (2.973:2.973:2.973) (2.821:2.821:2.821))
        (PORT d[8] (2.713:2.713:2.713) (2.643:2.643:2.643))
        (PORT d[9] (2.125:2.125:2.125) (2.003:2.003:2.003))
        (PORT d[10] (2.153:2.153:2.153) (2.093:2.093:2.093))
        (PORT d[11] (3.049:3.049:3.049) (2.981:2.981:2.981))
        (PORT clk (2.024:2.024:2.024) (2.082:2.082:2.082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.94:1.94:1.94) (1.751:1.751:1.751))
        (PORT clk (2.024:2.024:2.024) (2.082:2.082:2.082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.028:2.028:2.028) (2.087:2.087:2.087))
        (PORT d[0] (2.553:2.553:2.553) (2.366:2.366:2.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.029:2.029:2.029) (2.088:2.088:2.088))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.029:2.029:2.029) (2.088:2.088:2.088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.029:2.029:2.029) (2.088:2.088:2.088))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.029:2.029:2.029) (2.088:2.088:2.088))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.475:2.475:2.475) (2.344:2.344:2.344))
        (PORT d[1] (3.179:3.179:3.179) (3.016:3.016:3.016))
        (PORT d[2] (3.574:3.574:3.574) (3.315:3.315:3.315))
        (PORT d[3] (3.264:3.264:3.264) (3.072:3.072:3.072))
        (PORT d[4] (1.779:1.779:1.779) (1.753:1.753:1.753))
        (PORT d[5] (2.948:2.948:2.948) (2.867:2.867:2.867))
        (PORT d[6] (3.66:3.66:3.66) (3.468:3.468:3.468))
        (PORT d[7] (1.685:1.685:1.685) (1.616:1.616:1.616))
        (PORT d[8] (3.004:3.004:3.004) (2.862:2.862:2.862))
        (PORT d[9] (2.566:2.566:2.566) (2.52:2.52:2.52))
        (PORT d[10] (3.68:3.68:3.68) (3.476:3.476:3.476))
        (PORT d[11] (1.697:1.697:1.697) (1.618:1.618:1.618))
        (PORT clk (1.978:1.978:1.978) (1.996:1.996:1.996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a36.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.378:2.378:2.378) (2.226:2.226:2.226))
        (PORT clk (1.978:1.978:1.978) (1.996:1.996:1.996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.978:1.978:1.978) (1.996:1.996:1.996))
        (PORT d[0] (2.302:2.302:2.302) (2.164:2.164:2.164))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.979:1.979:1.979) (1.997:1.997:1.997))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.979:1.979:1.979) (1.997:1.997:1.997))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.979:1.979:1.979) (1.997:1.997:1.997))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_RGB\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.612:1.612:1.612) (1.653:1.653:1.653))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (1.668:1.668:1.668) (1.592:1.592:1.592))
        (PORT sclr (1.578:1.578:1.578) (1.566:1.566:1.566))
        (PORT sload (1.761:1.761:1.761) (1.823:1.823:1.823))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.699:2.699:2.699) (2.49:2.49:2.49))
        (PORT clk (2.028:2.028:2.028) (2.087:2.087:2.087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.948:2.948:2.948) (2.787:2.787:2.787))
        (PORT d[1] (2.486:2.486:2.486) (2.349:2.349:2.349))
        (PORT d[2] (2.903:2.903:2.903) (2.705:2.705:2.705))
        (PORT d[3] (2.382:2.382:2.382) (2.26:2.26:2.26))
        (PORT d[4] (3.042:3.042:3.042) (2.89:2.89:2.89))
        (PORT d[5] (2.954:2.954:2.954) (2.833:2.833:2.833))
        (PORT d[6] (3.283:3.283:3.283) (3.084:3.084:3.084))
        (PORT d[7] (3.411:3.411:3.411) (3.232:3.232:3.232))
        (PORT d[8] (3.143:3.143:3.143) (3.047:3.047:3.047))
        (PORT d[9] (2.721:2.721:2.721) (2.677:2.677:2.677))
        (PORT d[10] (2.992:2.992:2.992) (2.867:2.867:2.867))
        (PORT d[11] (3.115:3.115:3.115) (3.057:3.057:3.057))
        (PORT d[12] (3.064:3.064:3.064) (2.862:2.862:2.862))
        (PORT clk (2.024:2.024:2.024) (2.082:2.082:2.082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.364:2.364:2.364) (2.18:2.18:2.18))
        (PORT clk (2.024:2.024:2.024) (2.082:2.082:2.082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.028:2.028:2.028) (2.087:2.087:2.087))
        (PORT d[0] (3.071:3.071:3.071) (2.894:2.894:2.894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.029:2.029:2.029) (2.088:2.088:2.088))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.029:2.029:2.029) (2.088:2.088:2.088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.029:2.029:2.029) (2.088:2.088:2.088))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.029:2.029:2.029) (2.088:2.088:2.088))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.947:2.947:2.947) (2.795:2.795:2.795))
        (PORT d[1] (2.708:2.708:2.708) (2.574:2.574:2.574))
        (PORT d[2] (2.771:2.771:2.771) (2.564:2.564:2.564))
        (PORT d[3] (2.833:2.833:2.833) (2.66:2.66:2.66))
        (PORT d[4] (2.873:2.873:2.873) (2.717:2.717:2.717))
        (PORT d[5] (2.839:2.839:2.839) (2.681:2.681:2.681))
        (PORT d[6] (2.854:2.854:2.854) (2.708:2.708:2.708))
        (PORT d[7] (2.52:2.52:2.52) (2.394:2.394:2.394))
        (PORT d[8] (2.592:2.592:2.592) (2.473:2.473:2.473))
        (PORT d[9] (2.072:2.072:2.072) (2.06:2.06:2.06))
        (PORT d[10] (2.903:2.903:2.903) (2.747:2.747:2.747))
        (PORT d[11] (2.485:2.485:2.485) (2.359:2.359:2.359))
        (PORT d[12] (2.085:2.085:2.085) (2.024:2.024:2.024))
        (PORT clk (1.978:1.978:1.978) (1.996:1.996:1.996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a5.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.788:2.788:2.788) (2.604:2.604:2.604))
        (PORT clk (1.978:1.978:1.978) (1.996:1.996:1.996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.978:1.978:1.978) (1.996:1.996:1.996))
        (PORT d[0] (3.66:3.66:3.66) (3.379:3.379:3.379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.979:1.979:1.979) (1.997:1.997:1.997))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.979:1.979:1.979) (1.997:1.997:1.997))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.979:1.979:1.979) (1.997:1.997:1.997))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.318:2.318:2.318) (2.145:2.145:2.145))
        (PORT clk (2.03:2.03:2.03) (2.087:2.087:2.087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.644:2.644:2.644) (2.517:2.517:2.517))
        (PORT d[1] (2.061:2.061:2.061) (1.958:1.958:1.958))
        (PORT d[2] (2.479:2.479:2.479) (2.31:2.31:2.31))
        (PORT d[3] (2.481:2.481:2.481) (2.32:2.32:2.32))
        (PORT d[4] (3.06:3.06:3.06) (2.907:2.907:2.907))
        (PORT d[5] (2.576:2.576:2.576) (2.485:2.485:2.485))
        (PORT d[6] (2.921:2.921:2.921) (2.754:2.754:2.754))
        (PORT d[7] (3.42:3.42:3.42) (3.238:3.238:3.238))
        (PORT d[8] (3.183:3.183:3.183) (3.082:3.082:3.082))
        (PORT d[9] (2.715:2.715:2.715) (2.668:2.668:2.668))
        (PORT d[10] (2.939:2.939:2.939) (2.819:2.819:2.819))
        (PORT d[11] (3.126:3.126:3.126) (3.071:3.071:3.071))
        (PORT d[12] (3.063:3.063:3.063) (2.861:2.861:2.861))
        (PORT clk (2.026:2.026:2.026) (2.082:2.082:2.082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.237:2.237:2.237) (2.033:2.033:2.033))
        (PORT clk (2.026:2.026:2.026) (2.082:2.082:2.082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.03:2.03:2.03) (2.087:2.087:2.087))
        (PORT d[0] (2.944:2.944:2.944) (2.747:2.747:2.747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.031:2.031:2.031) (2.088:2.088:2.088))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.031:2.031:2.031) (2.088:2.088:2.088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.031:2.031:2.031) (2.088:2.088:2.088))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.031:2.031:2.031) (2.088:2.088:2.088))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.939:2.939:2.939) (2.787:2.787:2.787))
        (PORT d[1] (2.469:2.469:2.469) (2.456:2.456:2.456))
        (PORT d[2] (3.119:3.119:3.119) (2.881:2.881:2.881))
        (PORT d[3] (2.848:2.848:2.848) (2.678:2.678:2.678))
        (PORT d[4] (2.914:2.914:2.914) (2.756:2.756:2.756))
        (PORT d[5] (2.774:2.774:2.774) (2.621:2.621:2.621))
        (PORT d[6] (2.86:2.86:2.86) (2.715:2.715:2.715))
        (PORT d[7] (2.098:2.098:2.098) (2.006:2.006:2.006))
        (PORT d[8] (2.56:2.56:2.56) (2.443:2.443:2.443))
        (PORT d[9] (2.056:2.056:2.056) (1.99:1.99:1.99))
        (PORT d[10] (2.91:2.91:2.91) (2.756:2.756:2.756))
        (PORT d[11] (3.178:3.178:3.178) (2.957:2.957:2.957))
        (PORT d[12] (2.099:2.099:2.099) (2.028:2.028:2.028))
        (PORT clk (1.98:1.98:1.98) (1.996:1.996:1.996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a21.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.365:2.365:2.365) (2.213:2.213:2.213))
        (PORT clk (1.98:1.98:1.98) (1.996:1.996:1.996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.98:1.98:1.98) (1.996:1.996:1.996))
        (PORT d[0] (2.945:2.945:2.945) (2.734:2.734:2.734))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.981:1.981:1.981) (1.997:1.997:1.997))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.981:1.981:1.981) (1.997:1.997:1.997))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.981:1.981:1.981) (1.997:1.997:1.997))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_RGB\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.04:1.04:1.04) (1.097:1.097:1.097))
        (PORT datab (1.671:1.671:1.671) (1.539:1.539:1.539))
        (PORT datad (1.579:1.579:1.579) (1.483:1.483:1.483))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_RGB\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.612:1.612:1.612) (1.653:1.653:1.653))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (1.731:1.731:1.731) (1.626:1.626:1.626))
        (PORT sclr (1.578:1.578:1.578) (1.566:1.566:1.566))
        (PORT sload (1.761:1.761:1.761) (1.823:1.823:1.823))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Camera_Data\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.708:0.708:0.708) (0.817:0.817:0.817))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_data\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3.663:3.663:3.663) (3.876:3.876:3.876))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.62:1.62:1.62) (1.653:1.653:1.653))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_datapixel\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.266:1.266:1.266) (1.223:1.223:1.223))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_datapixel\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.603:1.603:1.603) (1.644:1.644:1.644))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.355:1.355:1.355) (1.293:1.293:1.293))
        (PORT ena (1.602:1.602:1.602) (1.552:1.552:1.552))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.77:1.77:1.77) (1.728:1.728:1.728))
        (PORT clk (2.048:2.048:2.048) (2.103:2.103:2.103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.484:2.484:2.484) (2.449:2.449:2.449))
        (PORT d[1] (2.318:2.318:2.318) (2.262:2.262:2.262))
        (PORT d[2] (2.576:2.576:2.576) (2.539:2.539:2.539))
        (PORT d[3] (2.261:2.261:2.261) (2.21:2.21:2.21))
        (PORT d[4] (2.06:2.06:2.06) (2.063:2.063:2.063))
        (PORT d[5] (2.512:2.512:2.512) (2.479:2.479:2.479))
        (PORT d[6] (2.412:2.412:2.412) (2.39:2.39:2.39))
        (PORT d[7] (2.058:2.058:2.058) (2.065:2.065:2.065))
        (PORT d[8] (2.704:2.704:2.704) (2.598:2.598:2.598))
        (PORT d[9] (2.309:2.309:2.309) (2.245:2.245:2.245))
        (PORT d[10] (2.688:2.688:2.688) (2.662:2.662:2.662))
        (PORT d[11] (1.999:1.999:1.999) (1.962:1.962:1.962))
        (PORT d[12] (1.921:1.921:1.921) (1.885:1.885:1.885))
        (PORT clk (2.044:2.044:2.044) (2.098:2.098:2.098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.198:2.198:2.198) (2.035:2.035:2.035))
        (PORT clk (2.044:2.044:2.044) (2.098:2.098:2.098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.048:2.048:2.048) (2.103:2.103:2.103))
        (PORT d[0] (2.905:2.905:2.905) (2.749:2.749:2.749))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.049:2.049:2.049) (2.104:2.104:2.104))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.049:2.049:2.049) (2.104:2.104:2.104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.049:2.049:2.049) (2.104:2.104:2.104))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.049:2.049:2.049) (2.104:2.104:2.104))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.666:2.666:2.666) (2.573:2.573:2.573))
        (PORT d[1] (2.501:2.501:2.501) (2.483:2.483:2.483))
        (PORT d[2] (3.269:3.269:3.269) (3.087:3.087:3.087))
        (PORT d[3] (2.888:2.888:2.888) (2.775:2.775:2.775))
        (PORT d[4] (2.909:2.909:2.909) (2.804:2.804:2.804))
        (PORT d[5] (2.94:2.94:2.94) (2.816:2.816:2.816))
        (PORT d[6] (2.995:2.995:2.995) (2.873:2.873:2.873))
        (PORT d[7] (2.841:2.841:2.841) (2.717:2.717:2.717))
        (PORT d[8] (3.387:3.387:3.387) (3.356:3.356:3.356))
        (PORT d[9] (2.831:2.831:2.831) (2.722:2.722:2.722))
        (PORT d[10] (3.052:3.052:3.052) (2.933:2.933:2.933))
        (PORT d[11] (4.102:4.102:4.102) (3.941:3.941:3.941))
        (PORT d[12] (2.845:2.845:2.845) (2.731:2.731:2.731))
        (PORT clk (1.998:1.998:1.998) (2.012:2.012:2.012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a22.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.586:4.586:4.586) (4.238:4.238:4.238))
        (PORT clk (1.998:1.998:1.998) (2.012:2.012:2.012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.998:1.998:1.998) (2.012:2.012:2.012))
        (PORT d[0] (3.053:3.053:3.053) (2.863:2.863:2.863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.999:1.999:1.999) (2.013:2.013:2.013))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.999:1.999:1.999) (2.013:2.013:2.013))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.999:1.999:1.999) (2.013:2.013:2.013))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.867:1.867:1.867) (1.818:1.818:1.818))
        (PORT clk (2.052:2.052:2.052) (2.106:2.106:2.106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.502:2.502:2.502) (2.467:2.467:2.467))
        (PORT d[1] (2.325:2.325:2.325) (2.272:2.272:2.272))
        (PORT d[2] (2.507:2.507:2.507) (2.473:2.473:2.473))
        (PORT d[3] (2.65:2.65:2.65) (2.555:2.555:2.555))
        (PORT d[4] (2.486:2.486:2.486) (2.457:2.457:2.457))
        (PORT d[5] (2.541:2.541:2.541) (2.506:2.506:2.506))
        (PORT d[6] (2.742:2.742:2.742) (2.681:2.681:2.681))
        (PORT d[7] (2.458:2.458:2.458) (2.436:2.436:2.436))
        (PORT d[8] (2.693:2.693:2.693) (2.59:2.59:2.59))
        (PORT d[9] (2.331:2.331:2.331) (2.269:2.269:2.269))
        (PORT d[10] (3.105:3.105:3.105) (3.047:3.047:3.047))
        (PORT d[11] (2.388:2.388:2.388) (2.321:2.321:2.321))
        (PORT d[12] (2.28:2.28:2.28) (2.217:2.217:2.217))
        (PORT clk (2.048:2.048:2.048) (2.101:2.101:2.101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.548:2.548:2.548) (2.399:2.399:2.399))
        (PORT clk (2.048:2.048:2.048) (2.101:2.101:2.101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.052:2.052:2.052) (2.106:2.106:2.106))
        (PORT d[0] (3.255:3.255:3.255) (3.113:3.113:3.113))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.053:2.053:2.053) (2.107:2.107:2.107))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.053:2.053:2.053) (2.107:2.107:2.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.053:2.053:2.053) (2.107:2.107:2.107))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.053:2.053:2.053) (2.107:2.107:2.107))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.637:2.637:2.637) (2.552:2.552:2.552))
        (PORT d[1] (2.807:2.807:2.807) (2.76:2.76:2.76))
        (PORT d[2] (2.785:2.785:2.785) (2.623:2.623:2.623))
        (PORT d[3] (2.788:2.788:2.788) (2.648:2.648:2.648))
        (PORT d[4] (2.584:2.584:2.584) (2.491:2.491:2.491))
        (PORT d[5] (2.554:2.554:2.554) (2.457:2.457:2.457))
        (PORT d[6] (2.692:2.692:2.692) (2.632:2.632:2.632))
        (PORT d[7] (2.457:2.457:2.457) (2.359:2.359:2.359))
        (PORT d[8] (2.845:2.845:2.845) (2.746:2.746:2.746))
        (PORT d[9] (2.467:2.467:2.467) (2.385:2.385:2.385))
        (PORT d[10] (2.595:2.595:2.595) (2.506:2.506:2.506))
        (PORT d[11] (3.782:3.782:3.782) (3.637:3.637:3.637))
        (PORT d[12] (2.492:2.492:2.492) (2.397:2.397:2.397))
        (PORT clk (2.002:2.002:2.002) (2.015:2.015:2.015))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a6.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.84:3.84:3.84) (3.554:3.554:3.554))
        (PORT clk (2.002:2.002:2.002) (2.015:2.015:2.015))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.002:2.002:2.002) (2.015:2.015:2.015))
        (PORT d[0] (3.66:3.66:3.66) (3.422:3.422:3.422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.003:2.003:2.003) (2.016:2.016:2.016))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.003:2.003:2.003) (2.016:2.016:2.016))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.003:2.003:2.003) (2.016:2.016:2.016))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_RGB\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.509:1.509:1.509) (1.387:1.387:1.387))
        (PORT datab (0.904:0.904:0.904) (0.874:0.874:0.874))
        (PORT datad (1.903:1.903:1.903) (1.719:1.719:1.719))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Camera_Data\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.718:0.718:0.718) (0.827:0.827:0.827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_data\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4.018:4.018:4.018) (4.264:4.264:4.264))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.62:1.62:1.62) (1.653:1.653:1.653))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_datapixel\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.257:1.257:1.257) (1.22:1.22:1.22))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_datapixel\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.603:1.603:1.603) (1.644:1.644:1.644))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.355:1.355:1.355) (1.293:1.293:1.293))
        (PORT ena (1.602:1.602:1.602) (1.552:1.552:1.552))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.056:1.056:1.056) (1.048:1.048:1.048))
        (PORT d[1] (1.051:1.051:1.051) (1.057:1.057:1.057))
        (PORT clk (2.048:2.048:2.048) (2.104:2.104:2.104))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.091:2.091:2.091) (2.072:2.072:2.072))
        (PORT d[1] (1.616:1.616:1.616) (1.641:1.641:1.641))
        (PORT d[2] (1.63:1.63:1.63) (1.652:1.652:1.652))
        (PORT d[3] (1.902:1.902:1.902) (1.874:1.874:1.874))
        (PORT d[4] (1.647:1.647:1.647) (1.667:1.667:1.667))
        (PORT d[5] (1.636:1.636:1.636) (1.657:1.657:1.657))
        (PORT d[6] (1.609:1.609:1.609) (1.633:1.633:1.633))
        (PORT d[7] (1.646:1.646:1.646) (1.674:1.674:1.674))
        (PORT d[8] (2.28:2.28:2.28) (2.186:2.186:2.186))
        (PORT d[9] (2.322:2.322:2.322) (2.262:2.262:2.262))
        (PORT d[10] (2.761:2.761:2.761) (2.743:2.743:2.743))
        (PORT d[11] (1.507:1.507:1.507) (1.495:1.495:1.495))
        (PORT clk (2.044:2.044:2.044) (2.099:2.099:2.099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.767:1.767:1.767) (1.652:1.652:1.652))
        (PORT clk (2.044:2.044:2.044) (2.099:2.099:2.099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.048:2.048:2.048) (2.104:2.104:2.104))
        (PORT d[0] (2.474:2.474:2.474) (2.366:2.366:2.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.049:2.049:2.049) (2.105:2.105:2.105))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.049:2.049:2.049) (2.105:2.105:2.105))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.049:2.049:2.049) (2.105:2.105:2.105))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.049:2.049:2.049) (2.105:2.105:2.105))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.233:2.233:2.233) (2.162:2.162:2.162))
        (PORT d[1] (3.391:3.391:3.391) (3.313:3.313:3.313))
        (PORT d[2] (3.706:3.706:3.706) (3.506:3.506:3.506))
        (PORT d[3] (3.336:3.336:3.336) (3.195:3.195:3.195))
        (PORT d[4] (1.81:1.81:1.81) (1.777:1.777:1.777))
        (PORT d[5] (1.716:1.716:1.716) (1.672:1.672:1.672))
        (PORT d[6] (3.47:3.47:3.47) (3.316:3.316:3.316))
        (PORT d[7] (2.489:2.489:2.489) (2.385:2.385:2.385))
        (PORT d[8] (1.78:1.78:1.78) (1.733:1.733:1.733))
        (PORT d[9] (3.801:3.801:3.801) (3.631:3.631:3.631))
        (PORT d[10] (3.42:3.42:3.42) (3.276:3.276:3.276))
        (PORT d[11] (4.863:4.863:4.863) (4.641:4.641:4.641))
        (PORT clk (1.998:1.998:1.998) (2.013:2.013:2.013))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a38.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6.322:6.322:6.322) (5.914:5.914:5.914))
        (PORT clk (1.998:1.998:1.998) (2.013:2.013:2.013))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.998:1.998:1.998) (2.013:2.013:2.013))
        (PORT d[0] (2.946:2.946:2.946) (2.741:2.741:2.741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.999:1.999:1.999) (2.014:2.014:2.014))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.999:1.999:1.999) (2.014:2.014:2.014))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.999:1.999:1.999) (2.014:2.014:2.014))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_RGB\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.609:1.609:1.609) (1.651:1.651:1.651))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (2.001:2.001:2.001) (1.849:1.849:1.849))
        (PORT sclr (1.817:1.817:1.817) (1.76:1.76:1.76))
        (PORT sload (2.019:2.019:2.019) (2.04:2.04:2.04))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.552:1.552:1.552) (1.453:1.453:1.453))
        (PORT clk (2.03:2.03:2.03) (2.086:2.086:2.086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.713:2.713:2.713) (2.581:2.581:2.581))
        (PORT d[1] (2.781:2.781:2.781) (2.602:2.602:2.602))
        (PORT d[2] (2.486:2.486:2.486) (2.314:2.314:2.314))
        (PORT d[3] (2.461:2.461:2.461) (2.298:2.298:2.298))
        (PORT d[4] (2.702:2.702:2.702) (2.572:2.572:2.572))
        (PORT d[5] (2.555:2.555:2.555) (2.462:2.462:2.462))
        (PORT d[6] (2.5:2.5:2.5) (2.526:2.526:2.526))
        (PORT d[7] (3.027:3.027:3.027) (2.878:2.878:2.878))
        (PORT d[8] (2.767:2.767:2.767) (2.699:2.699:2.699))
        (PORT d[9] (2.489:2.489:2.489) (2.329:2.329:2.329))
        (PORT d[10] (2.643:2.643:2.643) (2.53:2.53:2.53))
        (PORT d[11] (2.833:2.833:2.833) (2.791:2.791:2.791))
        (PORT d[12] (2.336:2.336:2.336) (2.184:2.184:2.184))
        (PORT clk (2.026:2.026:2.026) (2.081:2.081:2.081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.278:2.278:2.278) (2.05:2.05:2.05))
        (PORT clk (2.026:2.026:2.026) (2.081:2.081:2.081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.03:2.03:2.03) (2.086:2.086:2.086))
        (PORT d[0] (2.937:2.937:2.937) (2.711:2.711:2.711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.031:2.031:2.031) (2.087:2.087:2.087))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.031:2.031:2.031) (2.087:2.087:2.087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.031:2.031:2.031) (2.087:2.087:2.087))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.031:2.031:2.031) (2.087:2.087:2.087))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.531:2.531:2.531) (2.402:2.402:2.402))
        (PORT d[1] (3.108:3.108:3.108) (2.948:2.948:2.948))
        (PORT d[2] (3.205:3.205:3.205) (2.967:2.967:2.967))
        (PORT d[3] (3.244:3.244:3.244) (3.049:3.049:3.049))
        (PORT d[4] (3.317:3.317:3.317) (3.132:3.132:3.132))
        (PORT d[5] (3.188:3.188:3.188) (3.002:3.002:3.002))
        (PORT d[6] (3.258:3.258:3.258) (3.089:3.089:3.089))
        (PORT d[7] (2.117:2.117:2.117) (2.02:2.02:2.02))
        (PORT d[8] (2.999:2.999:2.999) (2.852:2.852:2.852))
        (PORT d[9] (2.517:2.517:2.517) (2.473:2.473:2.473))
        (PORT d[10] (3.304:3.304:3.304) (3.122:3.122:3.122))
        (PORT d[11] (2.126:2.126:2.126) (2.02:2.02:2.02))
        (PORT d[12] (2.111:2.111:2.111) (2.042:2.042:2.042))
        (PORT clk (1.98:1.98:1.98) (1.995:1.995:1.995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a23.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.38:2.38:2.38) (2.222:2.222:2.222))
        (PORT clk (1.98:1.98:1.98) (1.995:1.995:1.995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.98:1.98:1.98) (1.995:1.995:1.995))
        (PORT d[0] (3.362:3.362:3.362) (3.119:3.119:3.119))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.981:1.981:1.981) (1.996:1.996:1.996))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.981:1.981:1.981) (1.996:1.996:1.996))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.981:1.981:1.981) (1.996:1.996:1.996))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.2:2.2:2.2) (2.011:2.011:2.011))
        (PORT clk (2.031:2.031:2.031) (2.087:2.087:2.087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.272:2.272:2.272) (2.178:2.178:2.178))
        (PORT d[1] (1.656:1.656:1.656) (1.576:1.576:1.576))
        (PORT d[2] (2.057:2.057:2.057) (1.911:1.911:1.911))
        (PORT d[3] (2.08:2.08:2.08) (1.943:1.943:1.943))
        (PORT d[4] (2.659:2.659:2.659) (2.528:2.528:2.528))
        (PORT d[5] (2.527:2.527:2.527) (2.429:2.429:2.429))
        (PORT d[6] (2.532:2.532:2.532) (2.387:2.387:2.387))
        (PORT d[7] (2.948:2.948:2.948) (2.8:2.8:2.8))
        (PORT d[8] (2.688:2.688:2.688) (2.622:2.622:2.622))
        (PORT d[9] (2.085:2.085:2.085) (1.966:1.966:1.966))
        (PORT d[10] (2.557:2.557:2.557) (2.465:2.465:2.465))
        (PORT d[11] (2.386:2.386:2.386) (2.234:2.234:2.234))
        (PORT d[12] (2.359:2.359:2.359) (2.183:2.183:2.183))
        (PORT clk (2.027:2.027:2.027) (2.082:2.082:2.082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.291:2.291:2.291) (2.045:2.045:2.045))
        (PORT clk (2.027:2.027:2.027) (2.082:2.082:2.082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.031:2.031:2.031) (2.087:2.087:2.087))
        (PORT d[0] (2.998:2.998:2.998) (2.759:2.759:2.759))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.032:2.032:2.032) (2.088:2.088:2.088))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.032:2.032:2.032) (2.088:2.088:2.088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.032:2.032:2.032) (2.088:2.088:2.088))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.032:2.032:2.032) (2.088:2.088:2.088))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.524:2.524:2.524) (2.393:2.393:2.393))
        (PORT d[1] (3.161:3.161:3.161) (2.994:2.994:2.994))
        (PORT d[2] (3.536:3.536:3.536) (3.277:3.277:3.277))
        (PORT d[3] (3.308:3.308:3.308) (3.107:3.107:3.107))
        (PORT d[4] (3.318:3.318:3.318) (3.133:3.133:3.133))
        (PORT d[5] (2.954:2.954:2.954) (2.873:2.873:2.873))
        (PORT d[6] (3.258:3.258:3.258) (3.089:3.089:3.089))
        (PORT d[7] (1.686:1.686:1.686) (1.617:1.617:1.617))
        (PORT d[8] (3.003:3.003:3.003) (2.861:2.861:2.861))
        (PORT d[9] (2.525:2.525:2.525) (2.481:2.481:2.481))
        (PORT d[10] (3.3:3.3:3.3) (3.118:3.118:3.118))
        (PORT d[11] (1.698:1.698:1.698) (1.619:1.619:1.619))
        (PORT d[12] (2.154:2.154:2.154) (2.087:2.087:2.087))
        (PORT clk (1.981:1.981:1.981) (1.996:1.996:1.996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a7.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.961:1.961:1.961) (1.835:1.835:1.835))
        (PORT clk (1.981:1.981:1.981) (1.996:1.996:1.996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.981:1.981:1.981) (1.996:1.996:1.996))
        (PORT d[0] (4.391:4.391:4.391) (4.05:4.05:4.05))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.982:1.982:1.982) (1.997:1.997:1.997))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.982:1.982:1.982) (1.997:1.997:1.997))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.982:1.982:1.982) (1.997:1.997:1.997))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_RGB\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.38:0.38:0.38) (0.477:0.477:0.477))
        (PORT datab (1.275:1.275:1.275) (1.176:1.176:1.176))
        (PORT datad (1.246:1.246:1.246) (1.156:1.156:1.156))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_RGB\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.612:1.612:1.612) (1.653:1.653:1.653))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (1.947:1.947:1.947) (1.784:1.784:1.784))
        (PORT sclr (0.961:0.961:0.961) (1.03:1.03:1.03))
        (PORT sload (1.61:1.61:1.61) (1.663:1.663:1.663))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_datapixel\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.618:0.618:0.618) (0.667:0.667:0.667))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_datapixel\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.603:1.603:1.603) (1.644:1.644:1.644))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.355:1.355:1.355) (1.293:1.293:1.293))
        (PORT ena (1.637:1.637:1.637) (1.609:1.609:1.609))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.958:1.958:1.958) (1.948:1.948:1.948))
        (PORT clk (2.054:2.054:2.054) (2.107:2.107:2.107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.539:1.539:1.539) (1.526:1.526:1.526))
        (PORT d[1] (1.642:1.642:1.642) (1.666:1.666:1.666))
        (PORT d[2] (1.816:1.816:1.816) (1.736:1.736:1.736))
        (PORT d[3] (2.066:2.066:2.066) (2.047:2.047:2.047))
        (PORT d[4] (1.7:1.7:1.7) (1.726:1.726:1.726))
        (PORT d[5] (1.664:1.664:1.664) (1.687:1.687:1.687))
        (PORT d[6] (1.639:1.639:1.639) (1.663:1.663:1.663))
        (PORT d[7] (2.303:2.303:2.303) (2.282:2.282:2.282))
        (PORT d[8] (1.543:1.543:1.543) (1.518:1.518:1.518))
        (PORT d[9] (2.606:2.606:2.606) (2.555:2.555:2.555))
        (PORT d[10] (2.229:2.229:2.229) (2.242:2.242:2.242))
        (PORT d[11] (1.538:1.538:1.538) (1.527:1.527:1.527))
        (PORT d[12] (1.858:1.858:1.858) (1.814:1.814:1.814))
        (PORT clk (2.05:2.05:2.05) (2.102:2.102:2.102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.834:1.834:1.834) (1.715:1.715:1.715))
        (PORT clk (2.05:2.05:2.05) (2.102:2.102:2.102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.054:2.054:2.054) (2.107:2.107:2.107))
        (PORT d[0] (2.541:2.541:2.541) (2.429:2.429:2.429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.055:2.055:2.055) (2.108:2.108:2.108))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.055:2.055:2.055) (2.108:2.108:2.108))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.055:2.055:2.055) (2.108:2.108:2.108))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.055:2.055:2.055) (2.108:2.108:2.108))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.82:1.82:1.82) (1.78:1.78:1.78))
        (PORT d[1] (3.888:3.888:3.888) (3.912:3.912:3.912))
        (PORT d[2] (4.49:4.49:4.49) (4.243:4.243:4.243))
        (PORT d[3] (2.811:2.811:2.811) (2.706:2.706:2.706))
        (PORT d[4] (3.326:3.326:3.326) (3.158:3.158:3.158))
        (PORT d[5] (2.257:2.257:2.257) (2.216:2.216:2.216))
        (PORT d[6] (1.693:1.693:1.693) (1.636:1.636:1.636))
        (PORT d[7] (3.178:3.178:3.178) (3.012:3.012:3.012))
        (PORT d[8] (3.721:3.721:3.721) (3.655:3.655:3.655))
        (PORT d[9] (2.972:2.972:2.972) (2.961:2.961:2.961))
        (PORT d[10] (3.262:3.262:3.262) (3.134:3.134:3.134))
        (PORT d[11] (1.833:1.833:1.833) (1.77:1.77:1.77))
        (PORT d[12] (3.629:3.629:3.629) (3.399:3.399:3.399))
        (PORT clk (2.004:2.004:2.004) (2.016:2.016:2.016))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a24.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.495:5.495:5.495) (5.132:5.132:5.132))
        (PORT clk (2.004:2.004:2.004) (2.016:2.016:2.016))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.004:2.004:2.004) (2.016:2.016:2.016))
        (PORT d[0] (2.812:2.812:2.812) (2.65:2.65:2.65))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.005:2.005:2.005) (2.017:2.017:2.017))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.005:2.005:2.005) (2.017:2.017:2.017))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.005:2.005:2.005) (2.017:2.017:2.017))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.347:2.347:2.347) (2.309:2.309:2.309))
        (PORT clk (2.06:2.06:2.06) (2.116:2.116:2.116))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.208:2.208:2.208) (2.145:2.145:2.145))
        (PORT d[1] (2.028:2.028:2.028) (2.026:2.026:2.026))
        (PORT d[2] (2.222:2.222:2.222) (2.12:2.12:2.12))
        (PORT d[3] (2.476:2.476:2.476) (2.435:2.435:2.435))
        (PORT d[4] (2.1:2.1:2.1) (2.102:2.102:2.102))
        (PORT d[5] (2.025:2.025:2.025) (2.018:2.018:2.018))
        (PORT d[6] (2.388:2.388:2.388) (2.357:2.357:2.357))
        (PORT d[7] (2.689:2.689:2.689) (2.645:2.645:2.645))
        (PORT d[8] (1.931:1.931:1.931) (1.879:1.879:1.879))
        (PORT d[9] (2.52:2.52:2.52) (2.462:2.462:2.462))
        (PORT d[10] (3.234:3.234:3.234) (3.234:3.234:3.234))
        (PORT d[11] (2.39:2.39:2.39) (2.318:2.318:2.318))
        (PORT d[12] (2.229:2.229:2.229) (2.152:2.152:2.152))
        (PORT clk (2.056:2.056:2.056) (2.111:2.111:2.111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.179:2.179:2.179) (2.064:2.064:2.064))
        (PORT clk (2.056:2.056:2.056) (2.111:2.111:2.111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.06:2.06:2.06) (2.116:2.116:2.116))
        (PORT d[0] (2.886:2.886:2.886) (2.778:2.778:2.778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.061:2.061:2.061) (2.117:2.117:2.117))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.061:2.061:2.061) (2.117:2.117:2.117))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.061:2.061:2.061) (2.117:2.117:2.117))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.061:2.061:2.061) (2.117:2.117:2.117))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.722:2.722:2.722) (2.62:2.62:2.62))
        (PORT d[1] (3.45:3.45:3.45) (3.502:3.502:3.502))
        (PORT d[2] (4.883:4.883:4.883) (4.608:4.608:4.608))
        (PORT d[3] (2.034:2.034:2.034) (1.971:1.971:1.971))
        (PORT d[4] (2.196:2.196:2.196) (2.111:2.111:2.111))
        (PORT d[5] (1.821:1.821:1.821) (1.805:1.805:1.805))
        (PORT d[6] (2.1:2.1:2.1) (2.024:2.024:2.024))
        (PORT d[7] (2.748:2.748:2.748) (2.605:2.605:2.605))
        (PORT d[8] (3.684:3.684:3.684) (3.623:3.623:3.623))
        (PORT d[9] (3.019:3.019:3.019) (3.006:3.006:3.006))
        (PORT d[10] (2.839:2.839:2.839) (2.733:2.733:2.733))
        (PORT d[11] (2.74:2.74:2.74) (2.612:2.612:2.612))
        (PORT d[12] (3.207:3.207:3.207) (3.011:3.011:3.011))
        (PORT clk (2.01:2.01:2.01) (2.025:2.025:2.025))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a8.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.009:5.009:5.009) (4.662:4.662:4.662))
        (PORT clk (2.01:2.01:2.01) (2.025:2.025:2.025))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.01:2.01:2.01) (2.025:2.025:2.025))
        (PORT d[0] (3.662:3.662:3.662) (3.425:3.425:3.425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.011:2.011:2.011) (2.026:2.026:2.026))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.011:2.011:2.011) (2.026:2.026:2.026))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.011:2.011:2.011) (2.026:2.026:2.026))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_RGB\[8\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.042:1.042:1.042) (1.1:1.1:1.1))
        (PORT datab (2.05:2.05:2.05) (1.945:1.945:1.945))
        (PORT datad (2.439:2.439:2.439) (2.35:2.35:2.35))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_datapixel\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.333:1.333:1.333) (1.374:1.374:1.374))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_datapixel\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.603:1.603:1.603) (1.644:1.644:1.644))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.355:1.355:1.355) (1.293:1.293:1.293))
        (PORT ena (1.637:1.637:1.637) (1.609:1.609:1.609))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.56:1.56:1.56) (1.572:1.572:1.572))
        (PORT d[1] (1.921:1.921:1.921) (1.855:1.855:1.855))
        (PORT clk (2.049:2.049:2.049) (2.106:2.106:2.106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.489:1.489:1.489) (1.477:1.477:1.477))
        (PORT d[1] (2.094:2.094:2.094) (2.079:2.079:2.079))
        (PORT d[2] (1.808:1.808:1.808) (1.724:1.724:1.724))
        (PORT d[3] (1.633:1.633:1.633) (1.642:1.642:1.642))
        (PORT d[4] (1.554:1.554:1.554) (1.571:1.571:1.571))
        (PORT d[5] (1.608:1.608:1.608) (1.628:1.628:1.628))
        (PORT d[6] (1.575:1.575:1.575) (1.596:1.596:1.596))
        (PORT d[7] (1.601:1.601:1.601) (1.616:1.616:1.616))
        (PORT d[8] (1.559:1.559:1.559) (1.53:1.53:1.53))
        (PORT d[9] (1.487:1.487:1.487) (1.468:1.468:1.468))
        (PORT d[10] (1.873:1.873:1.873) (1.915:1.915:1.915))
        (PORT d[11] (2.403:2.403:2.403) (2.334:2.334:2.334))
        (PORT clk (2.045:2.045:2.045) (2.101:2.101:2.101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.746:1.746:1.746) (1.631:1.631:1.631))
        (PORT clk (2.045:2.045:2.045) (2.101:2.101:2.101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.049:2.049:2.049) (2.106:2.106:2.106))
        (PORT d[0] (2.42:2.42:2.42) (2.313:2.313:2.313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.05:2.05:2.05) (2.107:2.107:2.107))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.05:2.05:2.05) (2.107:2.107:2.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.05:2.05:2.05) (2.107:2.107:2.107))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.05:2.05:2.05) (2.107:2.107:2.107))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.418:1.418:1.418) (1.4:1.4:1.4))
        (PORT d[1] (3.782:3.782:3.782) (3.68:3.68:3.68))
        (PORT d[2] (4.112:4.112:4.112) (3.888:3.888:3.888))
        (PORT d[3] (3.222:3.222:3.222) (3.091:3.091:3.091))
        (PORT d[4] (2.606:2.606:2.606) (2.5:2.5:2.5))
        (PORT d[5] (2.663:2.663:2.663) (2.594:2.594:2.594))
        (PORT d[6] (2.058:2.058:2.058) (1.965:1.965:1.965))
        (PORT d[7] (3.274:3.274:3.274) (3.108:3.108:3.108))
        (PORT d[8] (3.816:3.816:3.816) (3.761:3.761:3.761))
        (PORT d[9] (3.502:3.502:3.502) (3.472:3.472:3.472))
        (PORT d[10] (3.286:3.286:3.286) (3.161:3.161:3.161))
        (PORT d[11] (1.808:1.808:1.808) (1.742:1.742:1.742))
        (PORT clk (1.999:1.999:1.999) (2.015:2.015:2.015))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a40.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.946:5.946:5.946) (5.554:5.554:5.554))
        (PORT clk (1.999:1.999:1.999) (2.015:2.015:2.015))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.999:1.999:1.999) (2.015:2.015:2.015))
        (PORT d[0] (3.384:3.384:3.384) (3.15:3.15:3.15))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2:2:2) (2.016:2.016:2.016))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2:2:2) (2.016:2.016:2.016))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2:2:2) (2.016:2.016:2.016))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_RGB\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.612:1.612:1.612) (1.653:1.653:1.653))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (2.374:2.374:2.374) (2.154:2.154:2.154))
        (PORT sclr (1.578:1.578:1.578) (1.566:1.566:1.566))
        (PORT sload (1.761:1.761:1.761) (1.823:1.823:1.823))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.263:2.263:2.263) (2.188:2.188:2.188))
        (PORT clk (2.059:2.059:2.059) (2.113:2.113:2.113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.869:1.869:1.869) (1.835:1.835:1.835))
        (PORT d[1] (2.007:2.007:2.007) (2.009:2.009:2.009))
        (PORT d[2] (2.174:2.174:2.174) (2.072:2.072:2.072))
        (PORT d[3] (2.465:2.465:2.465) (2.423:2.423:2.423))
        (PORT d[4] (2.094:2.094:2.094) (2.095:2.095:2.095))
        (PORT d[5] (2.008:2.008:2.008) (2.005:2.005:2.005))
        (PORT d[6] (2.039:2.039:2.039) (2.038:2.038:2.038))
        (PORT d[7] (2.045:2.045:2.045) (1.951:1.951:1.951))
        (PORT d[8] (1.925:1.925:1.925) (1.874:1.874:1.874))
        (PORT d[9] (2.527:2.527:2.527) (2.477:2.477:2.477))
        (PORT d[10] (3.225:3.225:3.225) (3.228:3.228:3.228))
        (PORT d[11] (1.966:1.966:1.966) (1.925:1.925:1.925))
        (PORT d[12] (1.876:1.876:1.876) (1.832:1.832:1.832))
        (PORT clk (2.055:2.055:2.055) (2.108:2.108:2.108))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.184:2.184:2.184) (2.075:2.075:2.075))
        (PORT clk (2.055:2.055:2.055) (2.108:2.108:2.108))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.059:2.059:2.059) (2.113:2.113:2.113))
        (PORT d[0] (2.891:2.891:2.891) (2.789:2.789:2.789))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.06:2.06:2.06) (2.114:2.114:2.114))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.06:2.06:2.06) (2.114:2.114:2.114))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.06:2.06:2.06) (2.114:2.114:2.114))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.06:2.06:2.06) (2.114:2.114:2.114))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.185:2.185:2.185) (2.12:2.12:2.12))
        (PORT d[1] (3.881:3.881:3.881) (3.904:3.904:3.904))
        (PORT d[2] (4.529:4.529:4.529) (4.282:4.282:4.282))
        (PORT d[3] (2:2:2) (1.962:1.962:1.962))
        (PORT d[4] (2.931:2.931:2.931) (2.784:2.784:2.784))
        (PORT d[5] (2.575:2.575:2.575) (2.509:2.509:2.509))
        (PORT d[6] (2.43:2.43:2.43) (2.331:2.331:2.331))
        (PORT d[7] (2.803:2.803:2.803) (2.662:2.662:2.662))
        (PORT d[8] (3.703:3.703:3.703) (3.637:3.637:3.637))
        (PORT d[9] (3.068:3.068:3.068) (3.066:3.066:3.066))
        (PORT d[10] (2.862:2.862:2.862) (2.759:2.759:2.759))
        (PORT d[11] (2.278:2.278:2.278) (2.186:2.186:2.186))
        (PORT d[12] (3.621:3.621:3.621) (3.39:3.39:3.39))
        (PORT clk (2.009:2.009:2.009) (2.022:2.022:2.022))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a9.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.067:5.067:5.067) (4.725:4.725:4.725))
        (PORT clk (2.009:2.009:2.009) (2.022:2.022:2.022))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.009:2.009:2.009) (2.022:2.022:2.022))
        (PORT d[0] (4.532:4.532:4.532) (4.227:4.227:4.227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.01:2.01:2.01) (2.023:2.023:2.023))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.01:2.01:2.01) (2.023:2.023:2.023))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.01:2.01:2.01) (2.023:2.023:2.023))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.875:1.875:1.875) (1.827:1.827:1.827))
        (PORT clk (2.048:2.048:2.048) (2.106:2.106:2.106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.328:2.328:2.328) (2.255:2.255:2.255))
        (PORT d[1] (1.629:1.629:1.629) (1.653:1.653:1.653))
        (PORT d[2] (1.773:1.773:1.773) (1.695:1.695:1.695))
        (PORT d[3] (2.051:2.051:2.051) (2.031:2.031:2.031))
        (PORT d[4] (1.691:1.691:1.691) (1.716:1.716:1.716))
        (PORT d[5] (1.615:1.615:1.615) (1.638:1.638:1.638))
        (PORT d[6] (1.63:1.63:1.63) (1.653:1.653:1.653))
        (PORT d[7] (1.668:1.668:1.668) (1.601:1.601:1.601))
        (PORT d[8] (1.534:1.534:1.534) (1.508:1.508:1.508))
        (PORT d[9] (1.509:1.509:1.509) (1.488:1.488:1.488))
        (PORT d[10] (2.255:2.255:2.255) (2.258:2.258:2.258))
        (PORT d[11] (2.367:2.367:2.367) (2.305:2.305:2.305))
        (PORT d[12] (1.489:1.489:1.489) (1.473:1.473:1.473))
        (PORT clk (2.044:2.044:2.044) (2.101:2.101:2.101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.797:1.797:1.797) (1.677:1.677:1.677))
        (PORT clk (2.044:2.044:2.044) (2.101:2.101:2.101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.048:2.048:2.048) (2.106:2.106:2.106))
        (PORT d[0] (2.504:2.504:2.504) (2.391:2.391:2.391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.049:2.049:2.049) (2.107:2.107:2.107))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.049:2.049:2.049) (2.107:2.107:2.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.049:2.049:2.049) (2.107:2.107:2.107))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.049:2.049:2.049) (2.107:2.107:2.107))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.763:1.763:1.763) (1.721:1.721:1.721))
        (PORT d[1] (3.477:3.477:3.477) (3.526:3.526:3.526))
        (PORT d[2] (4.12:4.12:4.12) (3.896:3.896:3.896))
        (PORT d[3] (3.242:3.242:3.242) (3.107:3.107:3.107))
        (PORT d[4] (3.673:3.673:3.673) (3.459:3.459:3.459))
        (PORT d[5] (2.983:2.983:2.983) (2.889:2.889:2.889))
        (PORT d[6] (2.908:2.908:2.908) (2.769:2.769:2.769))
        (PORT d[7] (3.233:3.233:3.233) (3.068:3.068:3.068))
        (PORT d[8] (3.779:3.779:3.779) (3.727:3.727:3.727))
        (PORT d[9] (3.818:3.818:3.818) (3.763:3.763:3.763))
        (PORT d[10] (3.315:3.315:3.315) (3.19:3.19:3.19))
        (PORT d[11] (1.814:1.814:1.814) (1.751:1.751:1.751))
        (PORT d[12] (4.011:4.011:4.011) (3.751:3.751:3.751))
        (PORT clk (1.998:1.998:1.998) (2.015:2.015:2.015))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a25.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.504:5.504:5.504) (5.143:5.143:5.143))
        (PORT clk (1.998:1.998:1.998) (2.015:2.015:2.015))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.998:1.998:1.998) (2.015:2.015:2.015))
        (PORT d[0] (2.417:2.417:2.417) (2.3:2.3:2.3))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.999:1.999:1.999) (2.016:2.016:2.016))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.999:1.999:1.999) (2.016:2.016:2.016))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.999:1.999:1.999) (2.016:2.016:2.016))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_RGB\[9\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.04:1.04:1.04) (1.098:1.098:1.098))
        (PORT datab (2.17:2.17:2.17) (1.968:1.968:1.968))
        (PORT datad (2.254:2.254:2.254) (2.029:2.029:2.029))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_RGB\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.612:1.612:1.612) (1.653:1.653:1.653))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (2.34:2.34:2.34) (2.137:2.137:2.137))
        (PORT sclr (1.578:1.578:1.578) (1.566:1.566:1.566))
        (PORT sload (1.761:1.761:1.761) (1.823:1.823:1.823))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_datapixel\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.384:1.384:1.384) (1.355:1.355:1.355))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_datapixel\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.603:1.603:1.603) (1.644:1.644:1.644))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.355:1.355:1.355) (1.293:1.293:1.293))
        (PORT ena (1.637:1.637:1.637) (1.609:1.609:1.609))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3:3:3) (3.013:3.013:3.013))
        (PORT clk (2.036:2.036:2.036) (2.091:2.091:2.091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.15:2.15:2.15) (2.067:2.067:2.067))
        (PORT d[1] (1.599:1.599:1.599) (1.511:1.511:1.511))
        (PORT d[2] (1.974:1.974:1.974) (1.813:1.813:1.813))
        (PORT d[3] (2.016:2.016:2.016) (1.889:1.889:1.889))
        (PORT d[4] (2.175:2.175:2.175) (2.096:2.096:2.096))
        (PORT d[5] (2.26:2.26:2.26) (2.176:2.176:2.176))
        (PORT d[6] (2.197:2.197:2.197) (2.113:2.113:2.113))
        (PORT d[7] (2.489:2.489:2.489) (2.542:2.542:2.542))
        (PORT d[8] (2.154:2.154:2.154) (2.049:2.049:2.049))
        (PORT d[9] (2.149:2.149:2.149) (2.007:2.007:2.007))
        (PORT d[10] (2.176:2.176:2.176) (2.103:2.103:2.103))
        (PORT d[11] (2.822:2.822:2.822) (2.835:2.835:2.835))
        (PORT d[12] (2.49:2.49:2.49) (2.303:2.303:2.303))
        (PORT clk (2.032:2.032:2.032) (2.086:2.086:2.086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.918:1.918:1.918) (1.721:1.721:1.721))
        (PORT clk (2.032:2.032:2.032) (2.086:2.086:2.086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.036:2.036:2.036) (2.091:2.091:2.091))
        (PORT d[0] (2.625:2.625:2.625) (2.435:2.435:2.435))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.037:2.037:2.037) (2.092:2.092:2.092))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.037:2.037:2.037) (2.092:2.092:2.092))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.037:2.037:2.037) (2.092:2.092:2.092))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.037:2.037:2.037) (2.092:2.092:2.092))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.652:1.652:1.652) (1.578:1.578:1.578))
        (PORT d[1] (3.681:3.681:3.681) (3.629:3.629:3.629))
        (PORT d[2] (1.693:1.693:1.693) (1.606:1.606:1.606))
        (PORT d[3] (2.556:2.556:2.556) (2.555:2.555:2.555))
        (PORT d[4] (2.468:2.468:2.468) (2.346:2.346:2.346))
        (PORT d[5] (2.109:2.109:2.109) (2.083:2.083:2.083))
        (PORT d[6] (3.052:3.052:3.052) (2.855:2.855:2.855))
        (PORT d[7] (2.107:2.107:2.107) (2.002:2.002:2.002))
        (PORT d[8] (3.771:3.771:3.771) (3.743:3.743:3.743))
        (PORT d[9] (3.611:3.611:3.611) (3.505:3.505:3.505))
        (PORT d[10] (3.008:3.008:3.008) (2.826:2.826:2.826))
        (PORT d[11] (1.737:1.737:1.737) (1.648:1.648:1.648))
        (PORT d[12] (2.973:2.973:2.973) (2.854:2.854:2.854))
        (PORT clk (1.986:1.986:1.986) (2:2:2))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a26.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.836:2.836:2.836) (2.667:2.667:2.667))
        (PORT clk (1.986:1.986:1.986) (2:2:2))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.986:1.986:1.986) (2:2:2))
        (PORT d[0] (4.548:4.548:4.548) (4.233:4.233:4.233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.987:1.987:1.987) (2.001:2.001:2.001))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.987:1.987:1.987) (2.001:2.001:2.001))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.987:1.987:1.987) (2.001:2.001:2.001))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.678:2.678:2.678) (2.713:2.713:2.713))
        (PORT clk (2.042:2.042:2.042) (2.098:2.098:2.098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.536:2.536:2.536) (2.427:2.427:2.427))
        (PORT d[1] (1.944:1.944:1.944) (1.839:1.839:1.839))
        (PORT d[2] (2.443:2.443:2.443) (2.252:2.252:2.252))
        (PORT d[3] (2.433:2.433:2.433) (2.281:2.281:2.281))
        (PORT d[4] (2.569:2.569:2.569) (2.445:2.445:2.445))
        (PORT d[5] (2.671:2.671:2.671) (2.558:2.558:2.558))
        (PORT d[6] (2.619:2.619:2.619) (2.503:2.503:2.503))
        (PORT d[7] (2.62:2.62:2.62) (2.497:2.497:2.497))
        (PORT d[8] (2.647:2.647:2.647) (2.507:2.507:2.507))
        (PORT d[9] (2.343:2.343:2.343) (2.225:2.225:2.225))
        (PORT d[10] (2.59:2.59:2.59) (2.486:2.486:2.486))
        (PORT d[11] (2.819:2.819:2.819) (2.836:2.836:2.836))
        (PORT d[12] (2.472:2.472:2.472) (2.287:2.287:2.287))
        (PORT clk (2.038:2.038:2.038) (2.093:2.093:2.093))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.352:2.352:2.352) (2.131:2.131:2.131))
        (PORT clk (2.038:2.038:2.038) (2.093:2.093:2.093))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.042:2.042:2.042) (2.098:2.098:2.098))
        (PORT d[0] (3.023:3.023:3.023) (2.819:2.819:2.819))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.043:2.043:2.043) (2.099:2.099:2.099))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.043:2.043:2.043) (2.099:2.099:2.099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.043:2.043:2.043) (2.099:2.099:2.099))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.043:2.043:2.043) (2.099:2.099:2.099))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.041:2.041:2.041) (1.942:1.942:1.942))
        (PORT d[1] (3.374:3.374:3.374) (3.345:3.345:3.345))
        (PORT d[2] (2.083:2.083:2.083) (1.952:1.952:1.952))
        (PORT d[3] (2.564:2.564:2.564) (2.56:2.56:2.56))
        (PORT d[4] (2.473:2.473:2.473) (2.347:2.347:2.347))
        (PORT d[5] (2.069:2.069:2.069) (2.043:2.043:2.043))
        (PORT d[6] (3.069:3.069:3.069) (2.867:2.867:2.867))
        (PORT d[7] (2.142:2.142:2.142) (2.036:2.036:2.036))
        (PORT d[8] (3.426:3.426:3.426) (3.434:3.434:3.434))
        (PORT d[9] (2.883:2.883:2.883) (2.862:2.862:2.862))
        (PORT d[10] (2.99:2.99:2.99) (2.807:2.807:2.807))
        (PORT d[11] (2.147:2.147:2.147) (2.032:2.032:2.032))
        (PORT d[12] (2.458:2.458:2.458) (2.327:2.327:2.327))
        (PORT clk (1.992:1.992:1.992) (2.007:2.007:2.007))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a10.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.263:3.263:3.263) (3.073:3.073:3.073))
        (PORT clk (1.992:1.992:1.992) (2.007:2.007:2.007))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.992:1.992:1.992) (2.007:2.007:2.007))
        (PORT d[0] (2.878:2.878:2.878) (2.675:2.675:2.675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.993:1.993:1.993) (2.008:2.008:2.008))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.993:1.993:1.993) (2.008:2.008:2.008))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.993:1.993:1.993) (2.008:2.008:2.008))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_RGB\[10\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.041:1.041:1.041) (1.099:1.099:1.099))
        (PORT datab (1.699:1.699:1.699) (1.588:1.588:1.588))
        (PORT datad (2.063:2.063:2.063) (1.898:1.898:1.898))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_datapixel\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.226:1.226:1.226) (1.193:1.193:1.193))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_datapixel\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.603:1.603:1.603) (1.644:1.644:1.644))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.355:1.355:1.355) (1.293:1.293:1.293))
        (PORT ena (1.637:1.637:1.637) (1.609:1.609:1.609))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.623:2.623:2.623) (2.628:2.628:2.628))
        (PORT d[1] (1.606:1.606:1.606) (1.507:1.507:1.507))
        (PORT clk (2.04:2.04:2.04) (2.096:2.096:2.096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.85:1.85:1.85) (1.776:1.776:1.776))
        (PORT d[1] (2.447:2.447:2.447) (2.289:2.289:2.289))
        (PORT d[2] (1.252:1.252:1.252) (1.179:1.179:1.179))
        (PORT d[3] (1.645:1.645:1.645) (1.538:1.538:1.538))
        (PORT d[4] (1.77:1.77:1.77) (1.708:1.708:1.708))
        (PORT d[5] (1.863:1.863:1.863) (1.797:1.797:1.797))
        (PORT d[6] (1.744:1.744:1.744) (1.686:1.686:1.686))
        (PORT d[7] (2.962:2.962:2.962) (2.81:2.81:2.81))
        (PORT d[8] (2.592:2.592:2.592) (2.473:2.473:2.473))
        (PORT d[9] (1.641:1.641:1.641) (1.548:1.548:1.548))
        (PORT d[10] (1.812:1.812:1.812) (1.759:1.759:1.759))
        (PORT d[11] (3.074:3.074:3.074) (3.009:3.009:3.009))
        (PORT clk (2.036:2.036:2.036) (2.091:2.091:2.091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.472:1.472:1.472) (1.314:1.314:1.314))
        (PORT clk (2.036:2.036:2.036) (2.091:2.091:2.091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.04:2.04:2.04) (2.096:2.096:2.096))
        (PORT d[0] (2.208:2.208:2.208) (2.032:2.032:2.032))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.041:2.041:2.041) (2.097:2.097:2.097))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.041:2.041:2.041) (2.097:2.097:2.097))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.041:2.041:2.041) (2.097:2.097:2.097))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.041:2.041:2.041) (2.097:2.097:2.097))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.094:2.094:2.094) (1.985:1.985:1.985))
        (PORT d[1] (3.351:3.351:3.351) (3.333:3.333:3.333))
        (PORT d[2] (1.309:1.309:1.309) (1.24:1.24:1.24))
        (PORT d[3] (3.671:3.671:3.671) (3.453:3.453:3.453))
        (PORT d[4] (1.762:1.762:1.762) (1.744:1.744:1.744))
        (PORT d[5] (2.552:2.552:2.552) (2.497:2.497:2.497))
        (PORT d[6] (4.07:4.07:4.07) (3.856:3.856:3.856))
        (PORT d[7] (1.247:1.247:1.247) (1.2:1.2:1.2))
        (PORT d[8] (3.462:3.462:3.462) (3.288:3.288:3.288))
        (PORT d[9] (1.261:1.261:1.261) (1.206:1.206:1.206))
        (PORT d[10] (1.326:1.326:1.326) (1.27:1.27:1.27))
        (PORT d[11] (1.296:1.296:1.296) (1.236:1.236:1.236))
        (PORT clk (1.99:1.99:1.99) (2.005:2.005:2.005))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a42.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.41:2.41:2.41) (2.265:2.265:2.265))
        (PORT clk (1.99:1.99:1.99) (2.005:2.005:2.005))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.99:1.99:1.99) (2.005:2.005:2.005))
        (PORT d[0] (1.905:1.905:1.905) (1.783:1.783:1.783))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.991:1.991:1.991) (2.006:2.006:2.006))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.991:1.991:1.991) (2.006:2.006:2.006))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.991:1.991:1.991) (2.006:2.006:2.006))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_RGB\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.612:1.612:1.612) (1.653:1.653:1.653))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (1.796:1.796:1.796) (1.693:1.693:1.693))
        (PORT sclr (1.578:1.578:1.578) (1.566:1.566:1.566))
        (PORT sload (1.761:1.761:1.761) (1.823:1.823:1.823))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.919:1.919:1.919) (1.804:1.804:1.804))
        (PORT clk (2.036:2.036:2.036) (2.095:2.095:2.095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.573:2.573:2.573) (2.459:2.459:2.459))
        (PORT d[1] (2.636:2.636:2.636) (2.429:2.429:2.429))
        (PORT d[2] (2.326:2.326:2.326) (2.133:2.133:2.133))
        (PORT d[3] (2.446:2.446:2.446) (2.289:2.289:2.289))
        (PORT d[4] (2.564:2.564:2.564) (2.449:2.449:2.449))
        (PORT d[5] (2.633:2.633:2.633) (2.52:2.52:2.52))
        (PORT d[6] (2.613:2.613:2.613) (2.496:2.496:2.496))
        (PORT d[7] (2.436:2.436:2.436) (2.492:2.492:2.492))
        (PORT d[8] (2.585:2.585:2.585) (2.447:2.447:2.447))
        (PORT d[9] (2.353:2.353:2.353) (2.236:2.236:2.236))
        (PORT d[10] (2.567:2.567:2.567) (2.47:2.47:2.47))
        (PORT d[11] (3.241:3.241:3.241) (3.224:3.224:3.224))
        (PORT d[12] (2.453:2.453:2.453) (2.276:2.276:2.276))
        (PORT clk (2.032:2.032:2.032) (2.09:2.09:2.09))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.283:2.283:2.283) (2.039:2.039:2.039))
        (PORT clk (2.032:2.032:2.032) (2.09:2.09:2.09))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.036:2.036:2.036) (2.095:2.095:2.095))
        (PORT d[0] (2.99:2.99:2.99) (2.753:2.753:2.753))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.037:2.037:2.037) (2.096:2.096:2.096))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.037:2.037:2.037) (2.096:2.096:2.096))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.037:2.037:2.037) (2.096:2.096:2.096))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.037:2.037:2.037) (2.096:2.096:2.096))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.997:1.997:1.997) (1.895:1.895:1.895))
        (PORT d[1] (3.012:3.012:3.012) (3.015:3.015:3.015))
        (PORT d[2] (2.05:2.05:2.05) (1.934:1.934:1.934))
        (PORT d[3] (2.522:2.522:2.522) (2.522:2.522:2.522))
        (PORT d[4] (2.465:2.465:2.465) (2.343:2.343:2.343))
        (PORT d[5] (2.055:2.055:2.055) (2.03:2.03:2.03))
        (PORT d[6] (3.051:3.051:3.051) (2.854:2.854:2.854))
        (PORT d[7] (2.159:2.159:2.159) (2.049:2.049:2.049))
        (PORT d[8] (3.403:3.403:3.403) (3.393:3.393:3.393))
        (PORT d[9] (3.634:3.634:3.634) (3.527:3.527:3.527))
        (PORT d[10] (3.082:3.082:3.082) (2.885:2.885:2.885))
        (PORT d[11] (2.186:2.186:2.186) (2.064:2.064:2.064))
        (PORT d[12] (2.36:2.36:2.36) (2.239:2.239:2.239))
        (PORT clk (1.986:1.986:1.986) (2.004:2.004:2.004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a27.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.24:3.24:3.24) (3.047:3.047:3.047))
        (PORT clk (1.986:1.986:1.986) (2.004:2.004:2.004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.986:1.986:1.986) (2.004:2.004:2.004))
        (PORT d[0] (4.552:4.552:4.552) (4.238:4.238:4.238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.987:1.987:1.987) (2.005:2.005:2.005))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.987:1.987:1.987) (2.005:2.005:2.005))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.987:1.987:1.987) (2.005:2.005:2.005))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.335:2.335:2.335) (2.179:2.179:2.179))
        (PORT clk (2.041:2.041:2.041) (2.097:2.097:2.097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.497:2.497:2.497) (2.388:2.388:2.388))
        (PORT d[1] (1.982:1.982:1.982) (1.867:1.867:1.867))
        (PORT d[2] (2.306:2.306:2.306) (2.125:2.125:2.125))
        (PORT d[3] (2.426:2.426:2.426) (2.273:2.273:2.273))
        (PORT d[4] (2.574:2.574:2.574) (2.459:2.459:2.459))
        (PORT d[5] (2.671:2.671:2.671) (2.557:2.557:2.557))
        (PORT d[6] (2.61:2.61:2.61) (2.492:2.492:2.492))
        (PORT d[7] (2.995:2.995:2.995) (2.834:2.834:2.834))
        (PORT d[8] (2.613:2.613:2.613) (2.521:2.521:2.521))
        (PORT d[9] (2.019:2.019:2.019) (1.925:1.925:1.925))
        (PORT d[10] (2.568:2.568:2.568) (2.47:2.47:2.47))
        (PORT d[11] (3.193:3.193:3.193) (3.182:3.182:3.182))
        (PORT d[12] (2.464:2.464:2.464) (2.283:2.283:2.283))
        (PORT clk (2.037:2.037:2.037) (2.092:2.092:2.092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.126:2.126:2.126) (1.901:1.901:1.901))
        (PORT clk (2.037:2.037:2.037) (2.092:2.092:2.092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.041:2.041:2.041) (2.097:2.097:2.097))
        (PORT d[0] (2.833:2.833:2.833) (2.615:2.615:2.615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.042:2.042:2.042) (2.098:2.098:2.098))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.042:2.042:2.042) (2.098:2.098:2.098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.042:2.042:2.042) (2.098:2.098:2.098))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.042:2.042:2.042) (2.098:2.098:2.098))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.041:2.041:2.041) (1.941:1.941:1.941))
        (PORT d[1] (3.01:3.01:3.01) (3.015:3.015:3.015))
        (PORT d[2] (2.094:2.094:2.094) (1.979:1.979:1.979))
        (PORT d[3] (2.545:2.545:2.545) (2.544:2.544:2.544))
        (PORT d[4] (2.426:2.426:2.426) (2.303:2.303:2.303))
        (PORT d[5] (2.123:2.123:2.123) (2.077:2.077:2.077))
        (PORT d[6] (3.044:3.044:3.044) (2.846:2.846:2.846))
        (PORT d[7] (2.381:2.381:2.381) (2.221:2.221:2.221))
        (PORT d[8] (3.74:3.74:3.74) (3.722:3.722:3.722))
        (PORT d[9] (3.62:3.62:3.62) (3.511:3.511:3.511))
        (PORT d[10] (3.035:3.035:3.035) (2.842:2.842:2.842))
        (PORT d[11] (2.18:2.18:2.18) (2.062:2.062:2.062))
        (PORT d[12] (2.78:2.78:2.78) (2.608:2.608:2.608))
        (PORT clk (1.991:1.991:1.991) (2.006:2.006:2.006))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a11.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.288:3.288:3.288) (3.095:3.095:3.095))
        (PORT clk (1.991:1.991:1.991) (2.006:2.006:2.006))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.991:1.991:1.991) (2.006:2.006:2.006))
        (PORT d[0] (2.885:2.885:2.885) (2.682:2.682:2.682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.992:1.992:1.992) (2.007:2.007:2.007))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.992:1.992:1.992) (2.007:2.007:2.007))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.992:1.992:1.992) (2.007:2.007:2.007))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_RGB\[11\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.041:1.041:1.041) (1.099:1.099:1.099))
        (PORT datab (1.608:1.608:1.608) (1.514:1.514:1.514))
        (PORT datad (1.708:1.708:1.708) (1.588:1.588:1.588))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_RGB\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.612:1.612:1.612) (1.653:1.653:1.653))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (1.739:1.739:1.739) (1.629:1.629:1.629))
        (PORT sclr (1.578:1.578:1.578) (1.566:1.566:1.566))
        (PORT sload (1.761:1.761:1.761) (1.823:1.823:1.823))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_datapixel\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.412:1.412:1.412) (1.386:1.386:1.386))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_datapixel\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.603:1.603:1.603) (1.644:1.644:1.644))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.355:1.355:1.355) (1.293:1.293:1.293))
        (PORT ena (1.637:1.637:1.637) (1.609:1.609:1.609))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.587:1.587:1.587) (1.489:1.489:1.489))
        (PORT clk (2.036:2.036:2.036) (2.095:2.095:2.095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.195:2.195:2.195) (2.108:2.108:2.108))
        (PORT d[1] (2.431:2.431:2.431) (2.275:2.275:2.275))
        (PORT d[2] (2.004:2.004:2.004) (1.849:1.849:1.849))
        (PORT d[3] (2.025:2.025:2.025) (1.893:1.893:1.893))
        (PORT d[4] (2.144:2.144:2.144) (2.061:2.061:2.061))
        (PORT d[5] (2.194:2.194:2.194) (2.109:2.109:2.109))
        (PORT d[6] (2.215:2.215:2.215) (2.126:2.126:2.126))
        (PORT d[7] (3.002:3.002:3.002) (2.846:2.846:2.846))
        (PORT d[8] (2.591:2.591:2.591) (2.472:2.472:2.472))
        (PORT d[9] (2.121:2.121:2.121) (1.983:1.983:1.983))
        (PORT d[10] (2.163:2.163:2.163) (2.092:2.092:2.092))
        (PORT d[11] (2.473:2.473:2.473) (2.305:2.305:2.305))
        (PORT d[12] (2.275:2.275:2.275) (2.076:2.076:2.076))
        (PORT clk (2.032:2.032:2.032) (2.09:2.09:2.09))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.855:1.855:1.855) (1.665:1.665:1.665))
        (PORT clk (2.032:2.032:2.032) (2.09:2.09:2.09))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.036:2.036:2.036) (2.095:2.095:2.095))
        (PORT d[0] (2.562:2.562:2.562) (2.379:2.379:2.379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.037:2.037:2.037) (2.096:2.096:2.096))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.037:2.037:2.037) (2.096:2.096:2.096))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.037:2.037:2.037) (2.096:2.096:2.096))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.037:2.037:2.037) (2.096:2.096:2.096))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.042:2.042:2.042) (1.931:1.931:1.931))
        (PORT d[1] (3.323:3.323:3.323) (3.305:3.305:3.305))
        (PORT d[2] (1.64:1.64:1.64) (1.55:1.55:1.55))
        (PORT d[3] (2.997:2.997:2.997) (2.968:2.968:2.968))
        (PORT d[4] (2.859:2.859:2.859) (2.71:2.71:2.71))
        (PORT d[5] (2.545:2.545:2.545) (2.489:2.489:2.489))
        (PORT d[6] (4.077:4.077:4.077) (3.863:3.863:3.863))
        (PORT d[7] (1.684:1.684:1.684) (1.605:1.605:1.605))
        (PORT d[8] (3.761:3.761:3.761) (3.736:3.736:3.736))
        (PORT d[9] (4.021:4.021:4.021) (3.88:3.88:3.88))
        (PORT d[10] (4.057:4.057:4.057) (3.828:3.828:3.828))
        (PORT d[11] (1.711:1.711:1.711) (1.619:1.619:1.619))
        (PORT d[12] (2.567:2.567:2.567) (2.48:2.48:2.48))
        (PORT clk (1.986:1.986:1.986) (2.004:2.004:2.004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a28.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.812:2.812:2.812) (2.64:2.64:2.64))
        (PORT clk (1.986:1.986:1.986) (2.004:2.004:2.004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.986:1.986:1.986) (2.004:2.004:2.004))
        (PORT d[0] (4.163:4.163:4.163) (3.875:3.875:3.875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.987:1.987:1.987) (2.005:2.005:2.005))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.987:1.987:1.987) (2.005:2.005:2.005))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.987:1.987:1.987) (2.005:2.005:2.005))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.907:1.907:1.907) (1.788:1.788:1.788))
        (PORT clk (2.035:2.035:2.035) (2.095:2.095:2.095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.208:2.208:2.208) (2.104:2.104:2.104))
        (PORT d[1] (2.469:2.469:2.469) (2.313:2.313:2.313))
        (PORT d[2] (1.928:1.928:1.928) (1.774:1.774:1.774))
        (PORT d[3] (2.007:2.007:2.007) (1.878:1.878:1.878))
        (PORT d[4] (2.168:2.168:2.168) (2.088:2.088:2.088))
        (PORT d[5] (2.281:2.281:2.281) (2.196:2.196:2.196))
        (PORT d[6] (2.229:2.229:2.229) (2.142:2.142:2.142))
        (PORT d[7] (2.831:2.831:2.831) (2.861:2.861:2.861))
        (PORT d[8] (2.909:2.909:2.909) (2.765:2.765:2.765))
        (PORT d[9] (2.098:2.098:2.098) (1.962:1.962:1.962))
        (PORT d[10] (2.207:2.207:2.207) (2.136:2.136:2.136))
        (PORT d[11] (2.448:2.448:2.448) (2.28:2.28:2.28))
        (PORT d[12] (1.966:1.966:1.966) (1.826:1.826:1.826))
        (PORT clk (2.031:2.031:2.031) (2.09:2.09:2.09))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.991:1.991:1.991) (1.8:1.8:1.8))
        (PORT clk (2.031:2.031:2.031) (2.09:2.09:2.09))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.035:2.035:2.035) (2.095:2.095:2.095))
        (PORT d[0] (2.698:2.698:2.698) (2.514:2.514:2.514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.036:2.036:2.036) (2.096:2.096:2.096))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.036:2.036:2.036) (2.096:2.096:2.096))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.036:2.036:2.036) (2.096:2.096:2.096))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.036:2.036:2.036) (2.096:2.096:2.096))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.653:1.653:1.653) (1.58:1.58:1.58))
        (PORT d[1] (3.311:3.311:3.311) (3.292:3.292:3.292))
        (PORT d[2] (1.685:1.685:1.685) (1.596:1.596:1.596))
        (PORT d[3] (2.961:2.961:2.961) (2.935:2.935:2.935))
        (PORT d[4] (2.88:2.88:2.88) (2.736:2.736:2.736))
        (PORT d[5] (2.077:2.077:2.077) (2.054:2.054:2.054))
        (PORT d[6] (3.439:3.439:3.439) (3.211:3.211:3.211))
        (PORT d[7] (1.739:1.739:1.739) (1.661:1.661:1.661))
        (PORT d[8] (3.801:3.801:3.801) (3.772:3.772:3.772))
        (PORT d[9] (3.288:3.288:3.288) (3.189:3.189:3.189))
        (PORT d[10] (3.413:3.413:3.413) (3.19:3.19:3.19))
        (PORT d[11] (1.767:1.767:1.767) (1.677:1.677:1.677))
        (PORT d[12] (2.568:2.568:2.568) (2.481:2.481:2.481))
        (PORT clk (1.985:1.985:1.985) (2.004:2.004:2.004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a12.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.86:2.86:2.86) (2.689:2.689:2.689))
        (PORT clk (1.985:1.985:1.985) (2.004:2.004:2.004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.985:1.985:1.985) (2.004:2.004:2.004))
        (PORT d[0] (2.482:2.482:2.482) (2.299:2.299:2.299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.986:1.986:1.986) (2.005:2.005:2.005))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.986:1.986:1.986) (2.005:2.005:2.005))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.986:1.986:1.986) (2.005:2.005:2.005))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_RGB\[12\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.039:1.039:1.039) (1.096:1.096:1.096))
        (PORT datab (1.307:1.307:1.307) (1.219:1.219:1.219))
        (PORT datad (1.242:1.242:1.242) (1.165:1.165:1.165))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.454:0.454:0.454) (0.473:0.473:0.473))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_datapixel\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.316:1.316:1.316) (1.289:1.289:1.289))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_datapixel\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.603:1.603:1.603) (1.644:1.644:1.644))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.355:1.355:1.355) (1.293:1.293:1.293))
        (PORT ena (1.637:1.637:1.637) (1.609:1.609:1.609))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.287:2.287:2.287) (2.133:2.133:2.133))
        (PORT d[1] (2.069:2.069:2.069) (1.97:1.97:1.97))
        (PORT clk (2.028:2.028:2.028) (2.087:2.087:2.087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.23:2.23:2.23) (2.142:2.142:2.142))
        (PORT d[1] (2.436:2.436:2.436) (2.269:2.269:2.269))
        (PORT d[2] (2.047:2.047:2.047) (1.901:1.901:1.901))
        (PORT d[3] (2.007:2.007:2.007) (1.871:1.871:1.871))
        (PORT d[4] (2.006:2.006:2.006) (1.858:1.858:1.858))
        (PORT d[5] (2.16:2.16:2.16) (2.091:2.091:2.091))
        (PORT d[6] (2.556:2.556:2.556) (2.41:2.41:2.41))
        (PORT d[7] (2.571:2.571:2.571) (2.444:2.444:2.444))
        (PORT d[8] (2.624:2.624:2.624) (2.533:2.533:2.533))
        (PORT d[9] (2.159:2.159:2.159) (2.025:2.025:2.025))
        (PORT d[10] (2.207:2.207:2.207) (2.132:2.132:2.132))
        (PORT d[11] (3.064:3.064:3.064) (2.998:2.998:2.998))
        (PORT clk (2.024:2.024:2.024) (2.082:2.082:2.082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.901:1.901:1.901) (1.697:1.697:1.697))
        (PORT clk (2.024:2.024:2.024) (2.082:2.082:2.082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.028:2.028:2.028) (2.087:2.087:2.087))
        (PORT d[0] (2.608:2.608:2.608) (2.411:2.411:2.411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.029:2.029:2.029) (2.088:2.088:2.088))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.029:2.029:2.029) (2.088:2.088:2.088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.029:2.029:2.029) (2.088:2.088:2.088))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.029:2.029:2.029) (2.088:2.088:2.088))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.103:2.103:2.103) (1.995:1.995:1.995))
        (PORT d[1] (2.99:2.99:2.99) (2.994:2.994:2.994))
        (PORT d[2] (3.575:3.575:3.575) (3.316:3.316:3.316))
        (PORT d[3] (3.359:3.359:3.359) (3.307:3.307:3.307))
        (PORT d[4] (2.066:2.066:2.066) (1.994:1.994:1.994))
        (PORT d[5] (2.019:2.019:2.019) (1.918:1.918:1.918))
        (PORT d[6] (3.667:3.667:3.667) (3.476:3.476:3.476))
        (PORT d[7] (1.677:1.677:1.677) (1.607:1.607:1.607))
        (PORT d[8] (3.481:3.481:3.481) (3.306:3.306:3.306))
        (PORT d[9] (2.907:2.907:2.907) (2.837:2.837:2.837))
        (PORT d[10] (3.665:3.665:3.665) (3.464:3.464:3.464))
        (PORT d[11] (1.69:1.69:1.69) (1.61:1.61:1.61))
        (PORT clk (1.978:1.978:1.978) (1.996:1.996:1.996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a44.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.43:2.43:2.43) (2.279:2.279:2.279))
        (PORT clk (1.978:1.978:1.978) (1.996:1.996:1.996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.978:1.978:1.978) (1.996:1.996:1.996))
        (PORT d[0] (2.301:2.301:2.301) (2.157:2.157:2.157))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.979:1.979:1.979) (1.997:1.997:1.997))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.979:1.979:1.979) (1.997:1.997:1.997))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.979:1.979:1.979) (1.997:1.997:1.997))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_RGB\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.612:1.612:1.612) (1.653:1.653:1.653))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (1.279:1.279:1.279) (1.212:1.212:1.212))
        (PORT sclr (1.578:1.578:1.578) (1.566:1.566:1.566))
        (PORT sload (1.761:1.761:1.761) (1.823:1.823:1.823))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.246:2.246:2.246) (2.215:2.215:2.215))
        (PORT clk (2.047:2.047:2.047) (2.099:2.099:2.099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.213:2.213:2.213) (2.149:2.149:2.149))
        (PORT d[1] (2.461:2.461:2.461) (2.43:2.43:2.43))
        (PORT d[2] (2.553:2.553:2.553) (2.401:2.401:2.401))
        (PORT d[3] (2.387:2.387:2.387) (2.339:2.339:2.339))
        (PORT d[4] (2.451:2.451:2.451) (2.428:2.428:2.428))
        (PORT d[5] (2.361:2.361:2.361) (2.324:2.324:2.324))
        (PORT d[6] (2.398:2.398:2.398) (2.369:2.369:2.369))
        (PORT d[7] (2.325:2.325:2.325) (2.31:2.31:2.31))
        (PORT d[8] (2.663:2.663:2.663) (2.523:2.523:2.523))
        (PORT d[9] (2.452:2.452:2.452) (2.374:2.374:2.374))
        (PORT d[10] (2.871:2.871:2.871) (2.902:2.902:2.902))
        (PORT d[11] (2.468:2.468:2.468) (2.392:2.392:2.392))
        (PORT d[12] (2.175:2.175:2.175) (2.1:2.1:2.1))
        (PORT clk (2.043:2.043:2.043) (2.094:2.094:2.094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.46:2.46:2.46) (2.282:2.282:2.282))
        (PORT clk (2.043:2.043:2.043) (2.094:2.094:2.094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.047:2.047:2.047) (2.099:2.099:2.099))
        (PORT d[0] (3.167:3.167:3.167) (2.996:2.996:2.996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.048:2.048:2.048) (2.1:2.1:2.1))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.048:2.048:2.048) (2.1:2.1:2.1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.048:2.048:2.048) (2.1:2.1:2.1))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.048:2.048:2.048) (2.1:2.1:2.1))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.208:2.208:2.208) (2.144:2.144:2.144))
        (PORT d[1] (3.456:3.456:3.456) (3.508:3.508:3.508))
        (PORT d[2] (4.919:4.919:4.919) (4.644:4.644:4.644))
        (PORT d[3] (2.434:2.434:2.434) (2.359:2.359:2.359))
        (PORT d[4] (2.461:2.461:2.461) (2.35:2.35:2.35))
        (PORT d[5] (2.137:2.137:2.137) (2.085:2.085:2.085))
        (PORT d[6] (2.414:2.414:2.414) (2.294:2.294:2.294))
        (PORT d[7] (2.388:2.388:2.388) (2.263:2.263:2.263))
        (PORT d[8] (3.342:3.342:3.342) (3.3:3.3:3.3))
        (PORT d[9] (2.995:2.995:2.995) (2.975:2.975:2.975))
        (PORT d[10] (2.421:2.421:2.421) (2.341:2.341:2.341))
        (PORT d[11] (2.705:2.705:2.705) (2.582:2.582:2.582))
        (PORT d[12] (2.433:2.433:2.433) (2.307:2.307:2.307))
        (PORT clk (1.997:1.997:1.997) (2.008:2.008:2.008))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a13.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.636:4.636:4.636) (4.316:4.316:4.316))
        (PORT clk (1.997:1.997:1.997) (2.008:2.008:2.008))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.997:1.997:1.997) (2.008:2.008:2.008))
        (PORT d[0] (3.714:3.714:3.714) (3.472:3.472:3.472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.998:1.998:1.998) (2.009:2.009:2.009))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.998:1.998:1.998) (2.009:2.009:2.009))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.998:1.998:1.998) (2.009:2.009:2.009))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.893:1.893:1.893) (1.908:1.908:1.908))
        (PORT clk (2.056:2.056:2.056) (2.112:2.112:2.112))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.871:1.871:1.871) (1.836:1.836:1.836))
        (PORT d[1] (2.031:2.031:2.031) (2.032:2.032:2.032))
        (PORT d[2] (2.214:2.214:2.214) (2.108:2.108:2.108))
        (PORT d[3] (2.048:2.048:2.048) (2.035:2.035:2.035))
        (PORT d[4] (2.086:2.086:2.086) (2.082:2.082:2.082))
        (PORT d[5] (2.01:2.01:2.01) (2.006:2.006:2.006))
        (PORT d[6] (1.962:1.962:1.962) (1.957:1.957:1.957))
        (PORT d[7] (1.963:1.963:1.963) (1.953:1.953:1.953))
        (PORT d[8] (2.255:2.255:2.255) (2.153:2.153:2.153))
        (PORT d[9] (2.534:2.534:2.534) (2.485:2.485:2.485))
        (PORT d[10] (3.296:3.296:3.296) (3.297:3.297:3.297))
        (PORT d[11] (1.957:1.957:1.957) (1.916:1.916:1.916))
        (PORT d[12] (1.83:1.83:1.83) (1.79:1.79:1.79))
        (PORT clk (2.052:2.052:2.052) (2.107:2.107:2.107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.153:2.153:2.153) (2.002:2.002:2.002))
        (PORT clk (2.052:2.052:2.052) (2.107:2.107:2.107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.056:2.056:2.056) (2.112:2.112:2.112))
        (PORT d[0] (2.86:2.86:2.86) (2.716:2.716:2.716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.057:2.057:2.057) (2.113:2.113:2.113))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.057:2.057:2.057) (2.113:2.113:2.113))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.057:2.057:2.057) (2.113:2.113:2.113))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.057:2.057:2.057) (2.113:2.113:2.113))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.787:1.787:1.787) (1.748:1.748:1.748))
        (PORT d[1] (3.887:3.887:3.887) (3.911:3.911:3.911))
        (PORT d[2] (4.528:4.528:4.528) (4.281:4.281:4.281))
        (PORT d[3] (2.829:2.829:2.829) (2.715:2.715:2.715))
        (PORT d[4] (3.283:3.283:3.283) (3.112:3.112:3.112))
        (PORT d[5] (2.256:2.256:2.256) (2.216:2.216:2.216))
        (PORT d[6] (2.078:2.078:2.078) (1.992:1.992:1.992))
        (PORT d[7] (2.843:2.843:2.843) (2.702:2.702:2.702))
        (PORT d[8] (3.715:3.715:3.715) (3.649:3.649:3.649))
        (PORT d[9] (2.628:2.628:2.628) (2.649:2.649:2.649))
        (PORT d[10] (2.862:2.862:2.862) (2.76:2.76:2.76))
        (PORT d[11] (2.239:2.239:2.239) (2.147:2.147:2.147))
        (PORT d[12] (3.588:3.588:3.588) (3.36:3.36:3.36))
        (PORT clk (2.006:2.006:2.006) (2.021:2.021:2.021))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a29.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.457:5.457:5.457) (5.077:5.077:5.077))
        (PORT clk (2.006:2.006:2.006) (2.021:2.021:2.021))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.006:2.006:2.006) (2.021:2.021:2.021))
        (PORT d[0] (2.775:2.775:2.775) (2.62:2.62:2.62))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.007:2.007:2.007) (2.022:2.022:2.022))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.007:2.007:2.007) (2.022:2.022:2.022))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.007:2.007:2.007) (2.022:2.022:2.022))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_RGB\[13\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.039:1.039:1.039) (1.097:1.097:1.097))
        (PORT datab (2.627:2.627:2.627) (2.371:2.371:2.371))
        (PORT datad (2.15:2.15:2.15) (1.942:1.942:1.942))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_RGB\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.612:1.612:1.612) (1.653:1.653:1.653))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (1.282:1.282:1.282) (1.215:1.215:1.215))
        (PORT sclr (1.578:1.578:1.578) (1.566:1.566:1.566))
        (PORT sload (1.761:1.761:1.761) (1.823:1.823:1.823))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_datapixel\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.267:1.267:1.267) (1.224:1.224:1.224))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_datapixel\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.603:1.603:1.603) (1.644:1.644:1.644))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.355:1.355:1.355) (1.293:1.293:1.293))
        (PORT ena (1.637:1.637:1.637) (1.609:1.609:1.609))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.964:1.964:1.964) (1.828:1.828:1.828))
        (PORT clk (2.033:2.033:2.033) (2.088:2.088:2.088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.236:3.236:3.236) (3.042:3.042:3.042))
        (PORT d[1] (2.45:2.45:2.45) (2.324:2.324:2.324))
        (PORT d[2] (2.885:2.885:2.885) (2.69:2.69:2.69))
        (PORT d[3] (2.384:2.384:2.384) (2.263:2.263:2.263))
        (PORT d[4] (3.036:3.036:3.036) (2.891:2.891:2.891))
        (PORT d[5] (2.966:2.966:2.966) (2.846:2.846:2.846))
        (PORT d[6] (2.929:2.929:2.929) (2.926:2.926:2.926))
        (PORT d[7] (2.858:2.858:2.858) (2.917:2.917:2.917))
        (PORT d[8] (3.605:3.605:3.605) (3.372:3.372:3.372))
        (PORT d[9] (2.769:2.769:2.769) (2.724:2.724:2.724))
        (PORT d[10] (2.961:2.961:2.961) (2.827:2.827:2.827))
        (PORT d[11] (2.707:2.707:2.707) (2.688:2.688:2.688))
        (PORT d[12] (3.099:3.099:3.099) (2.89:2.89:2.89))
        (PORT clk (2.029:2.029:2.029) (2.083:2.083:2.083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.618:2.618:2.618) (2.381:2.381:2.381))
        (PORT clk (2.029:2.029:2.029) (2.083:2.083:2.083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.033:2.033:2.033) (2.088:2.088:2.088))
        (PORT d[0] (3.068:3.068:3.068) (2.902:2.902:2.902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.034:2.034:2.034) (2.089:2.089:2.089))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.034:2.034:2.034) (2.089:2.089:2.089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.034:2.034:2.034) (2.089:2.089:2.089))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.034:2.034:2.034) (2.089:2.089:2.089))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.944:2.944:2.944) (2.794:2.794:2.794))
        (PORT d[1] (2.643:2.643:2.643) (2.508:2.508:2.508))
        (PORT d[2] (2.739:2.739:2.739) (2.543:2.543:2.543))
        (PORT d[3] (2.492:2.492:2.492) (2.347:2.347:2.347))
        (PORT d[4] (2.829:2.829:2.829) (2.671:2.671:2.671))
        (PORT d[5] (2.754:2.754:2.754) (2.6:2.6:2.6))
        (PORT d[6] (2.841:2.841:2.841) (2.693:2.693:2.693))
        (PORT d[7] (2.492:2.492:2.492) (2.371:2.371:2.371))
        (PORT d[8] (2.568:2.568:2.568) (2.448:2.448:2.448))
        (PORT d[9] (2.019:2.019:2.019) (1.947:1.947:1.947))
        (PORT d[10] (2.888:2.888:2.888) (2.729:2.729:2.729))
        (PORT d[11] (2.862:2.862:2.862) (2.71:2.71:2.71))
        (PORT d[12] (2.097:2.097:2.097) (2.038:2.038:2.038))
        (PORT clk (1.983:1.983:1.983) (1.997:1.997:1.997))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a14.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.767:2.767:2.767) (2.588:2.588:2.588))
        (PORT clk (1.983:1.983:1.983) (1.997:1.997:1.997))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.983:1.983:1.983) (1.997:1.997:1.997))
        (PORT d[0] (3.987:3.987:3.987) (3.67:3.67:3.67))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.984:1.984:1.984) (1.998:1.998:1.998))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.984:1.984:1.984) (1.998:1.998:1.998))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.984:1.984:1.984) (1.998:1.998:1.998))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.603:1.603:1.603) (1.498:1.498:1.498))
        (PORT clk (2.029:2.029:2.029) (2.087:2.087:2.087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.72:2.72:2.72) (2.589:2.589:2.589))
        (PORT d[1] (2.806:2.806:2.806) (2.626:2.626:2.626))
        (PORT d[2] (2.471:2.471:2.471) (2.301:2.301:2.301))
        (PORT d[3] (2.409:2.409:2.409) (2.25:2.25:2.25))
        (PORT d[4] (2.642:2.642:2.642) (2.524:2.524:2.524))
        (PORT d[5] (2.569:2.569:2.569) (2.477:2.477:2.477))
        (PORT d[6] (2.541:2.541:2.541) (2.564:2.564:2.564))
        (PORT d[7] (2.997:2.997:2.997) (2.848:2.848:2.848))
        (PORT d[8] (2.728:2.728:2.728) (2.662:2.662:2.662))
        (PORT d[9] (2.542:2.542:2.542) (2.376:2.376:2.376))
        (PORT d[10] (2.596:2.596:2.596) (2.491:2.491:2.491))
        (PORT d[11] (2.772:2.772:2.772) (2.738:2.738:2.738))
        (PORT d[12] (2.336:2.336:2.336) (2.185:2.185:2.185))
        (PORT clk (2.025:2.025:2.025) (2.082:2.082:2.082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.254:2.254:2.254) (2.042:2.042:2.042))
        (PORT clk (2.025:2.025:2.025) (2.082:2.082:2.082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.029:2.029:2.029) (2.087:2.087:2.087))
        (PORT d[0] (2.925:2.925:2.925) (2.727:2.727:2.727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.03:2.03:2.03) (2.088:2.088:2.088))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.03:2.03:2.03) (2.088:2.088:2.088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.03:2.03:2.03) (2.088:2.088:2.088))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.03:2.03:2.03) (2.088:2.088:2.088))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.529:2.529:2.529) (2.4:2.4:2.4))
        (PORT d[1] (3.095:3.095:3.095) (2.934:2.934:2.934))
        (PORT d[2] (3.51:3.51:3.51) (3.241:3.241:3.241))
        (PORT d[3] (2.888:2.888:2.888) (2.718:2.718:2.718))
        (PORT d[4] (3.245:3.245:3.245) (3.063:3.063:3.063))
        (PORT d[5] (3.224:3.224:3.224) (3.031:3.031:3.031))
        (PORT d[6] (3.251:3.251:3.251) (3.081:3.081:3.081))
        (PORT d[7] (2.09:2.09:2.09) (1.998:1.998:1.998))
        (PORT d[8] (2.982:2.982:2.982) (2.837:2.837:2.837))
        (PORT d[9] (2.133:2.133:2.133) (2.116:2.116:2.116))
        (PORT d[10] (2.101:2.101:2.101) (1.987:1.987:1.987))
        (PORT d[11] (2.098:2.098:2.098) (1.998:1.998:1.998))
        (PORT d[12] (1.693:1.693:1.693) (1.661:1.661:1.661))
        (PORT clk (1.979:1.979:1.979) (1.996:1.996:1.996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a30.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.358:2.358:2.358) (2.205:2.205:2.205))
        (PORT clk (1.979:1.979:1.979) (1.996:1.996:1.996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.979:1.979:1.979) (1.996:1.996:1.996))
        (PORT d[0] (3.356:3.356:3.356) (3.112:3.112:3.112))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.98:1.98:1.98) (1.997:1.997:1.997))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.98:1.98:1.98) (1.997:1.997:1.997))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.98:1.98:1.98) (1.997:1.997:1.997))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_RGB\[14\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.384:0.384:0.384) (0.481:0.481:0.481))
        (PORT datab (1.628:1.628:1.628) (1.525:1.525:1.525))
        (PORT datad (1.228:1.228:1.228) (1.149:1.149:1.149))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_datapixel\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.257:1.257:1.257) (1.22:1.22:1.22))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_datapixel\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.603:1.603:1.603) (1.644:1.644:1.644))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT clrn (1.355:1.355:1.355) (1.293:1.293:1.293))
        (PORT ena (1.637:1.637:1.637) (1.609:1.609:1.609))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
        (IOPATH (negedge clrn) q (0.247:0.247:0.247) (0.247:0.247:0.247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD ena (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.83:1.83:1.83) (1.779:1.779:1.779))
        (PORT d[1] (1.413:1.413:1.413) (1.391:1.391:1.391))
        (PORT clk (2.048:2.048:2.048) (2.104:2.104:2.104))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.638:1.638:1.638) (1.654:1.654:1.654))
        (PORT d[1] (1.639:1.639:1.639) (1.662:1.662:1.662))
        (PORT d[2] (1.651:1.651:1.651) (1.672:1.672:1.672))
        (PORT d[3] (1.502:1.502:1.502) (1.499:1.499:1.499))
        (PORT d[4] (1.672:1.672:1.672) (1.69:1.69:1.69))
        (PORT d[5] (1.658:1.658:1.658) (1.679:1.679:1.679))
        (PORT d[6] (1.601:1.601:1.601) (1.624:1.624:1.624))
        (PORT d[7] (1.676:1.676:1.676) (1.707:1.707:1.707))
        (PORT d[8] (2.315:2.315:2.315) (2.236:2.236:2.236))
        (PORT d[9] (1.796:1.796:1.796) (1.721:1.721:1.721))
        (PORT d[10] (2.319:2.319:2.319) (2.333:2.333:2.333))
        (PORT d[11] (1.501:1.501:1.501) (1.489:1.489:1.489))
        (PORT clk (2.044:2.044:2.044) (2.099:2.099:2.099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.797:1.797:1.797) (1.675:1.675:1.675))
        (PORT clk (2.044:2.044:2.044) (2.099:2.099:2.099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.048:2.048:2.048) (2.104:2.104:2.104))
        (PORT d[0] (2.504:2.504:2.504) (2.389:2.389:2.389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.049:2.049:2.049) (2.105:2.105:2.105))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.049:2.049:2.049) (2.105:2.105:2.105))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.049:2.049:2.049) (2.105:2.105:2.105))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.049:2.049:2.049) (2.105:2.105:2.105))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.822:1.822:1.822) (1.785:1.785:1.785))
        (PORT d[1] (3.368:3.368:3.368) (3.292:3.292:3.292))
        (PORT d[2] (3.713:3.713:3.713) (3.51:3.51:3.51))
        (PORT d[3] (3.285:3.285:3.285) (3.146:3.146:3.146))
        (PORT d[4] (2.22:2.22:2.22) (2.146:2.146:2.146))
        (PORT d[5] (1.748:1.748:1.748) (1.698:1.698:1.698))
        (PORT d[6] (2.084:2.084:2.084) (1.994:1.994:1.994))
        (PORT d[7] (3.729:3.729:3.729) (3.533:3.533:3.533))
        (PORT d[8] (3.387:3.387:3.387) (3.361:3.361:3.361))
        (PORT d[9] (3.808:3.808:3.808) (3.639:3.639:3.639))
        (PORT d[10] (3.705:3.705:3.705) (3.554:3.554:3.554))
        (PORT d[11] (1.75:1.75:1.75) (1.653:1.653:1.653))
        (PORT clk (1.998:1.998:1.998) (2.013:2.013:2.013))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a46.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.925:5.925:5.925) (5.543:5.543:5.543))
        (PORT clk (1.998:1.998:1.998) (2.013:2.013:2.013))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.998:1.998:1.998) (2.013:2.013:2.013))
        (PORT d[0] (3.365:3.365:3.365) (3.138:3.138:3.138))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.999:1.999:1.999) (2.014:2.014:2.014))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.999:1.999:1.999) (2.014:2.014:2.014))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.999:1.999:1.999) (2.014:2.014:2.014))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_RGB\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.612:1.612:1.612) (1.653:1.653:1.653))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (2.288:2.288:2.288) (2.087:2.087:2.087))
        (PORT sclr (0.961:0.961:0.961) (1.03:1.03:1.03))
        (PORT sload (1.61:1.61:1.61) (1.663:1.663:1.663))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.833:1.833:1.833) (1.779:1.779:1.779))
        (PORT clk (2.052:2.052:2.052) (2.105:2.105:2.105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.459:2.459:2.459) (2.426:2.426:2.426))
        (PORT d[1] (2.37:2.37:2.37) (2.313:2.313:2.313))
        (PORT d[2] (2.567:2.567:2.567) (2.514:2.514:2.514))
        (PORT d[3] (2.7:2.7:2.7) (2.618:2.618:2.618))
        (PORT d[4] (2.415:2.415:2.415) (2.389:2.389:2.389))
        (PORT d[5] (2.555:2.555:2.555) (2.516:2.516:2.516))
        (PORT d[6] (2.42:2.42:2.42) (2.399:2.399:2.399))
        (PORT d[7] (2.493:2.493:2.493) (2.467:2.467:2.467))
        (PORT d[8] (2.692:2.692:2.692) (2.589:2.589:2.589))
        (PORT d[9] (2.331:2.331:2.331) (2.268:2.268:2.268))
        (PORT d[10] (3.135:3.135:3.135) (3.133:3.133:3.133))
        (PORT d[11] (2.387:2.387:2.387) (2.321:2.321:2.321))
        (PORT d[12] (2.315:2.315:2.315) (2.248:2.248:2.248))
        (PORT clk (2.048:2.048:2.048) (2.1:2.1:2.1))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.5:2.5:2.5) (2.311:2.311:2.311))
        (PORT clk (2.048:2.048:2.048) (2.1:2.1:2.1))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.052:2.052:2.052) (2.105:2.105:2.105))
        (PORT d[0] (3.207:3.207:3.207) (3.025:3.025:3.025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.053:2.053:2.053) (2.106:2.106:2.106))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.053:2.053:2.053) (2.106:2.106:2.106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.053:2.053:2.053) (2.106:2.106:2.106))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.053:2.053:2.053) (2.106:2.106:2.106))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.637:2.637:2.637) (2.551:2.551:2.551))
        (PORT d[1] (2.904:2.904:2.904) (2.868:2.868:2.868))
        (PORT d[2] (2.857:2.857:2.857) (2.698:2.698:2.698))
        (PORT d[3] (2.472:2.472:2.472) (2.38:2.38:2.38))
        (PORT d[4] (2.89:2.89:2.89) (2.784:2.784:2.784))
        (PORT d[5] (2.917:2.917:2.917) (2.791:2.791:2.791))
        (PORT d[6] (2.572:2.572:2.572) (2.479:2.479:2.479))
        (PORT d[7] (2.479:2.479:2.479) (2.367:2.367:2.367))
        (PORT d[8] (3.224:3.224:3.224) (3.106:3.106:3.106))
        (PORT d[9] (2.807:2.807:2.807) (2.696:2.696:2.696))
        (PORT d[10] (3.03:3.03:3.03) (2.908:2.908:2.908))
        (PORT d[11] (4.081:4.081:4.081) (3.918:3.918:3.918))
        (PORT d[12] (2.821:2.821:2.821) (2.705:2.705:2.705))
        (PORT clk (2.002:2.002:2.002) (2.014:2.014:2.014))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a15.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.563:4.563:4.563) (4.214:4.214:4.214))
        (PORT clk (2.002:2.002:2.002) (2.014:2.014:2.014))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.002:2.002:2.002) (2.014:2.014:2.014))
        (PORT d[0] (3.704:3.704:3.704) (3.47:3.47:3.47))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.003:2.003:2.003) (2.015:2.015:2.015))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.003:2.003:2.003) (2.015:2.015:2.015))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.003:2.003:2.003) (2.015:2.015:2.015))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.417:1.417:1.417) (1.403:1.403:1.403))
        (PORT clk (2.033:2.033:2.033) (2.083:2.083:2.083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.113:2.113:2.113) (2.1:2.1:2.1))
        (PORT d[1] (1.939:1.939:1.939) (1.913:1.913:1.913))
        (PORT d[2] (2.079:2.079:2.079) (2.076:2.076:2.076))
        (PORT d[3] (2.281:2.281:2.281) (2.22:2.22:2.22))
        (PORT d[4] (2.093:2.093:2.093) (2.094:2.094:2.094))
        (PORT d[5] (2.14:2.14:2.14) (2.136:2.136:2.136))
        (PORT d[6] (2.02:2.02:2.02) (2.022:2.022:2.022))
        (PORT d[7] (2.057:2.057:2.057) (2.064:2.064:2.064))
        (PORT d[8] (2.285:2.285:2.285) (2.21:2.21:2.21))
        (PORT d[9] (1.896:1.896:1.896) (1.866:1.866:1.866))
        (PORT d[10] (2.68:2.68:2.68) (2.654:2.654:2.654))
        (PORT d[11] (1.877:1.877:1.877) (1.838:1.838:1.838))
        (PORT d[12] (1.88:1.88:1.88) (1.846:1.846:1.846))
        (PORT clk (2.029:2.029:2.029) (2.078:2.078:2.078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.195:2.195:2.195) (2.05:2.05:2.05))
        (PORT clk (2.029:2.029:2.029) (2.078:2.078:2.078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.033:2.033:2.033) (2.083:2.083:2.083))
        (PORT d[0] (2.902:2.902:2.902) (2.764:2.764:2.764))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.034:2.034:2.034) (2.084:2.084:2.084))
        (IOPATH (posedge clk) pulse (0:0:0) (2.75:2.75:2.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.034:2.034:2.034) (2.084:2.084:2.084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.034:2.034:2.034) (2.084:2.084:2.084))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2.034:2.034:2.034) (2.084:2.084:2.084))
        (IOPATH (posedge clk) pulse (0:0:0) (3.428:3.428:3.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.243:2.243:2.243) (2.185:2.185:2.185))
        (PORT d[1] (2.84:2.84:2.84) (2.782:2.782:2.782))
        (PORT d[2] (3.308:3.308:3.308) (3.126:3.126:3.126))
        (PORT d[3] (2.897:2.897:2.897) (2.785:2.785:2.785))
        (PORT d[4] (2.936:2.936:2.936) (2.816:2.816:2.816))
        (PORT d[5] (2.95:2.95:2.95) (2.825:2.825:2.825))
        (PORT d[6] (2.993:2.993:2.993) (2.873:2.873:2.873))
        (PORT d[7] (2.801:2.801:2.801) (2.681:2.681:2.681))
        (PORT d[8] (3.42:3.42:3.42) (3.386:3.386:3.386))
        (PORT d[9] (2.862:2.862:2.862) (2.753:2.753:2.753))
        (PORT d[10] (3.449:3.449:3.449) (3.292:3.292:3.292))
        (PORT d[11] (4.102:4.102:4.102) (3.942:3.942:3.942))
        (PORT d[12] (2.845:2.845:2.845) (2.732:2.732:2.732))
        (PORT clk (1.996:1.996:1.996) (2.01:2.01:2.01))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a31.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.627:4.627:4.627) (4.276:4.276:4.276))
        (PORT clk (1.996:1.996:1.996) (2.01:2.01:2.01))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.254:0.254:0.254))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.996:1.996:1.996) (2.01:2.01:2.01))
        (PORT d[0] (3.055:3.055:3.055) (2.863:2.863:2.863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.997:1.997:1.997) (2.011:2.011:2.011))
        (IOPATH (posedge clk) pulse (0:0:0) (3.251:3.251:3.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.997:1.997:1.997) (2.011:2.011:2.011))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.997:1.997:1.997) (2.011:2.011:2.011))
        (IOPATH (posedge clk) pulse (0:0:0) (3.469:3.469:3.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_RGB\[15\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.925:0.925:0.925) (0.906:0.906:0.906))
        (PORT datab (1.917:1.917:1.917) (1.741:1.741:1.741))
        (PORT datad (1.803:1.803:1.803) (1.605:1.605:1.605))
        (IOPATH dataa combout (0.481:0.481:0.481) (0.491:0.491:0.491))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_RGB\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.609:1.609:1.609) (1.651:1.651:1.651))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (PORT asdata (1.922:1.922:1.922) (1.769:1.769:1.769))
        (PORT sclr (1.817:1.817:1.817) (1.76:1.76:1.76))
        (PORT sload (2.019:2.019:2.019) (2.04:2.04:2.04))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
      (HOLD sclr (posedge clk) (0.212:0.212:0.212))
      (HOLD sload (posedge clk) (0.212:0.212:0.212))
      (HOLD asdata (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.643:0.643:0.643) (0.654:0.654:0.654))
        (PORT datab (0.378:0.378:0.378) (0.465:0.465:0.465))
        (PORT datac (0.338:0.338:0.338) (0.427:0.427:0.427))
        (PORT datad (0.339:0.339:0.339) (0.42:0.42:0.42))
        (IOPATH dataa combout (0.453:0.453:0.453) (0.413:0.413:0.413))
        (IOPATH datab combout (0.472:0.472:0.472) (0.473:0.473:0.473))
        (IOPATH datac combout (0.327:0.327:0.327) (0.316:0.316:0.316))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|LessThan1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.28:0.28:0.28) (0.313:0.313:0.313))
        (PORT datab (0.503:0.503:0.503) (0.484:0.484:0.484))
        (PORT datac (0.34:0.34:0.34) (0.431:0.431:0.431))
        (PORT datad (0.33:0.33:0.33) (0.408:0.408:0.408))
        (IOPATH dataa combout (0.448:0.448:0.448) (0.472:0.472:0.472))
        (IOPATH datab combout (0.457:0.457:0.457) (0.489:0.489:0.489))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_VS)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.614:1.614:1.614) (1.655:1.655:1.655))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.936:0.936:0.936) (0.9:0.9:0.9))
        (PORT datab (0.379:0.379:0.379) (0.469:0.469:0.469))
        (PORT datac (0.337:0.337:0.337) (0.427:0.427:0.427))
        (PORT datad (0.338:0.338:0.338) (0.418:0.418:0.418))
        (IOPATH dataa combout (0.471:0.471:0.471) (0.453:0.453:0.453))
        (IOPATH datab combout (0.472:0.472:0.472) (0.452:0.452:0.452))
        (IOPATH datac combout (0.327:0.327:0.327) (0.315:0.315:0.315))
        (IOPATH datad combout (0.177:0.177:0.177) (0.155:0.155:0.155))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_HS)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.615:1.615:1.615) (1.656:1.656:1.656))
        (PORT d (0.099:0.099:0.099) (0.115:0.115:0.115))
        (IOPATH (posedge clk) q (0.261:0.261:0.261) (0.261:0.261:0.261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.212:0.212:0.212))
    )
  )
)
