Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Dec  1 22:07:48 2020
| Host         : ISTDLAB34-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    71 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             163 |           38 |
| Yes          | No                    | No                     |              33 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             148 |           36 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------+------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |              Enable Signal             |                Set/Reset Signal                | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------+------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                        | game/random_position/M_greenpos_q[7]_i_1_n_0   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                        | game/random_position/M_greenpos_q[3]_i_1_n_0   |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG |                                        | game/random_position/M_greenpos_q[15]_i_1_n_0  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG |                                        | game/random_position/M_redpos_q[11]_i_1_n_0    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                        | game/random_position/M_redpos_q[3]_i_1_n_0     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                        | game/random_position/M_redpos_q[7]_i_1__0_n_0  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                        | game/random_position/M_greenpos_q[11]_i_1_n_0  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG |                                        | game/random_position/M_redpos_q[15]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                        | reset_cond/M_reset_cond_in                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | game/M_redpos_q[15]_i_1_n_0            | game/M_redpos_q[11]_i_1__0_n_0                 |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | game/CEA2                              | game/M_scoremem_q[7]_i_1_n_0                   |                3 |             13 |         4.33 |
|  clk_IBUF_BUFG | game/M_redpos_q[15]_i_1_n_0            |                                                |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | game/M_bluepos_q[15]_i_1_n_0           |                                                |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | game/dpress_condi/sel                  | game/dpress_condi/sync/clear                   |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | game/start_condi/M_ctr_q[0]_i_2__0_n_0 | game/start_condi/sync/M_pipe_q_reg[1]_0        |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG |                                        |                                                |               12 |             25 |         2.08 |
|  clk_IBUF_BUFG | game/M_speed_q[29]_i_2_n_0             | game/M_speed_q[29]_i_1_n_0                     |                8 |             29 |         3.63 |
|  clk_IBUF_BUFG | game/M_count_q[29]_i_2_n_0             | game/M_count_q[29]_i_1_n_0                     |                8 |             30 |         3.75 |
|  clk_IBUF_BUFG | game/M_greenpos_q[15]_i_2_n_0          | game/M_greenpos_q[15]_i_1__0_n_0               |                5 |             30 |         6.00 |
|  clk_IBUF_BUFG |                                        | reset_cond/Q[0]                                |               26 |            127 |         4.88 |
+----------------+----------------------------------------+------------------------------------------------+------------------+----------------+--------------+


