<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: scan_mux_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_scan_mux_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_scan_mux_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r')">scan_mux_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909.html#Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod1909.html#Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909.html#Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_04-10-2022/gemini/design/ip/USB//phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r_behav_model.sv')">/nfs_project/gemini/DV/nadeem/dv/main_regression_04-10-2022/gemini/design/ip/USB//phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r_behav_model.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175857"  onclick="showContent('inst_tag_175857')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_scan_ted_squelch_ana</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175857_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175857_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175857_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175858"  onclick="showContent('inst_tag_175858')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_scan_hsrx_calib_comp_out</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175858_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175858_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175858_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175859"  onclick="showContent('inst_tag_175859')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_scan_sampler_data</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175859_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175859_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175859_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175860"  onclick="showContent('inst_tag_175860')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_scan_3p36G_clk</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175860_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175860_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175860_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175861"  onclick="showContent('inst_tag_175861')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_scan_480_rx_clock</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175861_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175861_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175861_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175862"  onclick="showContent('inst_tag_175862')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_scan_cdr_rstn_clkdiv</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175862_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175862_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175862_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175863"  onclick="showContent('inst_tag_175863')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_rstgen_3p36G_clk_rstn.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175863_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175863_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175863_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175864"  onclick="showContent('inst_tag_175864')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_usb2_cdr_core.c_scan_hsrx_rec_clk</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175864_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175864_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175864_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175865"  onclick="showContent('inst_tag_175865')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_usb2_cdr_core.c_scan_cdr_clk480</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175865_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175865_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175865_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175866"  onclick="showContent('inst_tag_175866')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_pll_clk_divider.pll_clk_div.genblk2.u_reset_sync.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175866_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175866_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175866_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175868"  onclick="showContent('inst_tag_175868')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_aon.c_scan_otgc_vbusvalid_ana</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175868_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175868_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175868_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175869"  onclick="showContent('inst_tag_175869')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_aon.c_scan_otgc_sessvalid_ana</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175869_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175869_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175869_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175870"  onclick="showContent('inst_tag_175870')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_aon.c_scan_afe_rxdm_ana</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175870_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175870_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175870_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175871"  onclick="showContent('inst_tag_175871')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_aon.c_scan_afe_rxdp_ana</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175871_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175871_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175871_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175872"  onclick="showContent('inst_tag_175872')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_aon.c_scan_mux_databus</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175872_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175872_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175872_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175875"  onclick="showContent('inst_tag_175875')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_scan_mux.c_scan_hsrx_rec_clk</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175875_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175875_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175875_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175876"  onclick="showContent('inst_tag_175876')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_scan_mux.c_scan_en</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175876_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175876_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175876_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175877"  onclick="showContent('inst_tag_175877')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_scan_mux.c_scan_adp_sense</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175877_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175877_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175877_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175878"  onclick="showContent('inst_tag_175878')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_scan_mux.c_scan_adp_probe</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175878_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175878_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175878_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175879"  onclick="showContent('inst_tag_175879')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_scan_mux.c_scan_afe_lsfsrx_ana</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175879_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175879_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175879_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175880"  onclick="showContent('inst_tag_175880')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_scan_mux.c_scan_dp_vdat_ref_comp_sts</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175880_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175880_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175880_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175881"  onclick="showContent('inst_tag_175881')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_scan_mux.c_scan_dm_vdat_ref_comp_sts</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175881_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175881_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175881_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175882"  onclick="showContent('inst_tag_175882')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_scan_mux.c_scan_rid_float_a_comp_sts</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175882_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175882_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175882_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175883"  onclick="showContent('inst_tag_175883')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_scan_mux.c_scan_rid_b_c_comp_sts</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175883_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175883_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175883_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175884"  onclick="showContent('inst_tag_175884')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_scan_mux.c_scan_ded_ana</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175884_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175884_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175884_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175885"  onclick="showContent('inst_tag_175885')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_scan_mux.c_scan_calib_cmp_out</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175885_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175885_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175885_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175886"  onclick="showContent('inst_tag_175886')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_scan_mux.c_scan_ted_comp_out_up</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175886_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175886_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175886_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175887"  onclick="showContent('inst_tag_175887')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_scan_mux.c_scan_ted_comp_out_down</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175887_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175887_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175887_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175888"  onclick="showContent('inst_tag_175888')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_scan_mux.c_scan_pll_pd_int1</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175888_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175888_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175888_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175889"  onclick="showContent('inst_tag_175889')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_scan_mux.c_scan_pll_pd_int2</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175889_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175889_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175889_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175890"  onclick="showContent('inst_tag_175890')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_scan_mux.c_pll_startloop</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175890_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175890_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175890_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175891"  onclick="showContent('inst_tag_175891')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_tap_wrapper.C_scan_mux_tap_tck</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175891_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175891_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175891_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175892"  onclick="showContent('inst_tag_175892')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_tap_wrapper.C_scan_mux_tap_rst_n</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175892_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175892_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175892_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175893"  onclick="showContent('inst_tag_175893')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_tap_wrapper.u_tap_complex.u_reset_sync_clk_div2.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175893_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175893_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175893_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175894"  onclick="showContent('inst_tag_175894')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_tap_wrapper.u_async_apb_if_slv.u_scan_mux_apb_pclk</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175894_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175894_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175894_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175895"  onclick="showContent('inst_tag_175895')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_tap_wrapper.u_async_apb_if_slv.u_reset_sync_apb_preset.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175895_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175895_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175895_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175896"  onclick="showContent('inst_tag_175896')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_scan_debug_reset</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175896_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175896_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175896_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175897"  onclick="showContent('inst_tag_175897')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_scan_udc_bc_calib_rstn</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175897_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175897_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175897_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175898"  onclick="showContent('inst_tag_175898')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_refclock</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175898_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175898_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175898_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175899"  onclick="showContent('inst_tag_175899')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_byte_clock</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175899_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175899_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175899_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175900"  onclick="showContent('inst_tag_175900')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_sieclock</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175900_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175900_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175900_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175901"  onclick="showContent('inst_tag_175901')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_hssi_tx_clockout</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175901_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175901_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175901_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175902"  onclick="showContent('inst_tag_175902')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_calib_1M_clock</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175902_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175902_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175902_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175903"  onclick="showContent('inst_tag_175903')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_tx_clockin</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175903_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175903_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175903_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175904"  onclick="showContent('inst_tag_175904')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_pll_rx_clk</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175904_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175904_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175904_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175905"  onclick="showContent('inst_tag_175905')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_pclk</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175905_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175905_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175905_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175906"  onclick="showContent('inst_tag_175906')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_ats_hsclock</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175906_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175906_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175906_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175907"  onclick="showContent('inst_tag_175907')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_ats_hssiclock</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175907_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175907_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175907_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175908"  onclick="showContent('inst_tag_175908')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_ats_sieclock</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175908_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175908_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175908_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175909"  onclick="showContent('inst_tag_175909')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_ats_refclock</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175909_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175909_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175909_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175910"  onclick="showContent('inst_tag_175910')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_ats_pll_highfreq_clk</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175910_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175910_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175910_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175911"  onclick="showContent('inst_tag_175911')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_ats_pll_clk</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175911_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175911_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175911_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175912"  onclick="showContent('inst_tag_175912')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_ats_pll_rx_clk1</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175912_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175912_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175912_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175913"  onclick="showContent('inst_tag_175913')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_ats_pll_rx_clk2</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175913_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175913_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175913_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175914"  onclick="showContent('inst_tag_175914')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_fb_clock_div.genblk2.u_reset_sync.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175914_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175914_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175914_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175915"  onclick="showContent('inst_tag_175915')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_ip_clock_div.genblk2.u_reset_sync.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175915_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175915_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175915_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175916"  onclick="showContent('inst_tag_175916')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_scan_div_refclock</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175916_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175916_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175916_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175917"  onclick="showContent('inst_tag_175917')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_scan_fb_clk</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175917_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175917_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175917_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175919"  onclick="showContent('inst_tag_175919')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_ats_clkdiv_resetn.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175919_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175919_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175919_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175920"  onclick="showContent('inst_tag_175920')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_scan_ats_clkgate_resetn</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175920_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175920_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175920_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175921"  onclick="showContent('inst_tag_175921')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_ats_clkgate_resetn.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175921_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175921_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175921_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175922"  onclick="showContent('inst_tag_175922')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_refclock_1mclock_div.genblk2.u_reset_sync.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175922_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175922_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175922_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175923"  onclick="showContent('inst_tag_175923')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_global_resetn</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175923_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175923_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175923_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175924"  onclick="showContent('inst_tag_175924')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_rstgen_sieclock_rstn.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175924_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175924_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175924_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175925"  onclick="showContent('inst_tag_175925')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_apb_presetn_scan</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175925_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175925_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175925_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175926"  onclick="showContent('inst_tag_175926')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_rstgen_apb_presetn.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175926_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175926_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175926_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175928"  onclick="showContent('inst_tag_175928')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_rstgen_refclock_rstn.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175928_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175928_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175928_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175929"  onclick="showContent('inst_tag_175929')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_clkdiv_resetn_scan</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175929_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175929_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175929_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175930"  onclick="showContent('inst_tag_175930')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_rstgen_clkdiv_rstn.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175930_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175930_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175930_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175932"  onclick="showContent('inst_tag_175932')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_rstgen_calib_clkdiv_rstn.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175932_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175932_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175932_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175933"  onclick="showContent('inst_tag_175933')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_pll_ext_resetn_scan</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175933_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175933_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175933_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175934"  onclick="showContent('inst_tag_175934')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_rstgen_pll_ext_rstn.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175934_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175934_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175934_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175942"  onclick="showContent('inst_tag_175942')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_rstgen_offset_correction_rstn.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175942_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175942_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175942_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175943"  onclick="showContent('inst_tag_175943')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_rstgen_calib_rstn.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175943_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175943_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175943_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175944"  onclick="showContent('inst_tag_175944')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_pri_calib_rstn.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175944_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175944_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175944_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175945"  onclick="showContent('inst_tag_175945')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_rstgen_rescalib_rstn.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175945_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175945_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175945_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175946"  onclick="showContent('inst_tag_175946')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_rstgen_bc_calib_rstn.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175946_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175946_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175946_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175947"  onclick="showContent('inst_tag_175947')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_xcvr_sie_resetn.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175947_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_0.html#inst_tag_175947_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175947_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_1.html#inst_tag_175948"  onclick="showContent('inst_tag_175948')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_xcvr_aon_resetn.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_1.html#inst_tag_175948_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_1.html#inst_tag_175948_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_1.html#inst_tag_175948_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_1.html#inst_tag_175949"  onclick="showContent('inst_tag_175949')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_udc_rstn_cdr_async</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_1.html#inst_tag_175949_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_1.html#inst_tag_175949_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_1.html#inst_tag_175949_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_1.html#inst_tag_175950"  onclick="showContent('inst_tag_175950')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_rstn_cdr_async</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_1.html#inst_tag_175950_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_1.html#inst_tag_175950_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_1.html#inst_tag_175950_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_1.html#inst_tag_175951"  onclick="showContent('inst_tag_175951')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_bist_resetn</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_1.html#inst_tag_175951_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_1.html#inst_tag_175951_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_1.html#inst_tag_175951_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_1.html#inst_tag_175952"  onclick="showContent('inst_tag_175952')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_rstn_bist_mode_en.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_1.html#inst_tag_175952_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_1.html#inst_tag_175952_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_1.html#inst_tag_175952_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_1.html#inst_tag_175953"  onclick="showContent('inst_tag_175953')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_rstn_sieclock</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_1.html#inst_tag_175953_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_1.html#inst_tag_175953_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_1.html#inst_tag_175953_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_1.html#inst_tag_175954"  onclick="showContent('inst_tag_175954')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_dft_rstn_cdr_async</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_1.html#inst_tag_175954_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_1.html#inst_tag_175954_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_1.html#inst_tag_175954_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_1.html#inst_tag_175955"  onclick="showContent('inst_tag_175955')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_rstn_cdr</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_1.html#inst_tag_175955_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_1.html#inst_tag_175955_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_1.html#inst_tag_175955_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_1.html#inst_tag_175956"  onclick="showContent('inst_tag_175956')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_dft_global_resetn</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_1.html#inst_tag_175956_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_1.html#inst_tag_175956_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_1.html#inst_tag_175956_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_1.html#inst_tag_175957"  onclick="showContent('inst_tag_175957')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_afephy_txfifo.c_scan_rst240</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_1.html#inst_tag_175957_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_1.html#inst_tag_175957_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_1.html#inst_tag_175957_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_1.html#inst_tag_175958"  onclick="showContent('inst_tag_175958')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_afephy_cdrrxwrap.c_scan_rstrx</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_1.html#inst_tag_175958_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_1.html#inst_tag_175958_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_1.html#inst_tag_175958_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_1.html#inst_tag_175959"  onclick="showContent('inst_tag_175959')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_pll_dig_top.c_scan_RST_FDBK_DIV</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_1.html#inst_tag_175959_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_1.html#inst_tag_175959_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_1.html#inst_tag_175959_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_1.html#inst_tag_175960"  onclick="showContent('inst_tag_175960')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_calib_dig_top.c_scan_calib_clk</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_1.html#inst_tag_175960_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_1.html#inst_tag_175960_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_1.html#inst_tag_175960_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_1.html#inst_tag_175961"  onclick="showContent('inst_tag_175961')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_calib_dig_top.c_dft_in_tp1.dft_tp_scan1_no_synth.dft_tp_scan1_no_synth_width_1.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_1.html#inst_tag_175961_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1909_1.html#inst_tag_175961_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_1.html#inst_tag_175961_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175867"  onclick="showContent('inst_tag_175867')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_aon.c_scan_otgc_id_ana</a></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175867_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod1909_0.html#inst_tag_175867_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175867_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175873"  onclick="showContent('inst_tag_175873')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_aon.c_scan_bg_powergood_ats</a></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175873_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod1909_0.html#inst_tag_175873_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175873_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175874"  onclick="showContent('inst_tag_175874')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_aon.c_scan_bg_powergood</a></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175874_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod1909_0.html#inst_tag_175874_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175874_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175918"  onclick="showContent('inst_tag_175918')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_scan_ats_clkdiv_resetn</a></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175918_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod1909_0.html#inst_tag_175918_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175918_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175927"  onclick="showContent('inst_tag_175927')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_refclock_resetn_scan</a></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175927_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod1909_0.html#inst_tag_175927_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175927_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175931"  onclick="showContent('inst_tag_175931')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_calib_clkdiv_resetn_scan</a></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175931_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod1909_0.html#inst_tag_175931_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175931_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175935"  onclick="showContent('inst_tag_175935')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_calib_resetn_scan</a></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175935_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod1909_0.html#inst_tag_175935_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175935_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175936"  onclick="showContent('inst_tag_175936')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_pri_calib_resetn_scan</a></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175936_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod1909_0.html#inst_tag_175936_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175936_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175937"  onclick="showContent('inst_tag_175937')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_rescalib_resetn_scan</a></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175937_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod1909_0.html#inst_tag_175937_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175937_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175938"  onclick="showContent('inst_tag_175938')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_bc_calib_resetn_scan</a></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175938_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod1909_0.html#inst_tag_175938_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175938_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175939"  onclick="showContent('inst_tag_175939')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_xcvr_sie_resetn_scan</a></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175939_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod1909_0.html#inst_tag_175939_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175939_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175940"  onclick="showContent('inst_tag_175940')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_xcvr_aon_resetn_scan</a></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175940_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod1909_0.html#inst_tag_175940_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175940_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1909_0.html#inst_tag_175941"  onclick="showContent('inst_tag_175941')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_off_corr_resetn_scan</a></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175941_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod1909_0.html#inst_tag_175941_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1909_0.html#inst_tag_175941_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_scan_mux_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1909.html" >scan_mux_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       339
 EXPRESSION (scan_mode_en_in ? scan_signal_in : fcn_signal_in)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1909.html" >scan_mux_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">2</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">2</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>scan_mode_en_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>scan_signal_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fcn_signal_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fcn_signal_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1909.html" >scan_mux_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">339</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
339           assign fcn_signal_out = scan_mode_en_in ?  
                                                      <font color = "red">-1-</font>  
                                                      <font color = "red">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
