# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 549.5 3.2e-05 512 0.02 430 311296 57.904 13.3503 86.523 418.027 576.069 576.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 549.5 3.2e-05 512 0.02 430 294912 57.7107 13.0772 94.9186 408.489 574.468 574.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 549.5 3.2e-05 512 0.02 430 307200 57.2452 13.1569 103.506 412.53 586.717 586.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 549.5 3.2e-05 512 0.02 430 294912 58.3496 13.1428 92.4753 412.529 576.77 576.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 549.5 3.2e-05 512 0.02 430 307200 57.3101 13.1812 97.3668 412.631 580.767 580.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 549.5 3.2e-05 512 0.02 430 286720 57.6788 13.0592 94.5017 404.356 569.871 570.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 549.5 3.2e-05 512 0.02 430 307200 57.3354 13.1728 101.233 412.581 584.598 584.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 549.5 3.2e-05 512 0.02 430 294912 59.6087 13.3493 94.0586 418.108 585.398 585.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 549.5 3.2e-05 512 0.02 430 245760 60.0857 12.8331 79.2711 396.212 548.674 548.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 549.5 3.2e-05 512 0.02 430 307200 57.3366 13.1789 106.428 412.365 589.588 589.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 549.5 3.2e-05 512 0.02 430 262144 58.4852 12.8329 106.928 396.175 574.699 574.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 549.5 3.2e-05 512 0.02 435 319488 57.0276 13.3389 86.658 418.04 575.335 575.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 549.5 3.2e-05 512 0.02 435 317440 57.6195 13.4026 88.7394 419.391 579.423 579.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 549.5 3.2e-05 512 0.02 435 307200 57.2823 13.1482 84.4554 412.216 567.384 567.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 549.5 3.2e-05 512 0.02 435 315392 56.7011 13.2155 89.0803 413.558 572.822 573.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 549.5 3.2e-05 512 0.02 435 311296 57.8847 13.338 89.9616 418.109 579.567 579.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 549.5 3.2e-05 512 0.02 435 294912 57.7229 13.0708 98.3917 408.486 577.952 578.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 549.5 3.2e-05 512 0.02 435 307200 57.2856 13.1639 100.085 412.634 583.446 583.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 549.5 3.2e-05 512 0.02 435 294912 58.3133 13.1441 103.022 412.591 587.349 587.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 549.5 3.2e-05 512 0.02 435 307200 57.3089 13.1801 106.713 412.592 590.065 590.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 549.5 3.2e-05 512 0.02 435 286720 57.6599 13.0623 99.9721 403.981 574.96 575.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 549.5 3.2e-05 512 0.02 435 307200 57.3271 13.1727 105.041 412.261 588.074 588.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 549.5 3.2e-05 512 0.02 435 294912 59.592 13.3451 96.4172 418.158 587.789 587.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 549.5 3.2e-05 512 0.02 435 245760 60.128 12.8336 95.0849 395.815 564.132 564.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 549.5 3.2e-05 512 0.02 435 307200 57.303 13.1749 119.322 412.666 602.748 602.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 549.5 3.2e-05 512 0.02 435 262144 58.4724 12.8287 92.2998 395.864 559.739 559.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 549.5 3.2e-05 512 0.02 440 311296 57.828 13.3455 81.7792 417.696 570.918 571.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 549.5 3.2e-05 512 0.02 440 317440 57.5645 13.4011 95.6781 419.077 586 586.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 549.5 3.2e-05 512 0.02 440 307200 57.2399 13.1607 85.3591 412.207 568.237 568.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 549.5 3.2e-05 512 0.02 440 301056 58.094 13.2137 86.4172 413.65 571.653 571.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 549.5 3.2e-05 512 0.02 440 311296 57.8701 13.3414 89.3323 417.787 578.597 578.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 549.5 3.2e-05 512 0.02 440 294912 57.7118 13.0824 106.092 408.088 585.242 585.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 549.5 3.2e-05 512 0.02 440 258048 58.9653 12.8438 65.4169 396.087 533.588 533.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 549.5 3.2e-05 512 0.02 440 307200 57.2406 13.1608 105.854 412.247 588.778 589.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 549.5 3.2e-05 512 0.02 440 286720 59.263 13.1461 70.2622 412.681 555.63 555.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 549.5 3.2e-05 512 0.02 440 294912 58.369 13.1399 95.3236 412.519 579.632 579.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 549.5 3.2e-05 512 0.02 440 245760 60.1043 12.8246 57.6645 396.208 527.075 527.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 549.5 3.2e-05 512 0.02 440 307200 57.2768 13.1794 103.765 412.707 587.203 587.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 549.5 3.2e-05 512 0.02 440 307200 57.3279 13.1786 74.1583 412.235 557.178 557.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 549.5 3.2e-05 512 0.02 440 286720 57.675 13.0499 124.58 404.394 599.963 600.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 549.5 3.2e-05 512 0.02 440 229376 59.4927 12.63 66.0648 384.879 523.338 523.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 549.5 3.2e-05 512 0.02 440 307200 57.2885 13.1729 128.036 412.325 611.092 611.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 549.5 3.2e-05 512 0.02 440 307200 57.2275 13.1574 86.8769 412.276 569.815 570.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 549.5 3.2e-05 512 0.02 440 294912 59.6017 13.3467 119.119 417.669 610.012 610.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 549.5 3.2e-05 512 0.02 440 262144 58.4512 12.8319 71.8681 395.871 539.297 539.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 549.5 3.2e-05 512 0.02 440 245760 60.1253 13.7093 86.4962 396.132 556.744 556.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 549.5 3.2e-05 512 0.02 440 196608 65.9504 12.842 49.5647 395.946 524.568 524.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 549.5 3.2e-05 512 0.02 440 307200 57.3118 13.1708 112.896 412.317 595.965 596.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 549.5 3.2e-05 512 0.02 440 307200 57.2419 13.162 80.5753 412.827 564.079 564.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 549.5 3.2e-05 512 0.02 432 294912 59.5567 13.3434 76.6628 417.767 567.599 567.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 549.5 3.2e-05 512 0.02 432 296960 59.7055 13.4018 81.9145 419.143 574.433 574.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 549.5 3.2e-05 512 0.02 432 282624 59.8139 13.1564 78.3774 412.614 564.229 564.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 549.5 3.2e-05 512 0.02 432 270336 60.9311 13.1452 48.801 412.626 535.77 535.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 549.5 3.2e-05 512 0.02 432 286720 59.6253 13.2155 92.4445 413.604 579.168 579.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 549.5 3.2e-05 512 0.02 432 258048 60.6953 13.0524 53.1962 404.36 531.578 531.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 549.5 3.2e-05 512 0.02 432 294912 59.5612 13.3444 90.4718 418.013 581.661 581.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 549.5 3.2e-05 512 0.02 432 294912 59.5859 13.3432 61.082 418.114 552.391 552.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 549.5 3.2e-05 512 0.02 432 276480 59.7246 13.0764 94.2729 408.454 575.814 576.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 549.5 3.2e-05 512 0.02 432 258048 58.9733 12.8446 62.3031 396.1 530.505 530.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 549.5 3.2e-05 512 0.02 432 286720 59.3205 13.1584 92.8693 412.285 577.906 578.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 549.5 3.2e-05 512 0.02 432 286720 59.2248 13.1461 67.3461 412.627 552.616 552.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 549.5 3.2e-05 512 0.02 432 270336 60.9261 14.3503 113.007 412.641 601.195 601.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 549.5 3.2e-05 512 0.02 432 245760 60.1064 12.8301 67.1246 395.789 536.124 536.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 549.5 3.2e-05 512 0.02 432 281600 59.9675 13.1809 116.296 412.308 602.026 602.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 549.5 3.2e-05 512 0.02 432 256000 62.8136 13.17 71.8275 412.3 560.387 560.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 549.5 3.2e-05 512 0.02 432 258048 60.6744 13.058 104.12 404.026 582.143 582.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 549.5 3.2e-05 512 0.02 432 229376 59.5063 12.6266 61.8453 384.935 519.188 519.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 549.5 3.2e-05 512 0.02 432 276480 60.5152 13.2543 108.886 412.351 595.278 595.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 549.5 3.2e-05 512 0.02 432 245760 63.8458 13.1605 63.3725 412.648 553.298 553.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 549.5 3.2e-05 512 0.02 432 294912 59.6143 13.3486 111.247 417.763 602.247 602.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 549.5 3.2e-05 512 0.02 432 262144 58.4656 12.8306 66.9039 396.121 534.591 534.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 549.5 3.2e-05 512 0.02 450 319488 57.0268 13.3381 96.328 417.994 584.965 585.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 549.5 3.2e-05 512 0.02 450 317440 57.5383 13.404 85.763 419.067 576.043 576.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 549.5 3.2e-05 512 0.02 450 307200 57.2595 13.1549 54.9519 412.241 537.878 538.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 549.5 3.2e-05 512 0.02 450 307200 57.2457 13.1591 89.1608 412.139 571.973 572.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 549.5 3.2e-05 512 0.02 450 294912 58.3705 13.1385 55.9936 412.593 540.363 540.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 549.5 3.2e-05 512 0.02 450 301056 58.0919 13.2146 95.0582 413.587 580.229 580.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 549.5 3.2e-05 512 0.02 450 286720 57.6928 13.0561 57.751 404.012 532.784 532.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 549.5 3.2e-05 512 0.02 450 311296 57.8271 13.3432 101.826 418.062 591.332 591.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 549.5 3.2e-05 512 0.02 450 294912 59.5982 13.3448 64.3804 417.761 555.36 555.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 549.5 3.2e-05 512 0.02 450 294912 57.729 13.0744 102.472 408.102 581.659 581.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 549.5 3.2e-05 512 0.02 450 258048 58.9882 12.8369 65.0248 395.855 532.979 533.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 549.5 3.2e-05 512 0.02 450 307200 57.2581 13.1604 103.787 412.239 586.719 586.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 549.5 3.2e-05 512 0.02 450 286720 59.2193 13.142 68.967 412.289 553.894 554.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 549.5 3.2e-05 512 0.02 450 294912 58.3278 13.1461 122.899 412.237 606.885 607.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 549.5 3.2e-05 512 0.02 450 245760 60.1241 12.8344 68.9569 396.207 538.399 538.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 549.5 3.2e-05 512 0.02 450 307200 57.2912 13.181 127.768 412.237 610.747 610.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 549.5 3.2e-05 512 0.02 450 307200 57.3029 13.1793 86.227 412.322 569.301 569.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 549.5 3.2e-05 512 0.02 450 286720 57.6812 13.0601 115.255 404.089 590.357 590.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 549.5 3.2e-05 512 0.02 450 229376 59.4843 12.6314 61.4802 384.885 518.752 518.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 549.5 3.2e-05 512 0.02 450 307200 57.2956 13.1748 120.495 412.174 603.41 603.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 549.5 3.2e-05 512 0.02 450 307200 57.6195 13.1575 80.23 412.34 563.621 563.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 549.5 3.2e-05 512 0.02 450 294912 59.5933 13.3448 110.984 418.052 602.252 602.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 549.5 3.2e-05 512 0.02 450 262144 58.4709 12.8248 69.5722 396.167 537.318 537.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 549.5 3.2e-05 512 0.02 448 286720 60.499 13.3373 75.4301 417.705 567.247 567.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 549.5 3.2e-05 512 0.02 448 278528 61.3478 13.3448 48.169 417.708 540.838 541.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 549.5 3.2e-05 512 0.02 448 286720 60.7666 13.3963 77.9 419.462 571.79 571.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 549.5 3.2e-05 512 0.02 448 266240 61.5553 13.1591 47.1619 412.237 534.39 534.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 549.5 3.2e-05 512 0.02 448 282624 59.8332 13.158 84.0659 412.218 569.556 569.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 549.5 3.2e-05 512 0.02 448 270336 60.9522 13.148 52.6953 412.257 539.328 539.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 549.5 3.2e-05 512 0.02 448 286720 59.6421 13.2183 84.0307 413.653 570.823 571.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 549.5 3.2e-05 512 0.02 448 258048 60.6992 13.058 48.8267 404.023 526.885 527.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 549.5 3.2e-05 512 0.02 448 258048 60.7609 13.0699 40.6925 404.009 518.802 519.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 549.5 3.2e-05 512 0.02 448 278528 61.3219 13.3467 82.4855 417.699 575.134 575.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 549.5 3.2e-05 512 0.02 448 262144 63.3116 13.3381 52.9675 417.735 547.625 547.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 549.5 3.2e-05 512 0.02 448 245760 60.12 12.8364 41.5935 395.747 510.569 510.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 549.5 3.2e-05 512 0.02 448 276480 59.6875 13.0756 117.525 408.014 598.572 598.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 549.5 3.2e-05 512 0.02 448 258048 58.9888 12.837 71.2007 395.872 539.162 539.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 549.5 3.2e-05 512 0.02 448 276480 59.6708 13.0724 63.099 408.498 544.614 544.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 549.5 3.2e-05 512 0.02 448 266240 61.5614 13.1591 106.676 412.229 593.896 594.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 549.5 3.2e-05 512 0.02 448 245760 63.7683 13.1482 66.5609 412.596 556.337 556.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 549.5 3.2e-05 512 0.02 448 245760 63.8547 13.1581 56.0973 412.684 546.067 546.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 549.5 3.2e-05 512 0.02 448 270336 60.9145 13.1461 102.623 412.257 589.221 589.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 549.5 3.2e-05 512 0.02 448 245760 60.1234 12.8348 61.3853 395.835 530.457 530.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 549.5 3.2e-05 512 0.02 448 221184 62.9045 12.8287 48.2122 396.447 520.665 520.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 549.5 3.2e-05 512 0.02 448 281600 59.9571 13.1793 105.615 412.555 591.589 591.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 549.5 3.2e-05 512 0.02 448 256000 62.81 13.1706 67.1506 412.372 555.783 556.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 549.5 3.2e-05 512 0.02 448 230400 65.9075 13.1805 50.5318 412.734 542.622 542.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 549.5 3.2e-05 512 0.02 448 258048 60.6999 13.058 93.2395 404.309 571.582 571.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 549.5 3.2e-05 512 0.02 448 229376 59.4835 12.6362 58.2152 385.187 515.796 516.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 549.5 3.2e-05 512 0.02 448 258048 60.7282 13.0575 54.679 404.509 533.241 533.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 549.5 3.2e-05 512 0.02 448 276480 60.5053 13.1684 97.5292 412.172 583.649 583.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 549.5 3.2e-05 512 0.02 448 245760 63.8382 13.1625 62.9556 412.646 552.876 553.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 549.5 3.2e-05 512 0.02 448 184320 61.7277 11.9112 39.5881 371.588 485.086 485.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 549.5 3.2e-05 512 0.02 448 262144 63.2792 13.3434 93.9161 418.118 588.93 589.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 549.5 3.2e-05 512 0.02 448 196608 65.9273 12.836 48.3914 396.166 523.596 523.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 549.5 3.2e-05 512 0.02 448 196608 65.9466 12.8369 43.3998 395.952 518.405 518.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 549.5 3.2e-05 512 0.02 440 303104 58.7156 13.3421 82.1858 417.592 572.113 572.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 549.5 3.2e-05 512 0.02 440 294912 59.6068 13.3427 52.0302 417.712 542.962 543.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 549.5 3.2e-05 512 0.02 440 307200 58.5828 13.3993 94.7075 419.133 586.1 586.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 549.5 3.2e-05 512 0.02 440 286720 59.3545 13.1581 57.9313 412.49 543.204 543.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 549.5 3.2e-05 512 0.02 440 276480 60.5317 13.1757 46.2964 412.61 532.893 533.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 549.5 3.2e-05 512 0.02 440 294912 58.4145 13.1564 83.8768 412.567 568.284 568.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 549.5 3.2e-05 512 0.02 440 294912 58.364 13.14 55.8668 412.243 539.891 540.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 549.5 3.2e-05 512 0.02 440 258048 58.9774 12.8403 40.9409 395.803 508.825 509.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 549.5 3.2e-05 512 0.02 440 301056 58.0815 13.2095 122.745 413.929 608.241 608.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 549.5 3.2e-05 512 0.02 440 286720 57.6342 13.0553 75.942 404.026 550.928 551.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 549.5 3.2e-05 512 0.02 440 258048 60.7195 13.0728 56.0323 404.068 534.169 534.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 549.5 3.2e-05 512 0.02 440 294912 59.5681 13.3428 113.052 418.01 604.249 604.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 549.5 3.2e-05 512 0.02 440 294912 59.6086 13.3502 73.9276 417.753 564.912 565.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 549.5 3.2e-05 512 0.02 440 245760 60.0941 12.8389 50.1318 395.849 519.189 519.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 549.5 3.2e-05 512 0.02 440 276480 59.6852 13.0703 108.591 408.451 590.074 590.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 549.5 3.2e-05 512 0.02 440 258048 58.9524 12.849 67.3555 396.13 535.562 535.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 549.5 3.2e-05 512 0.02 440 276480 59.6605 13.0726 63.3854 408.545 544.942 545.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 549.5 3.2e-05 512 0.02 440 221184 62.8853 12.8266 45.6214 396.039 517.645 517.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 549.5 3.2e-05 512 0.02 440 286720 59.2757 13.1604 107.086 412.633 592.431 592.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 549.5 3.2e-05 512 0.02 440 286720 59.2379 13.1461 73.4232 412.347 558.43 558.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 549.5 3.2e-05 512 0.02 440 245760 63.8585 13.1625 53.2138 412.247 542.747 542.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 549.5 3.2e-05 512 0.02 440 245760 57.8792 12.6384 51.2117 384.988 506.987 507.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 549.5 3.2e-05 512 0.02 440 294912 58.3454 13.1447 103.51 412.156 587.431 587.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 549.5 3.2e-05 512 0.02 440 245760 60.1267 12.8381 61.7203 396.17 531.127 531.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 549.5 3.2e-05 512 0.02 440 221184 62.8916 12.8266 46.4442 395.933 518.369 518.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 549.5 3.2e-05 512 0.02 440 196608 65.9278 12.8344 39.6607 396.032 514.728 514.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 549.5 3.2e-05 512 0.02 440 281600 60.0001 13.1774 102.365 412.555 588.362 588.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 549.5 3.2e-05 512 0.02 440 256000 62.8687 13.1747 64.2868 412.317 552.928 553.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 549.5 3.2e-05 512 0.02 440 230400 65.9045 13.183 50.1581 412.386 541.906 542.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 549.5 3.2e-05 512 0.02 440 204800 68.9737 13.1585 41.9646 412.444 536.817 537.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 549.5 3.2e-05 512 0.02 432 278528 61.277 13.3444 83.6974 418.079 576.668 576.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 549.5 3.2e-05 512 0.02 432 278528 61.3611 13.3468 54.4701 418.078 547.528 547.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 549.5 3.2e-05 512 0.02 432 270336 60.93 13.142 43.908 412.586 530.835 531.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 549.5 3.2e-05 512 0.02 432 276480 62.0115 13.4076 80.2416 419.009 574.953 575.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 549.5 3.2e-05 512 0.02 432 266240 61.5675 13.1631 51.1362 412.222 538.367 538.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 549.5 3.2e-05 512 0.02 432 245760 63.9135 13.1713 39.6012 412.616 529.585 529.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 549.5 3.2e-05 512 0.02 432 270336 60.9349 13.1561 108.556 412.212 595.134 595.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 549.5 3.2e-05 512 0.02 432 270336 60.9023 13.1431 70.7546 412.251 557.319 557.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 549.5 3.2e-05 512 0.02 432 221184 62.9109 12.8492 47.4841 395.805 519.321 519.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 549.5 3.2e-05 512 0.02 432 245760 60.1337 12.8231 44.5906 395.825 513.648 513.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 549.5 3.2e-05 512 0.02 432 272384 61.0559 13.2081 102.644 413.89 591.075 591.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 549.5 3.2e-05 512 0.02 432 258048 60.7036 13.058 63.8447 404.014 541.894 542.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 549.5 3.2e-05 512 0.02 432 258048 60.7145 13.0739 52.2569 404.051 530.375 530.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 549.5 3.2e-05 512 0.02 432 229376 59.5118 12.6332 42.3523 384.931 499.709 499.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 549.5 3.2e-05 512 0.02 432 278528 61.2942 13.3445 102.932 417.777 595.631 595.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 549.5 3.2e-05 512 0.02 432 262144 63.2847 13.345 63.1652 418.149 558.222 558.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 549.5 3.2e-05 512 0.02 432 245760 60.0829 12.8271 49.794 395.783 518.764 518.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 549.5 3.2e-05 512 0.02 432 196608 65.9431 12.8307 35.2786 396.244 510.578 510.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 549.5 3.2e-05 512 0.02 432 258048 61.7889 13.0723 93.2986 408.109 576.559 576.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 549.5 3.2e-05 512 0.02 432 221184 62.9408 12.8428 56.2288 395.753 528.044 528.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 549.5 3.2e-05 512 0.02 432 221184 66.0792 13.0703 48.0061 408.266 535.698 535.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 549.5 3.2e-05 512 0.02 432 221184 62.8971 12.8328 47.6578 395.873 519.534 519.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 549.5 3.2e-05 512 0.02 432 266240 61.5662 13.1602 94.9964 412.535 582.531 582.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 549.5 3.2e-05 512 0.02 432 245760 63.766 13.1458 63.1851 412.65 553.018 553.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 549.5 3.2e-05 512 0.02 432 245760 63.8475 13.1644 52.9542 412.237 542.482 542.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 549.5 3.2e-05 512 0.02 432 163840 67.1713 12.6362 33.7351 385.293 499.115 499.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 549.5 3.2e-05 512 0.02 450 278528 61.257 13.3371 86.3274 417.764 578.96 579.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 549.5 3.2e-05 512 0.02 450 278528 61.3043 13.3461 56.4725 418.066 549.466 549.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 549.5 3.2e-05 512 0.02 450 270336 60.9442 13.1404 45.6391 412.59 532.584 532.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 549.5 3.2e-05 512 0.02 450 276480 62.002 13.4004 80.6213 419.467 575.769 575.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 549.5 3.2e-05 512 0.02 450 266240 61.5671 13.1578 50.7665 412.638 538.401 538.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 549.5 3.2e-05 512 0.02 450 245760 63.8853 13.1739 39.6846 412.651 529.666 529.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 549.5 3.2e-05 512 0.02 450 245760 63.7784 13.1505 34.2338 412.675 524.113 524.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 549.5 3.2e-05 512 0.02 450 270336 60.9404 13.1588 106.686 412.6 593.662 593.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 549.5 3.2e-05 512 0.02 450 270336 60.9184 13.1461 68.6534 412.229 555.214 555.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 549.5 3.2e-05 512 0.02 450 221184 62.9498 12.8399 46.3158 396.094 518.471 518.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 549.5 3.2e-05 512 0.02 450 245760 60.1147 12.8322 43.9592 396.188 513.364 513.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 549.5 3.2e-05 512 0.02 450 272384 61.0464 13.2073 99.5014 413.987 588.014 588.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 549.5 3.2e-05 512 0.02 450 258048 60.6634 13.0597 62.7234 404.32 541.045 541.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 549.5 3.2e-05 512 0.02 450 258048 60.7661 13.0709 51.125 404.436 529.67 529.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 549.5 3.2e-05 512 0.02 450 229376 59.5078 12.632 41.0279 384.923 498.374 498.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 549.5 3.2e-05 512 0.02 450 278528 61.2867 13.3484 102.378 417.675 594.964 595.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 549.5 3.2e-05 512 0.02 450 262144 63.2803 13.3474 63.4626 418.055 558.421 558.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 549.5 3.2e-05 512 0.02 450 245760 60.0986 12.8309 50.2869 396.126 519.627 519.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 549.5 3.2e-05 512 0.02 450 196608 65.9465 12.8266 35.7576 395.769 510.566 510.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 549.5 3.2e-05 512 0.02 450 258048 61.7593 13.07 97.4203 408.455 580.98 581.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 549.5 3.2e-05 512 0.02 450 221184 62.9445 12.8476 59.5595 395.781 531.414 531.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 549.5 3.2e-05 512 0.02 450 221184 66.0799 13.0728 49.5263 408.198 537.145 537.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 549.5 3.2e-05 512 0.02 450 221184 62.8992 12.824 47.3068 395.785 519.087 519.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 549.5 3.2e-05 512 0.02 450 184320 61.7419 11.9153 36.8441 371.303 482.076 482.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 549.5 3.2e-05 512 0.02 450 266240 61.525 13.1569 96.8025 412.633 584.399 584.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 549.5 3.2e-05 512 0.02 450 245760 63.8035 13.1422 62.4202 412.263 551.897 552.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 549.5 3.2e-05 512 0.02 450 245760 63.8428 13.1657 53.0634 412.457 542.8 543.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 549.5 3.2e-05 512 0.02 450 163840 67.1953 12.6364 33.6373 384.865 498.608 498.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 549.5 3.2e-05 512 0.02 450 204800 68.9837 13.1624 40.0724 412.442 534.928 535.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 549.5 3.2e-05 512 0.02 480 253952 64.2153 13.345 77.998 417.748 573.581 573.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 549.5 3.2e-05 512 0.02 480 245760 65.2061 13.3464 50.3466 418.069 547.238 547.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 549.5 3.2e-05 512 0.02 480 245760 63.8302 13.14 41.8614 412.251 531.356 531.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 549.5 3.2e-05 512 0.02 480 229376 67.3472 13.3453 33.9397 417.762 532.666 532.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 549.5 3.2e-05 512 0.02 480 256000 64.3004 13.4041 107.559 419.47 605.004 605.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 549.5 3.2e-05 512 0.02 480 245760 63.8253 13.1577 66.9992 412.238 556.497 556.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 549.5 3.2e-05 512 0.02 480 245760 63.8965 13.1692 55.105 412.257 544.7 544.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 549.5 3.2e-05 512 0.02 480 245760 63.7784 13.146 47.0865 412.587 536.866 537.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 549.5 3.2e-05 512 0.02 480 245760 63.8076 13.1572 94.7407 412.278 584.259 584.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 549.5 3.2e-05 512 0.02 480 245760 63.775 13.1402 63.5087 412.512 553.209 553.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 549.5 3.2e-05 512 0.02 480 221184 62.9535 12.8369 46.6123 395.721 518.402 518.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 549.5 3.2e-05 512 0.02 480 196608 65.9623 12.8264 37.1438 395.828 512.043 512.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 549.5 3.2e-05 512 0.02 480 245760 63.8287 13.1604 40.3447 412.72 530.329 530.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 549.5 3.2e-05 512 0.02 480 243712 64.4773 13.211 92.6903 413.94 584.593 584.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 549.5 3.2e-05 512 0.02 480 229376 64.0231 13.0625 56.35 404.023 537.732 537.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 549.5 3.2e-05 512 0.02 480 215040 65.7917 13.0703 44.9738 404.048 528.151 528.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 549.5 3.2e-05 512 0.02 480 172032 66.1948 12.6341 31.7384 384.868 495.708 495.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 549.5 3.2e-05 512 0.02 480 143360 69.931 12.6479 23.9372 384.911 491.701 491.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 549.5 3.2e-05 512 0.02 480 245760 65.1995 13.353 89.7502 418.032 586.605 586.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 549.5 3.2e-05 512 0.02 480 229376 67.3252 13.3496 56.8897 417.761 555.594 555.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 549.5 3.2e-05 512 0.02 480 196608 65.9396 12.8315 40.6206 396.22 515.882 516.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 549.5 3.2e-05 512 0.02 480 196608 65.9289 12.8307 37.9761 396.24 513.245 513.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 549.5 3.2e-05 512 0.02 480 163840 67.1607 12.6362 29.5113 385.306 494.89 495.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 549.5 3.2e-05 512 0.02 448 229376 67.2658 13.3402 66.1967 417.676 564.752 564.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 549.5 3.2e-05 512 0.02 448 229376 67.2664 13.3488 43.3454 418.067 542.306 542.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 549.5 3.2e-05 512 0.02 448 221184 66.9561 13.1456 35.2171 412.645 528.232 528.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 549.5 3.2e-05 512 0.02 448 229376 67.3333 13.3409 31.5039 417.754 530.208 530.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 549.5 3.2e-05 512 0.02 448 235520 66.936 13.4098 90.342 419.472 590.432 590.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 549.5 3.2e-05 512 0.02 448 225280 66.4977 13.1523 55.9165 412.236 548.082 548.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 549.5 3.2e-05 512 0.02 448 215040 67.8223 13.1742 43.7995 412.276 537.341 537.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 549.5 3.2e-05 512 0.02 448 204800 68.911 13.1461 36.3842 412.357 531.075 531.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 549.5 3.2e-05 512 0.02 448 204800 69.0105 13.1748 33.0559 412.266 527.78 527.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 549.5 3.2e-05 512 0.02 448 221184 67.0077 13.1526 78.266 412.103 570.807 571.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 549.5 3.2e-05 512 0.02 448 221184 66.9551 13.1486 52.5611 412.636 545.583 545.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 549.5 3.2e-05 512 0.02 448 184320 67.4589 12.8484 35.6525 396.172 512.406 512.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 549.5 3.2e-05 512 0.02 448 196608 65.9367 12.835 33.6349 396.121 508.805 509.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 549.5 3.2e-05 512 0.02 448 184320 71.3368 13.1682 28.1216 412.656 525.559 525.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 549.5 3.2e-05 512 0.02 448 229376 66.3108 13.2156 79.1395 413.6 572.551 572.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 549.5 3.2e-05 512 0.02 448 200704 67.6742 13.0558 44.8864 404.03 529.92 530.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 549.5 3.2e-05 512 0.02 448 215040 65.8244 13.0685 40.8084 404.45 524.424 524.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 549.5 3.2e-05 512 0.02 448 172032 66.1898 12.6294 28.9884 385.233 493.318 493.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 549.5 3.2e-05 512 0.02 448 143360 69.9603 12.6505 21.6331 384.815 489.328 489.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 549.5 3.2e-05 512 0.02 448 229376 67.3083 13.3407 78.8643 417.623 577.411 577.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 549.5 3.2e-05 512 0.02 448 229376 67.3231 13.3448 52.9824 418.147 552.073 552.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 549.5 3.2e-05 512 0.02 448 196608 65.9402 12.8348 37.7554 396.101 512.916 513.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 549.5 3.2e-05 512 0.02 448 196608 65.9445 12.8279 34.9741 395.889 509.909 510.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 549.5 3.2e-05 512 0.02 448 163840 67.2015 12.6332 27.2299 385.285 492.617 492.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 549.5 3.2e-05 512 0.02 448 196608 65.95 12.8412 30.819 396.327 506.204 506.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 549.5 3.2e-05 512 0.02 512 233472 67.0125 13.355 108.461 417.701 606.807 607.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 549.5 3.2e-05 512 0.02 512 229376 67.228 13.3452 82.9019 417.995 581.738 581.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 549.5 3.2e-05 512 0.02 512 229376 67.2757 13.344 56.8213 417.771 555.485 555.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 549.5 3.2e-05 512 0.02 512 221184 66.965 13.1385 45.2018 412.171 537.754 537.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 549.5 3.2e-05 512 0.02 512 229376 67.3306 13.3449 41.887 418.107 540.947 541.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 549.5 3.2e-05 512 0.02 512 204800 68.8453 13.1513 34.8972 412.512 529.685 529.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 549.5 3.2e-05 512 0.02 512 196608 65.9504 12.8307 30.8944 395.84 505.794 506.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 549.5 3.2e-05 512 0.02 512 172032 66.2206 12.6289 26.1899 384.833 490.147 490.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 549.5 3.2e-05 512 0.02 512 196608 65.9269 12.8297 28.2809 395.889 503.201 503.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 549.5 3.2e-05 512 0.02 480 172032 66.8282 12.6338 68.4938 388.63 536.865 537.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 549.5 3.2e-05 512 0.02 448 172032 66.9766 12.638 62.9301 385.134 527.962 528.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 549.5 3.2e-05 512 0.02 450 215040 61.7784 12.6484 83.5762 385.193 543.47 543.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 549.5 3.2e-05 512 0.02 432 215040 61.6852 12.6506 81.5369 385.234 541.382 541.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 549.5 3.2e-05 512 0.02 448 262144 63.4276 13.3448 94.6605 418.142 589.85 590.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 549.5 3.2e-05 512 0.02 448 245760 63.8176 13.1487 48.1048 412.566 537.912 538.118
