library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity multiplexor2x1 is
    port(
        signal_in: in std_logic_vector(0 to 1);
        sel_in: in std_logic;
        out_out: out std_logic
    );

end entity;

architecture behav of multiplexor2x1 is
    begin
        mux: process (signal_in, sel_in) is
		  begin
            case sel_in is
                when '0' => out_out <= signal_in(0);
                when '1' => out_out <= signal_in(1);
            end case;
        end process mux;
                
    end architecture;