Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Oct 30 11:01:21 2019
| Host         : Sebastian-uni running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_level_timing_summary_routed.rpt -pb Top_level_timing_summary_routed.pb -rpx Top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.675        0.000                      0                  384        0.224        0.000                      0                  384        4.500        0.000                       0                   198  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.675        0.000                      0                  384        0.224        0.000                      0                  384        4.500        0.000                       0                   198  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.675ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.675ns  (required time - arrival time)
  Source:                 U1/Measure_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/Kn0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.300ns  (logic 3.111ns (49.378%)  route 3.189ns (50.622%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.620     5.141    U1/clk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  U1/Measure_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.419     5.560 r  U1/Measure_reg[4]/Q
                         net (fo=4, routed)           1.100     6.660    U1/Meas[4]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.296     6.956 r  U1/Delta1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.956    U1/Delta1_carry_i_6_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.506 r  U1/Delta1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.506    U1/Delta1_carry_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.620 r  U1/Delta1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.620    U1/Delta1_carry__0_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.734 r  U1/Delta1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.734    U1/Delta1_carry__1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.962 r  U1/Delta1_carry__2/CO[2]
                         net (fo=18, routed)          1.765     9.727    U1/Delta1
    SLICE_X50Y28         LUT5 (Prop_lut5_I1_O)        0.313    10.040 r  U1/i___0_carry_i_2__0/O
                         net (fo=1, routed)           0.324    10.365    U1/i___0_carry_i_2__0_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.885 r  U1/_inferred__5/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.885    U1/_inferred__5/i___0_carry_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.002 r  U1/_inferred__5/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.002    U1/_inferred__5/i___0_carry__0_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.119 r  U1/_inferred__5/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.119    U1/_inferred__5/i___0_carry__1_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.442 r  U1/_inferred__5/i___0_carry__2/O[1]
                         net (fo=1, routed)           0.000    11.442    U1/lDadR4dsP_dspDelayedAccum[13]
    SLICE_X52Y31         FDRE                                         r  U1/Kn0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.442    14.783    U1/clk_IBUF_BUFG
    SLICE_X52Y31         FDRE                                         r  U1/Kn0_reg[13]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X52Y31         FDRE (Setup_fdre_C_D)        0.109    15.117    U1/Kn0_reg[13]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -11.442    
  -------------------------------------------------------------------
                         slack                                  3.675    

Slack (MET) :             3.683ns  (required time - arrival time)
  Source:                 U1/Measure_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/Kn0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.292ns  (logic 3.103ns (49.314%)  route 3.189ns (50.686%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.620     5.141    U1/clk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  U1/Measure_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.419     5.560 r  U1/Measure_reg[4]/Q
                         net (fo=4, routed)           1.100     6.660    U1/Meas[4]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.296     6.956 r  U1/Delta1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.956    U1/Delta1_carry_i_6_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.506 r  U1/Delta1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.506    U1/Delta1_carry_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.620 r  U1/Delta1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.620    U1/Delta1_carry__0_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.734 r  U1/Delta1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.734    U1/Delta1_carry__1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.962 r  U1/Delta1_carry__2/CO[2]
                         net (fo=18, routed)          1.765     9.727    U1/Delta1
    SLICE_X50Y28         LUT5 (Prop_lut5_I1_O)        0.313    10.040 r  U1/i___0_carry_i_2__0/O
                         net (fo=1, routed)           0.324    10.365    U1/i___0_carry_i_2__0_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.885 r  U1/_inferred__5/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.885    U1/_inferred__5/i___0_carry_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.002 r  U1/_inferred__5/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.002    U1/_inferred__5/i___0_carry__0_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.119 r  U1/_inferred__5/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.119    U1/_inferred__5/i___0_carry__1_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.434 r  U1/_inferred__5/i___0_carry__2/O[3]
                         net (fo=1, routed)           0.000    11.434    U1/lDadR4dsP_dspDelayedAccum[15]
    SLICE_X52Y31         FDRE                                         r  U1/Kn0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.442    14.783    U1/clk_IBUF_BUFG
    SLICE_X52Y31         FDRE                                         r  U1/Kn0_reg[15]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X52Y31         FDRE (Setup_fdre_C_D)        0.109    15.117    U1/Kn0_reg[15]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -11.434    
  -------------------------------------------------------------------
                         slack                                  3.683    

Slack (MET) :             3.759ns  (required time - arrival time)
  Source:                 U1/Measure_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/Kn0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.216ns  (logic 3.027ns (48.694%)  route 3.189ns (51.306%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.620     5.141    U1/clk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  U1/Measure_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.419     5.560 r  U1/Measure_reg[4]/Q
                         net (fo=4, routed)           1.100     6.660    U1/Meas[4]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.296     6.956 r  U1/Delta1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.956    U1/Delta1_carry_i_6_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.506 r  U1/Delta1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.506    U1/Delta1_carry_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.620 r  U1/Delta1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.620    U1/Delta1_carry__0_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.734 r  U1/Delta1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.734    U1/Delta1_carry__1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.962 r  U1/Delta1_carry__2/CO[2]
                         net (fo=18, routed)          1.765     9.727    U1/Delta1
    SLICE_X50Y28         LUT5 (Prop_lut5_I1_O)        0.313    10.040 r  U1/i___0_carry_i_2__0/O
                         net (fo=1, routed)           0.324    10.365    U1/i___0_carry_i_2__0_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.885 r  U1/_inferred__5/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.885    U1/_inferred__5/i___0_carry_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.002 r  U1/_inferred__5/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.002    U1/_inferred__5/i___0_carry__0_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.119 r  U1/_inferred__5/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.119    U1/_inferred__5/i___0_carry__1_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.358 r  U1/_inferred__5/i___0_carry__2/O[2]
                         net (fo=1, routed)           0.000    11.358    U1/lDadR4dsP_dspDelayedAccum[14]
    SLICE_X52Y31         FDRE                                         r  U1/Kn0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.442    14.783    U1/clk_IBUF_BUFG
    SLICE_X52Y31         FDRE                                         r  U1/Kn0_reg[14]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X52Y31         FDRE (Setup_fdre_C_D)        0.109    15.117    U1/Kn0_reg[14]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -11.358    
  -------------------------------------------------------------------
                         slack                                  3.759    

Slack (MET) :             3.779ns  (required time - arrival time)
  Source:                 U1/Measure_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/Kn2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.150ns  (logic 3.103ns (50.457%)  route 3.047ns (49.543%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.620     5.141    U1/clk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  U1/Measure_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.419     5.560 r  U1/Measure_reg[4]/Q
                         net (fo=4, routed)           1.100     6.660    U1/Meas[4]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.296     6.956 r  U1/Delta1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.956    U1/Delta1_carry_i_6_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.506 r  U1/Delta1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.506    U1/Delta1_carry_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.620 r  U1/Delta1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.620    U1/Delta1_carry__0_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.734 r  U1/Delta1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.734    U1/Delta1_carry__1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.962 r  U1/Delta1_carry__2/CO[2]
                         net (fo=18, routed)          1.757     9.719    U1/Delta1
    SLICE_X50Y28         LUT5 (Prop_lut5_I1_O)        0.313    10.032 r  U1/i___0_carry_i_2__1/O
                         net (fo=1, routed)           0.190    10.222    U1/i___0_carry_i_2__1_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.729 r  U1/_inferred__6/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.729    U1/_inferred__6/i___0_carry_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.843 r  U1/_inferred__6/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.843    U1/_inferred__6/i___0_carry__0_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.957 r  U1/_inferred__6/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.957    U1/_inferred__6/i___0_carry__1_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.291 r  U1/_inferred__6/i___0_carry__2/O[1]
                         net (fo=1, routed)           0.000    11.291    U1/_inferred__6/i___0_carry__2_n_6
    SLICE_X51Y31         FDRE                                         r  U1/Kn2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.442    14.783    U1/clk_IBUF_BUFG
    SLICE_X51Y31         FDRE                                         r  U1/Kn2_reg[13]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X51Y31         FDRE (Setup_fdre_C_D)        0.062    15.070    U1/Kn2_reg[13]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -11.291    
  -------------------------------------------------------------------
                         slack                                  3.779    

Slack (MET) :             3.779ns  (required time - arrival time)
  Source:                 U1/Measure_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/Kn0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.196ns  (logic 3.007ns (48.529%)  route 3.189ns (51.471%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.620     5.141    U1/clk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  U1/Measure_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.419     5.560 r  U1/Measure_reg[4]/Q
                         net (fo=4, routed)           1.100     6.660    U1/Meas[4]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.296     6.956 r  U1/Delta1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.956    U1/Delta1_carry_i_6_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.506 r  U1/Delta1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.506    U1/Delta1_carry_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.620 r  U1/Delta1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.620    U1/Delta1_carry__0_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.734 r  U1/Delta1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.734    U1/Delta1_carry__1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.962 r  U1/Delta1_carry__2/CO[2]
                         net (fo=18, routed)          1.765     9.727    U1/Delta1
    SLICE_X50Y28         LUT5 (Prop_lut5_I1_O)        0.313    10.040 r  U1/i___0_carry_i_2__0/O
                         net (fo=1, routed)           0.324    10.365    U1/i___0_carry_i_2__0_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.885 r  U1/_inferred__5/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.885    U1/_inferred__5/i___0_carry_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.002 r  U1/_inferred__5/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.002    U1/_inferred__5/i___0_carry__0_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.119 r  U1/_inferred__5/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.119    U1/_inferred__5/i___0_carry__1_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.338 r  U1/_inferred__5/i___0_carry__2/O[0]
                         net (fo=1, routed)           0.000    11.338    U1/lDadR4dsP_dspDelayedAccum[12]
    SLICE_X52Y31         FDRE                                         r  U1/Kn0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.442    14.783    U1/clk_IBUF_BUFG
    SLICE_X52Y31         FDRE                                         r  U1/Kn0_reg[12]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X52Y31         FDRE (Setup_fdre_C_D)        0.109    15.117    U1/Kn0_reg[12]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -11.338    
  -------------------------------------------------------------------
                         slack                                  3.779    

Slack (MET) :             3.791ns  (required time - arrival time)
  Source:                 U1/Measure_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/Kn0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.183ns  (logic 2.994ns (48.420%)  route 3.189ns (51.580%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.620     5.141    U1/clk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  U1/Measure_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.419     5.560 r  U1/Measure_reg[4]/Q
                         net (fo=4, routed)           1.100     6.660    U1/Meas[4]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.296     6.956 r  U1/Delta1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.956    U1/Delta1_carry_i_6_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.506 r  U1/Delta1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.506    U1/Delta1_carry_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.620 r  U1/Delta1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.620    U1/Delta1_carry__0_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.734 r  U1/Delta1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.734    U1/Delta1_carry__1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.962 r  U1/Delta1_carry__2/CO[2]
                         net (fo=18, routed)          1.765     9.727    U1/Delta1
    SLICE_X50Y28         LUT5 (Prop_lut5_I1_O)        0.313    10.040 r  U1/i___0_carry_i_2__0/O
                         net (fo=1, routed)           0.324    10.365    U1/i___0_carry_i_2__0_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.885 r  U1/_inferred__5/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.885    U1/_inferred__5/i___0_carry_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.002 r  U1/_inferred__5/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.002    U1/_inferred__5/i___0_carry__0_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.325 r  U1/_inferred__5/i___0_carry__1/O[1]
                         net (fo=1, routed)           0.000    11.325    U1/lDadR4dsP_dspDelayedAccum[9]
    SLICE_X52Y30         FDRE                                         r  U1/Kn0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.441    14.782    U1/clk_IBUF_BUFG
    SLICE_X52Y30         FDRE                                         r  U1/Kn0_reg[9]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X52Y30         FDRE (Setup_fdre_C_D)        0.109    15.116    U1/Kn0_reg[9]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -11.325    
  -------------------------------------------------------------------
                         slack                                  3.791    

Slack (MET) :             3.799ns  (required time - arrival time)
  Source:                 U1/Measure_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/Kn0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.175ns  (logic 2.986ns (48.354%)  route 3.189ns (51.646%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.620     5.141    U1/clk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  U1/Measure_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.419     5.560 r  U1/Measure_reg[4]/Q
                         net (fo=4, routed)           1.100     6.660    U1/Meas[4]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.296     6.956 r  U1/Delta1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.956    U1/Delta1_carry_i_6_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.506 r  U1/Delta1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.506    U1/Delta1_carry_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.620 r  U1/Delta1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.620    U1/Delta1_carry__0_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.734 r  U1/Delta1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.734    U1/Delta1_carry__1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.962 r  U1/Delta1_carry__2/CO[2]
                         net (fo=18, routed)          1.765     9.727    U1/Delta1
    SLICE_X50Y28         LUT5 (Prop_lut5_I1_O)        0.313    10.040 r  U1/i___0_carry_i_2__0/O
                         net (fo=1, routed)           0.324    10.365    U1/i___0_carry_i_2__0_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.885 r  U1/_inferred__5/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.885    U1/_inferred__5/i___0_carry_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.002 r  U1/_inferred__5/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.002    U1/_inferred__5/i___0_carry__0_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.317 r  U1/_inferred__5/i___0_carry__1/O[3]
                         net (fo=1, routed)           0.000    11.317    U1/lDadR4dsP_dspDelayedAccum[11]
    SLICE_X52Y30         FDRE                                         r  U1/Kn0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.441    14.782    U1/clk_IBUF_BUFG
    SLICE_X52Y30         FDRE                                         r  U1/Kn0_reg[11]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X52Y30         FDRE (Setup_fdre_C_D)        0.109    15.116    U1/Kn0_reg[11]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -11.317    
  -------------------------------------------------------------------
                         slack                                  3.799    

Slack (MET) :             3.800ns  (required time - arrival time)
  Source:                 U1/Measure_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/Kn2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.129ns  (logic 3.082ns (50.287%)  route 3.047ns (49.713%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.620     5.141    U1/clk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  U1/Measure_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.419     5.560 r  U1/Measure_reg[4]/Q
                         net (fo=4, routed)           1.100     6.660    U1/Meas[4]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.296     6.956 r  U1/Delta1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.956    U1/Delta1_carry_i_6_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.506 r  U1/Delta1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.506    U1/Delta1_carry_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.620 r  U1/Delta1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.620    U1/Delta1_carry__0_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.734 r  U1/Delta1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.734    U1/Delta1_carry__1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.962 r  U1/Delta1_carry__2/CO[2]
                         net (fo=18, routed)          1.757     9.719    U1/Delta1
    SLICE_X50Y28         LUT5 (Prop_lut5_I1_O)        0.313    10.032 r  U1/i___0_carry_i_2__1/O
                         net (fo=1, routed)           0.190    10.222    U1/i___0_carry_i_2__1_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.729 r  U1/_inferred__6/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.729    U1/_inferred__6/i___0_carry_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.843 r  U1/_inferred__6/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.843    U1/_inferred__6/i___0_carry__0_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.957 r  U1/_inferred__6/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.957    U1/_inferred__6/i___0_carry__1_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.270 r  U1/_inferred__6/i___0_carry__2/O[3]
                         net (fo=1, routed)           0.000    11.270    U1/_inferred__6/i___0_carry__2_n_4
    SLICE_X51Y31         FDRE                                         r  U1/Kn2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.442    14.783    U1/clk_IBUF_BUFG
    SLICE_X51Y31         FDRE                                         r  U1/Kn2_reg[15]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X51Y31         FDRE (Setup_fdre_C_D)        0.062    15.070    U1/Kn2_reg[15]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -11.270    
  -------------------------------------------------------------------
                         slack                                  3.800    

Slack (MET) :             3.842ns  (required time - arrival time)
  Source:                 U1/Measure_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/Kn1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.087ns  (logic 2.989ns (49.109%)  route 3.098ns (50.891%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.620     5.141    U1/clk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  U1/Measure_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.419     5.560 r  U1/Measure_reg[4]/Q
                         net (fo=4, routed)           1.100     6.660    U1/Meas[4]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.296     6.956 r  U1/Delta1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.956    U1/Delta1_carry_i_6_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.506 r  U1/Delta1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.506    U1/Delta1_carry_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.620 r  U1/Delta1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.620    U1/Delta1_carry__0_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.734 r  U1/Delta1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.734    U1/Delta1_carry__1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.962 r  U1/Delta1_carry__2/CO[2]
                         net (fo=18, routed)          1.526     9.488    U1/Delta1
    SLICE_X52Y27         LUT5 (Prop_lut5_I2_O)        0.313     9.801 r  U1/i___0_carry__0_i_1/O
                         net (fo=1, routed)           0.472    10.273    U1/i___0_carry__0_i_1_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.780 r  U1/_inferred__4/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.780    U1/_inferred__4/i___0_carry__0_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.894 r  U1/_inferred__4/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.894    U1/_inferred__4/i___0_carry__1_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.228 r  U1/_inferred__4/i___0_carry__2/O[1]
                         net (fo=1, routed)           0.000    11.228    U1/_inferred__4/i___0_carry__2_n_6
    SLICE_X53Y31         FDRE                                         r  U1/Kn1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.442    14.783    U1/clk_IBUF_BUFG
    SLICE_X53Y31         FDRE                                         r  U1/Kn1_reg[13]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X53Y31         FDRE (Setup_fdre_C_D)        0.062    15.070    U1/Kn1_reg[13]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                  3.842    

Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 U1/Measure_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/Kn1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.066ns  (logic 2.968ns (48.932%)  route 3.098ns (51.068%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.620     5.141    U1/clk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  U1/Measure_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.419     5.560 r  U1/Measure_reg[4]/Q
                         net (fo=4, routed)           1.100     6.660    U1/Meas[4]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.296     6.956 r  U1/Delta1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.956    U1/Delta1_carry_i_6_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.506 r  U1/Delta1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.506    U1/Delta1_carry_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.620 r  U1/Delta1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.620    U1/Delta1_carry__0_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.734 r  U1/Delta1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.734    U1/Delta1_carry__1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.962 r  U1/Delta1_carry__2/CO[2]
                         net (fo=18, routed)          1.526     9.488    U1/Delta1
    SLICE_X52Y27         LUT5 (Prop_lut5_I2_O)        0.313     9.801 r  U1/i___0_carry__0_i_1/O
                         net (fo=1, routed)           0.472    10.273    U1/i___0_carry__0_i_1_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.780 r  U1/_inferred__4/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.780    U1/_inferred__4/i___0_carry__0_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.894 r  U1/_inferred__4/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.894    U1/_inferred__4/i___0_carry__1_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.207 r  U1/_inferred__4/i___0_carry__2/O[3]
                         net (fo=1, routed)           0.000    11.207    U1/_inferred__4/i___0_carry__2_n_4
    SLICE_X53Y31         FDRE                                         r  U1/Kn1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.442    14.783    U1/clk_IBUF_BUFG
    SLICE_X53Y31         FDRE                                         r  U1/Kn1_reg[15]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X53Y31         FDRE (Setup_fdre_C_D)        0.062    15.070    U1/Kn1_reg[15]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -11.207    
  -------------------------------------------------------------------
                         slack                                  3.863    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 U1/Prelfang_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/Prelfang_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.931%)  route 0.187ns (57.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.553     1.436    U1/clk_IBUF_BUFG
    SLICE_X49Y24         FDRE                                         r  U1/Prelfang_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  U1/Prelfang_reg[3]/Q
                         net (fo=2, routed)           0.187     1.765    U1/L[4]
    SLICE_X51Y24         FDRE                                         r  U1/Prelfang_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.821     1.948    U1/clk_IBUF_BUFG
    SLICE_X51Y24         FDRE                                         r  U1/Prelfang_reg[4]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X51Y24         FDRE (Hold_fdre_C_D)         0.070     1.540    U1/Prelfang_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 U1/Measure_time_minus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/Measure_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.029%)  route 0.165ns (46.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.584     1.467    U1/clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  U1/Measure_time_minus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 f  U1/Measure_time_minus_reg[0]/Q
                         net (fo=3, routed)           0.165     1.773    U1/Measure_time_minus[0]
    SLICE_X61Y22         LUT3 (Prop_lut3_I2_O)        0.045     1.818 r  U1/Measure[0]_i_1/O
                         net (fo=1, routed)           0.000     1.818    U1/Measure[0]_i_1_n_0
    SLICE_X61Y22         FDRE                                         r  U1/Measure_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.851     1.978    U1/clk_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  U1/Measure_reg[0]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X61Y22         FDRE (Hold_fdre_C_D)         0.091     1.571    U1/Measure_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U2/Scale100000_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/Scale100000_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.584     1.467    U2/clk_IBUF_BUFG
    SLICE_X59Y28         FDRE                                         r  U2/Scale100000_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  U2/Scale100000_reg[3]/Q
                         net (fo=1, routed)           0.108     1.716    U2/Scale100000_reg_n_0_[3]
    SLICE_X59Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.824 r  U2/Scale100000_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.824    U2/Scale100000_reg[0]_i_2_n_4
    SLICE_X59Y28         FDRE                                         r  U2/Scale100000_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.852     1.979    U2/clk_IBUF_BUFG
    SLICE_X59Y28         FDRE                                         r  U2/Scale100000_reg[3]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X59Y28         FDRE (Hold_fdre_C_D)         0.105     1.572    U2/Scale100000_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U1/ABab_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/Measure_time_minus_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.712%)  route 0.174ns (48.288%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.584     1.467    U1/clk_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  U1/ABab_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 f  U1/ABab_reg[1]/Q
                         net (fo=68, routed)          0.174     1.782    U1/ABab[1]
    SLICE_X59Y22         LUT5 (Prop_lut5_I0_O)        0.045     1.827 r  U1/Measure_time_minus[4]_i_1/O
                         net (fo=1, routed)           0.000     1.827    U1/Measure_time_minus[4]_i_1_n_0
    SLICE_X59Y22         FDRE                                         r  U1/Measure_time_minus_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.851     1.978    U1/clk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  U1/Measure_time_minus_reg[4]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X59Y22         FDRE (Hold_fdre_C_D)         0.091     1.571    U1/Measure_time_minus_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U2/Scale100000_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/Scale100000_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.585     1.468    U2/clk_IBUF_BUFG
    SLICE_X59Y29         FDRE                                         r  U2/Scale100000_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  U2/Scale100000_reg[4]/Q
                         net (fo=1, routed)           0.105     1.714    U2/Scale100000_reg_n_0_[4]
    SLICE_X59Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.829 r  U2/Scale100000_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.829    U2/Scale100000_reg[4]_i_1_n_7
    SLICE_X59Y29         FDRE                                         r  U2/Scale100000_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.853     1.980    U2/clk_IBUF_BUFG
    SLICE_X59Y29         FDRE                                         r  U2/Scale100000_reg[4]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X59Y29         FDRE (Hold_fdre_C_D)         0.105     1.573    U2/Scale100000_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U1/Prelfang_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/Prelfang_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.553     1.436    U1/clk_IBUF_BUFG
    SLICE_X49Y24         FDRE                                         r  U1/Prelfang_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  U1/Prelfang_reg[0]/Q
                         net (fo=2, routed)           0.181     1.759    U1/L[1]
    SLICE_X49Y24         FDRE                                         r  U1/Prelfang_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.820     1.947    U1/clk_IBUF_BUFG
    SLICE_X49Y24         FDRE                                         r  U1/Prelfang_reg[1]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X49Y24         FDRE (Hold_fdre_C_D)         0.066     1.502    U1/Prelfang_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U2/Scale100000_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/Scale100000_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.584     1.467    U2/clk_IBUF_BUFG
    SLICE_X59Y28         FDRE                                         r  U2/Scale100000_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  U2/Scale100000_reg[2]/Q
                         net (fo=1, routed)           0.109     1.718    U2/Scale100000_reg_n_0_[2]
    SLICE_X59Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.829 r  U2/Scale100000_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.829    U2/Scale100000_reg[0]_i_2_n_5
    SLICE_X59Y28         FDRE                                         r  U2/Scale100000_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.852     1.979    U2/clk_IBUF_BUFG
    SLICE_X59Y28         FDRE                                         r  U2/Scale100000_reg[2]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X59Y28         FDRE (Hold_fdre_C_D)         0.105     1.572    U2/Scale100000_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 U2/Scale100000_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/Scale100000_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.585     1.468    U2/clk_IBUF_BUFG
    SLICE_X59Y29         FDRE                                         r  U2/Scale100000_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  U2/Scale100000_reg[7]/Q
                         net (fo=2, routed)           0.117     1.726    U2/Scale100000_reg[7]
    SLICE_X59Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  U2/Scale100000_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    U2/Scale100000_reg[4]_i_1_n_4
    SLICE_X59Y29         FDRE                                         r  U2/Scale100000_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.853     1.980    U2/clk_IBUF_BUFG
    SLICE_X59Y29         FDRE                                         r  U2/Scale100000_reg[7]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X59Y29         FDRE (Hold_fdre_C_D)         0.105     1.573    U2/Scale100000_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U1/Measure_time_minus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/Measure_time_minus_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.394%)  route 0.169ns (47.606%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.584     1.467    U1/clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  U1/Measure_time_minus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 f  U1/Measure_time_minus_reg[0]/Q
                         net (fo=3, routed)           0.169     1.777    U1/Measure_time_minus[0]
    SLICE_X61Y21         LUT5 (Prop_lut5_I4_O)        0.045     1.822 r  U1/Measure_time_minus[0]_i_1/O
                         net (fo=1, routed)           0.000     1.822    U1/Measure_time_minus[0]_i_1_n_0
    SLICE_X61Y21         FDRE                                         r  U1/Measure_time_minus_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.852     1.979    U1/clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  U1/Measure_time_minus_reg[0]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X61Y21         FDRE (Hold_fdre_C_D)         0.092     1.559    U1/Measure_time_minus_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U2/Scale100000_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/Scale100000_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.586     1.469    U2/clk_IBUF_BUFG
    SLICE_X59Y30         FDRE                                         r  U2/Scale100000_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  U2/Scale100000_reg[11]/Q
                         net (fo=2, routed)           0.120     1.730    U2/Scale100000_reg[11]
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  U2/Scale100000_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.838    U2/Scale100000_reg[8]_i_1_n_4
    SLICE_X59Y30         FDRE                                         r  U2/Scale100000_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.854     1.981    U2/clk_IBUF_BUFG
    SLICE_X59Y30         FDRE                                         r  U2/Scale100000_reg[11]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X59Y30         FDRE (Hold_fdre_C_D)         0.105     1.574    U2/Scale100000_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y24   U1/ABab_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   U1/ABab_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y29   U1/ABab_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y29   U1/ABab_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y36   U1/Ax_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y36   U1/Bx_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y27   U1/FSM_onehot_SelNr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y27   U1/FSM_onehot_SelNr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y28   U1/Kn1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y36   U1/Ax_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y36   U1/Bx_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   U1/Measure_time_minus_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   U1/Measure_time_minus_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y30   U2/Scale100000_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y30   U2/Scale100000_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y30   U2/Scale100000_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   U2/Xi_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   U2/Xi_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   U2/Scale100000_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y29   U1/ABab_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y29   U1/ABab_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y27   U1/FSM_onehot_SelNr_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y27   U1/FSM_onehot_SelNr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y28   U1/Kn1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y30   U1/Kn1_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y30   U1/Kn1_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y28   U1/Kn1_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y28   U1/Kn1_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y28   U1/Kn1_reg[3]/C



