#Mon May 02 19:02:01 IST 2022
com.renesas.cdt.ddsc.packs.componentfiles/Renesas\#\#BSP\#\#ra6m5\#\#device\#\#\#\#3.7.0/libraries=
com.renesas.cdt.ddsc.packs.componentfiles/Renesas\#\#HAL\ Drivers\#\#all\#\#r_ioport\#\#\#\#3.7.0/libraries=
com.renesas.cdt.ddsc.content/com.renesas.cdt.ddsc.content.defaultlinkerscript=script/fsp.scat
com.renesas.cdt.ddsc.packs.componentfiles/Renesas\#\#Common\#\#all\#\#fsp_common\#\#\#\#3.7.0/all=ra/fsp/inc/fsp_common_api.h|ra/fsp/src/bsp/mcu/all/bsp_register_protection.h|ra/fsp/src/bsp/mcu/all/bsp_security.h|ra/fsp/src/bsp/mcu/all/bsp_sbrk.c|ra/fsp/src/bsp/mcu/all/bsp_group_irq.c|ra/fsp/inc/fsp_features.h|ra/fsp/src/bsp/mcu/all/bsp_irq.c|ra/fsp/src/bsp/mcu/all/bsp_module_stop.h|ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.c|ra/fsp/src/bsp/mcu/all/bsp_security.c|ra/fsp/src/bsp/mcu/all/bsp_common.c|ra/fsp/src/bsp/mcu/all/bsp_guard.c|ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.c|ra/fsp/inc/api/r_ioport_api.h|ra/fsp/src/bsp/mcu/all/bsp_tfu.h|ra/fsp/src/bsp/mcu/all/bsp_register_protection.c|ra/fsp/src/bsp/mcu/all/bsp_arm_exceptions.h|ra/fsp/inc/instances/r_ioport.h|ra/fsp/src/bsp/mcu/all/bsp_delay.c|ra/fsp/src/bsp/mcu/all/bsp_delay.h|ra/fsp/src/bsp/mcu/all/bsp_rom_registers.c|ra/fsp/src/bsp/cmsis/Device/RENESAS/Include/renesas.h|ra/fsp/src/bsp/mcu/all/bsp_io.c|ra/fsp/inc/fsp_version.h|ra/fsp/src/bsp/mcu/all/bsp_io.h|ra/fsp/src/bsp/mcu/all/bsp_clocks.h|ra/fsp/src/bsp/mcu/all/bsp_common.h|ra/fsp/src/bsp/mcu/all/bsp_clocks.c|ra/fsp/src/bsp/mcu/all/bsp_guard.h|ra/fsp/src/bsp/cmsis/Device/RENESAS/Include/base_addresses.h|ra/fsp/src/bsp/mcu/all/bsp_irq.h|ra/fsp/src/bsp/mcu/all/bsp_compiler_support.h|ra/fsp/src/bsp/mcu/all/bsp_group_irq.h|ra/fsp/src/bsp/cmsis/Device/RENESAS/Include/system.h|ra/fsp/inc/api/bsp_api.h|ra/fsp/src/bsp/mcu/all/bsp_mcu_api.h
com.renesas.cdt.ddsc.packs.componentfiles/Renesas\#\#Common\#\#all\#\#fsp_common\#\#\#\#3.7.0/libraries=
com.renesas.cdt.ddsc.packs.componentfiles/Renesas\#\#BSP\#\#ra6m5\#\#fsp\#\#\#\#3.7.0/libraries=
com.renesas.cdt.ddsc.packs.componentfiles/Renesas\#\#BSP\#\#ra6m5\#\#device\#\#R7FA6M5BH3CFC\#\#3.7.0/libraries=
com.renesas.cdt.ddsc.packs.componentfiles/Renesas\#\#HAL\ Drivers\#\#all\#\#r_ioport\#\#\#\#3.7.0/all=ra/fsp/src/r_ioport/r_ioport.c|ra/fsp/inc/api/r_ioport_api.h|ra/fsp/inc/instances/r_ioport.h
com.renesas.cdt.ddsc.project.standalone.trustzone/secureBundleLoc=../iic_master_s_ek_ra6m5_ep/Objects/iic_master_s_ek_ra6m5_ep.sbd
com.renesas.cdt.ddsc.settingseditor/com.renesas.cdt.ddsc.settingseditor.active_page=SWPConfigurator
com.renesas.cdt.ddsc.packs.componentfiles/Renesas\#\#BSP\#\#ra6m5\#\#fsp\#\#\#\#3.7.0/all=ra/fsp/src/bsp/mcu/ra6m5/bsp_mcu_info.h|ra/fsp/src/bsp/mcu/ra6m5/bsp_elc.h|ra/fsp/src/bsp/mcu/ra6m5/bsp_feature.h
com.renesas.cdt.ddsc.packs.componentfiles/Arm\#\#CMSIS\#\#CMSIS5\#\#CoreM\#\#\#\#5.8.0+renesas.0.fsp.3.7.0/libraries=
com.renesas.cdt.ddsc.packs.componentfiles/Renesas\#\#BSP\#\#Board\#\#ra6m5_ek\#\#\#\#3.7.0/libraries=
com.renesas.cdt.ddsc.packs.componentfiles/Renesas\#\#BSP\#\#ra6m5\#\#device\#\#\#\#3.7.0/all=ra/fsp/src/bsp/cmsis/Device/RENESAS/Include/system.h
com.renesas.cdt.ddsc.project.standalone.trustzone/tzType=NONSECURE
com.renesas.cdt.ddsc.packs.componentfiles/Renesas\#\#BSP\#\#Board\#\#ra6m5_ek\#\#\#\#3.7.0/all=ra/board/ra6m5_ek/board_init.h|ra/board/ra6m5_ek/board.h|ra/board/ra6m5_ek/board_ethernet_phy.h|ra/board/ra6m5_ek/board_leds.c|ra/board/ra6m5_ek/board_leds.h|ra/board/ra6m5_ek/board_init.c
com.renesas.cdt.ddsc.threads.configurator/collapse/module.driver.i2c_on_iic_master.1506341229=false
com.renesas.cdt.ddsc.packs.componentfiles/Arm\#\#CMSIS\#\#CMSIS5\#\#CoreM\#\#\#\#5.8.0+renesas.0.fsp.3.7.0/all=ra/arm/CMSIS_5/CMSIS/Core/Include/core_armv81mml.h|ra/arm/CMSIS_5/CMSIS/Core/Include/cmsis_armclang.h|ra/arm/CMSIS_5/CMSIS/Core/Include/cmsis_armcc.h|ra/arm/CMSIS_5/CMSIS/Core/Include/cmsis_compiler.h|ra/arm/CMSIS_5/CMSIS/Core/Include/tz_context.h|ra/arm/CMSIS_5/CMSIS/Core/Include/core_cm35p.h|ra/arm/CMSIS_5/CMSIS/Core/Include/mpu_armv7.h|ra/arm/CMSIS_5/CMSIS/Core/Include/mpu_armv8.h|ra/arm/CMSIS_5/CMSIS/Core/Include/core_cm23.h|ra/arm/CMSIS_5/CMSIS/Core/Include/core_cm4.h|ra/arm/CMSIS_5/CMSIS/Core/Include/core_cm7.h|ra/arm/CMSIS_5/CMSIS/Core/Include/cmsis_armclang_ltm.h|ra/arm/CMSIS_5/CMSIS/Core/Include/core_sc000.h|ra/arm/CMSIS_5/CMSIS/Core/Include/core_armv8mml.h|ra/arm/CMSIS_5/CMSIS/Core/Include/cmsis_gcc.h|ra/arm/CMSIS_5/CMSIS/Core/Include/cmsis_version.h|ra/arm/CMSIS_5/CMSIS/Core/Include/cmsis_iccarm.h|ra/arm/CMSIS_5/CMSIS/Core/Include/core_armv8mbl.h|ra/arm/CMSIS_5/CMSIS/Core/Include/core_cm0plus.h|ra/arm/CMSIS_5/CMSIS/Core/Include/core_cm33.h|ra/arm/CMSIS_5/CMSIS/Core/Include/cachel1_armv7.h|ra/arm/CMSIS_5/CMSIS/Core/Include/core_cm1.h|ra/arm/CMSIS_5/CMSIS/Core/Include/core_cm55.h|ra/arm/CMSIS_5/CMSIS/Core/Include/pmu_armv8.h|ra/arm/CMSIS_5/CMSIS/Core/Include/core_cm0.h|ra/arm/CMSIS_5/CMSIS/Core/Include/core_cm3.h|ra/arm/CMSIS_5/LICENSE.txt|ra/arm/CMSIS_5/CMSIS/Core/Include/core_sc300.h
