// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module update_knn (
        ap_clk,
        ap_rst,
        test_inst_V,
        train_inst_V,
        min_distances_V_read,
        min_distances_V12_read,
        min_distances_V2_read,
        min_distances_V3_read,
        min_distances_V14_read,
        min_distances_V15_read,
        min_distances_V16_read,
        min_distances_V17_read,
        min_distances_V28_read,
        min_distances_V29_read,
        min_distances_V210_read,
        min_distances_V211_read,
        min_distances_V_offset,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [48:0] test_inst_V;
input  [47:0] train_inst_V;
input  [5:0] min_distances_V_read;
input  [5:0] min_distances_V12_read;
input  [5:0] min_distances_V2_read;
input  [5:0] min_distances_V3_read;
input  [5:0] min_distances_V14_read;
input  [5:0] min_distances_V15_read;
input  [5:0] min_distances_V16_read;
input  [5:0] min_distances_V17_read;
input  [5:0] min_distances_V28_read;
input  [5:0] min_distances_V29_read;
input  [5:0] min_distances_V210_read;
input  [5:0] min_distances_V211_read;
input  [3:0] min_distances_V_offset;
output  [5:0] ap_return_0;
output  [5:0] ap_return_1;
output  [5:0] ap_return_2;
output  [5:0] ap_return_3;
output  [5:0] ap_return_4;
output  [5:0] ap_return_5;
output  [5:0] ap_return_6;
output  [5:0] ap_return_7;
output  [5:0] ap_return_8;
output  [5:0] ap_return_9;
output  [5:0] ap_return_10;
output  [5:0] ap_return_11;
input   ap_ce;

reg[5:0] ap_return_0;
reg[5:0] ap_return_1;
reg[5:0] ap_return_2;
reg[5:0] ap_return_3;
reg[5:0] ap_return_4;
reg[5:0] ap_return_5;
reg[5:0] ap_return_6;
reg[5:0] ap_return_7;
reg[5:0] ap_return_8;
reg[5:0] ap_return_9;
reg[5:0] ap_return_10;
reg[5:0] ap_return_11;

reg   [5:0] min_distances_V211_r_reg_1901;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
reg   [5:0] ap_reg_pp0_iter1_min_distances_V211_r_reg_1901;
reg   [5:0] min_distances_V210_r_reg_1909;
reg   [5:0] ap_reg_pp0_iter1_min_distances_V210_r_reg_1909;
reg   [5:0] min_distances_V29_re_reg_1917;
reg   [5:0] ap_reg_pp0_iter1_min_distances_V29_re_reg_1917;
reg   [5:0] min_distances_V28_re_reg_1925;
reg   [5:0] ap_reg_pp0_iter1_min_distances_V28_re_reg_1925;
reg   [5:0] min_distances_V17_re_reg_1933;
reg   [5:0] ap_reg_pp0_iter1_min_distances_V17_re_reg_1933;
reg   [5:0] min_distances_V16_re_reg_1941;
reg   [5:0] ap_reg_pp0_iter1_min_distances_V16_re_reg_1941;
reg   [5:0] min_distances_V15_re_reg_1949;
reg   [5:0] ap_reg_pp0_iter1_min_distances_V15_re_reg_1949;
reg   [5:0] min_distances_V14_re_reg_1957;
reg   [5:0] ap_reg_pp0_iter1_min_distances_V14_re_reg_1957;
reg   [5:0] min_distances_V3_rea_reg_1965;
reg   [5:0] min_distances_V2_rea_reg_1976;
reg   [5:0] min_distances_V12_re_reg_1987;
reg   [5:0] min_distances_V_read_2_reg_1998;
wire   [0:0] tmp_7_fu_576_p2;
reg   [0:0] tmp_7_reg_2009;
wire   [4:0] tmp51_fu_1360_p2;
reg   [4:0] tmp51_reg_2017;
wire   [3:0] tmp75_fu_1450_p2;
reg   [3:0] tmp75_reg_2022;
wire   [3:0] tmp86_fu_1550_p2;
reg   [3:0] tmp86_reg_2027;
wire   [5:0] min_distances_V3_fu_1590_p2;
wire   [5:0] tmp_8_fu_1603_p14;
wire   [5:0] tmp_9_fu_1634_p14;
wire   [0:0] grp_fu_464_p6;
wire   [0:0] tmp_fu_1621_p2;
wire   [0:0] tmp_5_fu_1652_p2;
wire   [0:0] tmp_6_fu_1683_p2;
wire   [0:0] grp_fu_477_p6;
wire   [0:0] grp_fu_490_p6;
wire   [0:0] grp_fu_503_p6;
wire   [0:0] grp_fu_516_p6;
wire   [0:0] grp_fu_529_p6;
wire   [0:0] grp_fu_542_p6;
wire   [0:0] grp_fu_555_p6;
wire   [5:0] phitmp_fu_1745_p3;
wire   [5:0] phitmp4_fu_1752_p3;
wire   [5:0] phitmp5_fu_1759_p3;
wire   [5:0] phitmp6_fu_1766_p3;
wire   [0:0] ap_phi_reg_pp0_iter0_write_flag15_3_reg_262;
reg   [0:0] ap_phi_reg_pp0_iter1_write_flag15_3_reg_262;
reg   [0:0] ap_phi_reg_pp0_iter2_write_flag15_3_reg_262;
wire   [5:0] ap_phi_reg_pp0_iter0_min_distances_V14_3_reg_278;
reg   [5:0] ap_phi_reg_pp0_iter1_min_distances_V14_3_reg_278;
reg   [5:0] ap_phi_reg_pp0_iter2_min_distances_V14_3_reg_278;
wire   [0:0] ap_phi_reg_pp0_iter0_write_flag18_3_reg_291;
reg   [0:0] ap_phi_reg_pp0_iter1_write_flag18_3_reg_291;
reg   [0:0] ap_phi_reg_pp0_iter2_write_flag18_3_reg_291;
wire   [5:0] ap_phi_reg_pp0_iter0_write_flag12_1_reg_307;
reg   [5:0] ap_phi_reg_pp0_iter1_write_flag12_1_reg_307;
reg   [5:0] ap_phi_reg_pp0_iter2_write_flag12_1_reg_307;
wire   [0:0] ap_phi_reg_pp0_iter0_write_flag21_3_reg_320;
reg   [0:0] ap_phi_reg_pp0_iter1_write_flag21_3_reg_320;
reg   [0:0] ap_phi_reg_pp0_iter2_write_flag21_3_reg_320;
wire   [0:0] ap_phi_reg_pp0_iter0_write_flag24_3_reg_336;
reg   [0:0] ap_phi_reg_pp0_iter1_write_flag24_3_reg_336;
reg   [0:0] ap_phi_reg_pp0_iter2_write_flag24_3_reg_336;
wire   [5:0] ap_phi_reg_pp0_iter0_write_flag8_1_reg_352;
reg   [5:0] ap_phi_reg_pp0_iter1_write_flag8_1_reg_352;
reg   [5:0] ap_phi_reg_pp0_iter2_write_flag8_1_reg_352;
wire   [0:0] ap_phi_reg_pp0_iter0_write_flag27_4_reg_365;
reg   [0:0] ap_phi_reg_pp0_iter1_write_flag27_4_reg_365;
reg   [0:0] ap_phi_reg_pp0_iter2_write_flag27_4_reg_365;
wire   [5:0] ap_phi_reg_pp0_iter0_min_distances_V28_4_reg_380;
reg   [5:0] ap_phi_reg_pp0_iter1_min_distances_V28_4_reg_380;
reg   [5:0] ap_phi_reg_pp0_iter2_min_distances_V28_4_reg_380;
wire   [0:0] ap_phi_reg_pp0_iter0_write_flag31_4_reg_393;
reg   [0:0] ap_phi_reg_pp0_iter1_write_flag31_4_reg_393;
reg   [0:0] ap_phi_reg_pp0_iter2_write_flag31_4_reg_393;
wire   [5:0] ap_phi_reg_pp0_iter0_write_flag4_1_reg_408;
reg   [5:0] ap_phi_reg_pp0_iter1_write_flag4_1_reg_408;
reg   [5:0] ap_phi_reg_pp0_iter2_write_flag4_1_reg_408;
wire   [0:0] ap_phi_reg_pp0_iter0_write_flag36_4_reg_421;
reg   [0:0] ap_phi_reg_pp0_iter1_write_flag36_4_reg_421;
reg   [0:0] ap_phi_reg_pp0_iter2_write_flag36_4_reg_421;
wire   [0:0] ap_phi_reg_pp0_iter0_write_flag40_4_reg_436;
reg   [0:0] ap_phi_reg_pp0_iter1_write_flag40_4_reg_436;
reg   [0:0] ap_phi_reg_pp0_iter2_write_flag40_4_reg_436;
wire   [5:0] ap_phi_reg_pp0_iter0_write_flag_1_reg_451;
reg   [5:0] ap_phi_reg_pp0_iter1_write_flag_1_reg_451;
reg   [5:0] ap_phi_reg_pp0_iter2_write_flag_1_reg_451;
wire   [1:0] newIndex_cast_fu_1556_p3;
wire    ap_block_pp0_stage0;
wire   [1:0] tmp_56_fu_572_p1;
wire   [48:0] train_inst_V_cast_fu_568_p1;
wire   [48:0] r_V_fu_582_p2;
wire   [0:0] tmp_57_fu_588_p1;
wire   [0:0] tmp_58_fu_596_p3;
wire   [0:0] tmp_59_fu_608_p3;
wire   [0:0] tmp_60_fu_620_p3;
wire   [0:0] tmp_61_fu_632_p3;
wire   [0:0] tmp_62_fu_644_p3;
wire   [0:0] tmp_63_fu_656_p3;
wire   [0:0] tmp_64_fu_668_p3;
wire   [0:0] tmp_65_fu_680_p3;
wire   [0:0] tmp_66_fu_692_p3;
wire   [0:0] tmp_67_fu_704_p3;
wire   [0:0] tmp_68_fu_716_p3;
wire   [0:0] tmp_69_fu_728_p3;
wire   [0:0] tmp_70_fu_740_p3;
wire   [0:0] tmp_71_fu_752_p3;
wire   [0:0] tmp_72_fu_764_p3;
wire   [0:0] tmp_73_fu_776_p3;
wire   [0:0] tmp_74_fu_788_p3;
wire   [0:0] tmp_75_fu_800_p3;
wire   [0:0] tmp_76_fu_812_p3;
wire   [0:0] tmp_77_fu_824_p3;
wire   [0:0] tmp_78_fu_836_p3;
wire   [0:0] tmp_79_fu_848_p3;
wire   [0:0] tmp_80_fu_860_p3;
wire   [0:0] tmp_81_fu_872_p3;
wire   [0:0] tmp_82_fu_884_p3;
wire   [0:0] tmp_83_fu_896_p3;
wire   [0:0] tmp_84_fu_908_p3;
wire   [0:0] tmp_85_fu_920_p3;
wire   [0:0] tmp_86_fu_932_p3;
wire   [0:0] tmp_87_fu_944_p3;
wire   [0:0] tmp_88_fu_956_p3;
wire   [0:0] tmp_89_fu_968_p3;
wire   [0:0] tmp_90_fu_980_p3;
wire   [0:0] tmp_91_fu_992_p3;
wire   [0:0] tmp_92_fu_1004_p3;
wire   [0:0] tmp_93_fu_1016_p3;
wire   [0:0] tmp_94_fu_1028_p3;
wire   [0:0] tmp_95_fu_1040_p3;
wire   [0:0] tmp_96_fu_1052_p3;
wire   [0:0] tmp_97_fu_1064_p3;
wire   [0:0] tmp_98_fu_1076_p3;
wire   [0:0] tmp_99_fu_1088_p3;
wire   [0:0] tmp_100_fu_1100_p3;
wire   [0:0] tmp_101_fu_1112_p3;
wire   [0:0] tmp_102_fu_1124_p3;
wire   [0:0] tmp_103_fu_1136_p3;
wire   [0:0] tmp_104_fu_1148_p3;
wire   [0:0] tmp_105_fu_1160_p3;
wire   [1:0] tmp_1_46_cast_fu_1156_p1;
wire   [1:0] tmp_1_44_cast_fu_1132_p1;
wire   [1:0] tmp48_fu_1172_p2;
wire   [1:0] tmp_1_45_cast_fu_1144_p1;
wire   [1:0] tmp49_fu_1178_p2;
wire   [1:0] tmp_1_43_cast_fu_1120_p1;
wire   [1:0] tmp_1_42_cast_fu_1108_p1;
wire   [1:0] tmp50_fu_1188_p2;
wire   [1:0] tmp_1_41_cast_fu_1096_p1;
wire   [1:0] tmp54_fu_1194_p2;
wire   [2:0] tmp56_cast_fu_1200_p1;
wire   [2:0] tmp54_cast_fu_1184_p1;
wire   [2:0] tmp53_fu_1204_p2;
wire   [1:0] tmp_1_37_cast_fu_1048_p1;
wire   [1:0] tmp_1_36_cast_fu_1036_p1;
wire   [1:0] tmp55_fu_1214_p2;
wire   [1:0] tmp_1_35_cast_fu_1024_p1;
wire   [1:0] tmp56_fu_1220_p2;
wire   [1:0] tmp_1_40_cast_fu_1084_p1;
wire   [1:0] tmp_1_39_cast_fu_1072_p1;
wire   [1:0] tmp57_fu_1230_p2;
wire   [1:0] tmp_1_38_cast_fu_1060_p1;
wire   [1:0] tmp59_fu_1236_p2;
wire   [2:0] tmp61_cast_fu_1242_p1;
wire   [2:0] tmp59_cast_fu_1226_p1;
wire   [2:0] tmp58_fu_1246_p2;
wire   [3:0] tmp58_cast_fu_1252_p1;
wire   [3:0] tmp53_cast_fu_1210_p1;
wire   [3:0] tmp52_fu_1256_p2;
wire   [1:0] tmp_1_25_cast_fu_904_p1;
wire   [1:0] tmp_1_24_cast_fu_892_p1;
wire   [1:0] tmp60_fu_1266_p2;
wire   [1:0] tmp_1_23_cast_fu_880_p1;
wire   [1:0] tmp61_fu_1272_p2;
wire   [1:0] tmp_1_28_cast_fu_940_p1;
wire   [1:0] tmp_1_27_cast_fu_928_p1;
wire   [1:0] tmp62_fu_1282_p2;
wire   [1:0] tmp_1_26_cast_fu_916_p1;
wire   [1:0] tmp65_fu_1288_p2;
wire   [2:0] tmp67_cast_fu_1294_p1;
wire   [2:0] tmp65_cast_fu_1278_p1;
wire   [2:0] tmp64_fu_1298_p2;
wire   [1:0] tmp_1_31_cast_fu_976_p1;
wire   [1:0] tmp_1_30_cast_fu_964_p1;
wire   [1:0] tmp66_fu_1308_p2;
wire   [1:0] tmp_1_29_cast_fu_952_p1;
wire   [1:0] tmp67_fu_1314_p2;
wire   [1:0] tmp_1_34_cast_fu_1012_p1;
wire   [1:0] tmp_1_33_cast_fu_1000_p1;
wire   [1:0] tmp68_fu_1324_p2;
wire   [1:0] tmp_1_32_cast_fu_988_p1;
wire   [1:0] tmp70_fu_1330_p2;
wire   [2:0] tmp72_cast_fu_1336_p1;
wire   [2:0] tmp70_cast_fu_1320_p1;
wire   [2:0] tmp69_fu_1340_p2;
wire   [3:0] tmp69_cast_fu_1346_p1;
wire   [3:0] tmp64_cast_fu_1304_p1;
wire   [3:0] tmp63_fu_1350_p2;
wire   [4:0] tmp63_cast_fu_1356_p1;
wire   [4:0] tmp52_cast_fu_1262_p1;
wire   [1:0] tmp_1_2_cast_fu_616_p1;
wire   [1:0] tmp_1_1_cast_fu_604_p1;
wire   [1:0] tmp71_fu_1366_p2;
wire   [1:0] tmp_1_cast_fu_592_p1;
wire   [1:0] tmp72_fu_1372_p2;
wire   [1:0] tmp_1_5_cast_fu_652_p1;
wire   [1:0] tmp_1_4_cast_fu_640_p1;
wire   [1:0] tmp73_fu_1382_p2;
wire   [1:0] tmp_1_3_cast_fu_628_p1;
wire   [1:0] tmp77_fu_1388_p2;
wire   [2:0] tmp79_cast_fu_1394_p1;
wire   [2:0] tmp77_cast_fu_1378_p1;
wire   [2:0] tmp76_fu_1398_p2;
wire   [1:0] tmp_1_8_cast_fu_688_p1;
wire   [1:0] tmp_1_7_cast_fu_676_p1;
wire   [1:0] tmp78_fu_1408_p2;
wire   [1:0] tmp_1_6_cast_fu_664_p1;
wire   [1:0] tmp79_fu_1414_p2;
wire   [1:0] tmp_1_10_cast_fu_724_p1;
wire   [1:0] tmp_1_cast_5_fu_712_p1;
wire   [1:0] tmp80_fu_1424_p2;
wire   [1:0] tmp_1_9_cast_fu_700_p1;
wire   [1:0] tmp82_fu_1430_p2;
wire   [2:0] tmp84_cast_fu_1436_p1;
wire   [2:0] tmp82_cast_fu_1420_p1;
wire   [2:0] tmp81_fu_1440_p2;
wire   [3:0] tmp81_cast_fu_1446_p1;
wire   [3:0] tmp76_cast_fu_1404_p1;
wire   [1:0] tmp_1_13_cast_fu_760_p1;
wire   [1:0] tmp_1_12_cast_fu_748_p1;
wire   [1:0] tmp83_fu_1456_p2;
wire   [1:0] tmp_1_11_cast_fu_736_p1;
wire   [1:0] tmp84_fu_1462_p2;
wire   [1:0] tmp_1_16_cast_fu_796_p1;
wire   [1:0] tmp_1_15_cast_fu_784_p1;
wire   [1:0] tmp85_fu_1472_p2;
wire   [1:0] tmp_1_14_cast_fu_772_p1;
wire   [1:0] tmp88_fu_1478_p2;
wire   [2:0] tmp90_cast_fu_1484_p1;
wire   [2:0] tmp88_cast_fu_1468_p1;
wire   [2:0] tmp87_fu_1488_p2;
wire   [1:0] tmp_1_19_cast_fu_832_p1;
wire   [1:0] tmp_1_18_cast_fu_820_p1;
wire   [1:0] tmp89_fu_1498_p2;
wire   [1:0] tmp_1_17_cast_fu_808_p1;
wire   [1:0] tmp90_fu_1504_p2;
wire   [1:0] tmp_1_20_cast_fu_844_p1;
wire   [1:0] tmp_1_22_cast_fu_868_p1;
wire   [1:0] tmp91_fu_1514_p2;
wire   [1:0] tmp_1_21_cast_fu_856_p1;
wire   [1:0] tmp_1_47_cast_fu_1168_p1;
wire   [1:0] tmp93_fu_1524_p2;
wire   [2:0] tmp97_cast_fu_1530_p1;
wire   [2:0] tmp96_cast_fu_1520_p1;
wire   [2:0] tmp94_fu_1534_p2;
wire   [2:0] tmp93_cast_fu_1510_p1;
wire   [2:0] tmp92_fu_1540_p2;
wire   [3:0] tmp92_cast_fu_1546_p1;
wire   [3:0] tmp87_cast_fu_1494_p1;
wire   [4:0] tmp86_cast_fu_1577_p1;
wire   [4:0] tmp75_cast_fu_1574_p1;
wire   [4:0] tmp74_fu_1580_p2;
wire   [5:0] tmp74_cast_fu_1586_p1;
wire   [5:0] tmp51_cast_fu_1571_p1;
wire   [3:0] tmp_8_fu_1603_p13;
wire   [3:0] tmp_9_fu_1634_p13;
wire   [3:0] tmp_s_fu_1665_p13;
wire   [5:0] tmp_s_fu_1665_p14;
wire   [0:0] write_flag_fu_1689_p6;
wire   [0:0] write_flag4_fu_1703_p6;
wire   [0:0] write_flag8_fu_1717_p6;
wire   [0:0] write_flag11_fu_1731_p6;
wire   [5:0] mrv_sel_fu_1773_p3;
wire   [5:0] mrv_sel6_fu_1780_p3;
wire   [5:0] mrv_sel7_fu_1787_p3;
wire   [5:0] mrv_sel8_fu_1794_p3;
wire   [5:0] mrv_sel9_fu_1801_p3;
wire   [5:0] mrv_sel1_fu_1808_p3;
wire   [5:0] mrv_sel2_fu_1815_p3;
wire   [5:0] mrv_sel3_fu_1822_p3;
reg    ap_ce_reg;
reg   [48:0] test_inst_V_int_reg;
reg   [47:0] train_inst_V_int_reg;
reg   [5:0] min_distances_V_read_int_reg;
reg   [5:0] min_distances_V12_read_int_reg;
reg   [5:0] min_distances_V2_read_int_reg;
reg   [5:0] min_distances_V3_read_int_reg;
reg   [5:0] min_distances_V14_read_int_reg;
reg   [5:0] min_distances_V15_read_int_reg;
reg   [5:0] min_distances_V16_read_int_reg;
reg   [5:0] min_distances_V17_read_int_reg;
reg   [5:0] min_distances_V28_read_int_reg;
reg   [5:0] min_distances_V29_read_int_reg;
reg   [5:0] min_distances_V210_read_int_reg;
reg   [5:0] min_distances_V211_read_int_reg;
reg   [3:0] min_distances_V_offset_int_reg;
reg   [5:0] ap_return_0_int_reg;
reg   [5:0] ap_return_1_int_reg;
reg   [5:0] ap_return_2_int_reg;
reg   [5:0] ap_return_3_int_reg;
reg   [5:0] ap_return_4_int_reg;
reg   [5:0] ap_return_5_int_reg;
reg   [5:0] ap_return_6_int_reg;
reg   [5:0] ap_return_7_int_reg;
reg   [5:0] ap_return_8_int_reg;
reg   [5:0] ap_return_9_int_reg;
reg   [5:0] ap_return_10_int_reg;
reg   [5:0] ap_return_11_int_reg;

digitrec_mux_42_1bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
digitrec_mux_42_1bkb_U1(
    .din0(1'd0),
    .din1(1'd0),
    .din2(1'd0),
    .din3(1'd1),
    .din4(newIndex_cast_fu_1556_p3),
    .dout(grp_fu_464_p6)
);

digitrec_mux_42_1bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
digitrec_mux_42_1bkb_U2(
    .din0(1'd0),
    .din1(1'd0),
    .din2(1'd1),
    .din3(1'd0),
    .din4(newIndex_cast_fu_1556_p3),
    .dout(grp_fu_477_p6)
);

digitrec_mux_42_1bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
digitrec_mux_42_1bkb_U3(
    .din0(1'd0),
    .din1(1'd1),
    .din2(1'd0),
    .din3(1'd0),
    .din4(newIndex_cast_fu_1556_p3),
    .dout(grp_fu_490_p6)
);

digitrec_mux_42_1bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
digitrec_mux_42_1bkb_U4(
    .din0(1'd1),
    .din1(1'd0),
    .din2(1'd0),
    .din3(1'd0),
    .din4(newIndex_cast_fu_1556_p3),
    .dout(grp_fu_503_p6)
);

digitrec_mux_42_1bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
digitrec_mux_42_1bkb_U5(
    .din0(1'd0),
    .din1(1'd0),
    .din2(1'd0),
    .din3(1'd1),
    .din4(newIndex_cast_fu_1556_p3),
    .dout(grp_fu_516_p6)
);

digitrec_mux_42_1bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
digitrec_mux_42_1bkb_U6(
    .din0(1'd0),
    .din1(1'd0),
    .din2(1'd1),
    .din3(1'd0),
    .din4(newIndex_cast_fu_1556_p3),
    .dout(grp_fu_529_p6)
);

digitrec_mux_42_1bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
digitrec_mux_42_1bkb_U7(
    .din0(1'd0),
    .din1(1'd1),
    .din2(1'd0),
    .din3(1'd0),
    .din4(newIndex_cast_fu_1556_p3),
    .dout(grp_fu_542_p6)
);

digitrec_mux_42_1bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
digitrec_mux_42_1bkb_U8(
    .din0(1'd1),
    .din1(1'd0),
    .din2(1'd0),
    .din3(1'd0),
    .din4(newIndex_cast_fu_1556_p3),
    .dout(grp_fu_555_p6)
);

digitrec_mux_124_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 6 ),
    .din3_WIDTH( 6 ),
    .din4_WIDTH( 6 ),
    .din5_WIDTH( 6 ),
    .din6_WIDTH( 6 ),
    .din7_WIDTH( 6 ),
    .din8_WIDTH( 6 ),
    .din9_WIDTH( 6 ),
    .din10_WIDTH( 6 ),
    .din11_WIDTH( 6 ),
    .din12_WIDTH( 4 ),
    .dout_WIDTH( 6 ))
digitrec_mux_124_cud_U9(
    .din0(min_distances_V_read_2_reg_1998),
    .din1(min_distances_V12_re_reg_1987),
    .din2(min_distances_V2_rea_reg_1976),
    .din3(min_distances_V3_rea_reg_1965),
    .din4(min_distances_V14_re_reg_1957),
    .din5(min_distances_V15_re_reg_1949),
    .din6(min_distances_V16_re_reg_1941),
    .din7(min_distances_V17_re_reg_1933),
    .din8(min_distances_V28_re_reg_1925),
    .din9(min_distances_V29_re_reg_1917),
    .din10(min_distances_V210_r_reg_1909),
    .din11(min_distances_V211_r_reg_1901),
    .din12(tmp_8_fu_1603_p13),
    .dout(tmp_8_fu_1603_p14)
);

digitrec_mux_124_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 6 ),
    .din3_WIDTH( 6 ),
    .din4_WIDTH( 6 ),
    .din5_WIDTH( 6 ),
    .din6_WIDTH( 6 ),
    .din7_WIDTH( 6 ),
    .din8_WIDTH( 6 ),
    .din9_WIDTH( 6 ),
    .din10_WIDTH( 6 ),
    .din11_WIDTH( 6 ),
    .din12_WIDTH( 4 ),
    .dout_WIDTH( 6 ))
digitrec_mux_124_cud_U10(
    .din0(min_distances_V_read_2_reg_1998),
    .din1(min_distances_V12_re_reg_1987),
    .din2(min_distances_V2_rea_reg_1976),
    .din3(min_distances_V3_rea_reg_1965),
    .din4(min_distances_V14_re_reg_1957),
    .din5(min_distances_V15_re_reg_1949),
    .din6(min_distances_V16_re_reg_1941),
    .din7(min_distances_V17_re_reg_1933),
    .din8(min_distances_V28_re_reg_1925),
    .din9(min_distances_V29_re_reg_1917),
    .din10(min_distances_V210_r_reg_1909),
    .din11(min_distances_V211_r_reg_1901),
    .din12(tmp_9_fu_1634_p13),
    .dout(tmp_9_fu_1634_p14)
);

digitrec_mux_124_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 6 ),
    .din3_WIDTH( 6 ),
    .din4_WIDTH( 6 ),
    .din5_WIDTH( 6 ),
    .din6_WIDTH( 6 ),
    .din7_WIDTH( 6 ),
    .din8_WIDTH( 6 ),
    .din9_WIDTH( 6 ),
    .din10_WIDTH( 6 ),
    .din11_WIDTH( 6 ),
    .din12_WIDTH( 4 ),
    .dout_WIDTH( 6 ))
digitrec_mux_124_cud_U11(
    .din0(min_distances_V_read_2_reg_1998),
    .din1(min_distances_V12_re_reg_1987),
    .din2(min_distances_V2_rea_reg_1976),
    .din3(min_distances_V3_rea_reg_1965),
    .din4(min_distances_V14_re_reg_1957),
    .din5(min_distances_V15_re_reg_1949),
    .din6(min_distances_V16_re_reg_1941),
    .din7(min_distances_V17_re_reg_1933),
    .din8(min_distances_V28_re_reg_1925),
    .din9(min_distances_V29_re_reg_1917),
    .din10(min_distances_V210_r_reg_1909),
    .din11(min_distances_V211_r_reg_1901),
    .din12(tmp_s_fu_1665_p13),
    .dout(tmp_s_fu_1665_p14)
);

digitrec_mux_42_1bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
digitrec_mux_42_1bkb_U12(
    .din0(1'd1),
    .din1(1'd0),
    .din2(1'd0),
    .din3(1'd0),
    .din4(newIndex_cast_fu_1556_p3),
    .dout(write_flag_fu_1689_p6)
);

digitrec_mux_42_1bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
digitrec_mux_42_1bkb_U13(
    .din0(1'd0),
    .din1(1'd1),
    .din2(1'd0),
    .din3(1'd0),
    .din4(newIndex_cast_fu_1556_p3),
    .dout(write_flag4_fu_1703_p6)
);

digitrec_mux_42_1bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
digitrec_mux_42_1bkb_U14(
    .din0(1'd0),
    .din1(1'd0),
    .din2(1'd1),
    .din3(1'd0),
    .din4(newIndex_cast_fu_1556_p3),
    .dout(write_flag8_fu_1717_p6)
);

digitrec_mux_42_1bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
digitrec_mux_42_1bkb_U15(
    .din0(1'd0),
    .din1(1'd0),
    .din2(1'd0),
    .din3(1'd1),
    .din4(newIndex_cast_fu_1556_p3),
    .dout(write_flag11_fu_1731_p6)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_5_fu_1652_p2 == 1'd1) & (tmp_fu_1621_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_6_fu_1683_p2 == 1'd0) & (tmp_5_fu_1652_p2 == 1'd0) & (tmp_fu_1621_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_6_fu_1683_p2 == 1'd1) & (tmp_5_fu_1652_p2 == 1'd0) & (tmp_fu_1621_p2 == 1'd0)))) begin
        ap_phi_reg_pp0_iter2_min_distances_V14_3_reg_278 <= min_distances_V3_fu_1590_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_fu_1621_p2 == 1'd1))) begin
        ap_phi_reg_pp0_iter2_min_distances_V14_3_reg_278 <= tmp_8_fu_1603_p14;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        ap_phi_reg_pp0_iter2_min_distances_V14_3_reg_278 <= ap_phi_reg_pp0_iter1_min_distances_V14_3_reg_278;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_6_fu_1683_p2 == 1'd0) & (tmp_5_fu_1652_p2 == 1'd0) & (tmp_fu_1621_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_6_fu_1683_p2 == 1'd1) & (tmp_5_fu_1652_p2 == 1'd0) & (tmp_fu_1621_p2 == 1'd0)))) begin
        ap_phi_reg_pp0_iter2_min_distances_V28_4_reg_380 <= min_distances_V3_fu_1590_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_fu_1621_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_5_fu_1652_p2 == 1'd1) & (tmp_fu_1621_p2 == 1'd0)))) begin
        ap_phi_reg_pp0_iter2_min_distances_V28_4_reg_380 <= tmp_9_fu_1634_p14;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        ap_phi_reg_pp0_iter2_min_distances_V28_4_reg_380 <= ap_phi_reg_pp0_iter1_min_distances_V28_4_reg_380;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_5_fu_1652_p2 == 1'd1) & (tmp_fu_1621_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_6_fu_1683_p2 == 1'd0) & (tmp_5_fu_1652_p2 == 1'd0) & (tmp_fu_1621_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_6_fu_1683_p2 == 1'd1) & (tmp_5_fu_1652_p2 == 1'd0) & (tmp_fu_1621_p2 == 1'd0)))) begin
        ap_phi_reg_pp0_iter2_write_flag12_1_reg_307 <= min_distances_V3_rea_reg_1965;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_fu_1621_p2 == 1'd1))) begin
        ap_phi_reg_pp0_iter2_write_flag12_1_reg_307 <= phitmp6_fu_1766_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        ap_phi_reg_pp0_iter2_write_flag12_1_reg_307 <= ap_phi_reg_pp0_iter1_write_flag12_1_reg_307;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_6_fu_1683_p2 == 1'd0) & (tmp_5_fu_1652_p2 == 1'd0) & (tmp_fu_1621_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_6_fu_1683_p2 == 1'd1) & (tmp_5_fu_1652_p2 == 1'd0) & (tmp_fu_1621_p2 == 1'd0)))) begin
        ap_phi_reg_pp0_iter2_write_flag15_3_reg_262 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_fu_1621_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_5_fu_1652_p2 == 1'd1) & (tmp_fu_1621_p2 == 1'd0)))) begin
        ap_phi_reg_pp0_iter2_write_flag15_3_reg_262 <= grp_fu_555_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        ap_phi_reg_pp0_iter2_write_flag15_3_reg_262 <= ap_phi_reg_pp0_iter1_write_flag15_3_reg_262;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_6_fu_1683_p2 == 1'd0) & (tmp_5_fu_1652_p2 == 1'd0) & (tmp_fu_1621_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_6_fu_1683_p2 == 1'd1) & (tmp_5_fu_1652_p2 == 1'd0) & (tmp_fu_1621_p2 == 1'd0)))) begin
        ap_phi_reg_pp0_iter2_write_flag18_3_reg_291 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_fu_1621_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_5_fu_1652_p2 == 1'd1) & (tmp_fu_1621_p2 == 1'd0)))) begin
        ap_phi_reg_pp0_iter2_write_flag18_3_reg_291 <= grp_fu_542_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        ap_phi_reg_pp0_iter2_write_flag18_3_reg_291 <= ap_phi_reg_pp0_iter1_write_flag18_3_reg_291;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_6_fu_1683_p2 == 1'd0) & (tmp_5_fu_1652_p2 == 1'd0) & (tmp_fu_1621_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_6_fu_1683_p2 == 1'd1) & (tmp_5_fu_1652_p2 == 1'd0) & (tmp_fu_1621_p2 == 1'd0)))) begin
        ap_phi_reg_pp0_iter2_write_flag21_3_reg_320 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_fu_1621_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_5_fu_1652_p2 == 1'd1) & (tmp_fu_1621_p2 == 1'd0)))) begin
        ap_phi_reg_pp0_iter2_write_flag21_3_reg_320 <= grp_fu_529_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        ap_phi_reg_pp0_iter2_write_flag21_3_reg_320 <= ap_phi_reg_pp0_iter1_write_flag21_3_reg_320;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_6_fu_1683_p2 == 1'd0) & (tmp_5_fu_1652_p2 == 1'd0) & (tmp_fu_1621_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_6_fu_1683_p2 == 1'd1) & (tmp_5_fu_1652_p2 == 1'd0) & (tmp_fu_1621_p2 == 1'd0)))) begin
        ap_phi_reg_pp0_iter2_write_flag24_3_reg_336 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_fu_1621_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_5_fu_1652_p2 == 1'd1) & (tmp_fu_1621_p2 == 1'd0)))) begin
        ap_phi_reg_pp0_iter2_write_flag24_3_reg_336 <= grp_fu_516_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        ap_phi_reg_pp0_iter2_write_flag24_3_reg_336 <= ap_phi_reg_pp0_iter1_write_flag24_3_reg_336;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_6_fu_1683_p2 == 1'd0) & (tmp_5_fu_1652_p2 == 1'd0) & (tmp_fu_1621_p2 == 1'd0))) begin
        ap_phi_reg_pp0_iter2_write_flag27_4_reg_365 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_fu_1621_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_5_fu_1652_p2 == 1'd1) & (tmp_fu_1621_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_6_fu_1683_p2 == 1'd1) & (tmp_5_fu_1652_p2 == 1'd0) & (tmp_fu_1621_p2 == 1'd0)))) begin
        ap_phi_reg_pp0_iter2_write_flag27_4_reg_365 <= grp_fu_503_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        ap_phi_reg_pp0_iter2_write_flag27_4_reg_365 <= ap_phi_reg_pp0_iter1_write_flag27_4_reg_365;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_6_fu_1683_p2 == 1'd0) & (tmp_5_fu_1652_p2 == 1'd0) & (tmp_fu_1621_p2 == 1'd0))) begin
        ap_phi_reg_pp0_iter2_write_flag31_4_reg_393 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_fu_1621_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_5_fu_1652_p2 == 1'd1) & (tmp_fu_1621_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_6_fu_1683_p2 == 1'd1) & (tmp_5_fu_1652_p2 == 1'd0) & (tmp_fu_1621_p2 == 1'd0)))) begin
        ap_phi_reg_pp0_iter2_write_flag31_4_reg_393 <= grp_fu_490_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        ap_phi_reg_pp0_iter2_write_flag31_4_reg_393 <= ap_phi_reg_pp0_iter1_write_flag31_4_reg_393;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_6_fu_1683_p2 == 1'd0) & (tmp_5_fu_1652_p2 == 1'd0) & (tmp_fu_1621_p2 == 1'd0))) begin
        ap_phi_reg_pp0_iter2_write_flag36_4_reg_421 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_fu_1621_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_5_fu_1652_p2 == 1'd1) & (tmp_fu_1621_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_6_fu_1683_p2 == 1'd1) & (tmp_5_fu_1652_p2 == 1'd0) & (tmp_fu_1621_p2 == 1'd0)))) begin
        ap_phi_reg_pp0_iter2_write_flag36_4_reg_421 <= grp_fu_477_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        ap_phi_reg_pp0_iter2_write_flag36_4_reg_421 <= ap_phi_reg_pp0_iter1_write_flag36_4_reg_421;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_6_fu_1683_p2 == 1'd0) & (tmp_5_fu_1652_p2 == 1'd0) & (tmp_fu_1621_p2 == 1'd0))) begin
        ap_phi_reg_pp0_iter2_write_flag40_4_reg_436 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_fu_1621_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_5_fu_1652_p2 == 1'd1) & (tmp_fu_1621_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_6_fu_1683_p2 == 1'd1) & (tmp_5_fu_1652_p2 == 1'd0) & (tmp_fu_1621_p2 == 1'd0)))) begin
        ap_phi_reg_pp0_iter2_write_flag40_4_reg_436 <= grp_fu_464_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        ap_phi_reg_pp0_iter2_write_flag40_4_reg_436 <= ap_phi_reg_pp0_iter1_write_flag40_4_reg_436;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_5_fu_1652_p2 == 1'd1) & (tmp_fu_1621_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_6_fu_1683_p2 == 1'd0) & (tmp_5_fu_1652_p2 == 1'd0) & (tmp_fu_1621_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_6_fu_1683_p2 == 1'd1) & (tmp_5_fu_1652_p2 == 1'd0) & (tmp_fu_1621_p2 == 1'd0)))) begin
        ap_phi_reg_pp0_iter2_write_flag4_1_reg_408 <= min_distances_V12_re_reg_1987;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_fu_1621_p2 == 1'd1))) begin
        ap_phi_reg_pp0_iter2_write_flag4_1_reg_408 <= phitmp4_fu_1752_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        ap_phi_reg_pp0_iter2_write_flag4_1_reg_408 <= ap_phi_reg_pp0_iter1_write_flag4_1_reg_408;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_5_fu_1652_p2 == 1'd1) & (tmp_fu_1621_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_6_fu_1683_p2 == 1'd0) & (tmp_5_fu_1652_p2 == 1'd0) & (tmp_fu_1621_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_6_fu_1683_p2 == 1'd1) & (tmp_5_fu_1652_p2 == 1'd0) & (tmp_fu_1621_p2 == 1'd0)))) begin
        ap_phi_reg_pp0_iter2_write_flag8_1_reg_352 <= min_distances_V2_rea_reg_1976;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_fu_1621_p2 == 1'd1))) begin
        ap_phi_reg_pp0_iter2_write_flag8_1_reg_352 <= phitmp5_fu_1759_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        ap_phi_reg_pp0_iter2_write_flag8_1_reg_352 <= ap_phi_reg_pp0_iter1_write_flag8_1_reg_352;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_5_fu_1652_p2 == 1'd1) & (tmp_fu_1621_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_6_fu_1683_p2 == 1'd0) & (tmp_5_fu_1652_p2 == 1'd0) & (tmp_fu_1621_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_6_fu_1683_p2 == 1'd1) & (tmp_5_fu_1652_p2 == 1'd0) & (tmp_fu_1621_p2 == 1'd0)))) begin
        ap_phi_reg_pp0_iter2_write_flag_1_reg_451 <= min_distances_V_read_2_reg_1998;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (tmp_fu_1621_p2 == 1'd1))) begin
        ap_phi_reg_pp0_iter2_write_flag_1_reg_451 <= phitmp_fu_1745_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        ap_phi_reg_pp0_iter2_write_flag_1_reg_451 <= ap_phi_reg_pp0_iter1_write_flag_1_reg_451;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        ap_phi_reg_pp0_iter1_min_distances_V14_3_reg_278 <= ap_phi_reg_pp0_iter0_min_distances_V14_3_reg_278;
        ap_phi_reg_pp0_iter1_min_distances_V28_4_reg_380 <= ap_phi_reg_pp0_iter0_min_distances_V28_4_reg_380;
        ap_phi_reg_pp0_iter1_write_flag12_1_reg_307 <= ap_phi_reg_pp0_iter0_write_flag12_1_reg_307;
        ap_phi_reg_pp0_iter1_write_flag15_3_reg_262 <= ap_phi_reg_pp0_iter0_write_flag15_3_reg_262;
        ap_phi_reg_pp0_iter1_write_flag18_3_reg_291 <= ap_phi_reg_pp0_iter0_write_flag18_3_reg_291;
        ap_phi_reg_pp0_iter1_write_flag21_3_reg_320 <= ap_phi_reg_pp0_iter0_write_flag21_3_reg_320;
        ap_phi_reg_pp0_iter1_write_flag24_3_reg_336 <= ap_phi_reg_pp0_iter0_write_flag24_3_reg_336;
        ap_phi_reg_pp0_iter1_write_flag27_4_reg_365 <= ap_phi_reg_pp0_iter0_write_flag27_4_reg_365;
        ap_phi_reg_pp0_iter1_write_flag31_4_reg_393 <= ap_phi_reg_pp0_iter0_write_flag31_4_reg_393;
        ap_phi_reg_pp0_iter1_write_flag36_4_reg_421 <= ap_phi_reg_pp0_iter0_write_flag36_4_reg_421;
        ap_phi_reg_pp0_iter1_write_flag40_4_reg_436 <= ap_phi_reg_pp0_iter0_write_flag40_4_reg_436;
        ap_phi_reg_pp0_iter1_write_flag4_1_reg_408 <= ap_phi_reg_pp0_iter0_write_flag4_1_reg_408;
        ap_phi_reg_pp0_iter1_write_flag8_1_reg_352 <= ap_phi_reg_pp0_iter0_write_flag8_1_reg_352;
        ap_phi_reg_pp0_iter1_write_flag_1_reg_451 <= ap_phi_reg_pp0_iter0_write_flag_1_reg_451;
        ap_reg_pp0_iter1_min_distances_V14_re_reg_1957 <= min_distances_V14_re_reg_1957;
        ap_reg_pp0_iter1_min_distances_V15_re_reg_1949 <= min_distances_V15_re_reg_1949;
        ap_reg_pp0_iter1_min_distances_V16_re_reg_1941 <= min_distances_V16_re_reg_1941;
        ap_reg_pp0_iter1_min_distances_V17_re_reg_1933 <= min_distances_V17_re_reg_1933;
        ap_reg_pp0_iter1_min_distances_V210_r_reg_1909 <= min_distances_V210_r_reg_1909;
        ap_reg_pp0_iter1_min_distances_V211_r_reg_1901 <= min_distances_V211_r_reg_1901;
        ap_reg_pp0_iter1_min_distances_V28_re_reg_1925 <= min_distances_V28_re_reg_1925;
        ap_reg_pp0_iter1_min_distances_V29_re_reg_1917 <= min_distances_V29_re_reg_1917;
        min_distances_V12_re_reg_1987 <= min_distances_V12_read_int_reg;
        min_distances_V14_re_reg_1957 <= min_distances_V14_read_int_reg;
        min_distances_V15_re_reg_1949 <= min_distances_V15_read_int_reg;
        min_distances_V16_re_reg_1941 <= min_distances_V16_read_int_reg;
        min_distances_V17_re_reg_1933 <= min_distances_V17_read_int_reg;
        min_distances_V210_r_reg_1909 <= min_distances_V210_read_int_reg;
        min_distances_V211_r_reg_1901 <= min_distances_V211_read_int_reg;
        min_distances_V28_re_reg_1925 <= min_distances_V28_read_int_reg;
        min_distances_V29_re_reg_1917 <= min_distances_V29_read_int_reg;
        min_distances_V2_rea_reg_1976 <= min_distances_V2_read_int_reg;
        min_distances_V3_rea_reg_1965 <= min_distances_V3_read_int_reg;
        min_distances_V_read_2_reg_1998 <= min_distances_V_read_int_reg;
        tmp51_reg_2017 <= tmp51_fu_1360_p2;
        tmp75_reg_2022 <= tmp75_fu_1450_p2;
        tmp86_reg_2027 <= tmp86_fu_1550_p2;
        tmp_7_reg_2009 <= tmp_7_fu_576_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_0_int_reg <= ap_phi_reg_pp0_iter2_write_flag_1_reg_451;
        ap_return_10_int_reg <= mrv_sel2_fu_1815_p3;
        ap_return_11_int_reg <= mrv_sel3_fu_1822_p3;
        ap_return_1_int_reg <= ap_phi_reg_pp0_iter2_write_flag4_1_reg_408;
        ap_return_2_int_reg <= ap_phi_reg_pp0_iter2_write_flag8_1_reg_352;
        ap_return_3_int_reg <= ap_phi_reg_pp0_iter2_write_flag12_1_reg_307;
        ap_return_4_int_reg <= mrv_sel_fu_1773_p3;
        ap_return_5_int_reg <= mrv_sel6_fu_1780_p3;
        ap_return_6_int_reg <= mrv_sel7_fu_1787_p3;
        ap_return_7_int_reg <= mrv_sel8_fu_1794_p3;
        ap_return_8_int_reg <= mrv_sel9_fu_1801_p3;
        ap_return_9_int_reg <= mrv_sel1_fu_1808_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        min_distances_V12_read_int_reg <= min_distances_V12_read;
        min_distances_V14_read_int_reg <= min_distances_V14_read;
        min_distances_V15_read_int_reg <= min_distances_V15_read;
        min_distances_V16_read_int_reg <= min_distances_V16_read;
        min_distances_V17_read_int_reg <= min_distances_V17_read;
        min_distances_V210_read_int_reg <= min_distances_V210_read;
        min_distances_V211_read_int_reg <= min_distances_V211_read;
        min_distances_V28_read_int_reg <= min_distances_V28_read;
        min_distances_V29_read_int_reg <= min_distances_V29_read;
        min_distances_V2_read_int_reg <= min_distances_V2_read;
        min_distances_V3_read_int_reg <= min_distances_V3_read;
        min_distances_V_offset_int_reg <= min_distances_V_offset;
        min_distances_V_read_int_reg <= min_distances_V_read;
        test_inst_V_int_reg <= test_inst_V;
        train_inst_V_int_reg <= train_inst_V;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_0 = ap_return_0_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_0 = ap_phi_reg_pp0_iter2_write_flag_1_reg_451;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_1 = ap_return_1_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_1 = ap_phi_reg_pp0_iter2_write_flag4_1_reg_408;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_10 = ap_return_10_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_10 = mrv_sel2_fu_1815_p3;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_11 = ap_return_11_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_11 = mrv_sel3_fu_1822_p3;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_2 = ap_return_2_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_2 = ap_phi_reg_pp0_iter2_write_flag8_1_reg_352;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_3 = ap_return_3_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_3 = ap_phi_reg_pp0_iter2_write_flag12_1_reg_307;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_4 = ap_return_4_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_4 = mrv_sel_fu_1773_p3;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_5 = ap_return_5_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_5 = mrv_sel6_fu_1780_p3;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_6 = ap_return_6_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_6 = mrv_sel7_fu_1787_p3;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_7 = ap_return_7_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_7 = mrv_sel8_fu_1794_p3;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_8 = ap_return_8_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_8 = mrv_sel9_fu_1801_p3;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_9 = ap_return_9_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_9 = mrv_sel1_fu_1808_p3;
    end
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_phi_reg_pp0_iter0_min_distances_V14_3_reg_278 = 'bx;

assign ap_phi_reg_pp0_iter0_min_distances_V28_4_reg_380 = 'bx;

assign ap_phi_reg_pp0_iter0_write_flag12_1_reg_307 = 'bx;

assign ap_phi_reg_pp0_iter0_write_flag15_3_reg_262 = 'bx;

assign ap_phi_reg_pp0_iter0_write_flag18_3_reg_291 = 'bx;

assign ap_phi_reg_pp0_iter0_write_flag21_3_reg_320 = 'bx;

assign ap_phi_reg_pp0_iter0_write_flag24_3_reg_336 = 'bx;

assign ap_phi_reg_pp0_iter0_write_flag27_4_reg_365 = 'bx;

assign ap_phi_reg_pp0_iter0_write_flag31_4_reg_393 = 'bx;

assign ap_phi_reg_pp0_iter0_write_flag36_4_reg_421 = 'bx;

assign ap_phi_reg_pp0_iter0_write_flag40_4_reg_436 = 'bx;

assign ap_phi_reg_pp0_iter0_write_flag4_1_reg_408 = 'bx;

assign ap_phi_reg_pp0_iter0_write_flag8_1_reg_352 = 'bx;

assign ap_phi_reg_pp0_iter0_write_flag_1_reg_451 = 'bx;

assign min_distances_V3_fu_1590_p2 = (tmp74_cast_fu_1586_p1 + tmp51_cast_fu_1571_p1);

assign mrv_sel1_fu_1808_p3 = ((ap_phi_reg_pp0_iter2_write_flag31_4_reg_393[0:0] === 1'b1) ? ap_phi_reg_pp0_iter2_min_distances_V28_4_reg_380 : ap_reg_pp0_iter1_min_distances_V29_re_reg_1917);

assign mrv_sel2_fu_1815_p3 = ((ap_phi_reg_pp0_iter2_write_flag36_4_reg_421[0:0] === 1'b1) ? ap_phi_reg_pp0_iter2_min_distances_V28_4_reg_380 : ap_reg_pp0_iter1_min_distances_V210_r_reg_1909);

assign mrv_sel3_fu_1822_p3 = ((ap_phi_reg_pp0_iter2_write_flag40_4_reg_436[0:0] === 1'b1) ? ap_phi_reg_pp0_iter2_min_distances_V28_4_reg_380 : ap_reg_pp0_iter1_min_distances_V211_r_reg_1901);

assign mrv_sel6_fu_1780_p3 = ((ap_phi_reg_pp0_iter2_write_flag18_3_reg_291[0:0] === 1'b1) ? ap_phi_reg_pp0_iter2_min_distances_V14_3_reg_278 : ap_reg_pp0_iter1_min_distances_V15_re_reg_1949);

assign mrv_sel7_fu_1787_p3 = ((ap_phi_reg_pp0_iter2_write_flag21_3_reg_320[0:0] === 1'b1) ? ap_phi_reg_pp0_iter2_min_distances_V14_3_reg_278 : ap_reg_pp0_iter1_min_distances_V16_re_reg_1941);

assign mrv_sel8_fu_1794_p3 = ((ap_phi_reg_pp0_iter2_write_flag24_3_reg_336[0:0] === 1'b1) ? ap_phi_reg_pp0_iter2_min_distances_V14_3_reg_278 : ap_reg_pp0_iter1_min_distances_V17_re_reg_1933);

assign mrv_sel9_fu_1801_p3 = ((ap_phi_reg_pp0_iter2_write_flag27_4_reg_365[0:0] === 1'b1) ? ap_phi_reg_pp0_iter2_min_distances_V28_4_reg_380 : ap_reg_pp0_iter1_min_distances_V28_re_reg_1925);

assign mrv_sel_fu_1773_p3 = ((ap_phi_reg_pp0_iter2_write_flag15_3_reg_262[0:0] === 1'b1) ? ap_phi_reg_pp0_iter2_min_distances_V14_3_reg_278 : ap_reg_pp0_iter1_min_distances_V14_re_reg_1957);

assign newIndex_cast_fu_1556_p3 = ((tmp_7_reg_2009[0:0] === 1'b1) ? 2'd0 : 2'd1);

assign phitmp4_fu_1752_p3 = ((write_flag4_fu_1703_p6[0:0] === 1'b1) ? min_distances_V3_fu_1590_p2 : min_distances_V12_re_reg_1987);

assign phitmp5_fu_1759_p3 = ((write_flag8_fu_1717_p6[0:0] === 1'b1) ? min_distances_V3_fu_1590_p2 : min_distances_V2_rea_reg_1976);

assign phitmp6_fu_1766_p3 = ((write_flag11_fu_1731_p6[0:0] === 1'b1) ? min_distances_V3_fu_1590_p2 : min_distances_V3_rea_reg_1965);

assign phitmp_fu_1745_p3 = ((write_flag_fu_1689_p6[0:0] === 1'b1) ? min_distances_V3_fu_1590_p2 : min_distances_V_read_2_reg_1998);

assign r_V_fu_582_p2 = (train_inst_V_cast_fu_568_p1 ^ test_inst_V_int_reg);

assign tmp48_fu_1172_p2 = (tmp_1_46_cast_fu_1156_p1 + tmp_1_44_cast_fu_1132_p1);

assign tmp49_fu_1178_p2 = (tmp48_fu_1172_p2 + tmp_1_45_cast_fu_1144_p1);

assign tmp50_fu_1188_p2 = (tmp_1_43_cast_fu_1120_p1 + tmp_1_42_cast_fu_1108_p1);

assign tmp51_cast_fu_1571_p1 = tmp51_reg_2017;

assign tmp51_fu_1360_p2 = (tmp63_cast_fu_1356_p1 + tmp52_cast_fu_1262_p1);

assign tmp52_cast_fu_1262_p1 = tmp52_fu_1256_p2;

assign tmp52_fu_1256_p2 = (tmp58_cast_fu_1252_p1 + tmp53_cast_fu_1210_p1);

assign tmp53_cast_fu_1210_p1 = tmp53_fu_1204_p2;

assign tmp53_fu_1204_p2 = (tmp56_cast_fu_1200_p1 + tmp54_cast_fu_1184_p1);

assign tmp54_cast_fu_1184_p1 = tmp49_fu_1178_p2;

assign tmp54_fu_1194_p2 = (tmp50_fu_1188_p2 + tmp_1_41_cast_fu_1096_p1);

assign tmp55_fu_1214_p2 = (tmp_1_37_cast_fu_1048_p1 + tmp_1_36_cast_fu_1036_p1);

assign tmp56_cast_fu_1200_p1 = tmp54_fu_1194_p2;

assign tmp56_fu_1220_p2 = (tmp55_fu_1214_p2 + tmp_1_35_cast_fu_1024_p1);

assign tmp57_fu_1230_p2 = (tmp_1_40_cast_fu_1084_p1 + tmp_1_39_cast_fu_1072_p1);

assign tmp58_cast_fu_1252_p1 = tmp58_fu_1246_p2;

assign tmp58_fu_1246_p2 = (tmp61_cast_fu_1242_p1 + tmp59_cast_fu_1226_p1);

assign tmp59_cast_fu_1226_p1 = tmp56_fu_1220_p2;

assign tmp59_fu_1236_p2 = (tmp57_fu_1230_p2 + tmp_1_38_cast_fu_1060_p1);

assign tmp60_fu_1266_p2 = (tmp_1_25_cast_fu_904_p1 + tmp_1_24_cast_fu_892_p1);

assign tmp61_cast_fu_1242_p1 = tmp59_fu_1236_p2;

assign tmp61_fu_1272_p2 = (tmp60_fu_1266_p2 + tmp_1_23_cast_fu_880_p1);

assign tmp62_fu_1282_p2 = (tmp_1_28_cast_fu_940_p1 + tmp_1_27_cast_fu_928_p1);

assign tmp63_cast_fu_1356_p1 = tmp63_fu_1350_p2;

assign tmp63_fu_1350_p2 = (tmp69_cast_fu_1346_p1 + tmp64_cast_fu_1304_p1);

assign tmp64_cast_fu_1304_p1 = tmp64_fu_1298_p2;

assign tmp64_fu_1298_p2 = (tmp67_cast_fu_1294_p1 + tmp65_cast_fu_1278_p1);

assign tmp65_cast_fu_1278_p1 = tmp61_fu_1272_p2;

assign tmp65_fu_1288_p2 = (tmp62_fu_1282_p2 + tmp_1_26_cast_fu_916_p1);

assign tmp66_fu_1308_p2 = (tmp_1_31_cast_fu_976_p1 + tmp_1_30_cast_fu_964_p1);

assign tmp67_cast_fu_1294_p1 = tmp65_fu_1288_p2;

assign tmp67_fu_1314_p2 = (tmp66_fu_1308_p2 + tmp_1_29_cast_fu_952_p1);

assign tmp68_fu_1324_p2 = (tmp_1_34_cast_fu_1012_p1 + tmp_1_33_cast_fu_1000_p1);

assign tmp69_cast_fu_1346_p1 = tmp69_fu_1340_p2;

assign tmp69_fu_1340_p2 = (tmp72_cast_fu_1336_p1 + tmp70_cast_fu_1320_p1);

assign tmp70_cast_fu_1320_p1 = tmp67_fu_1314_p2;

assign tmp70_fu_1330_p2 = (tmp68_fu_1324_p2 + tmp_1_32_cast_fu_988_p1);

assign tmp71_fu_1366_p2 = (tmp_1_2_cast_fu_616_p1 + tmp_1_1_cast_fu_604_p1);

assign tmp72_cast_fu_1336_p1 = tmp70_fu_1330_p2;

assign tmp72_fu_1372_p2 = (tmp71_fu_1366_p2 + tmp_1_cast_fu_592_p1);

assign tmp73_fu_1382_p2 = (tmp_1_5_cast_fu_652_p1 + tmp_1_4_cast_fu_640_p1);

assign tmp74_cast_fu_1586_p1 = tmp74_fu_1580_p2;

assign tmp74_fu_1580_p2 = (tmp86_cast_fu_1577_p1 + tmp75_cast_fu_1574_p1);

assign tmp75_cast_fu_1574_p1 = tmp75_reg_2022;

assign tmp75_fu_1450_p2 = (tmp81_cast_fu_1446_p1 + tmp76_cast_fu_1404_p1);

assign tmp76_cast_fu_1404_p1 = tmp76_fu_1398_p2;

assign tmp76_fu_1398_p2 = (tmp79_cast_fu_1394_p1 + tmp77_cast_fu_1378_p1);

assign tmp77_cast_fu_1378_p1 = tmp72_fu_1372_p2;

assign tmp77_fu_1388_p2 = (tmp73_fu_1382_p2 + tmp_1_3_cast_fu_628_p1);

assign tmp78_fu_1408_p2 = (tmp_1_8_cast_fu_688_p1 + tmp_1_7_cast_fu_676_p1);

assign tmp79_cast_fu_1394_p1 = tmp77_fu_1388_p2;

assign tmp79_fu_1414_p2 = (tmp78_fu_1408_p2 + tmp_1_6_cast_fu_664_p1);

assign tmp80_fu_1424_p2 = (tmp_1_10_cast_fu_724_p1 + tmp_1_cast_5_fu_712_p1);

assign tmp81_cast_fu_1446_p1 = tmp81_fu_1440_p2;

assign tmp81_fu_1440_p2 = (tmp84_cast_fu_1436_p1 + tmp82_cast_fu_1420_p1);

assign tmp82_cast_fu_1420_p1 = tmp79_fu_1414_p2;

assign tmp82_fu_1430_p2 = (tmp80_fu_1424_p2 + tmp_1_9_cast_fu_700_p1);

assign tmp83_fu_1456_p2 = (tmp_1_13_cast_fu_760_p1 + tmp_1_12_cast_fu_748_p1);

assign tmp84_cast_fu_1436_p1 = tmp82_fu_1430_p2;

assign tmp84_fu_1462_p2 = (tmp83_fu_1456_p2 + tmp_1_11_cast_fu_736_p1);

assign tmp85_fu_1472_p2 = (tmp_1_16_cast_fu_796_p1 + tmp_1_15_cast_fu_784_p1);

assign tmp86_cast_fu_1577_p1 = tmp86_reg_2027;

assign tmp86_fu_1550_p2 = (tmp92_cast_fu_1546_p1 + tmp87_cast_fu_1494_p1);

assign tmp87_cast_fu_1494_p1 = tmp87_fu_1488_p2;

assign tmp87_fu_1488_p2 = (tmp90_cast_fu_1484_p1 + tmp88_cast_fu_1468_p1);

assign tmp88_cast_fu_1468_p1 = tmp84_fu_1462_p2;

assign tmp88_fu_1478_p2 = (tmp85_fu_1472_p2 + tmp_1_14_cast_fu_772_p1);

assign tmp89_fu_1498_p2 = (tmp_1_19_cast_fu_832_p1 + tmp_1_18_cast_fu_820_p1);

assign tmp90_cast_fu_1484_p1 = tmp88_fu_1478_p2;

assign tmp90_fu_1504_p2 = (tmp89_fu_1498_p2 + tmp_1_17_cast_fu_808_p1);

assign tmp91_fu_1514_p2 = (tmp_1_20_cast_fu_844_p1 + tmp_1_22_cast_fu_868_p1);

assign tmp92_cast_fu_1546_p1 = tmp92_fu_1540_p2;

assign tmp92_fu_1540_p2 = (tmp94_fu_1534_p2 + tmp93_cast_fu_1510_p1);

assign tmp93_cast_fu_1510_p1 = tmp90_fu_1504_p2;

assign tmp93_fu_1524_p2 = (tmp_1_21_cast_fu_856_p1 + tmp_1_47_cast_fu_1168_p1);

assign tmp94_fu_1534_p2 = (tmp97_cast_fu_1530_p1 + tmp96_cast_fu_1520_p1);

assign tmp96_cast_fu_1520_p1 = tmp91_fu_1514_p2;

assign tmp97_cast_fu_1530_p1 = tmp93_fu_1524_p2;

assign tmp_100_fu_1100_p3 = r_V_fu_582_p2[32'd43];

assign tmp_101_fu_1112_p3 = r_V_fu_582_p2[32'd44];

assign tmp_102_fu_1124_p3 = r_V_fu_582_p2[32'd45];

assign tmp_103_fu_1136_p3 = r_V_fu_582_p2[32'd46];

assign tmp_104_fu_1148_p3 = r_V_fu_582_p2[32'd47];

assign tmp_105_fu_1160_p3 = r_V_fu_582_p2[32'd48];

assign tmp_1_10_cast_fu_724_p1 = tmp_68_fu_716_p3;

assign tmp_1_11_cast_fu_736_p1 = tmp_69_fu_728_p3;

assign tmp_1_12_cast_fu_748_p1 = tmp_70_fu_740_p3;

assign tmp_1_13_cast_fu_760_p1 = tmp_71_fu_752_p3;

assign tmp_1_14_cast_fu_772_p1 = tmp_72_fu_764_p3;

assign tmp_1_15_cast_fu_784_p1 = tmp_73_fu_776_p3;

assign tmp_1_16_cast_fu_796_p1 = tmp_74_fu_788_p3;

assign tmp_1_17_cast_fu_808_p1 = tmp_75_fu_800_p3;

assign tmp_1_18_cast_fu_820_p1 = tmp_76_fu_812_p3;

assign tmp_1_19_cast_fu_832_p1 = tmp_77_fu_824_p3;

assign tmp_1_1_cast_fu_604_p1 = tmp_58_fu_596_p3;

assign tmp_1_20_cast_fu_844_p1 = tmp_78_fu_836_p3;

assign tmp_1_21_cast_fu_856_p1 = tmp_79_fu_848_p3;

assign tmp_1_22_cast_fu_868_p1 = tmp_80_fu_860_p3;

assign tmp_1_23_cast_fu_880_p1 = tmp_81_fu_872_p3;

assign tmp_1_24_cast_fu_892_p1 = tmp_82_fu_884_p3;

assign tmp_1_25_cast_fu_904_p1 = tmp_83_fu_896_p3;

assign tmp_1_26_cast_fu_916_p1 = tmp_84_fu_908_p3;

assign tmp_1_27_cast_fu_928_p1 = tmp_85_fu_920_p3;

assign tmp_1_28_cast_fu_940_p1 = tmp_86_fu_932_p3;

assign tmp_1_29_cast_fu_952_p1 = tmp_87_fu_944_p3;

assign tmp_1_2_cast_fu_616_p1 = tmp_59_fu_608_p3;

assign tmp_1_30_cast_fu_964_p1 = tmp_88_fu_956_p3;

assign tmp_1_31_cast_fu_976_p1 = tmp_89_fu_968_p3;

assign tmp_1_32_cast_fu_988_p1 = tmp_90_fu_980_p3;

assign tmp_1_33_cast_fu_1000_p1 = tmp_91_fu_992_p3;

assign tmp_1_34_cast_fu_1012_p1 = tmp_92_fu_1004_p3;

assign tmp_1_35_cast_fu_1024_p1 = tmp_93_fu_1016_p3;

assign tmp_1_36_cast_fu_1036_p1 = tmp_94_fu_1028_p3;

assign tmp_1_37_cast_fu_1048_p1 = tmp_95_fu_1040_p3;

assign tmp_1_38_cast_fu_1060_p1 = tmp_96_fu_1052_p3;

assign tmp_1_39_cast_fu_1072_p1 = tmp_97_fu_1064_p3;

assign tmp_1_3_cast_fu_628_p1 = tmp_60_fu_620_p3;

assign tmp_1_40_cast_fu_1084_p1 = tmp_98_fu_1076_p3;

assign tmp_1_41_cast_fu_1096_p1 = tmp_99_fu_1088_p3;

assign tmp_1_42_cast_fu_1108_p1 = tmp_100_fu_1100_p3;

assign tmp_1_43_cast_fu_1120_p1 = tmp_101_fu_1112_p3;

assign tmp_1_44_cast_fu_1132_p1 = tmp_102_fu_1124_p3;

assign tmp_1_45_cast_fu_1144_p1 = tmp_103_fu_1136_p3;

assign tmp_1_46_cast_fu_1156_p1 = tmp_104_fu_1148_p3;

assign tmp_1_47_cast_fu_1168_p1 = tmp_105_fu_1160_p3;

assign tmp_1_4_cast_fu_640_p1 = tmp_61_fu_632_p3;

assign tmp_1_5_cast_fu_652_p1 = tmp_62_fu_644_p3;

assign tmp_1_6_cast_fu_664_p1 = tmp_63_fu_656_p3;

assign tmp_1_7_cast_fu_676_p1 = tmp_64_fu_668_p3;

assign tmp_1_8_cast_fu_688_p1 = tmp_65_fu_680_p3;

assign tmp_1_9_cast_fu_700_p1 = tmp_66_fu_692_p3;

assign tmp_1_cast_5_fu_712_p1 = tmp_67_fu_704_p3;

assign tmp_1_cast_fu_592_p1 = tmp_57_fu_588_p1;

assign tmp_56_fu_572_p1 = min_distances_V_offset_int_reg[1:0];

assign tmp_57_fu_588_p1 = r_V_fu_582_p2[0:0];

assign tmp_58_fu_596_p3 = r_V_fu_582_p2[32'd1];

assign tmp_59_fu_608_p3 = r_V_fu_582_p2[32'd2];

assign tmp_5_fu_1652_p2 = ((min_distances_V3_fu_1590_p2 < tmp_9_fu_1634_p14) ? 1'b1 : 1'b0);

assign tmp_60_fu_620_p3 = r_V_fu_582_p2[32'd3];

assign tmp_61_fu_632_p3 = r_V_fu_582_p2[32'd4];

assign tmp_62_fu_644_p3 = r_V_fu_582_p2[32'd5];

assign tmp_63_fu_656_p3 = r_V_fu_582_p2[32'd6];

assign tmp_64_fu_668_p3 = r_V_fu_582_p2[32'd7];

assign tmp_65_fu_680_p3 = r_V_fu_582_p2[32'd8];

assign tmp_66_fu_692_p3 = r_V_fu_582_p2[32'd9];

assign tmp_67_fu_704_p3 = r_V_fu_582_p2[32'd10];

assign tmp_68_fu_716_p3 = r_V_fu_582_p2[32'd11];

assign tmp_69_fu_728_p3 = r_V_fu_582_p2[32'd12];

assign tmp_6_fu_1683_p2 = ((min_distances_V3_fu_1590_p2 < tmp_s_fu_1665_p14) ? 1'b1 : 1'b0);

assign tmp_70_fu_740_p3 = r_V_fu_582_p2[32'd13];

assign tmp_71_fu_752_p3 = r_V_fu_582_p2[32'd14];

assign tmp_72_fu_764_p3 = r_V_fu_582_p2[32'd15];

assign tmp_73_fu_776_p3 = r_V_fu_582_p2[32'd16];

assign tmp_74_fu_788_p3 = r_V_fu_582_p2[32'd17];

assign tmp_75_fu_800_p3 = r_V_fu_582_p2[32'd18];

assign tmp_76_fu_812_p3 = r_V_fu_582_p2[32'd19];

assign tmp_77_fu_824_p3 = r_V_fu_582_p2[32'd20];

assign tmp_78_fu_836_p3 = r_V_fu_582_p2[32'd21];

assign tmp_79_fu_848_p3 = r_V_fu_582_p2[32'd22];

assign tmp_7_fu_576_p2 = ((tmp_56_fu_572_p1 != 2'd3) ? 1'b1 : 1'b0);

assign tmp_80_fu_860_p3 = r_V_fu_582_p2[32'd23];

assign tmp_81_fu_872_p3 = r_V_fu_582_p2[32'd24];

assign tmp_82_fu_884_p3 = r_V_fu_582_p2[32'd25];

assign tmp_83_fu_896_p3 = r_V_fu_582_p2[32'd26];

assign tmp_84_fu_908_p3 = r_V_fu_582_p2[32'd27];

assign tmp_85_fu_920_p3 = r_V_fu_582_p2[32'd28];

assign tmp_86_fu_932_p3 = r_V_fu_582_p2[32'd29];

assign tmp_87_fu_944_p3 = r_V_fu_582_p2[32'd30];

assign tmp_88_fu_956_p3 = r_V_fu_582_p2[32'd31];

assign tmp_89_fu_968_p3 = r_V_fu_582_p2[32'd32];

assign tmp_8_fu_1603_p13 = ((tmp_7_reg_2009[0:0] === 1'b1) ? 4'd0 : 4'd1);

assign tmp_90_fu_980_p3 = r_V_fu_582_p2[32'd33];

assign tmp_91_fu_992_p3 = r_V_fu_582_p2[32'd34];

assign tmp_92_fu_1004_p3 = r_V_fu_582_p2[32'd35];

assign tmp_93_fu_1016_p3 = r_V_fu_582_p2[32'd36];

assign tmp_94_fu_1028_p3 = r_V_fu_582_p2[32'd37];

assign tmp_95_fu_1040_p3 = r_V_fu_582_p2[32'd38];

assign tmp_96_fu_1052_p3 = r_V_fu_582_p2[32'd39];

assign tmp_97_fu_1064_p3 = r_V_fu_582_p2[32'd40];

assign tmp_98_fu_1076_p3 = r_V_fu_582_p2[32'd41];

assign tmp_99_fu_1088_p3 = r_V_fu_582_p2[32'd42];

assign tmp_9_fu_1634_p13 = ((tmp_7_reg_2009[0:0] === 1'b1) ? 4'd4 : 4'd5);

assign tmp_fu_1621_p2 = ((min_distances_V3_fu_1590_p2 < tmp_8_fu_1603_p14) ? 1'b1 : 1'b0);

assign tmp_s_fu_1665_p13 = ((tmp_7_reg_2009[0:0] === 1'b1) ? 4'd8 : 4'd9);

assign train_inst_V_cast_fu_568_p1 = train_inst_V_int_reg;

endmodule //update_knn
