INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arty/YandexDisk/vivado_project/LDPC/LDPC/LDPC/LDPC.srcs/sources_1/new/axi_stream_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arty/YandexDisk/vivado_project/LDPC/LDPC/LDPC/LDPC.srcs/sources_1/new/shift_register_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arty/YandexDisk/vivado_project/LDPC/LDPC/LDPC/LDPC.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-311] analyzing module matrix_vector_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arty/YandexDisk/vivado_project/LDPC/LDPC/LDPC/LDPC.srcs/sources_1/new/tb_top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_module
