<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck26-sfvc784-2LV-c</Part>
        <TopModelName>activation_accelerator</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>11.910</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>1</Best-caseLatency>
            <Average-caseLatency>26517</Average-caseLatency>
            <Worst-caseLatency>49165</Worst-caseLatency>
            <Best-caseRealTimeLatency>11.910 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.316 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.586 ms</Worst-caseRealTimeLatency>
            <Interval-min>2</Interval-min>
            <Interval-max>49166</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>192</BRAM_18K>
            <DSP>823</DSP>
            <FF>107966</FF>
            <LUT>176564</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>288</BRAM_18K>
            <DSP>1248</DSP>
            <FF>234240</FF>
            <LUT>117120</LUT>
            <URAM>64</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>activation_accelerator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>activation_accelerator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>activation_accelerator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WSTRB</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WSTRB</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>activation_accelerator</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_float_sige_fu_2606</InstName>
                    <ModuleName>float_sige</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2606</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>tmp_2_round_float32_to_bf16_ieee_fu_1990</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1990</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_5_round_float32_to_bf16_ieee_fu_1997</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1997</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_8_round_float32_to_bf16_ieee_fu_2004</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2004</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_10_round_float32_to_bf16_ieee_fu_2011</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2011</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_13_round_float32_to_bf16_ieee_fu_2018</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2018</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_16_round_float32_to_bf16_ieee_fu_2025</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2025</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_19_round_float32_to_bf16_ieee_fu_2032</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2032</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_22_round_float32_to_bf16_ieee_fu_2039</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2039</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_25_round_float32_to_bf16_ieee_fu_2046</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2046</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_28_round_float32_to_bf16_ieee_fu_2053</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2053</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_31_round_float32_to_bf16_ieee_fu_2060</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2060</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_34_round_float32_to_bf16_ieee_fu_2067</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2067</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_37_round_float32_to_bf16_ieee_fu_2074</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2074</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_40_round_float32_to_bf16_ieee_fu_2081</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2081</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_43_round_float32_to_bf16_ieee_fu_2088</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2088</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_46_round_float32_to_bf16_ieee_fu_2095</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2095</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_49_round_float32_to_bf16_ieee_fu_2102</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2102</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_52_round_float32_to_bf16_ieee_fu_2109</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2109</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_55_round_float32_to_bf16_ieee_fu_2116</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2116</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_58_round_float32_to_bf16_ieee_fu_2123</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2123</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_61_round_float32_to_bf16_ieee_fu_2130</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2130</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_64_round_float32_to_bf16_ieee_fu_2137</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2137</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_67_round_float32_to_bf16_ieee_fu_2144</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2144</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_70_round_float32_to_bf16_ieee_fu_2151</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2151</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_73_round_float32_to_bf16_ieee_fu_2158</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2158</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_76_round_float32_to_bf16_ieee_fu_2165</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2165</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_79_round_float32_to_bf16_ieee_fu_2172</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2172</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_82_round_float32_to_bf16_ieee_fu_2179</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2179</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_85_round_float32_to_bf16_ieee_fu_2186</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2186</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_88_round_float32_to_bf16_ieee_fu_2193</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2193</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_91_round_float32_to_bf16_ieee_fu_2200</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2200</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_94_round_float32_to_bf16_ieee_fu_2207</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2207</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln99_fu_2813_p2 add_ln106_1_fu_2915_p2 add_ln106_fu_2825_p2 fmul_32ns_32ns_32_3_max_dsp_1_U102 fexp_32ns_32ns_32_8_full_dsp_1_U166 fadd_32ns_32ns_32_4_full_dsp_1_U70 fdiv_32ns_32ns_32_9_no_dsp_1_U134 fmul_32ns_32ns_32_3_max_dsp_1_U103 fexp_32ns_32ns_32_8_full_dsp_1_U167 fadd_32ns_32ns_32_4_full_dsp_1_U71 fdiv_32ns_32ns_32_9_no_dsp_1_U135 fmul_32ns_32ns_32_3_max_dsp_1_U104 fexp_32ns_32ns_32_8_full_dsp_1_U168 fadd_32ns_32ns_32_4_full_dsp_1_U72 fdiv_32ns_32ns_32_9_no_dsp_1_U136 fmul_32ns_32ns_32_3_max_dsp_1_U105 fexp_32ns_32ns_32_8_full_dsp_1_U169 fadd_32ns_32ns_32_4_full_dsp_1_U73 fdiv_32ns_32ns_32_9_no_dsp_1_U137 fmul_32ns_32ns_32_3_max_dsp_1_U106 fexp_32ns_32ns_32_8_full_dsp_1_U170 fadd_32ns_32ns_32_4_full_dsp_1_U74 fdiv_32ns_32ns_32_9_no_dsp_1_U138 fmul_32ns_32ns_32_3_max_dsp_1_U107 fexp_32ns_32ns_32_8_full_dsp_1_U171 fadd_32ns_32ns_32_4_full_dsp_1_U75 fdiv_32ns_32ns_32_9_no_dsp_1_U139 fmul_32ns_32ns_32_3_max_dsp_1_U108 fexp_32ns_32ns_32_8_full_dsp_1_U172 fadd_32ns_32ns_32_4_full_dsp_1_U76 fdiv_32ns_32ns_32_9_no_dsp_1_U140 fmul_32ns_32ns_32_3_max_dsp_1_U109 fexp_32ns_32ns_32_8_full_dsp_1_U173 fadd_32ns_32ns_32_4_full_dsp_1_U77 fdiv_32ns_32ns_32_9_no_dsp_1_U141 fmul_32ns_32ns_32_3_max_dsp_1_U110 fexp_32ns_32ns_32_8_full_dsp_1_U174 fadd_32ns_32ns_32_4_full_dsp_1_U78 fdiv_32ns_32ns_32_9_no_dsp_1_U142 fmul_32ns_32ns_32_3_max_dsp_1_U111 fexp_32ns_32ns_32_8_full_dsp_1_U175 fadd_32ns_32ns_32_4_full_dsp_1_U79 fdiv_32ns_32ns_32_9_no_dsp_1_U143 fmul_32ns_32ns_32_3_max_dsp_1_U112 fexp_32ns_32ns_32_8_full_dsp_1_U176 fadd_32ns_32ns_32_4_full_dsp_1_U80 fdiv_32ns_32ns_32_9_no_dsp_1_U144 fmul_32ns_32ns_32_3_max_dsp_1_U113 fexp_32ns_32ns_32_8_full_dsp_1_U177 fadd_32ns_32ns_32_4_full_dsp_1_U81 fdiv_32ns_32ns_32_9_no_dsp_1_U145 fmul_32ns_32ns_32_3_max_dsp_1_U114 fexp_32ns_32ns_32_8_full_dsp_1_U178 fadd_32ns_32ns_32_4_full_dsp_1_U82 fdiv_32ns_32ns_32_9_no_dsp_1_U146 fmul_32ns_32ns_32_3_max_dsp_1_U115 fexp_32ns_32ns_32_8_full_dsp_1_U179 fadd_32ns_32ns_32_4_full_dsp_1_U83 fdiv_32ns_32ns_32_9_no_dsp_1_U147 fmul_32ns_32ns_32_3_max_dsp_1_U116 fexp_32ns_32ns_32_8_full_dsp_1_U180 fadd_32ns_32ns_32_4_full_dsp_1_U84 fdiv_32ns_32ns_32_9_no_dsp_1_U148 fmul_32ns_32ns_32_3_max_dsp_1_U117 fexp_32ns_32ns_32_8_full_dsp_1_U181 fadd_32ns_32ns_32_4_full_dsp_1_U85 fdiv_32ns_32ns_32_9_no_dsp_1_U149 fmul_32ns_32ns_32_3_max_dsp_1_U118 fexp_32ns_32ns_32_8_full_dsp_1_U182 fadd_32ns_32ns_32_4_full_dsp_1_U86 fdiv_32ns_32ns_32_9_no_dsp_1_U150 fmul_32ns_32ns_32_3_max_dsp_1_U119 fexp_32ns_32ns_32_8_full_dsp_1_U183 fadd_32ns_32ns_32_4_full_dsp_1_U87 fdiv_32ns_32ns_32_9_no_dsp_1_U151 fmul_32ns_32ns_32_3_max_dsp_1_U120 fexp_32ns_32ns_32_8_full_dsp_1_U184 fadd_32ns_32ns_32_4_full_dsp_1_U88 fdiv_32ns_32ns_32_9_no_dsp_1_U152 fmul_32ns_32ns_32_3_max_dsp_1_U121 fexp_32ns_32ns_32_8_full_dsp_1_U185 fadd_32ns_32ns_32_4_full_dsp_1_U89 fdiv_32ns_32ns_32_9_no_dsp_1_U153 fmul_32ns_32ns_32_3_max_dsp_1_U122 fexp_32ns_32ns_32_8_full_dsp_1_U186 fadd_32ns_32ns_32_4_full_dsp_1_U90 fdiv_32ns_32ns_32_9_no_dsp_1_U154 fmul_32ns_32ns_32_3_max_dsp_1_U123 fexp_32ns_32ns_32_8_full_dsp_1_U187 fadd_32ns_32ns_32_4_full_dsp_1_U91 fdiv_32ns_32ns_32_9_no_dsp_1_U155 fmul_32ns_32ns_32_3_max_dsp_1_U124 fexp_32ns_32ns_32_8_full_dsp_1_U188 fadd_32ns_32ns_32_4_full_dsp_1_U92 fdiv_32ns_32ns_32_9_no_dsp_1_U156 fmul_32ns_32ns_32_3_max_dsp_1_U125 fexp_32ns_32ns_32_8_full_dsp_1_U189 fadd_32ns_32ns_32_4_full_dsp_1_U93 fdiv_32ns_32ns_32_9_no_dsp_1_U157 fmul_32ns_32ns_32_3_max_dsp_1_U126 fexp_32ns_32ns_32_8_full_dsp_1_U190 fadd_32ns_32ns_32_4_full_dsp_1_U94 fdiv_32ns_32ns_32_9_no_dsp_1_U158 fmul_32ns_32ns_32_3_max_dsp_1_U127 fexp_32ns_32ns_32_8_full_dsp_1_U191 fadd_32ns_32ns_32_4_full_dsp_1_U95 fdiv_32ns_32ns_32_9_no_dsp_1_U159 fmul_32ns_32ns_32_3_max_dsp_1_U128 fexp_32ns_32ns_32_8_full_dsp_1_U192 fadd_32ns_32ns_32_4_full_dsp_1_U96 fdiv_32ns_32ns_32_9_no_dsp_1_U160 fmul_32ns_32ns_32_3_max_dsp_1_U129 fexp_32ns_32ns_32_8_full_dsp_1_U193 fadd_32ns_32ns_32_4_full_dsp_1_U97 fdiv_32ns_32ns_32_9_no_dsp_1_U161 fmul_32ns_32ns_32_3_max_dsp_1_U130 fexp_32ns_32ns_32_8_full_dsp_1_U194 fadd_32ns_32ns_32_4_full_dsp_1_U98 fdiv_32ns_32ns_32_9_no_dsp_1_U162 fmul_32ns_32ns_32_3_max_dsp_1_U131 fexp_32ns_32ns_32_8_full_dsp_1_U195 fadd_32ns_32ns_32_4_full_dsp_1_U99 fdiv_32ns_32ns_32_9_no_dsp_1_U163 fmul_32ns_32ns_32_3_max_dsp_1_U132 fexp_32ns_32ns_32_8_full_dsp_1_U196 fadd_32ns_32ns_32_4_full_dsp_1_U100 fdiv_32ns_32ns_32_9_no_dsp_1_U164 fmul_32ns_32ns_32_3_max_dsp_1_U133 fexp_32ns_32ns_32_8_full_dsp_1_U197 fadd_32ns_32ns_32_4_full_dsp_1_U101 fdiv_32ns_32ns_32_9_no_dsp_1_U165</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_add_blocks_add_fu_2869</InstName>
                    <ModuleName>activation_accelerator_Pipeline_add_blocks_add</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2869</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2916</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2916</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2922</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2922</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2928</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2928</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2934</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2934</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2940</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2940</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2946</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2946</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2952</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2952</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2958</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2958</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2964</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2964</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2970</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2970</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2976</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2976</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2982</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2982</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2988</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2988</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2994</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2994</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3000</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3000</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3006</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3006</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3012</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3012</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3018</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3018</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3024</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3024</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3030</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3030</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3036</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3036</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3042</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3042</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3048</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3048</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3054</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3054</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3060</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3060</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3066</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3066</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3072</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3072</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3078</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3078</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3084</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3084</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3090</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3090</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3096</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3096</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3102</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3102</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln403_fu_3442_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_multiply_blocks_Multiply_fu_3257</InstName>
                    <ModuleName>activation_accelerator_Pipeline_multiply_blocks_Multiply</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3257</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2916</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2916</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2922</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2922</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2928</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2928</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2934</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2934</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2940</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2940</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2946</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2946</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2952</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2952</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2958</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2958</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2964</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2964</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2970</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2970</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2976</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2976</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2982</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2982</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2988</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2988</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2994</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2994</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3000</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3000</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3006</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3006</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3012</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3012</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3018</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3018</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3024</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3024</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3030</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3030</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3036</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3036</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3042</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3042</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3048</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3048</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3054</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3054</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3060</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3060</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3066</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3066</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3072</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3072</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3078</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3078</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3084</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3084</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3090</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3090</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3096</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3096</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3102</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3102</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln590_fu_3442_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_square_fu_3645</InstName>
                    <ModuleName>square</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3645</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_square_Pipeline_sum_square_fu_392</InstName>
                            <ModuleName>square_Pipeline_sum_square</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>392</ID>
                            <BindInstances>add_ln304_fu_2252_p2 fmul_32ns_32ns_32_3_max_dsp_1_U823 fadd_32ns_32ns_32_4_full_dsp_1_U812 fmul_32ns_32ns_32_3_max_dsp_1_U824 fadd_32ns_32ns_32_4_full_dsp_1_U813 fmul_32ns_32ns_32_3_max_dsp_1_U825 fadd_32ns_32ns_32_4_full_dsp_1_U814 fmul_32ns_32ns_32_3_max_dsp_1_U826 fadd_32ns_32ns_32_4_full_dsp_1_U815 fmul_32ns_32ns_32_3_max_dsp_1_U827 fadd_32ns_32ns_32_4_full_dsp_1_U816 fmul_32ns_32ns_32_3_max_dsp_1_U828 fadd_32ns_32ns_32_4_full_dsp_1_U817 fmul_32ns_32ns_32_3_max_dsp_1_U829 fadd_32ns_32ns_32_4_full_dsp_1_U818 fmul_32ns_32ns_32_3_max_dsp_1_U830 fadd_32ns_32ns_32_4_full_dsp_1_U819 fmul_32ns_32ns_32_3_max_dsp_1_U831 fadd_32ns_32ns_32_4_full_dsp_1_U820 fmul_32ns_32ns_32_3_max_dsp_1_U832 fadd_32ns_32ns_32_4_full_dsp_1_U821 fmul_32ns_32ns_32_3_max_dsp_1_U833 fadd_32ns_32ns_32_4_full_dsp_1_U822 fmul_32ns_32ns_32_3_max_dsp_1_U823 fadd_32ns_32ns_32_4_full_dsp_1_U812 fmul_32ns_32ns_32_3_max_dsp_1_U824 fadd_32ns_32ns_32_4_full_dsp_1_U813 fmul_32ns_32ns_32_3_max_dsp_1_U825 fadd_32ns_32ns_32_4_full_dsp_1_U814 fmul_32ns_32ns_32_3_max_dsp_1_U826 fadd_32ns_32ns_32_4_full_dsp_1_U815 fmul_32ns_32ns_32_3_max_dsp_1_U827 fadd_32ns_32ns_32_4_full_dsp_1_U816 fmul_32ns_32ns_32_3_max_dsp_1_U828 fadd_32ns_32ns_32_4_full_dsp_1_U817 fmul_32ns_32ns_32_3_max_dsp_1_U829 fadd_32ns_32ns_32_4_full_dsp_1_U818 fmul_32ns_32ns_32_3_max_dsp_1_U830 fadd_32ns_32ns_32_4_full_dsp_1_U819 fmul_32ns_32ns_32_3_max_dsp_1_U831 fadd_32ns_32ns_32_4_full_dsp_1_U820 fmul_32ns_32ns_32_3_max_dsp_1_U832 fadd_32ns_32ns_32_4_full_dsp_1_U821 fmul_32ns_32ns_32_3_max_dsp_1_U833 fadd_32ns_32ns_32_4_full_dsp_1_U822 fmul_32ns_32ns_32_3_max_dsp_1_U823 fadd_32ns_32ns_32_4_full_dsp_1_U812 fmul_32ns_32ns_32_3_max_dsp_1_U824 fadd_32ns_32ns_32_4_full_dsp_1_U813 fmul_32ns_32ns_32_3_max_dsp_1_U825 fadd_32ns_32ns_32_4_full_dsp_1_U814 fmul_32ns_32ns_32_3_max_dsp_1_U826 fadd_32ns_32ns_32_4_full_dsp_1_U815 fmul_32ns_32ns_32_3_max_dsp_1_U827 fadd_32ns_32ns_32_4_full_dsp_1_U816 fmul_32ns_32ns_32_3_max_dsp_1_U828 fadd_32ns_32ns_32_4_full_dsp_1_U817 fmul_32ns_32ns_32_3_max_dsp_1_U829 fadd_32ns_32ns_32_4_full_dsp_1_U818 fmul_32ns_32ns_32_3_max_dsp_1_U830 fadd_32ns_32ns_32_4_full_dsp_1_U819 fmul_32ns_32ns_32_3_max_dsp_1_U831 fadd_32ns_32ns_32_4_full_dsp_1_U820 fmul_32ns_32ns_32_3_max_dsp_1_U832 fadd_32ns_32ns_32_4_full_dsp_1_U821 fmul_32ns_32ns_32_3_max_dsp_1_U833 fadd_32ns_32ns_32_4_full_dsp_1_U822 fmul_32ns_32ns_32_3_max_dsp_1_U823 fadd_32ns_32ns_32_4_full_dsp_1_U812 fmul_32ns_32ns_32_3_max_dsp_1_U824 fadd_32ns_32ns_32_4_full_dsp_1_U813 fmul_32ns_32ns_32_3_max_dsp_1_U825 fadd_32ns_32ns_32_4_full_dsp_1_U814 fmul_32ns_32ns_32_3_max_dsp_1_U826 fadd_32ns_32ns_32_4_full_dsp_1_U815 fmul_32ns_32ns_32_3_max_dsp_1_U827 fadd_32ns_32ns_32_4_full_dsp_1_U816 fmul_32ns_32ns_32_3_max_dsp_1_U828 fadd_32ns_32ns_32_4_full_dsp_1_U817 fmul_32ns_32ns_32_3_max_dsp_1_U829 fadd_32ns_32ns_32_4_full_dsp_1_U818 fmul_32ns_32ns_32_3_max_dsp_1_U830 fadd_32ns_32ns_32_4_full_dsp_1_U819 fmul_32ns_32ns_32_3_max_dsp_1_U831 fadd_32ns_32ns_32_4_full_dsp_1_U820 fmul_32ns_32ns_32_3_max_dsp_1_U832 fadd_32ns_32ns_32_4_full_dsp_1_U821 fmul_32ns_32ns_32_3_max_dsp_1_U833 fadd_32ns_32ns_32_4_full_dsp_1_U822 fmul_32ns_32ns_32_3_max_dsp_1_U823 fadd_32ns_32ns_32_4_full_dsp_1_U812 fmul_32ns_32ns_32_3_max_dsp_1_U824 fadd_32ns_32ns_32_4_full_dsp_1_U813 fmul_32ns_32ns_32_3_max_dsp_1_U825 fadd_32ns_32ns_32_4_full_dsp_1_U814 fmul_32ns_32ns_32_3_max_dsp_1_U826 fadd_32ns_32ns_32_4_full_dsp_1_U815 fmul_32ns_32ns_32_3_max_dsp_1_U827 fadd_32ns_32ns_32_4_full_dsp_1_U816 fmul_32ns_32ns_32_3_max_dsp_1_U828 fadd_32ns_32ns_32_4_full_dsp_1_U817 fmul_32ns_32ns_32_3_max_dsp_1_U829 fadd_32ns_32ns_32_4_full_dsp_1_U818 fmul_32ns_32ns_32_3_max_dsp_1_U830 fadd_32ns_32ns_32_4_full_dsp_1_U819 fmul_32ns_32ns_32_3_max_dsp_1_U831 fadd_32ns_32ns_32_4_full_dsp_1_U820 fmul_32ns_32ns_32_3_max_dsp_1_U832 fadd_32ns_32ns_32_4_full_dsp_1_U821 fmul_32ns_32ns_32_3_max_dsp_1_U833 fadd_32ns_32ns_32_4_full_dsp_1_U822 fmul_32ns_32ns_32_3_max_dsp_1_U823 fadd_32ns_32ns_32_4_full_dsp_1_U812 fmul_32ns_32ns_32_3_max_dsp_1_U824 fadd_32ns_32ns_32_4_full_dsp_1_U813 fmul_32ns_32ns_32_3_max_dsp_1_U825 fadd_32ns_32ns_32_4_full_dsp_1_U814 fmul_32ns_32ns_32_3_max_dsp_1_U826 fadd_32ns_32ns_32_4_full_dsp_1_U815 fmul_32ns_32ns_32_3_max_dsp_1_U827 fadd_32ns_32ns_32_4_full_dsp_1_U816 fmul_32ns_32ns_32_3_max_dsp_1_U828 fadd_32ns_32ns_32_4_full_dsp_1_U817 fmul_32ns_32ns_32_3_max_dsp_1_U829 fadd_32ns_32ns_32_4_full_dsp_1_U818 fmul_32ns_32ns_32_3_max_dsp_1_U830 fadd_32ns_32ns_32_4_full_dsp_1_U819 fmul_32ns_32ns_32_3_max_dsp_1_U831 fadd_32ns_32ns_32_4_full_dsp_1_U820</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>fdiv_32ns_32ns_32_9_no_dsp_1_U962 fdiv_32ns_32ns_32_9_no_dsp_1_U963 fdiv_32ns_32ns_32_9_no_dsp_1_U964 fdiv_32ns_32ns_32_9_no_dsp_1_U965 fdiv_32ns_32ns_32_9_no_dsp_1_U966 fdiv_32ns_32ns_32_9_no_dsp_1_U967 fdiv_32ns_32ns_32_9_no_dsp_1_U968 fdiv_32ns_32ns_32_9_no_dsp_1_U969 fdiv_32ns_32ns_32_9_no_dsp_1_U970 fdiv_32ns_32ns_32_9_no_dsp_1_U971 fdiv_32ns_32ns_32_9_no_dsp_1_U972 fdiv_32ns_32ns_32_9_no_dsp_1_U973 fdiv_32ns_32ns_32_9_no_dsp_1_U974 fdiv_32ns_32ns_32_9_no_dsp_1_U975 fdiv_32ns_32ns_32_9_no_dsp_1_U976 fdiv_32ns_32ns_32_9_no_dsp_1_U977 fdiv_32ns_32ns_32_9_no_dsp_1_U978 fdiv_32ns_32ns_32_9_no_dsp_1_U979 fdiv_32ns_32ns_32_9_no_dsp_1_U980 fdiv_32ns_32ns_32_9_no_dsp_1_U981 fdiv_32ns_32ns_32_9_no_dsp_1_U982 fdiv_32ns_32ns_32_9_no_dsp_1_U983 fdiv_32ns_32ns_32_9_no_dsp_1_U984 fdiv_32ns_32ns_32_9_no_dsp_1_U985 fdiv_32ns_32ns_32_9_no_dsp_1_U986 fdiv_32ns_32ns_32_9_no_dsp_1_U987 fdiv_32ns_32ns_32_9_no_dsp_1_U988 fdiv_32ns_32ns_32_9_no_dsp_1_U989 fdiv_32ns_32ns_32_9_no_dsp_1_U990 fdiv_32ns_32ns_32_9_no_dsp_1_U991 fdiv_32ns_32ns_32_9_no_dsp_1_U992 fdiv_32ns_32ns_32_9_no_dsp_1_U993 fdiv_32ns_32ns_32_9_no_dsp_1_U994 fdiv_32ns_32ns_32_9_no_dsp_1_U995 fdiv_32ns_32ns_32_9_no_dsp_1_U996 fdiv_32ns_32ns_32_9_no_dsp_1_U997 fdiv_32ns_32ns_32_9_no_dsp_1_U998 fdiv_32ns_32ns_32_9_no_dsp_1_U999 fdiv_32ns_32ns_32_9_no_dsp_1_U1000 fdiv_32ns_32ns_32_9_no_dsp_1_U1001 fdiv_32ns_32ns_32_9_no_dsp_1_U1002 fdiv_32ns_32ns_32_9_no_dsp_1_U1003 fdiv_32ns_32ns_32_9_no_dsp_1_U1004 fdiv_32ns_32ns_32_9_no_dsp_1_U1005 fdiv_32ns_32ns_32_9_no_dsp_1_U1006 fdiv_32ns_32ns_32_9_no_dsp_1_U1007 fdiv_32ns_32ns_32_9_no_dsp_1_U1008 fdiv_32ns_32ns_32_9_no_dsp_1_U1009 fdiv_32ns_32ns_32_9_no_dsp_1_U1010 fdiv_32ns_32ns_32_9_no_dsp_1_U1011 fdiv_32ns_32ns_32_9_no_dsp_1_U1012 fdiv_32ns_32ns_32_9_no_dsp_1_U1013 fdiv_32ns_32ns_32_9_no_dsp_1_U1014 fdiv_32ns_32ns_32_9_no_dsp_1_U1015 fdiv_32ns_32ns_32_9_no_dsp_1_U1016 fdiv_32ns_32ns_32_9_no_dsp_1_U1017 fdiv_32ns_32ns_32_9_no_dsp_1_U1018 fdiv_32ns_32ns_32_9_no_dsp_1_U1019 fdiv_32ns_32ns_32_9_no_dsp_1_U1020 fdiv_32ns_32ns_32_9_no_dsp_1_U1021 fdiv_32ns_32ns_32_9_no_dsp_1_U1022 fdiv_32ns_32ns_32_9_no_dsp_1_U1023 fdiv_32ns_32ns_32_9_no_dsp_1_U1024 fdiv_32ns_32ns_32_9_no_dsp_1_U1025</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_max_step_loop_softmax_fu_3777</InstName>
                    <ModuleName>activation_accelerator_Pipeline_max_step_loop_softmax</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3777</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_fmaxf_fu_1832</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1832</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_fmaxf_fu_1838</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1838</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_fmaxf_fu_1844</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1844</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_fmaxf_fu_1850</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1850</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_fmaxf_fu_1856</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1856</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_fmaxf_fu_1862</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1862</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_fmaxf_fu_1868</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1868</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_fmaxf_fu_1874</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1874</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_fmaxf_fu_1880</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1880</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_fmaxf_fu_1886</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1886</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_fmaxf_fu_1892</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1892</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_fmaxf_fu_1898</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1898</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_fmaxf_fu_1904</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1904</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_fmaxf_fu_1910</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1910</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_fmaxf_fu_1916</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1916</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_fmaxf_fu_1922</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1922</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_fmaxf_fu_1928</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1928</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_fmaxf_fu_1934</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1934</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_fmaxf_fu_1940</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1940</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_fmaxf_fu_1946</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1946</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_fmaxf_fu_1952</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1952</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_fmaxf_fu_1958</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1958</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_fmaxf_fu_1964</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1964</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_fmaxf_fu_1970</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1970</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_fmaxf_fu_1976</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1976</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_fmaxf_fu_1982</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1982</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_fmaxf_fu_1988</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1988</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_fmaxf_fu_1994</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1994</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_fmaxf_fu_2000</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2000</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_fmaxf_fu_2006</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2006</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_fmaxf_fu_2012</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2012</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_fmaxf_fu_2018</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2018</ID>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln464_fu_2358_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_stage_2_store_fu_3973</InstName>
                    <ModuleName>activation_accelerator_Pipeline_stage_2_store</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3973</ID>
                    <BindInstances>add_ln703_fu_1086_p2 add_ln703_1_fu_1095_p2 add_ln704_fu_1196_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3_fu_4108</InstName>
                    <ModuleName>activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4108</ID>
                    <BindInstances>add_ln232_fu_1852_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_normalize_blocks_rms_norm3_fu_4240</InstName>
                    <ModuleName>activation_accelerator_Pipeline_normalize_blocks_rms_norm3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4240</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2470</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2470</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2476</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2476</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2482</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2482</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2488</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2488</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2494</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2494</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2500</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2500</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2506</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2506</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2512</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2512</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2518</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2518</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2524</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2524</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2530</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2530</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2536</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2536</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2542</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2542</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2548</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2548</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2554</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2554</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2560</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2560</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2566</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2566</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2572</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2572</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2578</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2578</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2584</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2584</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2590</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2590</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2596</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2596</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2602</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2602</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2608</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2608</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2614</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2614</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2620</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2620</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2626</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2626</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2632</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2632</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2638</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2638</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2644</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2644</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2650</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2650</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2656</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2656</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln240_fu_2996_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_mean_blocks_layer_norm3_fu_4564</InstName>
                    <ModuleName>activation_accelerator_Pipeline_mean_blocks_layer_norm3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4564</ID>
                    <BindInstances>add_ln289_fu_2208_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_std_blocks_layer_norm3_fu_4760</InstName>
                    <ModuleName>activation_accelerator_Pipeline_std_blocks_layer_norm3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4760</ID>
                    <BindInstances>add_ln310_fu_2375_p2 faddfsub_32ns_32ns_32_4_no_dsp_1_U1585 faddfsub_32ns_32ns_32_4_no_dsp_1_U1585</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_normalize_blocks_layer_norm3_fu_4956</InstName>
                    <ModuleName>activation_accelerator_Pipeline_normalize_blocks_layer_norm3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4956</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2982</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2982</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2988</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2988</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2994</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2994</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3000</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3000</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3006</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3006</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3012</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3012</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3018</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3018</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3024</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3024</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3030</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3030</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3036</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3036</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3042</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3042</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3048</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3048</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3054</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3054</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3060</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3060</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3066</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3066</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3072</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3072</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3078</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3078</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3084</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3084</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3090</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3090</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3096</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3096</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3102</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3102</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3108</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3108</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3114</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3114</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3120</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3120</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3126</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3126</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3132</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3132</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3138</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3138</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3144</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3144</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3150</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3150</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3156</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3156</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3162</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3162</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3168</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3168</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln318_fu_3636_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_exp_and_bucket_softmax_fu_5344</InstName>
                    <ModuleName>activation_accelerator_Pipeline_exp_and_bucket_softmax</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5344</ID>
                    <BindInstances>add_ln486_fu_2823_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_softmax_final_fu_5604</InstName>
                    <ModuleName>activation_accelerator_Pipeline_softmax_final</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5604</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2984</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2984</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2990</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2990</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_2996</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2996</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3002</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3002</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3008</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3008</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3014</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3014</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3020</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3020</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3026</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3026</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3032</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3032</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3038</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3038</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3044</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3044</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3050</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3050</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3056</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3056</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3062</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3062</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3068</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3068</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3074</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3074</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3080</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3080</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3086</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3086</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3092</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3092</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3098</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3098</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3104</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3104</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3110</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3110</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3116</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3116</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3122</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3122</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3128</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3128</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3134</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3134</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3140</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3140</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3146</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3146</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3152</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3152</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3158</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3158</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3164</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3164</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_3170</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3170</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln502_fu_3798_p2 fexp_32ns_32ns_32_8_full_dsp_1_U2533 fexp_32ns_32ns_32_8_full_dsp_1_U2534 fexp_32ns_32ns_32_8_full_dsp_1_U2535 fexp_32ns_32ns_32_8_full_dsp_1_U2536 fexp_32ns_32ns_32_8_full_dsp_1_U2537 fexp_32ns_32ns_32_8_full_dsp_1_U2538 fexp_32ns_32ns_32_8_full_dsp_1_U2539 fexp_32ns_32ns_32_8_full_dsp_1_U2540 fexp_32ns_32ns_32_8_full_dsp_1_U2541 fexp_32ns_32ns_32_8_full_dsp_1_U2542 fexp_32ns_32ns_32_8_full_dsp_1_U2543 fexp_32ns_32ns_32_8_full_dsp_1_U2544 fexp_32ns_32ns_32_8_full_dsp_1_U2545 fexp_32ns_32ns_32_8_full_dsp_1_U2546 fexp_32ns_32ns_32_8_full_dsp_1_U2547 fexp_32ns_32ns_32_8_full_dsp_1_U2548 fexp_32ns_32ns_32_8_full_dsp_1_U2549 fexp_32ns_32ns_32_8_full_dsp_1_U2550 fexp_32ns_32ns_32_8_full_dsp_1_U2551 fexp_32ns_32ns_32_8_full_dsp_1_U2552 fexp_32ns_32ns_32_8_full_dsp_1_U2553 fexp_32ns_32ns_32_8_full_dsp_1_U2533 fexp_32ns_32ns_32_8_full_dsp_1_U2534 fexp_32ns_32ns_32_8_full_dsp_1_U2535 fexp_32ns_32ns_32_8_full_dsp_1_U2536 fexp_32ns_32ns_32_8_full_dsp_1_U2537 fexp_32ns_32ns_32_8_full_dsp_1_U2538 fexp_32ns_32ns_32_8_full_dsp_1_U2539 fexp_32ns_32ns_32_8_full_dsp_1_U2540 fexp_32ns_32ns_32_8_full_dsp_1_U2541 fexp_32ns_32ns_32_8_full_dsp_1_U2542 fexp_32ns_32ns_32_8_full_dsp_1_U2543 fexp_32ns_32ns_32_8_full_dsp_1_U2544 fexp_32ns_32ns_32_8_full_dsp_1_U2545 fexp_32ns_32ns_32_8_full_dsp_1_U2546 fexp_32ns_32ns_32_8_full_dsp_1_U2547 fexp_32ns_32ns_32_8_full_dsp_1_U2548 fexp_32ns_32ns_32_8_full_dsp_1_U2549 fexp_32ns_32ns_32_8_full_dsp_1_U2550 fexp_32ns_32ns_32_8_full_dsp_1_U2551 fexp_32ns_32ns_32_8_full_dsp_1_U2552 fexp_32ns_32ns_32_8_full_dsp_1_U2553</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_stage_0_load0_fu_5992</InstName>
                    <ModuleName>activation_accelerator_Pipeline_stage_0_load0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5992</ID>
                    <BindInstances>add_ln659_fu_1205_p2 add_ln660_fu_1219_p2 add_ln659_1_fu_1314_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_stage_0_load1_fu_6127</InstName>
                    <ModuleName>activation_accelerator_Pipeline_stage_0_load1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6127</ID>
                    <BindInstances>add_ln663_fu_1205_p2 add_ln664_fu_1219_p2 add_ln663_1_fu_1314_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>fdiv_32ns_32ns_32_9_no_dsp_1_U2942 fdiv_32ns_32ns_32_9_no_dsp_1_U2943 fdiv_32ns_32ns_32_9_no_dsp_1_U2944 fdiv_32ns_32ns_32_9_no_dsp_1_U2945 fdiv_32ns_32ns_32_9_no_dsp_1_U2946 fdiv_32ns_32ns_32_9_no_dsp_1_U2947 fdiv_32ns_32ns_32_9_no_dsp_1_U2948 fdiv_32ns_32ns_32_9_no_dsp_1_U2949 fdiv_32ns_32ns_32_9_no_dsp_1_U2950 fdiv_32ns_32ns_32_9_no_dsp_1_U2951 fdiv_32ns_32ns_32_9_no_dsp_1_U2952 fdiv_32ns_32ns_32_9_no_dsp_1_U2953 fdiv_32ns_32ns_32_9_no_dsp_1_U2954 fdiv_32ns_32ns_32_9_no_dsp_1_U2955 fdiv_32ns_32ns_32_9_no_dsp_1_U2956 fdiv_32ns_32ns_32_9_no_dsp_1_U2957 fdiv_32ns_32ns_32_9_no_dsp_1_U2958 fdiv_32ns_32ns_32_9_no_dsp_1_U2959 fdiv_32ns_32ns_32_9_no_dsp_1_U2960 fdiv_32ns_32ns_32_9_no_dsp_1_U2961 fdiv_32ns_32ns_32_9_no_dsp_1_U2962 fdiv_32ns_32ns_32_9_no_dsp_1_U2963 fdiv_32ns_32ns_32_9_no_dsp_1_U2964 fdiv_32ns_32ns_32_9_no_dsp_1_U2965 fdiv_32ns_32ns_32_9_no_dsp_1_U2966 fdiv_32ns_32ns_32_9_no_dsp_1_U2967 fdiv_32ns_32ns_32_9_no_dsp_1_U2968 fdiv_32ns_32ns_32_9_no_dsp_1_U2969 fdiv_32ns_32ns_32_9_no_dsp_1_U2970 fdiv_32ns_32ns_32_9_no_dsp_1_U2971 fdiv_32ns_32ns_32_9_no_dsp_1_U2972 fdiv_32ns_32ns_32_9_no_dsp_1_U2973 fdiv_32ns_32ns_32_9_no_dsp_1_U2942 fdiv_32ns_32ns_32_9_no_dsp_1_U2943 fdiv_32ns_32ns_32_9_no_dsp_1_U2944 fdiv_32ns_32ns_32_9_no_dsp_1_U2945 fdiv_32ns_32ns_32_9_no_dsp_1_U2946 fdiv_32ns_32ns_32_9_no_dsp_1_U2947 fdiv_32ns_32ns_32_9_no_dsp_1_U2948 fdiv_32ns_32ns_32_9_no_dsp_1_U2949 fdiv_32ns_32ns_32_9_no_dsp_1_U2950 fdiv_32ns_32ns_32_9_no_dsp_1_U2951 fdiv_32ns_32ns_32_9_no_dsp_1_U2952 fdiv_32ns_32ns_32_9_no_dsp_1_U2953 fdiv_32ns_32ns_32_9_no_dsp_1_U2954 fdiv_32ns_32ns_32_9_no_dsp_1_U2955 fdiv_32ns_32ns_32_9_no_dsp_1_U2956 fdiv_32ns_32ns_32_9_no_dsp_1_U2957 fdiv_32ns_32ns_32_9_no_dsp_1_U2958 fdiv_32ns_32ns_32_9_no_dsp_1_U2959 fdiv_32ns_32ns_32_9_no_dsp_1_U2960 fdiv_32ns_32ns_32_9_no_dsp_1_U2961 fdiv_32ns_32ns_32_9_no_dsp_1_U2962 fdiv_32ns_32ns_32_9_no_dsp_1_U2963 fdiv_32ns_32ns_32_9_no_dsp_1_U2964 fdiv_32ns_32ns_32_9_no_dsp_1_U2965 fdiv_32ns_32ns_32_9_no_dsp_1_U2966 fdiv_32ns_32ns_32_9_no_dsp_1_U2967 fdiv_32ns_32ns_32_9_no_dsp_1_U2968 fdiv_32ns_32ns_32_9_no_dsp_1_U2969 fdiv_32ns_32ns_32_9_no_dsp_1_U2970 fdiv_32ns_32ns_32_9_no_dsp_1_U2971 fdiv_32ns_32ns_32_9_no_dsp_1_U2972 fdiv_32ns_32ns_32_9_no_dsp_1_U2973 fdiv_32ns_32ns_32_9_no_dsp_1_U2942 fdiv_32ns_32ns_32_9_no_dsp_1_U2943 fdiv_32ns_32ns_32_9_no_dsp_1_U2944 fdiv_32ns_32ns_32_9_no_dsp_1_U2945 fdiv_32ns_32ns_32_9_no_dsp_1_U2946 fdiv_32ns_32ns_32_9_no_dsp_1_U2947 fdiv_32ns_32ns_32_9_no_dsp_1_U2948 fdiv_32ns_32ns_32_9_no_dsp_1_U2949 fdiv_32ns_32ns_32_9_no_dsp_1_U2950 fdiv_32ns_32ns_32_9_no_dsp_1_U2951 fdiv_32ns_32ns_32_9_no_dsp_1_U2952 fdiv_32ns_32ns_32_9_no_dsp_1_U2953 fdiv_32ns_32ns_32_9_no_dsp_1_U2954 fdiv_32ns_32ns_32_9_no_dsp_1_U2955 fdiv_32ns_32ns_32_9_no_dsp_1_U2956 fdiv_32ns_32ns_32_9_no_dsp_1_U2957 fdiv_32ns_32ns_32_9_no_dsp_1_U2958 fdiv_32ns_32ns_32_9_no_dsp_1_U2959 fdiv_32ns_32ns_32_9_no_dsp_1_U2960 fdiv_32ns_32ns_32_9_no_dsp_1_U2961 fdiv_32ns_32ns_32_9_no_dsp_1_U2962 fdiv_32ns_32ns_32_9_no_dsp_1_U2963 fdiv_32ns_32ns_32_9_no_dsp_1_U2964 fdiv_32ns_32ns_32_9_no_dsp_1_U2965 fdiv_32ns_32ns_32_9_no_dsp_1_U2966 fdiv_32ns_32ns_32_9_no_dsp_1_U2967 fdiv_32ns_32ns_32_9_no_dsp_1_U2968 fdiv_32ns_32ns_32_9_no_dsp_1_U2969 fdiv_32ns_32ns_32_9_no_dsp_1_U2970 fdiv_32ns_32ns_32_9_no_dsp_1_U2971 fdiv_32ns_32ns_32_9_no_dsp_1_U2972 fdiv_32ns_32ns_32_9_no_dsp_1_U2973 fdiv_32ns_32ns_32_9_no_dsp_1_U2942 fdiv_32ns_32ns_32_9_no_dsp_1_U2943 fdiv_32ns_32ns_32_9_no_dsp_1_U2944 fdiv_32ns_32ns_32_9_no_dsp_1_U2945 fdiv_32ns_32ns_32_9_no_dsp_1_U2946 fdiv_32ns_32ns_32_9_no_dsp_1_U2947 fdiv_32ns_32ns_32_9_no_dsp_1_U2948 fdiv_32ns_32ns_32_9_no_dsp_1_U2949 fdiv_32ns_32ns_32_9_no_dsp_1_U2950 fdiv_32ns_32ns_32_9_no_dsp_1_U2951 fdiv_32ns_32ns_32_9_no_dsp_1_U2952 fdiv_32ns_32ns_32_9_no_dsp_1_U2953 fdiv_32ns_32ns_32_9_no_dsp_1_U2954 fdiv_32ns_32ns_32_9_no_dsp_1_U2955 fdiv_32ns_32ns_32_9_no_dsp_1_U2956 fdiv_32ns_32ns_32_9_no_dsp_1_U2957 fdiv_32ns_32ns_32_9_no_dsp_1_U2958 fdiv_32ns_32ns_32_9_no_dsp_1_U2959 fdiv_32ns_32ns_32_9_no_dsp_1_U2960 fdiv_32ns_32ns_32_9_no_dsp_1_U2961 fdiv_32ns_32ns_32_9_no_dsp_1_U2962 fdiv_32ns_32ns_32_9_no_dsp_1_U2963 fdiv_32ns_32ns_32_9_no_dsp_1_U2964 fdiv_32ns_32ns_32_9_no_dsp_1_U2965 fdiv_32ns_32ns_32_9_no_dsp_1_U2966 fdiv_32ns_32ns_32_9_no_dsp_1_U2967 fdiv_32ns_32ns_32_9_no_dsp_1_U2968 fdiv_32ns_32ns_32_9_no_dsp_1_U2969 fdiv_32ns_32ns_32_9_no_dsp_1_U2970 fdiv_32ns_32ns_32_9_no_dsp_1_U2971 fdiv_32ns_32ns_32_9_no_dsp_1_U2972 fdiv_32ns_32ns_32_9_no_dsp_1_U2973 activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_10_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_11_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_12_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_13_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_14_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_15_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_16_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_17_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_18_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_19_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_20_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_21_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_22_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_23_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_24_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_25_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_26_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_27_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_28_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_29_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_30_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_31_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_32_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_33_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_34_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_35_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_36_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_37_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_38_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_39_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_40_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_41_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_42_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_43_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_44_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_45_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_46_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_47_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_48_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_49_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_50_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_51_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_52_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_53_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_54_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_55_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_56_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_57_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_58_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_59_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_60_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_61_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_62_U p_ZZ22activation_acceleratorPtS_S_iiE4buf0_63_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_10_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_11_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_12_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_13_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_14_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_15_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_16_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_17_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_18_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_19_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_20_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_21_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_22_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_23_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_24_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_25_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_26_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_27_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_28_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_29_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_30_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_31_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_32_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_33_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_34_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_35_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_36_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_37_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_38_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_39_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_40_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_41_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_42_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_43_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_44_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_45_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_46_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_47_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_48_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_49_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_50_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_51_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_52_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_53_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_54_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_55_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_56_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_57_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_58_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_59_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_60_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_61_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_62_U p_ZZ22activation_acceleratorPtS_S_iiE4buf1_63_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>activation_accelerator_Pipeline_stage_2_store</Name>
            <Loops>
                <stage_2_store/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49155</Best-caseLatency>
                    <Average-caseLatency>49155</Average-caseLatency>
                    <Worst-caseLatency>49155</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.492 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.492 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.492 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49155</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <stage_2_store>
                        <Name>stage_2_store</Name>
                        <Slack>7.30</Slack>
                        <TripCount>49152</TripCount>
                        <Latency>49153</Latency>
                        <AbsoluteTimeLatency>0.492 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </stage_2_store>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>86</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>477</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage_2_store" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_fu_1086_p2" SOURCE="activation_accelerator.cpp:703" URAM="0" VARIABLE="add_ln703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage_2_store" OPTYPE="add" PRAGMA="" RTLNAME="add_ln703_1_fu_1095_p2" SOURCE="activation_accelerator.cpp:703" URAM="0" VARIABLE="add_ln703_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage_2_store" OPTYPE="add" PRAGMA="" RTLNAME="add_ln704_fu_1196_p2" SOURCE="activation_accelerator.cpp:704" URAM="0" VARIABLE="add_ln704"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>round_float32_to_bf16_ieee</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>4.015</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>0</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>201</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="rounded_fu_202_p2" SOURCE="activation_accelerator.cpp:58" URAM="0" VARIABLE="rounded"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_226_p2" SOURCE="activation_accelerator.cpp:62" URAM="0" VARIABLE="add_ln62"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>float_sige</Name>
            <Loops>
                <sige_blocks/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.057</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1563</Best-caseLatency>
                    <Average-caseLatency>1563</Average-caseLatency>
                    <Worst-caseLatency>1563</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.630 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.630 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.630 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1563</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sige_blocks>
                        <Name>sige_blocks</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1536</TripCount>
                        <Latency>1561</Latency>
                        <AbsoluteTimeLatency>15.610 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>27</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>tmp_2_round_float32_to_bf16_ieee_fu_1990</Instance>
                            <Instance>tmp_5_round_float32_to_bf16_ieee_fu_1997</Instance>
                            <Instance>tmp_8_round_float32_to_bf16_ieee_fu_2004</Instance>
                            <Instance>tmp_10_round_float32_to_bf16_ieee_fu_2011</Instance>
                            <Instance>tmp_13_round_float32_to_bf16_ieee_fu_2018</Instance>
                            <Instance>tmp_16_round_float32_to_bf16_ieee_fu_2025</Instance>
                            <Instance>tmp_19_round_float32_to_bf16_ieee_fu_2032</Instance>
                            <Instance>tmp_22_round_float32_to_bf16_ieee_fu_2039</Instance>
                            <Instance>tmp_25_round_float32_to_bf16_ieee_fu_2046</Instance>
                            <Instance>tmp_28_round_float32_to_bf16_ieee_fu_2053</Instance>
                            <Instance>tmp_31_round_float32_to_bf16_ieee_fu_2060</Instance>
                            <Instance>tmp_34_round_float32_to_bf16_ieee_fu_2067</Instance>
                            <Instance>tmp_37_round_float32_to_bf16_ieee_fu_2074</Instance>
                            <Instance>tmp_40_round_float32_to_bf16_ieee_fu_2081</Instance>
                            <Instance>tmp_43_round_float32_to_bf16_ieee_fu_2088</Instance>
                            <Instance>tmp_46_round_float32_to_bf16_ieee_fu_2095</Instance>
                            <Instance>tmp_49_round_float32_to_bf16_ieee_fu_2102</Instance>
                            <Instance>tmp_52_round_float32_to_bf16_ieee_fu_2109</Instance>
                            <Instance>tmp_55_round_float32_to_bf16_ieee_fu_2116</Instance>
                            <Instance>tmp_58_round_float32_to_bf16_ieee_fu_2123</Instance>
                            <Instance>tmp_61_round_float32_to_bf16_ieee_fu_2130</Instance>
                            <Instance>tmp_64_round_float32_to_bf16_ieee_fu_2137</Instance>
                            <Instance>tmp_67_round_float32_to_bf16_ieee_fu_2144</Instance>
                            <Instance>tmp_70_round_float32_to_bf16_ieee_fu_2151</Instance>
                            <Instance>tmp_73_round_float32_to_bf16_ieee_fu_2158</Instance>
                            <Instance>tmp_76_round_float32_to_bf16_ieee_fu_2165</Instance>
                            <Instance>tmp_79_round_float32_to_bf16_ieee_fu_2172</Instance>
                            <Instance>tmp_82_round_float32_to_bf16_ieee_fu_2179</Instance>
                            <Instance>tmp_85_round_float32_to_bf16_ieee_fu_2186</Instance>
                            <Instance>tmp_88_round_float32_to_bf16_ieee_fu_2193</Instance>
                            <Instance>tmp_91_round_float32_to_bf16_ieee_fu_2200</Instance>
                            <Instance>tmp_94_round_float32_to_bf16_ieee_fu_2207</Instance>
                        </InstanceList>
                    </sige_blocks>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>384</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>30</UTIL_DSP>
                    <FF>29122</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>12</UTIL_FF>
                    <LUT>49136</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>41</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sige_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_2813_p2" SOURCE="activation_accelerator.cpp:99" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sige_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_1_fu_2915_p2" SOURCE="activation_accelerator.cpp:106" URAM="0" VARIABLE="add_ln106_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sige_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_2825_p2" SOURCE="activation_accelerator.cpp:106" URAM="0" VARIABLE="add_ln106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U102" SOURCE="activation_accelerator.cpp:109" URAM="0" VARIABLE="sig"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U166" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U70" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="add7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U134" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="xtrue"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U103" SOURCE="activation_accelerator.cpp:109" URAM="0" VARIABLE="sig_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U167" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U71" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="add7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U135" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="xtrue_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U104" SOURCE="activation_accelerator.cpp:109" URAM="0" VARIABLE="sig_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U168" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U72" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="add7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U136" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="xtrue_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U105" SOURCE="activation_accelerator.cpp:109" URAM="0" VARIABLE="sig_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U169" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U73" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="add7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U137" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="xtrue_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U106" SOURCE="activation_accelerator.cpp:109" URAM="0" VARIABLE="sig_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U170" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U74" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="add7_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U138" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="xtrue_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U107" SOURCE="activation_accelerator.cpp:109" URAM="0" VARIABLE="sig_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U171" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U75" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="add7_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U139" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="xtrue_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U108" SOURCE="activation_accelerator.cpp:109" URAM="0" VARIABLE="sig_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U172" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U76" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="add7_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U140" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="xtrue_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U109" SOURCE="activation_accelerator.cpp:109" URAM="0" VARIABLE="sig_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U173" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U77" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="add7_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U141" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="xtrue_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U110" SOURCE="activation_accelerator.cpp:109" URAM="0" VARIABLE="sig_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U174" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U78" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="add7_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U142" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="xtrue_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U111" SOURCE="activation_accelerator.cpp:109" URAM="0" VARIABLE="sig_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U175" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U79" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="add7_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U143" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="xtrue_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U112" SOURCE="activation_accelerator.cpp:109" URAM="0" VARIABLE="sig_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U176" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U80" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="add7_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U144" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="xtrue_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U113" SOURCE="activation_accelerator.cpp:109" URAM="0" VARIABLE="sig_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U177" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U81" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="add7_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U145" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="xtrue_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U114" SOURCE="activation_accelerator.cpp:109" URAM="0" VARIABLE="sig_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U178" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U82" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="add7_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U146" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="xtrue_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U115" SOURCE="activation_accelerator.cpp:109" URAM="0" VARIABLE="sig_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U179" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U83" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="add7_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U147" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="xtrue_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U116" SOURCE="activation_accelerator.cpp:109" URAM="0" VARIABLE="sig_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U180" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U84" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="add7_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U148" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="xtrue_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U117" SOURCE="activation_accelerator.cpp:109" URAM="0" VARIABLE="sig_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U181" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U85" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="add7_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U149" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="xtrue_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U118" SOURCE="activation_accelerator.cpp:109" URAM="0" VARIABLE="sig_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U182" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U86" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="add7_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U150" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="xtrue_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U119" SOURCE="activation_accelerator.cpp:109" URAM="0" VARIABLE="sig_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U183" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U87" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="add7_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U151" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="xtrue_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U120" SOURCE="activation_accelerator.cpp:109" URAM="0" VARIABLE="sig_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U184" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U88" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="add7_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U152" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="xtrue_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U121" SOURCE="activation_accelerator.cpp:109" URAM="0" VARIABLE="sig_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U185" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U89" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="add7_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U153" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="xtrue_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U122" SOURCE="activation_accelerator.cpp:109" URAM="0" VARIABLE="sig_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U186" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U90" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="add7_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U154" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="xtrue_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U123" SOURCE="activation_accelerator.cpp:109" URAM="0" VARIABLE="sig_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U187" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U91" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="add7_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U155" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="xtrue_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U124" SOURCE="activation_accelerator.cpp:109" URAM="0" VARIABLE="sig_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U188" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U92" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="add7_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U156" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="xtrue_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U125" SOURCE="activation_accelerator.cpp:109" URAM="0" VARIABLE="sig_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U189" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U93" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="add7_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U157" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="xtrue_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U126" SOURCE="activation_accelerator.cpp:109" URAM="0" VARIABLE="sig_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U190" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U94" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="add7_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U158" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="xtrue_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U127" SOURCE="activation_accelerator.cpp:109" URAM="0" VARIABLE="sig_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U191" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U95" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="add7_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U159" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="xtrue_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U128" SOURCE="activation_accelerator.cpp:109" URAM="0" VARIABLE="sig_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U192" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U96" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="add7_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U160" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="xtrue_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U129" SOURCE="activation_accelerator.cpp:109" URAM="0" VARIABLE="sig_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U193" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U97" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="add7_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U161" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="xtrue_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U130" SOURCE="activation_accelerator.cpp:109" URAM="0" VARIABLE="sig_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U194" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U98" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="add7_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U162" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="xtrue_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U131" SOURCE="activation_accelerator.cpp:109" URAM="0" VARIABLE="sig_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U195" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U99" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="add7_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U163" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="xtrue_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U132" SOURCE="activation_accelerator.cpp:109" URAM="0" VARIABLE="sig_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U196" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U100" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="add7_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U164" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="xtrue_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U133" SOURCE="activation_accelerator.cpp:109" URAM="0" VARIABLE="sig_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U197" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U101" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="add7_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U165" SOURCE="activation_accelerator.cpp:111" URAM="0" VARIABLE="xtrue_31"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_add_blocks_add</Name>
            <Loops>
                <add_blocks_add/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.437</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1543</Best-caseLatency>
                    <Average-caseLatency>1543</Average-caseLatency>
                    <Worst-caseLatency>1543</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.430 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.430 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.430 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1543</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <add_blocks_add>
                        <Name>add_blocks_add</Name>
                        <Slack>7.30</Slack>
                        <TripCount>768</TripCount>
                        <Latency>1541</Latency>
                        <AbsoluteTimeLatency>15.410 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2916</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2922</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2928</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2934</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2940</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2946</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2952</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2958</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2964</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2970</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2976</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2982</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2988</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2994</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3000</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3006</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3012</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3018</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3024</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3030</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3036</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3042</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3048</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3054</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3060</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3066</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3072</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3078</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3084</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3090</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3096</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3102</Instance>
                        </InstanceList>
                    </add_blocks_add>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3166</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1017</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="add_blocks_add" OPTYPE="add" PRAGMA="" RTLNAME="add_ln403_fu_3442_p2" SOURCE="activation_accelerator.cpp:403" URAM="0" VARIABLE="add_ln403"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_multiply_blocks_Multiply</Name>
            <Loops>
                <multiply_blocks_Multiply/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1542</Best-caseLatency>
                    <Average-caseLatency>1542</Average-caseLatency>
                    <Worst-caseLatency>1542</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.420 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.420 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.420 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1542</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <multiply_blocks_Multiply>
                        <Name>multiply_blocks_Multiply</Name>
                        <Slack>7.30</Slack>
                        <TripCount>768</TripCount>
                        <Latency>1540</Latency>
                        <AbsoluteTimeLatency>15.400 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2916</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2922</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2928</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2934</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2940</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2946</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2952</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2958</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2964</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2970</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2976</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2982</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2988</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2994</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3000</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3006</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3012</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3018</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3024</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3030</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3036</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3042</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3048</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3054</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3060</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3066</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3072</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3078</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3084</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3090</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3096</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3102</Instance>
                        </InstanceList>
                    </multiply_blocks_Multiply>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3167</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>7476</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="multiply_blocks_Multiply" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_fu_3442_p2" SOURCE="activation_accelerator.cpp:590" URAM="0" VARIABLE="add_ln590"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>square_Pipeline_sum_square</Name>
            <Loops>
                <sum_square/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.390</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4617</Best-caseLatency>
                    <Average-caseLatency>4617</Average-caseLatency>
                    <Worst-caseLatency>4617</Worst-caseLatency>
                    <Best-caseRealTimeLatency>46.170 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>46.170 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>46.170 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4617</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sum_square>
                        <Name>sum_square</Name>
                        <Slack>7.30</Slack>
                        <TripCount>768</TripCount>
                        <Latency>4615</Latency>
                        <AbsoluteTimeLatency>46.150 us</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </sum_square>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>55</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>9048</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>6125</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_square" OPTYPE="add" PRAGMA="" RTLNAME="add_ln304_fu_2252_p2" SOURCE="./bf16_accl.h:304" URAM="0" VARIABLE="add_ln304"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U823" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U812" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U824" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U813" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U825" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U814" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U826" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U815" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U827" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U816" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U828" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U817" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U829" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U818" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U830" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U819" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U831" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U820" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U832" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U821" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U833" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U822" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U823" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U812" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U824" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U813" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U825" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U814" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U826" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U815" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U827" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U816" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U828" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U817" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U829" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U818" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U830" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U819" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U831" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U820" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U832" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U821" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U833" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U822" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U823" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U812" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U824" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U813" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U825" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U814" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U826" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U815" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U827" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U816" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U828" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U817" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U829" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U818" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U830" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U819" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U831" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U820" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U832" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U821" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U833" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U822" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U823" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U812" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U824" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U813" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U825" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U814" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U826" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U815" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U827" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U816" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U828" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U817" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U829" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U818" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U830" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U819" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U831" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U820" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U832" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U821" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U833" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U822" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U823" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U812" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U824" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U813" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U825" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U814" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U826" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U815" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U827" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U816" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U828" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U817" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U829" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U818" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U830" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U819" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U831" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U820" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U832" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U821" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U833" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U822" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U823" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U812" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U824" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U813" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U825" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U814" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U826" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U815" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U827" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U816" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U828" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U817" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U829" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U818" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U830" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U819" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_square" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U831" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="mul5_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U820" SOURCE="./bf16_accl.h:312" URAM="0" VARIABLE="add8_62"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>square</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.390</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4627</Best-caseLatency>
                    <Average-caseLatency>4627</Average-caseLatency>
                    <Worst-caseLatency>4627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>46.270 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>46.270 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>46.270 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>55</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>11108</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>6766</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U962" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U963" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U964" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U965" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U966" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U967" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U968" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U969" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U970" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U971" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U972" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U973" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U974" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U975" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U976" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U977" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U978" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U979" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U980" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U981" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U982" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U983" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U984" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U985" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U986" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U987" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U988" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U989" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U990" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U991" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U992" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U993" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U994" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U995" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U996" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U997" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U998" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U999" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1000" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1001" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1002" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1003" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1004" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1005" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1006" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1007" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1008" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1009" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1010" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1011" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1012" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1013" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1014" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1015" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1016" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1017" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1018" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1019" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1020" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1021" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1022" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1023" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1024" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1025" SOURCE="./bf16_accl.h:318" URAM="0" VARIABLE="y_sum_sq_62"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3</Name>
            <Loops>
                <rms_calculate_loop_rms_norm3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.291</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>76</Best-caseLatency>
                    <Average-caseLatency>76</Average-caseLatency>
                    <Worst-caseLatency>76</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.760 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.760 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.760 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>76</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <rms_calculate_loop_rms_norm3>
                        <Name>rms_calculate_loop_rms_norm3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>74</Latency>
                        <AbsoluteTimeLatency>0.740 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </rms_calculate_loop_rms_norm3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2245</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>976</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="rms_calculate_loop_rms_norm3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_fu_1852_p2" SOURCE="activation_accelerator.cpp:232" URAM="0" VARIABLE="add_ln232"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_normalize_blocks_rms_norm3</Name>
            <Loops>
                <normalize_blocks_rms_norm3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.057</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1548</Best-caseLatency>
                    <Average-caseLatency>1548</Average-caseLatency>
                    <Worst-caseLatency>1548</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.480 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.480 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.480 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1548</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <normalize_blocks_rms_norm3>
                        <Name>normalize_blocks_rms_norm3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>768</TripCount>
                        <Latency>1546</Latency>
                        <AbsoluteTimeLatency>15.460 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2470</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2476</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2482</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2488</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2494</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2500</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2506</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2512</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2518</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2524</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2530</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2536</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2542</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2548</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2554</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2560</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2566</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2572</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2578</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2584</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2590</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2596</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2602</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2608</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2614</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2620</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2626</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2632</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2638</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2644</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2650</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2656</Instance>
                        </InstanceList>
                    </normalize_blocks_rms_norm3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2212</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1103</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="normalize_blocks_rms_norm3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln240_fu_2996_p2" SOURCE="activation_accelerator.cpp:240" URAM="0" VARIABLE="add_ln240"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_mean_blocks_layer_norm3</Name>
            <Loops>
                <mean_blocks_layer_norm3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.864</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4614</Best-caseLatency>
                    <Average-caseLatency>4614</Average-caseLatency>
                    <Worst-caseLatency>4614</Worst-caseLatency>
                    <Best-caseRealTimeLatency>46.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>46.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>46.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4614</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <mean_blocks_layer_norm3>
                        <Name>mean_blocks_layer_norm3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>768</TripCount>
                        <Latency>4612</Latency>
                        <AbsoluteTimeLatency>46.120 us</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </mean_blocks_layer_norm3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3092</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1487</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mean_blocks_layer_norm3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln289_fu_2208_p2" SOURCE="activation_accelerator.cpp:289" URAM="0" VARIABLE="add_ln289"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_std_blocks_layer_norm3</Name>
            <Loops>
                <std_blocks_layer_norm3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>11.910</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>836</Best-caseLatency>
                    <Average-caseLatency>836</Average-caseLatency>
                    <Worst-caseLatency>836</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.957 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.957 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.957 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>836</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <std_blocks_layer_norm3>
                        <Name>std_blocks_layer_norm3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>834</Latency>
                        <AbsoluteTimeLatency>9.933 us</AbsoluteTimeLatency>
                        <PipelineII>13</PipelineII>
                        <PipelineDepth>16</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </std_blocks_layer_norm3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>2259</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2320</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="std_blocks_layer_norm3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_fu_2375_p2" SOURCE="activation_accelerator.cpp:310" URAM="0" VARIABLE="add_ln310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="std_blocks_layer_norm3" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_no_dsp_1_U1585" SOURCE="activation_accelerator.cpp:313" URAM="0" VARIABLE="sub_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="std_blocks_layer_norm3" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_no_dsp_1_U1585" SOURCE="activation_accelerator.cpp:313" URAM="0" VARIABLE="x_assign_s"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_normalize_blocks_layer_norm3</Name>
            <Loops>
                <normalize_blocks_layer_norm3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.057</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1552</Best-caseLatency>
                    <Average-caseLatency>1552</Average-caseLatency>
                    <Worst-caseLatency>1552</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.520 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.520 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.520 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1552</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <normalize_blocks_layer_norm3>
                        <Name>normalize_blocks_layer_norm3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>768</TripCount>
                        <Latency>1550</Latency>
                        <AbsoluteTimeLatency>15.500 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2982</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2988</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2994</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3000</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3006</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3012</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3018</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3024</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3030</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3036</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3042</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3048</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3054</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3060</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3066</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3072</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3078</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3084</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3090</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3096</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3102</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3108</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3114</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3120</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3126</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3132</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3138</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3144</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3150</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3156</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3162</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3168</Instance>
                        </InstanceList>
                    </normalize_blocks_layer_norm3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4264</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2017</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="normalize_blocks_layer_norm3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln318_fu_3636_p2" SOURCE="activation_accelerator.cpp:318" URAM="0" VARIABLE="add_ln318"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fmaxf</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.974</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>0</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>294</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_max_step_loop_softmax</Name>
            <Loops>
                <max_step_loop_softmax/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.638</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1538</Best-caseLatency>
                    <Average-caseLatency>1538</Average-caseLatency>
                    <Worst-caseLatency>1538</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.380 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.380 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.380 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1538</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <max_step_loop_softmax>
                        <Name>max_step_loop_softmax</Name>
                        <Slack>7.30</Slack>
                        <TripCount>768</TripCount>
                        <Latency>1536</Latency>
                        <AbsoluteTimeLatency>15.360 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_fmaxf_fu_1832</Instance>
                            <Instance>grp_fmaxf_fu_1838</Instance>
                            <Instance>grp_fmaxf_fu_1844</Instance>
                            <Instance>grp_fmaxf_fu_1850</Instance>
                            <Instance>grp_fmaxf_fu_1856</Instance>
                            <Instance>grp_fmaxf_fu_1862</Instance>
                            <Instance>grp_fmaxf_fu_1868</Instance>
                            <Instance>grp_fmaxf_fu_1874</Instance>
                            <Instance>grp_fmaxf_fu_1880</Instance>
                            <Instance>grp_fmaxf_fu_1886</Instance>
                            <Instance>grp_fmaxf_fu_1892</Instance>
                            <Instance>grp_fmaxf_fu_1898</Instance>
                            <Instance>grp_fmaxf_fu_1904</Instance>
                            <Instance>grp_fmaxf_fu_1910</Instance>
                            <Instance>grp_fmaxf_fu_1916</Instance>
                            <Instance>grp_fmaxf_fu_1922</Instance>
                            <Instance>grp_fmaxf_fu_1928</Instance>
                            <Instance>grp_fmaxf_fu_1934</Instance>
                            <Instance>grp_fmaxf_fu_1940</Instance>
                            <Instance>grp_fmaxf_fu_1946</Instance>
                            <Instance>grp_fmaxf_fu_1952</Instance>
                            <Instance>grp_fmaxf_fu_1958</Instance>
                            <Instance>grp_fmaxf_fu_1964</Instance>
                            <Instance>grp_fmaxf_fu_1970</Instance>
                            <Instance>grp_fmaxf_fu_1976</Instance>
                            <Instance>grp_fmaxf_fu_1982</Instance>
                            <Instance>grp_fmaxf_fu_1988</Instance>
                            <Instance>grp_fmaxf_fu_1994</Instance>
                            <Instance>grp_fmaxf_fu_2000</Instance>
                            <Instance>grp_fmaxf_fu_2006</Instance>
                            <Instance>grp_fmaxf_fu_2012</Instance>
                            <Instance>grp_fmaxf_fu_2018</Instance>
                        </InstanceList>
                    </max_step_loop_softmax>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2576</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>10978</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>9</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="max_step_loop_softmax" OPTYPE="add" PRAGMA="" RTLNAME="add_ln464_fu_2358_p2" SOURCE="activation_accelerator.cpp:464" URAM="0" VARIABLE="add_ln464"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_exp_and_bucket_softmax</Name>
            <Loops>
                <exp_and_bucket_softmax/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.864</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4626</Best-caseLatency>
                    <Average-caseLatency>4626</Average-caseLatency>
                    <Worst-caseLatency>4626</Worst-caseLatency>
                    <Best-caseRealTimeLatency>46.260 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>46.260 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>46.260 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4626</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <exp_and_bucket_softmax>
                        <Name>exp_and_bucket_softmax</Name>
                        <Slack>7.30</Slack>
                        <TripCount>768</TripCount>
                        <Latency>4624</Latency>
                        <AbsoluteTimeLatency>46.240 us</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>23</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </exp_and_bucket_softmax>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7256</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>3030</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="exp_and_bucket_softmax" OPTYPE="add" PRAGMA="" RTLNAME="add_ln486_fu_2823_p2" SOURCE="activation_accelerator.cpp:486" URAM="0" VARIABLE="add_ln486"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_softmax_final</Name>
            <Loops>
                <softmax_final/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1554</Best-caseLatency>
                    <Average-caseLatency>1554</Average-caseLatency>
                    <Worst-caseLatency>1554</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.540 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.540 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.540 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1554</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <softmax_final>
                        <Name>softmax_final</Name>
                        <Slack>7.30</Slack>
                        <TripCount>768</TripCount>
                        <Latency>1552</Latency>
                        <AbsoluteTimeLatency>15.520 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>19</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2984</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2990</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_2996</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3002</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3008</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3014</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3020</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3026</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3032</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3038</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3044</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3050</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3056</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3062</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3068</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3074</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3080</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3086</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3092</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3098</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3104</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3110</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3116</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3122</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3128</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3134</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3140</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3146</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3152</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3158</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3164</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_3170</Instance>
                        </InstanceList>
                    </softmax_final>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>147</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>11</UTIL_DSP>
                    <FF>13118</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>21479</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>18</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="softmax_final" OPTYPE="add" PRAGMA="" RTLNAME="add_ln502_fu_3798_p2" SOURCE="activation_accelerator.cpp:502" URAM="0" VARIABLE="add_ln502"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="softmax_final" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2533" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex1_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="softmax_final" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2534" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex1_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="softmax_final" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2535" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex1_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="softmax_final" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2536" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex1_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="softmax_final" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2537" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex1_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="softmax_final" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2538" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex1_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="softmax_final" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2539" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex1_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="softmax_final" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2540" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex1_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="softmax_final" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2541" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex1_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="softmax_final" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2542" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex1_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="softmax_final" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2543" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex1_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="softmax_final" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2544" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex1_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="softmax_final" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2545" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex1_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="softmax_final" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2546" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex1_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="softmax_final" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2547" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex1_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="softmax_final" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2548" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex1_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="softmax_final" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2549" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex1_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="softmax_final" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2550" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex1_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="softmax_final" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2551" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex1_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="softmax_final" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2552" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex1_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="softmax_final" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2553" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex1_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="softmax_final" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2533" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex1_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="softmax_final" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2534" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex1_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="softmax_final" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2535" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex1_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="softmax_final" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2536" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex1_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="softmax_final" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2537" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex1_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="softmax_final" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2538" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex1_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="softmax_final" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2539" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex1_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="softmax_final" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2540" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex1_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="softmax_final" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2541" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex1_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="softmax_final" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2542" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex1_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="softmax_final" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2543" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex1_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="softmax_final" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2544" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex1_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="softmax_final" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2545" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex1_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="softmax_final" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2546" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex1_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="softmax_final" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2547" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex1_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="softmax_final" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2548" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex1_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="softmax_final" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2549" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex1_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="softmax_final" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2550" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex1_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="softmax_final" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2551" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex1_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="softmax_final" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2552" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex1_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="softmax_final" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2553" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex1_63"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_stage_0_load0</Name>
            <Loops>
                <stage_0_load0/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49155</Best-caseLatency>
                    <Average-caseLatency>49155</Average-caseLatency>
                    <Worst-caseLatency>49155</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.492 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.492 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.492 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49155</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <stage_0_load0>
                        <Name>stage_0_load0</Name>
                        <Slack>7.30</Slack>
                        <TripCount>49152</TripCount>
                        <Latency>49153</Latency>
                        <AbsoluteTimeLatency>0.492 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </stage_0_load0>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>92</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>195</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage_0_load0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln659_fu_1205_p2" SOURCE="activation_accelerator.cpp:659" URAM="0" VARIABLE="add_ln659"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage_0_load0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln660_fu_1219_p2" SOURCE="activation_accelerator.cpp:660" URAM="0" VARIABLE="add_ln660"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage_0_load0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln659_1_fu_1314_p2" SOURCE="activation_accelerator.cpp:659" URAM="0" VARIABLE="add_ln659_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_stage_0_load1</Name>
            <Loops>
                <stage_0_load1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49155</Best-caseLatency>
                    <Average-caseLatency>49155</Average-caseLatency>
                    <Worst-caseLatency>49155</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.492 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.492 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.492 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49155</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <stage_0_load1>
                        <Name>stage_0_load1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>49152</TripCount>
                        <Latency>49153</Latency>
                        <AbsoluteTimeLatency>0.492 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </stage_0_load1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>92</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>195</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage_0_load1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln663_fu_1205_p2" SOURCE="activation_accelerator.cpp:663" URAM="0" VARIABLE="add_ln663"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage_0_load1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln664_fu_1219_p2" SOURCE="activation_accelerator.cpp:664" URAM="0" VARIABLE="add_ln664"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage_0_load1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln663_1_fu_1314_p2" SOURCE="activation_accelerator.cpp:663" URAM="0" VARIABLE="add_ln663_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>11.910</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>26517</Average-caseLatency>
                    <Worst-caseLatency>49165</Worst-caseLatency>
                    <Best-caseRealTimeLatency>11.910 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.316 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.586 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 49166</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>192</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>66</UTIL_BRAM>
                    <DSP>823</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>65</UTIL_DSP>
                    <FF>107966</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>46</UTIL_FF>
                    <LUT>176564</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>150</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2942" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2943" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2944" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2945" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2946" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2947" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2948" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2949" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2950" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2951" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2952" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2953" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2954" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2955" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2956" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2957" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2958" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2959" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2960" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2961" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2962" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2963" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2964" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2965" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2966" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2967" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2968" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2969" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2970" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2971" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2972" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2973" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2942" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2943" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2944" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2945" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2946" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2947" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2948" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2949" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2950" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2951" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2952" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2953" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2954" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2955" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2956" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2957" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2958" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2959" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2960" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2961" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2962" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2963" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2964" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2965" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2966" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2967" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2968" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2969" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2970" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2971" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2972" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2973" SOURCE="activation_accelerator.cpp:304" URAM="0" VARIABLE="div30_i_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2942" SOURCE="" URAM="0" VARIABLE="div81_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2943" SOURCE="" URAM="0" VARIABLE="div81_i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2944" SOURCE="" URAM="0" VARIABLE="div81_i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2945" SOURCE="" URAM="0" VARIABLE="div81_i_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2946" SOURCE="" URAM="0" VARIABLE="div81_i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2947" SOURCE="" URAM="0" VARIABLE="div81_i_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2948" SOURCE="" URAM="0" VARIABLE="div81_i_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2949" SOURCE="" URAM="0" VARIABLE="div81_i_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2950" SOURCE="" URAM="0" VARIABLE="div81_i_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2951" SOURCE="" URAM="0" VARIABLE="div81_i_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2952" SOURCE="" URAM="0" VARIABLE="div81_i_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2953" SOURCE="" URAM="0" VARIABLE="div81_i_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2954" SOURCE="" URAM="0" VARIABLE="div81_i_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2955" SOURCE="" URAM="0" VARIABLE="div81_i_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2956" SOURCE="" URAM="0" VARIABLE="div81_i_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2957" SOURCE="" URAM="0" VARIABLE="div81_i_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2958" SOURCE="" URAM="0" VARIABLE="div81_i_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2959" SOURCE="" URAM="0" VARIABLE="div81_i_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2960" SOURCE="" URAM="0" VARIABLE="div81_i_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2961" SOURCE="" URAM="0" VARIABLE="div81_i_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2962" SOURCE="" URAM="0" VARIABLE="div81_i_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2963" SOURCE="" URAM="0" VARIABLE="div81_i_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2964" SOURCE="" URAM="0" VARIABLE="div81_i_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2965" SOURCE="" URAM="0" VARIABLE="div81_i_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2966" SOURCE="" URAM="0" VARIABLE="div81_i_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2967" SOURCE="" URAM="0" VARIABLE="div81_i_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2968" SOURCE="" URAM="0" VARIABLE="div81_i_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2969" SOURCE="" URAM="0" VARIABLE="div81_i_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2970" SOURCE="" URAM="0" VARIABLE="div81_i_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2971" SOURCE="" URAM="0" VARIABLE="div81_i_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2972" SOURCE="" URAM="0" VARIABLE="div81_i_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2973" SOURCE="" URAM="0" VARIABLE="div81_i_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2942" SOURCE="" URAM="0" VARIABLE="div81_i_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2943" SOURCE="" URAM="0" VARIABLE="div81_i_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2944" SOURCE="" URAM="0" VARIABLE="div81_i_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2945" SOURCE="" URAM="0" VARIABLE="div81_i_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2946" SOURCE="" URAM="0" VARIABLE="div81_i_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2947" SOURCE="" URAM="0" VARIABLE="div81_i_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2948" SOURCE="" URAM="0" VARIABLE="div81_i_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2949" SOURCE="" URAM="0" VARIABLE="div81_i_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2950" SOURCE="" URAM="0" VARIABLE="div81_i_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2951" SOURCE="" URAM="0" VARIABLE="div81_i_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2952" SOURCE="" URAM="0" VARIABLE="div81_i_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2953" SOURCE="" URAM="0" VARIABLE="div81_i_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2954" SOURCE="" URAM="0" VARIABLE="div81_i_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2955" SOURCE="" URAM="0" VARIABLE="div81_i_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2956" SOURCE="" URAM="0" VARIABLE="div81_i_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2957" SOURCE="" URAM="0" VARIABLE="div81_i_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2958" SOURCE="" URAM="0" VARIABLE="div81_i_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2959" SOURCE="" URAM="0" VARIABLE="div81_i_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2960" SOURCE="" URAM="0" VARIABLE="div81_i_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2961" SOURCE="" URAM="0" VARIABLE="div81_i_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2962" SOURCE="" URAM="0" VARIABLE="div81_i_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2963" SOURCE="" URAM="0" VARIABLE="div81_i_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2964" SOURCE="" URAM="0" VARIABLE="div81_i_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2965" SOURCE="" URAM="0" VARIABLE="div81_i_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2966" SOURCE="" URAM="0" VARIABLE="div81_i_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2967" SOURCE="" URAM="0" VARIABLE="div81_i_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2968" SOURCE="" URAM="0" VARIABLE="div81_i_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2969" SOURCE="" URAM="0" VARIABLE="div81_i_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2970" SOURCE="" URAM="0" VARIABLE="div81_i_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2971" SOURCE="" URAM="0" VARIABLE="div81_i_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2972" SOURCE="" URAM="0" VARIABLE="div81_i_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2973" SOURCE="" URAM="0" VARIABLE="div81_i_62"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_10_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_11_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_12_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_13_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_14_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_15_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_16_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_17_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_18_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_19_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_20_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_21_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_22_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_23_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_24_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_25_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_26_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_27_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_28_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_29_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_30_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_31_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_31"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_32_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_32"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_33_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_33"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_34_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_34"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_35_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_35"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_36_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_36"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_37_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_37"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_38_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_38"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_39_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_39"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_40_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_40"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_41_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_41"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_42_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_42"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_43_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_43"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_44_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_44"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_45_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_45"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_46_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_46"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_47_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_47"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_48_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_48"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_49_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_49"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_50_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_50"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_51_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_51"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_52_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_52"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_53_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_53"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_54_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_54"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_55_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_55"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_56_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_56"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_57_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_57"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_58_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_58"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_59_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_59"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_60_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_60"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_61_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_61"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_62_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_62"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_63_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf0_63"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_10_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_11_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_12_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_13_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_14_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_15_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_16_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_17_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_18_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_19_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_20_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_21_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_22_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_23_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_24_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_25_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_26_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_27_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_28_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_29_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_30_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_31_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_31"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_32_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_32"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_33_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_33"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_34_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_34"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_35_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_35"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_36_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_36"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_37_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_37"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_38_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_38"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_39_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_39"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_40_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_40"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_41_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_41"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_42_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_42"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_43_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_43"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_44_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_44"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_45_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_45"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_46_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_46"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_47_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_47"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_48_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_48"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_49_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_49"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_50_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_50"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_51_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_51"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_52_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_52"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_53_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_53"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_54_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_54"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_55_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_55"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_56_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_56"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_57_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_57"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_58_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_58"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_59_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_59"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_60_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_60"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_61_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_61"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_62_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_62"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_63_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf1_63"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="in0" index="0" direction="in" srcType="unsigned short*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="in0_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="in0_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="in1" index="1" direction="in" srcType="unsigned short*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="in1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="in1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out" index="2" direction="out" srcType="unsigned short*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="address" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="stage" index="3" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="stage" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="config" index="4" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="in0_1" access="W" description="Data signal of in0" range="32">
                    <fields>
                        <field offset="0" width="32" name="in0" access="W" description="Bit 31 to 0 of in0"/>
                    </fields>
                </register>
                <register offset="0x14" name="in0_2" access="W" description="Data signal of in0" range="32">
                    <fields>
                        <field offset="0" width="32" name="in0" access="W" description="Bit 63 to 32 of in0"/>
                    </fields>
                </register>
                <register offset="0x1c" name="in1_1" access="W" description="Data signal of in1" range="32">
                    <fields>
                        <field offset="0" width="32" name="in1" access="W" description="Bit 31 to 0 of in1"/>
                    </fields>
                </register>
                <register offset="0x20" name="in1_2" access="W" description="Data signal of in1" range="32">
                    <fields>
                        <field offset="0" width="32" name="in1" access="W" description="Bit 63 to 32 of in1"/>
                    </fields>
                </register>
                <register offset="0x28" name="out_r_1" access="W" description="Data signal of out_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_r" access="W" description="Bit 31 to 0 of out_r"/>
                    </fields>
                </register>
                <register offset="0x2c" name="out_r_2" access="W" description="Data signal of out_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_r" access="W" description="Bit 63 to 32 of out_r"/>
                    </fields>
                </register>
                <register offset="0x34" name="stage" access="W" description="Data signal of stage" range="32">
                    <fields>
                        <field offset="0" width="32" name="stage" access="W" description="Bit 31 to 0 of stage"/>
                    </fields>
                </register>
                <register offset="0x3c" name="config_r" access="W" description="Data signal of config_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="config_r" access="W" description="Bit 31 to 0 of config_r"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="in0"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="in1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="out"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="stage"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="60" argName="config"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem0_" paramPrefix="C_M_AXI_GMEM0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem0_ARADDR</port>
                <port>m_axi_gmem0_ARBURST</port>
                <port>m_axi_gmem0_ARCACHE</port>
                <port>m_axi_gmem0_ARID</port>
                <port>m_axi_gmem0_ARLEN</port>
                <port>m_axi_gmem0_ARLOCK</port>
                <port>m_axi_gmem0_ARPROT</port>
                <port>m_axi_gmem0_ARQOS</port>
                <port>m_axi_gmem0_ARREADY</port>
                <port>m_axi_gmem0_ARREGION</port>
                <port>m_axi_gmem0_ARSIZE</port>
                <port>m_axi_gmem0_ARUSER</port>
                <port>m_axi_gmem0_ARVALID</port>
                <port>m_axi_gmem0_AWADDR</port>
                <port>m_axi_gmem0_AWBURST</port>
                <port>m_axi_gmem0_AWCACHE</port>
                <port>m_axi_gmem0_AWID</port>
                <port>m_axi_gmem0_AWLEN</port>
                <port>m_axi_gmem0_AWLOCK</port>
                <port>m_axi_gmem0_AWPROT</port>
                <port>m_axi_gmem0_AWQOS</port>
                <port>m_axi_gmem0_AWREADY</port>
                <port>m_axi_gmem0_AWREGION</port>
                <port>m_axi_gmem0_AWSIZE</port>
                <port>m_axi_gmem0_AWUSER</port>
                <port>m_axi_gmem0_AWVALID</port>
                <port>m_axi_gmem0_BID</port>
                <port>m_axi_gmem0_BREADY</port>
                <port>m_axi_gmem0_BRESP</port>
                <port>m_axi_gmem0_BUSER</port>
                <port>m_axi_gmem0_BVALID</port>
                <port>m_axi_gmem0_RDATA</port>
                <port>m_axi_gmem0_RID</port>
                <port>m_axi_gmem0_RLAST</port>
                <port>m_axi_gmem0_RREADY</port>
                <port>m_axi_gmem0_RRESP</port>
                <port>m_axi_gmem0_RUSER</port>
                <port>m_axi_gmem0_RVALID</port>
                <port>m_axi_gmem0_WDATA</port>
                <port>m_axi_gmem0_WID</port>
                <port>m_axi_gmem0_WLAST</port>
                <port>m_axi_gmem0_WREADY</port>
                <port>m_axi_gmem0_WSTRB</port>
                <port>m_axi_gmem0_WUSER</port>
                <port>m_axi_gmem0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="in0"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="in0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem1_" paramPrefix="C_M_AXI_GMEM1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem1_ARADDR</port>
                <port>m_axi_gmem1_ARBURST</port>
                <port>m_axi_gmem1_ARCACHE</port>
                <port>m_axi_gmem1_ARID</port>
                <port>m_axi_gmem1_ARLEN</port>
                <port>m_axi_gmem1_ARLOCK</port>
                <port>m_axi_gmem1_ARPROT</port>
                <port>m_axi_gmem1_ARQOS</port>
                <port>m_axi_gmem1_ARREADY</port>
                <port>m_axi_gmem1_ARREGION</port>
                <port>m_axi_gmem1_ARSIZE</port>
                <port>m_axi_gmem1_ARUSER</port>
                <port>m_axi_gmem1_ARVALID</port>
                <port>m_axi_gmem1_AWADDR</port>
                <port>m_axi_gmem1_AWBURST</port>
                <port>m_axi_gmem1_AWCACHE</port>
                <port>m_axi_gmem1_AWID</port>
                <port>m_axi_gmem1_AWLEN</port>
                <port>m_axi_gmem1_AWLOCK</port>
                <port>m_axi_gmem1_AWPROT</port>
                <port>m_axi_gmem1_AWQOS</port>
                <port>m_axi_gmem1_AWREADY</port>
                <port>m_axi_gmem1_AWREGION</port>
                <port>m_axi_gmem1_AWSIZE</port>
                <port>m_axi_gmem1_AWUSER</port>
                <port>m_axi_gmem1_AWVALID</port>
                <port>m_axi_gmem1_BID</port>
                <port>m_axi_gmem1_BREADY</port>
                <port>m_axi_gmem1_BRESP</port>
                <port>m_axi_gmem1_BUSER</port>
                <port>m_axi_gmem1_BVALID</port>
                <port>m_axi_gmem1_RDATA</port>
                <port>m_axi_gmem1_RID</port>
                <port>m_axi_gmem1_RLAST</port>
                <port>m_axi_gmem1_RREADY</port>
                <port>m_axi_gmem1_RRESP</port>
                <port>m_axi_gmem1_RUSER</port>
                <port>m_axi_gmem1_RVALID</port>
                <port>m_axi_gmem1_WDATA</port>
                <port>m_axi_gmem1_WID</port>
                <port>m_axi_gmem1_WLAST</port>
                <port>m_axi_gmem1_WREADY</port>
                <port>m_axi_gmem1_WSTRB</port>
                <port>m_axi_gmem1_WUSER</port>
                <port>m_axi_gmem1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="in1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="in1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem2_" paramPrefix="C_M_AXI_GMEM2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem2_ARADDR</port>
                <port>m_axi_gmem2_ARBURST</port>
                <port>m_axi_gmem2_ARCACHE</port>
                <port>m_axi_gmem2_ARID</port>
                <port>m_axi_gmem2_ARLEN</port>
                <port>m_axi_gmem2_ARLOCK</port>
                <port>m_axi_gmem2_ARPROT</port>
                <port>m_axi_gmem2_ARQOS</port>
                <port>m_axi_gmem2_ARREADY</port>
                <port>m_axi_gmem2_ARREGION</port>
                <port>m_axi_gmem2_ARSIZE</port>
                <port>m_axi_gmem2_ARUSER</port>
                <port>m_axi_gmem2_ARVALID</port>
                <port>m_axi_gmem2_AWADDR</port>
                <port>m_axi_gmem2_AWBURST</port>
                <port>m_axi_gmem2_AWCACHE</port>
                <port>m_axi_gmem2_AWID</port>
                <port>m_axi_gmem2_AWLEN</port>
                <port>m_axi_gmem2_AWLOCK</port>
                <port>m_axi_gmem2_AWPROT</port>
                <port>m_axi_gmem2_AWQOS</port>
                <port>m_axi_gmem2_AWREADY</port>
                <port>m_axi_gmem2_AWREGION</port>
                <port>m_axi_gmem2_AWSIZE</port>
                <port>m_axi_gmem2_AWUSER</port>
                <port>m_axi_gmem2_AWVALID</port>
                <port>m_axi_gmem2_BID</port>
                <port>m_axi_gmem2_BREADY</port>
                <port>m_axi_gmem2_BRESP</port>
                <port>m_axi_gmem2_BUSER</port>
                <port>m_axi_gmem2_BVALID</port>
                <port>m_axi_gmem2_RDATA</port>
                <port>m_axi_gmem2_RID</port>
                <port>m_axi_gmem2_RLAST</port>
                <port>m_axi_gmem2_RREADY</port>
                <port>m_axi_gmem2_RRESP</port>
                <port>m_axi_gmem2_RUSER</port>
                <port>m_axi_gmem2_RVALID</port>
                <port>m_axi_gmem2_WDATA</port>
                <port>m_axi_gmem2_WID</port>
                <port>m_axi_gmem2_WLAST</port>
                <port>m_axi_gmem2_WREADY</port>
                <port>m_axi_gmem2_WSTRB</port>
                <port>m_axi_gmem2_WUSER</port>
                <port>m_axi_gmem2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="out"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_gmem0">16 -&gt; 16, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_gmem1">16 -&gt; 16, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_gmem2">16 -&gt; 16, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">in0_1, 0x10, 32, W, Data signal of in0, </column>
                    <column name="s_axi_control">in0_2, 0x14, 32, W, Data signal of in0, </column>
                    <column name="s_axi_control">in1_1, 0x1c, 32, W, Data signal of in1, </column>
                    <column name="s_axi_control">in1_2, 0x20, 32, W, Data signal of in1, </column>
                    <column name="s_axi_control">out_r_1, 0x28, 32, W, Data signal of out_r, </column>
                    <column name="s_axi_control">out_r_2, 0x2c, 32, W, Data signal of out_r, </column>
                    <column name="s_axi_control">stage, 0x34, 32, W, Data signal of stage, </column>
                    <column name="s_axi_control">config_r, 0x3c, 32, W, Data signal of config_r, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in0">in, unsigned short*</column>
                    <column name="in1">in, unsigned short*</column>
                    <column name="out">out, unsigned short*</column>
                    <column name="stage">in, int</column>
                    <column name="config">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="in0">m_axi_gmem0, interface, , </column>
                    <column name="in0">s_axi_control, register, offset, name=in0_1 offset=0x10 range=32</column>
                    <column name="in0">s_axi_control, register, offset, name=in0_2 offset=0x14 range=32</column>
                    <column name="in1">m_axi_gmem1, interface, , </column>
                    <column name="in1">s_axi_control, register, offset, name=in1_1 offset=0x1c range=32</column>
                    <column name="in1">s_axi_control, register, offset, name=in1_2 offset=0x20 range=32</column>
                    <column name="out">m_axi_gmem2, interface, , </column>
                    <column name="out">s_axi_control, interface, offset, </column>
                    <column name="stage">s_axi_control, register, , name=stage offset=0x34 range=32</column>
                    <column name="config">s_axi_control, interface, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Loop, Direction, Length, Width, Location</keys>
                    <column name="m_axi_gmem0">stage_0_load0, read, 49152, 16, activation_accelerator.cpp:659:9</column>
                    <column name="m_axi_gmem1">stage_0_load1, read, 49152, 16, activation_accelerator.cpp:663:9</column>
                    <column name="m_axi_gmem2">stage_2_store, write, 49152, 16, activation_accelerator.cpp:703:9</column>
                </table>
            </item>
            <item name="Inferred Bursts and Widening Missed">
                <table>
                    <keys size="6">HW Interface, Variable, Loop, Problem, Resolution, Location</keys>
                    <column name="m_axi_gmem1">in1, stage_0_load1, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, activation_accelerator.cpp:663:9</column>
                    <column name="m_axi_gmem0">in0, stage_0_load0, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, activation_accelerator.cpp:659:9</column>
                    <column name="m_axi_gmem2">out, stage_2_store, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, activation_accelerator.cpp:703:9</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="./bf16_accl.h:27" status="valid" parentFunction="bf16_to_f32" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="./bf16_accl.h:47" status="valid" parentFunction="bf16_to_float" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="./bf16_accl.h:115" status="valid" parentFunction="bf16add_fast" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="./bf16_accl.h:261" status="valid" parentFunction="f32_add" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="./bf16_accl.h:267" status="valid" parentFunction="f32_expf" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="./bf16_accl.h:300" status="valid" parentFunction="square" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="./bf16_accl.h:305" status="valid" parentFunction="square" variable="" isDirective="0" options="II = 6"/>
        <Pragma type="unroll" location="./bf16_accl.h:308" status="valid" parentFunction="square" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./bf16_accl.h:317" status="valid" parentFunction="square" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./bf16_accl.h:329" status="valid" parentFunction="accumulate_column" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="./bf16_accl.h:333" status="valid" parentFunction="accumulate_column" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./reduce_tree.h:17" status="valid" parentFunction="row_reduce" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="./reduce_tree.h:18" status="valid" parentFunction="row_reduce" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="unroll" location="./reduce_tree.h:25" status="valid" parentFunction="row_reduce" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./reduce_tree.h:35" status="valid" parentFunction="row_reduce" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="./reduce_tree.h:38" status="valid" parentFunction="row_reduce" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./reduce_tree.h:61" status="valid" parentFunction="row_reduce" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="./reduce_tree.h:64" status="valid" parentFunction="row_reduce" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./reduce_tree.h:76" status="valid" parentFunction="row_reduce" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:18" status="valid" parentFunction="round_float32_to_bf16_ieee" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="activation_accelerator.cpp:76" status="valid" parentFunction="round_vec64" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:83" status="valid" parentFunction="round_vec64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:90" status="valid" parentFunction="float_sige" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:103" status="valid" parentFunction="float_sige" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:121" status="valid" parentFunction="float_silu2" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="activation_accelerator.cpp:134" status="valid" parentFunction="float_silu2" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:206" status="valid" parentFunction="float_rms_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:216" status="valid" parentFunction="float_rms_norm3" variable="y_sum_sq" isDirective="0" options="variable=y_sum_sq complete"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:217" status="valid" parentFunction="float_rms_norm3" variable="y_sum_sq" isDirective="0" options="variable=y_sum_sq inter false"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:218" status="valid" parentFunction="float_rms_norm3" variable="rms_sq" isDirective="0" options="variable=rms_sq complete"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:219" status="valid" parentFunction="float_rms_norm3" variable="rms_sq" isDirective="0" options="variable=rms_sq inter false"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:224" status="valid" parentFunction="float_rms_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:234" status="valid" parentFunction="float_rms_norm3" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:242" status="valid" parentFunction="float_rms_norm3" variable="" isDirective="0" options="II = 2"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:245" status="valid" parentFunction="float_rms_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:260" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:269" status="valid" parentFunction="float_layer_norm3" variable="partial_mean" isDirective="0" options="variable=partial_mean complete"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:270" status="valid" parentFunction="float_layer_norm3" variable="y_sum_sq" isDirective="0" options="variable=y_sum_sq complete"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:272" status="valid" parentFunction="float_layer_norm3" variable="partial_mean" isDirective="0" options="variable=partial_mean inter false"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:273" status="valid" parentFunction="float_layer_norm3" variable="y_sum_sq" isDirective="0" options="variable=y_sum_sq inter false"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:279" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:291" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options="II = 6"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:294" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="activation_accelerator.cpp:303" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:312" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:320" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options="II = 2"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:323" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:336" status="valid" parentFunction="float_gelu2" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="activation_accelerator.cpp:346" status="valid" parentFunction="float_gelu2" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:398" status="valid" parentFunction="float_add2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:405" status="valid" parentFunction="float_add2" variable="" isDirective="0" options="II = 2"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:408" status="valid" parentFunction="float_add2" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:425" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:439" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options="variable = sum_row complete"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:440" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options="variable = max_row complete"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:458" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:465" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options="II = 2"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:467" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="activation_accelerator.cpp:481" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:487" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options="II = 6"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:491" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:503" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options="II = 2"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:506" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:579" status="valid" parentFunction="float_multiply2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:592" status="valid" parentFunction="float_multiply2" variable="" isDirective="0" options="II = 2"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:595" status="valid" parentFunction="float_multiply2" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="activation_accelerator.cpp:615" status="valid" parentFunction="activation_accelerator" variable="in0" isDirective="0" options="m_axi port=in0 offset=slave bundle=gmem0 depth=49152"/>
        <Pragma type="interface" location="activation_accelerator.cpp:616" status="valid" parentFunction="activation_accelerator" variable="in1" isDirective="0" options="m_axi port=in1 offset=slave bundle=gmem1 depth=49152"/>
        <Pragma type="interface" location="activation_accelerator.cpp:617" status="valid" parentFunction="activation_accelerator" variable="out" isDirective="0" options="m_axi port=out offset=slave bundle=gmem2 depth=49152"/>
        <Pragma type="interface" location="activation_accelerator.cpp:618" status="valid" parentFunction="activation_accelerator" variable="stage" isDirective="0" options="s_axilite port=stage"/>
        <Pragma type="interface" location="activation_accelerator.cpp:619" status="valid" parentFunction="activation_accelerator" variable="config" isDirective="0" options="s_axilite port=config"/>
        <Pragma type="interface" location="activation_accelerator.cpp:620" status="valid" parentFunction="activation_accelerator" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:628" status="valid" parentFunction="activation_accelerator" variable="buf0" isDirective="0" options="variable=buf0 block factor = 64"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:629" status="valid" parentFunction="activation_accelerator" variable="buf0" isDirective="0" options="variable=buf0 inter false"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:630" status="valid" parentFunction="activation_accelerator" variable="buf1" isDirective="0" options="variable=buf1 block factor = 64"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:631" status="valid" parentFunction="activation_accelerator" variable="buf1" isDirective="0" options="variable=buf1 inter false"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:632" status="valid" parentFunction="activation_accelerator" variable="buf2" isDirective="0" options="variable=buf2 block factor = 64"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:633" status="valid" parentFunction="activation_accelerator" variable="buf2" isDirective="0" options="variable=buf2 inter false"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:641" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options="function instances = round_float32_to_bf16_ieee limit = 32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:643" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options="operation instances=fmul limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:644" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options="operation instances=fadd limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:645" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options="operation instances=fsub limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:646" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options="operation instances=fexp limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:648" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options="operation instances=fdiv limit=32"/>
    </PragmaReport>
</profile>

