// SPDX-License-Identifier: GPL-2.0
/**
 * Copyright (C) 2017 Synopsys, Inc.
 *
 * @file dsih_dphy.c
 * @brief Synopsys MIPI D-PHY functions
 * included as a part of Synopsys MIPI DSI Host controller driver
 *
 * @author Luis Oliveira <luis.oliveira@synopsys.com>
 * Modified by Telechips
 */

#include <linux/delay.h>
#include "dsih_dphy.h"
#include "dsih_hal.h"

#define PRECISION_FACTOR (1000)


/**
 * Write to whole register to D-PHY module (encapsulating the bus interface)
 *
 * @param dev pointer to structure which holds information about the d-phy
 * module
 * @param reg_address offset
 * @param data 32-bit word
 */
void mipi_dsih_dphy_write_word(struct mipi_dsi_dev *dev, unsigned int reg_address, unsigned int data)
{
	__raw_writel(data, dev->cfg_addr + reg_address);
}

void mipi_dsih_hal_dphy_write_word(struct mipi_dsi_dev *dev, unsigned int reg_address, unsigned int data)
{
	__raw_writel(data, dev->core_addr + reg_address);
}

/**
 * Read whole register from D-PHY module (encapsulating the bus interface)
 *
 * @param dev pointer to structure which holds information about the d-phy
 * module
 * @param reg_address offset
 * @return data 32-bit word
 */
unsigned int mipi_dsih_dphy_read_word(struct mipi_dsi_dev *dev, unsigned int reg_address)
{
	return __raw_readl(dev->cfg_addr + reg_address);
}
/**
 * Read bit field from D-PHY module (encapsulating the bus interface)
 *
 * @param dev pointer to structure which holds information about the d-phy
 * module
 * @param reg_address offset
 * @param shift from the right hand side of the register (big endian)
 * @param width of the bit field
 * @return data bits to be written to D-PHY
 */
uint32_t mipi_dsih_dphy_read_part(struct mipi_dsi_dev *dev, unsigned int reg_address, unsigned int shift, unsigned int width)
{
	return (mipi_dsih_dphy_read_word(dev, reg_address) >> shift) & ((1 << width) - 1);
}

/**
 * Write bit field to D-PHY module (encapsulating the bus interface)
 *
 * @param dev pointer to structure which holds information about the d-phy
 * module
 * @param reg_address offset
 * @param data bits to be written to D-PHY
 * @param shift from the right hand side of the register (big endian)
 * @param width of the bit field
 */
void mipi_dsih_dphy_write_part(struct mipi_dsi_dev *dev, unsigned int reg_address, unsigned int data, unsigned int shift, unsigned int width)
{
	unsigned int mask = 0;
	unsigned int temp = 0;

	mask = (1 << width) - 1;
	temp = mipi_dsih_dphy_read_word(dev, reg_address);
	temp &= ~(mask << shift);
	temp |= (data & mask) << shift;
	mipi_dsih_dphy_write_word(dev, reg_address, temp);
}



/**
 * Read whole register from D-PHY module (encapsulating the bus interface)
 *
 * @param dev pointer to structure which holds information about the d-phy
 * module
 * @param reg_address offset
 * @return data 32-bit word
 */
unsigned int mipi_dsih_hal_dphy_read_word(struct mipi_dsi_dev *dev, unsigned int reg_address)
{
	return __raw_readl(dev->core_addr + reg_address);
}
/**
 * 
 * Write bit field to D-PHY module (encapsulating the bus interface)
 *
 * @param dev pointer to structure which holds information about the d-phy
 * module
 * @param reg_address offset
 * @param data bits to be written to D-PHY
 * @param shift from the right hand side of the register (big endian)
 * @param width of the bit field
 */
void mipi_dsih_hal_dphy_write_part(struct mipi_dsi_dev *dev, unsigned int reg_address, unsigned int data, unsigned int shift, unsigned int width)
{
	unsigned int mask = 0;
	unsigned int temp = 0;

	mask = (1 << width) - 1;
	temp = mipi_dsih_hal_dphy_read_word(dev, reg_address);
	temp &= ~(mask << shift);
	temp |= (data & mask) << shift;
	mipi_dsih_hal_dphy_write_word(dev, reg_address, temp);
}


/**
 * Read bit field from D-PHY module (encapsulating the bus interface)
 *
 * @param dev pointer to structure which holds information about the d-phy
 * module
 * @param reg_address offset
 * @param shift from the right hand side of the register (big endian)
 * @param width of the bit field
 * @return data bits to be written to D-PHY
 */
unsigned int mipi_dsih_hal_dphy_read_part(struct mipi_dsi_dev *dev, unsigned int reg_address, unsigned int shift, unsigned int width)
{
	return (mipi_dsih_hal_dphy_read_word(dev, reg_address) >> shift) & ((1 << width) - 1);
}

/*
 * Initialise D-PHY module and power up
 *
 * @param phy pointer to structure which holds information about the d-phy
 * module
 * @return error code
 */
int mipi_dsih_dphy_open(struct mipi_dsi_dev *dev)
{
	if (&(dev->phy) == NULL)
		return -ENODEV;

	mipi_dsih_dphy_reset(dev, 0);
	mipi_dsih_dphy_stop_wait_time(dev, 0x1C);
	mipi_dsih_dphy_no_of_lanes(dev, 1);
	mipi_dsih_dphy_clock_en(dev, 1);
	mipi_dsih_dphy_shutdown(dev, 1);
	mipi_dsih_dphy_reset(dev, 1);

	return TRUE;
}

/*
 * Close and power down D-PHY module
 *
 * @param phy pointer to structure which holds information about the
 * d-phy module
 * @return error code
 */
int mipi_dsih_dphy_close(struct mipi_dsi_dev *dev)
{
	dphy_t *phy = &dev->phy;

	if (phy == NULL)
		return -ENODEV;

	mipi_dsih_dphy_reset(dev, 0);
	mipi_dsih_dphy_reset(dev, 1);
	mipi_dsih_dphy_shutdown(dev, 0);

	return TRUE;
}
/*
 * Enable clock lane module
 *
 * @param dev pointer to structure which holds information about the d-phy
 * module
 * @param en
 */
void mipi_dsih_dphy_clock_en(struct mipi_dsi_dev *dev, int en)
{
	mipi_dsih_hal_dphy_write_part(dev, R_DPHY_RSTZ, en, 2, 1);
}
/*
 * Reset D-PHY module
 *
 * @param dev pointer to structure which holds information about the d-phy
 * module
 * @param reset
 */
void mipi_dsih_dphy_reset(struct mipi_dsi_dev *dev, int reset)
{
	mipi_dsih_hal_dphy_write_part(dev, R_DPHY_RSTZ, reset, 1, 1);
}
/**
 * Power up/down D-PHY module
 *
 * @param dev pointer to structure which holds information about the d-phy
 * module
 * @param powerup (1) shutdown (0)
 */
void mipi_dsih_dphy_shutdown(struct mipi_dsi_dev *dev, int powerup)
{
	mipi_dsih_hal_dphy_write_part(dev, R_DPHY_RSTZ, powerup, 0, 1);
}
/*
 * Force D-PHY PLL to stay on while in ULPS
 *
 * @param dev pointer to structure which holds information about the d-phy
 * module
 * @param force (1) disable (0)
 * @note To follow the programming model, use wakeup_pll function
 */
void mipi_dsih_dphy_force_pll(struct mipi_dsi_dev *dev, int force)
{
	mipi_dsih_hal_dphy_write_part(dev, R_DPHY_RSTZ, force, 3, 1);
}
/**
 * Get force D-PHY PLL module
 * @param dev pointer to structure which holds information about the d-phy
 * module
 * @return force value
 */
int mipi_dsih_dphy_get_force_pll(struct mipi_dsi_dev *dev)
{
	return mipi_dsih_hal_dphy_read_part(dev, R_DPHY_RSTZ, 3, 1);
}
/**
 * Wake up or make sure D-PHY PLL module is awake
 * This function must be called after going into ULPS and before exiting it
 * to force the DPHY PLLs to wake up. It will wait until the DPHY status is
 * locked. It follows the procedure described in the user guide.
 * This function should be used to make sure the PLL is awake, rather than
 * the force_pll above.
 *
 * @param dev pointer to structure which holds information about the d-phy
 * module
 * @return error code
 * @note this function has an active wait
 */
int mipi_dsih_dphy_wakeup_pll(struct mipi_dsi_dev *dev)
{
	unsigned i = 0;
	if (mipi_dsih_dphy_status(dev, 0x1) == 0)
	{
		mipi_dsih_dphy_force_pll(dev, 1);
		for (i = 0; i < DSIH_PHY_ACTIVE_WAIT; i++)
		{
			if (mipi_dsih_dphy_status(dev, 0x1))
			{
				break;
			}
		}
		if (mipi_dsih_dphy_status(dev, 0x1) == 0)
		{
			return FALSE;
		}
	}
	return TRUE;
}
/**
 * Configure minimum wait period for HS transmission request after a stop state
 *
 * @param dev pointer to structure which holds information about the d-phy
 * module
 * @param no_of_byte_cycles [in byte (lane) clock cycles]
 */
void mipi_dsih_dphy_stop_wait_time(struct mipi_dsi_dev *dev, unsigned int no_of_byte_cycles)
{
	mipi_dsih_hal_dphy_write_part(dev, R_DPHY_IF_CFG, no_of_byte_cycles, 8, 8);
}
/**
 * Set number of active lanes
 *
 * @param dev pointer to structure which holds information about the d-phy
 * module
 * @param no_of_lanes
 */
void mipi_dsih_dphy_no_of_lanes(struct mipi_dsi_dev *dev, unsigned int no_of_lanes)
{
	mipi_dsih_hal_dphy_write_part(dev, R_DPHY_IF_CFG, no_of_lanes - 1, 0, 2);
}
/**
 * Get number of currently active lanes
 *
 * @param dev pointer to structure which holds information about the d-phy
 *  module
 * @return number of active lanes
 */
unsigned int mipi_dsih_dphy_get_no_of_lanes(struct mipi_dsi_dev *dev)
{
	return mipi_dsih_dphy_read_part(dev, R_DPHY_IF_CFG, 0, 2);
}
/**
 * Request the PHY module to start transmission of high speed clock.
 * This causes the clock lane to start transmitting DDR clock on the
 * lane interconnect.
 *
 * @param dev pointer to structure which holds information about the d-phy
 * module
 * @param enable
 * @note this function should be called explicitly by user always except for
 * transmitting
 */
void mipi_dsih_dphy_enable_hs_clk(struct mipi_dsi_dev *dev, int enable)
{
	mipi_dsih_hal_dphy_write_part(dev, R_DPHY_LPCLK_CTRL, enable, 0, 1);
}
/**
 * One bit is asserted in the trigger_request (4bits) to cause the lane module
 * to cause the associated trigger to be sent across the lane interconnect.
 * The trigger request is synchronous with the rising edge of the clock.
 * @note: Only one bit of the trigger_request is asserted at any given time, the
 * remaining must be left set to 0, and only when not in LPDT or ULPS modes
 *
 * @param dev pointer to structure which holds information about the d-phy
 * module
 * @param trigger_request 4 bit request
 */
int mipi_dsih_dphy_escape_mode_trigger(struct mipi_dsi_dev *dev, unsigned int trigger_request)
{
	unsigned int sum = 0;
	int i = 0;

	for (i = 0; i < 4; i++)
	{
		sum += ((trigger_request >> i) & 1);
	}
	if (sum == 1)
	{

		/* clear old trigger */
		mipi_dsih_hal_dphy_write_part(dev,
								  R_DPHY_TX_TRIGGERS, 0x00, 0, 4);
		mipi_dsih_hal_dphy_write_part(dev,
								  R_DPHY_TX_TRIGGERS, trigger_request, 0, 4);

		for (i = 0; i < DSIH_PHY_ACTIVE_WAIT; i++)
		{

			if (mipi_dsih_dphy_status(dev, 0x0010))
			{
				break;
			}
		}

		mipi_dsih_hal_dphy_write_part(dev,
								  R_DPHY_TX_TRIGGERS, 0x00, 0, 4);
		if (i >= DSIH_PHY_ACTIVE_WAIT)
		{
			return FALSE;
		}
		return TRUE;
	}
	return FALSE;
}
/**
 * ULPS mode request/exit on all active data lanes.
 * @param dev pointer to structure which holds information about the d-phy
 * module
 * @param enable (request 1/ exit 0)
 * @return error code
 * @note this is a blocking function. wait upon exiting the ULPS will exceed 1ms
 */
int mipi_dsih_dphy_ulps_data_lanes(struct mipi_dsi_dev *dev, int enable)
{
	int timeout;
	/* mask 1 0101 0010 0000 */
	unsigned int data_lanes_mask = 0;

	if (enable)
	{
		mipi_dsih_hal_dphy_write_part(dev,
								  R_DPHY_ULPS_CTRL, 1, 2, 1);
		return TRUE;
	}
	else
	{
		if (mipi_dsih_dphy_status(dev, 0x1) == 0)
			return FALSE;

		mipi_dsih_hal_dphy_write_part(dev, R_DPHY_ULPS_CTRL, 1, 3, 1);
		switch (mipi_dsih_dphy_get_no_of_lanes(dev))
		{
		case 3:
			data_lanes_mask |= (1 << 12);
		case 2:
			data_lanes_mask |= (1 << 10);
		case 1:
			data_lanes_mask |= (1 << 8);
		case 0:
			data_lanes_mask |= (1 << 5);
			break;
		default:
			data_lanes_mask = 0;
			break;
		}
		for (timeout = 0; timeout < DSIH_PHY_ACTIVE_WAIT; timeout++)
		{
			/* verify that the DPHY has left ULPM */

			if (mipi_dsih_dphy_status(dev, data_lanes_mask) == data_lanes_mask)
			{
				break;
			}
			mdelay(5);
		}

		if (mipi_dsih_dphy_status(dev, data_lanes_mask) != data_lanes_mask)
		{
			pr_debug("stat %x, mask %x",
					 mipi_dsih_dphy_status(dev, data_lanes_mask),
					 data_lanes_mask);
			return FALSE;
		}
		mipi_dsih_hal_dphy_write_part(dev, R_DPHY_ULPS_CTRL, 0, 2, 1);
		mipi_dsih_hal_dphy_write_part(dev, R_DPHY_ULPS_CTRL, 0, 3, 1);
	}
	return TRUE;
}
/*
 * ULPS mode request/exit on Clock Lane.
 *
 * @param dev pointer to structure which holds information about the
 * d-phy module
 * @param enable 1 or disable 0 of the Ultra Low Power State of the clock lane
 * @return error code
 * @note this is a blocking function. wait upon exiting the ULPS will exceed 1ms
 */
int mipi_dsih_dphy_ulps_clk_lane(struct mipi_dsi_dev *dev, int enable)
{
	int timeout;
	/* mask 1000 */
	unsigned int clk_lane_mask = 0x0008;

	if (enable)
	{
		/* mipi_dsih_hal_dphy_write_part(dev, R_DPHY_ULPS_CTRL, 0, 0, 1); */
		mipi_dsih_hal_dphy_write_part(dev, R_DPHY_ULPS_CTRL, 1, 0, 1);
	}
	else
	{
		if (mipi_dsih_dphy_status(dev, 0x1) == 0)
			return FALSE;

		mipi_dsih_hal_dphy_write_part(dev, R_DPHY_ULPS_CTRL, 1, 1, 1);

		for (timeout = 0; timeout < DSIH_PHY_ACTIVE_WAIT; timeout++)
		{
			/* verify that the DPHY has left ULPM */
			if (mipi_dsih_dphy_status(dev, clk_lane_mask) == clk_lane_mask)
			{
				pr_debug("stat %x, mask %x",
						 mipi_dsih_dphy_status(dev, clk_lane_mask),
						 clk_lane_mask);
				break;
			}
			mdelay(5);
		}
		if (mipi_dsih_dphy_status(dev, clk_lane_mask) != clk_lane_mask)
			return FALSE;

		mipi_dsih_hal_dphy_write_part(dev, R_DPHY_ULPS_CTRL, 0, 0, 1);
		mipi_dsih_hal_dphy_write_part(dev, R_DPHY_ULPS_CTRL, 0, 1, 1);
	}
	return TRUE;
}
/*
 * Get D-PHY PPI status
 *
 * @param dev pointer to structure which holds information about the d-phy
 * module
 * @param mask
 * @return status
 */
unsigned int mipi_dsih_dphy_status(struct mipi_dsi_dev *dev, unsigned int mask)
{
	return mipi_dsih_dphy_read_word(dev, R_DPHY_STATUS) & mask;
}
/*
 * @param dev pointer to structure which holds information about the d-phy
 * module
 * @param value
 */
void mipi_dsih_dphy_test_clock(struct mipi_dsi_dev *dev, int value)
{
	mipi_dsih_hal_dphy_write_part(dev, R_DPHY_TST_CRTL0, value, 1, 1);
}
/**
 * @param dev pointer to structure which holds information about the d-phy
 * module
 * @param value
 */
void mipi_dsih_dphy_test_clear(struct mipi_dsi_dev *dev, int value)
{
	mipi_dsih_hal_dphy_write_part(dev, R_DPHY_TST_CRTL0, value, 0, 1);
}
/**
 * @param dev pointer to structure which holds information about the d-phy
 * module
 * @param on_falling_edge
 */
void mipi_dsih_dphy_test_en(struct mipi_dsi_dev *dev, unsigned int on_falling_edge)
{
	mipi_dsih_hal_dphy_write_part(dev, R_DPHY_TST_CRTL1, on_falling_edge, 16, 1);
}
/**
 * @param dev pointer to structure which holds information about the d-phy
 * module
 */
unsigned int mipi_dsih_dphy_test_data_out(struct mipi_dsi_dev *dev)
{
	return mipi_dsih_dphy_read_part(dev, R_DPHY_TST_CRTL1, 8, 8);
}
/**
 * @param dev pointer to structure which holds information about the d-phy
 * module
 * @param test_data
 */
void mipi_dsih_dphy_test_data_in(struct mipi_dsi_dev *dev, unsigned int test_data)
{
	mipi_dsih_hal_dphy_write_part(dev, R_DPHY_TST_CRTL1, test_data, 0, 8);
}

/** Test chip requirement - set chip direction (basedir_N) to Tx & force PLL
 *  signals this is the sequence followed by the test interface of the PHY
 *  found in phy_write function in the PHY API
 *
 *  @param dphy pointer to dphy context structure
 *  @param param
 */
void mipi_dsih_dphy_set_base_dir_tx(struct mipi_dsi_dev *dev)
{
	unsigned int data[4]; /* maximum data for now are 4 bytes per test mode*/
	data[0] = 0x01;
	mipi_dsih_dphy_write(dev, 0xb0, data, 1);
}

struct dphy_pmsk_table {
	unsigned int p;
	unsigned int m;
	unsigned int s;
	unsigned int k;
	unsigned int sel_pf;
	unsigned int mrr;
	unsigned int mfr;
};

struct dphy_lane_timing {
	unsigned int tclk_prep_ctl;
	unsigned int tclk_zero_ctl;
	unsigned int tclk_post_ctl;
	unsigned int tclk_trail_ctl;
	unsigned int ths_prep_ctl;
	unsigned int ths_zero_ctl;
	unsigned int ths_trail_ctl;
	unsigned int tclk_lpx_ctl;
	unsigned int ths_exit_ctl;
};

struct dsi_dphy_configs {
	unsigned int hz; // MHz
	struct dphy_pmsk_table pmsk;
	struct dphy_lane_timing t_lane;
};

static struct dsi_dphy_configs tcc_dsi_dphy_configs[] = {
	{
		.hz = 100,
		.pmsk = {0x01, 0x085, 0x5, 0x5555, 0x0, 0x18, 0x07},
		.t_lane = {0x00, 0x03, 0x07, 0x01, 0x00, 0x00, 0x03, 0x00, 0x01},
	},
	{
		.hz = 110,
		.pmsk = {0x01, 0x049, 0x4, 0x5555, 0x0, 0x18, 0x04},
		.t_lane = {0x00, 0x03, 0x07, 0x01, 0x00, 0x00, 0x04, 0x00, 0x01},
	},
	{
		.hz = 120,
		.pmsk = {0x01, 0x050, 0x4, 0x0000, 0x0, 0x19, 0x04},
		.t_lane = {0x00, 0x04, 0x07, 0x01, 0x01, 0x00, 0x04, 0x00, 0x01},
	},
	{
		.hz = 130,
		.pmsk = {0x01, 0x057, 0x4, 0xAAAB, 0x0, 0x18, 0x05},
		.t_lane = {0x00, 0x04, 0x07, 0x01, 0x01, 0x00, 0x04, 0x00, 0x01},
	},
	{
		.hz = 140,
		.pmsk = {0x01, 0x05D, 0x4, 0x5555, 0x0, 0x18, 0x05},
		.t_lane = {0x00, 0x05, 0x07, 0x01, 0x01, 0x00, 0x04, 0x01, 0x01},
	},
	{
		.hz = 150,
		.pmsk = {0x01, 0x064, 0x4, 0x0000, 0x0, 0x19, 0x05},
		.t_lane = {0x00, 0x05, 0x07, 0x02, 0x01, 0x00, 0x04, 0x01, 0x01},
	},
	{
		.hz = 160,
		.pmsk = {0x01, 0x06B, 0x4, 0xAAAB, 0x0, 0x18, 0x06},
		.t_lane = {0x01, 0x06, 0x07, 0x02, 0x01, 0x00, 0x04, 0x01, 0x02},
	},
	{
		.hz = 170,
		.pmsk = {0x01, 0x071, 0x4, 0x5555, 0x0, 0x18, 0x06},
		.t_lane = {0x01, 0x06, 0x07, 0x02, 0x01, 0x00, 0x04, 0x01, 0x02},
	},
	{
		.hz = 180,
		.pmsk = {0x01, 0x078, 0x4, 0x0000, 0x0, 0x19, 0x06},
		.t_lane = {0x01, 0x06, 0x07, 0x02, 0x01, 0x00, 0x04, 0x01, 0x02},
	},
	{
		.hz = 190,
		.pmsk = {0x01, 0x07F, 0x4, 0xAAAB, 0x0, 0x18, 0x07},
		.t_lane = {0x01, 0x07, 0x07, 0x02, 0x01, 0x01, 0x04, 0x01, 0x02},
	},
	{
		.hz = 200,
		.pmsk = {0x01, 0x085, 0x4, 0x5555, 0x0, 0x18, 0x07},
		.t_lane = {0x01, 0x07, 0x07, 0x02, 0x02, 0x01, 0x04, 0x01, 0x02},
	},
	{
		.hz = 210,
		.pmsk = {0x01, 0x046, 0x3, 0x0000, 0x0, 0x18, 0x04},
		.t_lane = {0x01, 0x07, 0x07, 0x02, 0x02, 0x01, 0x04, 0x01, 0x02},
	},
	{
		.hz = 220,
		.pmsk = {0x01, 0x049, 0x3, 0x5555, 0x0, 0x18, 0x04},
		.t_lane = {0x01, 0x08, 0x08, 0x02, 0x02, 0x01, 0x05, 0x01, 0x02},
	},
	{
		.hz = 230,
		.pmsk = {0x01, 0x04D, 0x3, 0xAAAB, 0x0, 0x19, 0x04},
		.t_lane = {0x01, 0x08, 0x08, 0x02, 0x02, 0x01, 0x05, 0x01, 0x02},
	},
	{
		.hz = 240,
		.pmsk = {0x01, 0x050, 0x3, 0x0000, 0x0, 0x19, 0x04},
		.t_lane = {0x01, 0x09, 0x08, 0x02, 0x02, 0x01, 0x05, 0x01, 0x03},
	},
	{
		.hz = 250,
		.pmsk = {0x01, 0x053, 0x3, 0x5555, 0x0, 0x19, 0x04},
		.t_lane = {0x01, 0x0A, 0x08, 0x02, 0x02, 0x02, 0x05, 0x01, 0x03},
	},
	{
		.hz = 260,
		.pmsk = {0x01, 0x057, 0x3, 0xAAAB, 0x0, 0x18, 0x05},
		.t_lane = {0x01, 0x0B, 0x08, 0x03, 0x02, 0x02, 0x05, 0x01, 0x03},
	},
	{
		.hz = 270,
		.pmsk = {0x01, 0x05A, 0x3, 0x0000, 0x0, 0x18, 0x05},
		.t_lane = {0x02, 0x0B, 0x08, 0x03, 0x02, 0x02, 0x05, 0x02, 0x03},
	},
	{
		.hz = 280,
		.pmsk = {0x01, 0x05D, 0x3, 0x5555, 0x0, 0x18, 0x05},
		.t_lane = {0x02, 0x0C, 0x08, 0x03, 0x02, 0x02, 0x05, 0x02, 0x03},
	},
	{
		.hz = 290,
		.pmsk = {0x01, 0x061, 0x3, 0xAAAB, 0x0, 0x19, 0x05},
		.t_lane = {0x02, 0x0C, 0x08, 0x03, 0x02, 0x02, 0x05, 0x02, 0x03},
	},
	{
		.hz = 300,
		.pmsk = {0x01, 0x064, 0x3, 0x0000, 0x0, 0x19, 0x05},
		.t_lane = {0x02, 0x0D, 0x08, 0x03, 0x03, 0x03, 0x05, 0x02, 0x03},
	},
	{
		.hz = 310,
		.pmsk = {0x01, 0x067, 0x3, 0x5555, 0x0, 0x19, 0x05},
		.t_lane = {0x02, 0x0D, 0x08, 0x03, 0x03, 0x03, 0x05, 0x02, 0x03},
	},
	{
		.hz = 320,
		.pmsk = {0x01, 0x06B, 0x3, 0xAAAB, 0x0, 0x18, 0x06},
		.t_lane = {0x02, 0x0E, 0x08, 0x03, 0x03, 0x03, 0x05, 0x02, 0x04},
	},
	{
		.hz = 330,
		.pmsk = {0x01, 0x06E, 0x3, 0x0000, 0x0, 0x18, 0x06},
		.t_lane = {0x02, 0x0E, 0x08, 0x03, 0x03, 0x03, 0x06, 0x02, 0x04},
	},
	{
		.hz = 340,
		.pmsk = {0x01, 0x071, 0x3, 0x5555, 0x0, 0x18, 0x06},
		.t_lane = {0x02, 0x0E, 0x08, 0x03, 0x03, 0x03, 0x06, 0x02, 0x04},
	},
	{
		.hz = 350,
		.pmsk = {0x01, 0x075, 0x3, 0xAAAB, 0x0, 0x19, 0x06},
		.t_lane = {0x02, 0x0F, 0x09, 0x03, 0x03, 0x03, 0x06, 0x02, 0x04},
	},
	{
		.hz = 360,
		.pmsk = {0x01, 0x078, 0x3, 0x0000, 0x0, 0x19, 0x06},
		.t_lane = {0x02, 0x0F, 0x09, 0x03, 0x03, 0x04, 0x06, 0x02, 0x04},
	},
	{
		.hz = 370,
		.pmsk = {0x01, 0x07B, 0x3, 0x5555, 0x0, 0x19, 0x06},
		.t_lane = {0x02, 0x10, 0x09, 0x03, 0x03, 0x04, 0x06, 0x02, 0x04},
	},
	{
		.hz = 380,
		.pmsk = {0x01, 0x07F, 0x3, 0xAAAB, 0x0, 0x18, 0x07},
		.t_lane = {0x03, 0x10, 0x09, 0x04, 0x03, 0x04, 0x06, 0x02, 0x04},
	},
	{
		.hz = 390,
		.pmsk = {0x01, 0x082, 0x3, 0x0000, 0x0, 0x18, 0x07},
		.t_lane = {0x03, 0x11, 0x09, 0x04, 0x03, 0x04, 0x06, 0x02, 0x04},
	},
	{
		.hz = 400,
		.pmsk = {0x01, 0x085, 0x3, 0x5555, 0x0, 0x18, 0x07},
		.t_lane = {0x03, 0x11, 0x09, 0x04, 0x03, 0x04, 0x06, 0x03, 0x05},
	},
	{
		.hz = 410,
		.pmsk = {0x02, 0x089, 0x2, 0xAAAB, 0x0, 0x0C, 0x0F},
		.t_lane = {0x03, 0x11, 0x09, 0x04, 0x04, 0x05, 0x06, 0x03, 0x05},
	},
	{
		.hz = 420,
		.pmsk = {0x01, 0x046, 0x2, 0x0000, 0x0, 0x18, 0x04},
		.t_lane = {0x03, 0x12, 0x09, 0x04, 0x04, 0x05, 0x06, 0x03, 0x05},
	},
	{
		.hz = 430,
		.pmsk = {0x01, 0x048, 0x2, 0xAAAB, 0x0, 0x18, 0x04},
		.t_lane = {0x03, 0x12, 0x09, 0x04, 0x04, 0x05, 0x07, 0x03, 0x05},
	},
	{
		.hz = 440,
		.pmsk = {0x01, 0x049, 0x2, 0x5555, 0x0, 0x18, 0x04},
		.t_lane = {0x03, 0x13, 0x09, 0x04, 0x04, 0x05, 0x07, 0x03, 0x05},
	},
	{
		.hz = 450,
		.pmsk = {0x01, 0x04B, 0x2, 0x0000, 0x0, 0x18, 0x04},
		.t_lane = {0x03, 0x13, 0x09, 0x04, 0x04, 0x05, 0x07, 0x03, 0x05},
	},
	{
		.hz = 460,
		.pmsk = {0x01, 0x04D, 0x2, 0xAAAB, 0x0, 0x19, 0x04},
		.t_lane = {0x03, 0x14, 0x09, 0x04, 0x04, 0x05, 0x07, 0x03, 0x05},
	},
	{
		.hz = 470,
		.pmsk = {0x01, 0x04E, 0x2, 0x5555, 0x0, 0x19, 0x04},
		.t_lane = {0x03, 0x14, 0x09, 0x04, 0x04, 0x06, 0x07, 0x03, 0x05},
	},
	{
		.hz = 480,
		.pmsk = {0x01, 0x050, 0x2, 0x0000, 0x0, 0x19, 0x04},
		.t_lane = {0x04, 0x15, 0x09, 0x04, 0x04, 0x06, 0x07, 0x03, 0x06},
	},
	{
		.hz = 490,
		.pmsk = {0x01, 0x052, 0x2, 0xAAAB, 0x0, 0x19, 0x04},
		.t_lane = {0x04, 0x15, 0x0A, 0x05, 0x04, 0x06, 0x07, 0x03, 0x06},
	},
	{
		.hz = 500,
		.pmsk = {0x01, 0x053, 0x2, 0x5555, 0x0, 0x19, 0x04},
		.t_lane = {0x04, 0x15, 0x0A, 0x05, 0x04, 0x06, 0x07, 0x03, 0x06},
	},
	{
		.hz = 510,
		.pmsk = {0x01, 0x055, 0x2, 0x0000, 0x0, 0x19, 0x04},
		.t_lane = {0x04, 0x16, 0x0A, 0x05, 0x05, 0x06, 0x07, 0x03, 0x06},
	},
	{
		.hz = 520,
		.pmsk = {0x01, 0x057, 0x2, 0xAAAB, 0x0, 0x18, 0x05},
		.t_lane = {0x04, 0x16, 0x0A, 0x05, 0x05, 0x07, 0x07, 0x03, 0x06},
	},
	{
		.hz = 530,
		.pmsk = {0x01, 0x058, 0x2, 0x5555, 0x0, 0x18, 0x05},
		.t_lane = {0x04, 0x17, 0x0A, 0x05, 0x05, 0x07, 0x07, 0x03, 0x06},
	},
	{
		.hz = 540,
		.pmsk = {0x01, 0x05A, 0x2, 0x0000, 0x0, 0x18, 0x05},
		.t_lane = {0x04, 0x17, 0x0A, 0x05, 0x05, 0x07, 0x08, 0x04, 0x06},
	},
	{
		.hz = 550,
		.pmsk = {0x01, 0x05C, 0x2, 0xAAAB, 0x0, 0x18, 0x05},
		.t_lane = {0x04, 0x18, 0x0A, 0x05, 0x05, 0x07, 0x08, 0x04, 0x06},
	},
	{
		.hz = 560,
		.pmsk = {0x01, 0x05D, 0x2, 0x5555, 0x0, 0x18, 0x05},
		.t_lane = {0x04, 0x18, 0x0A, 0x05, 0x05, 0x07, 0x08, 0x04, 0x07},
	},
	{
		.hz = 570,
		.pmsk = {0x01, 0x05F, 0x2, 0x0000, 0x0, 0x18, 0x05},
		.t_lane = {0x04, 0x18, 0x0A, 0x05, 0x05, 0x07, 0x08, 0x04, 0x07},
	},
	{
		.hz = 580,
		.pmsk = {0x01, 0x061, 0x2, 0xAAAB, 0x0, 0x19, 0x05},
		.t_lane = {0x04, 0x19, 0x0A, 0x05, 0x05, 0x08, 0x08, 0x04, 0x07},
	},
	{
		.hz = 590,
		.pmsk = {0x01, 0x062, 0x2, 0x5555, 0x0, 0x19, 0x05},
		.t_lane = {0x05, 0x19, 0x0A, 0x05, 0x05, 0x08, 0x08, 0x04, 0x07},
	},
	{
		.hz = 600,
		.pmsk = {0x01, 0x064, 0x2, 0x0000, 0x0, 0x19, 0x05},
		.t_lane = {0x05, 0x1A, 0x0A, 0x06, 0x05, 0x08, 0x08, 0x04, 0x07},
	},
	{
		.hz = 610,
		.pmsk = {0x01, 0x066, 0x2, 0xAAAB, 0x0, 0x19, 0x05},
		.t_lane = {0x05, 0x1A, 0x0A, 0x06, 0x05, 0x08, 0x08, 0x04, 0x07},
	},
	{
		.hz = 620,
		.pmsk = {0x01, 0x067, 0x2, 0x5555, 0x0, 0x19, 0x05},
		.t_lane = {0x05, 0x1B, 0x0B, 0x06, 0x06, 0x08, 0x08, 0x04, 0x07},
	},
	{
		.hz = 630,
		.pmsk = {0x01, 0x069, 0x2, 0x0000, 0x0, 0x19, 0x05},
		.t_lane = {0x05, 0x1B, 0x0B, 0x06, 0x06, 0x09, 0x08, 0x04, 0x07},
	},
	{
		.hz = 640,
		.pmsk = {0x01, 0x06B, 0x2, 0xAAAB, 0x0, 0x18, 0x06},
		.t_lane = {0x05, 0x1C, 0x0B, 0x06, 0x06, 0x09, 0x08, 0x04, 0x08},
	},
	{
		.hz = 650,
		.pmsk = {0x01, 0x06C, 0x2, 0x5555, 0x0, 0x18, 0x06},
		.t_lane = {0x05, 0x1C, 0x0B, 0x06, 0x06, 0x09, 0x09, 0x04, 0x08},
	},
	{
		.hz = 660,
		.pmsk = {0x01, 0x06E, 0x2, 0x0000, 0x0, 0x18, 0x06},
		.t_lane = {0x05, 0x1C, 0x0B, 0x06, 0x06, 0x09, 0x09, 0x04, 0x08},
	},
	{
		.hz = 670,
		.pmsk = {0x01, 0x070, 0x2, 0xAAAB, 0x0, 0x18, 0x06},
		.t_lane = {0x05, 0x1D, 0x0B, 0x06, 0x06, 0x09, 0x09, 0x05, 0x08},
	},
	{
		.hz = 680,
		.pmsk = {0x01, 0x071, 0x2, 0x5555, 0x0, 0x18, 0x06},
		.t_lane = {0x05, 0x1D, 0x0B, 0x06, 0x06, 0x09, 0x09, 0x05, 0x08},
	},
	{
		.hz = 690,
		.pmsk = {0x01, 0x073, 0x2, 0x0000, 0x0, 0x19, 0x06},
		.t_lane = {0x05, 0x1E, 0x0B, 0x06, 0x06, 0x0A, 0x09, 0x05, 0x08},
	},
	{
		.hz = 700,
		.pmsk = {0x01, 0x075, 0x2, 0xAAAB, 0x0, 0x19, 0x06},
		.t_lane = {0x06, 0x1E, 0x0B, 0x06, 0x06, 0x0A, 0x09, 0x05, 0x08},
	},
	{
		.hz = 710,
		.pmsk = {0x01, 0x076, 0x2, 0x5555, 0x0, 0x19, 0x06},
		.t_lane = {0x06, 0x1F, 0x0B, 0x06, 0x06, 0x0A, 0x09, 0x05, 0x08},
	},
	{
		.hz = 720,
		.pmsk = {0x01, 0x078, 0x2, 0x0000, 0x0, 0x19, 0x06},
		.t_lane = {0x06, 0x1F, 0x0B, 0x07, 0x06, 0x0A, 0x09, 0x05, 0x09},
	},
	{
		.hz = 730,
		.pmsk = {0x01, 0x07A, 0x2, 0xAAAB, 0x0, 0x19, 0x06},
		.t_lane = {0x06, 0x1F, 0x0B, 0x07, 0x07, 0x0A, 0x09, 0x05, 0x09},
	},
	{
		.hz = 740,
		.pmsk = {0x01, 0x07B, 0x2, 0x5555, 0x0, 0x19, 0x06},
		.t_lane = {0x06, 0x20, 0x0B, 0x07, 0x07, 0x0B, 0x09, 0x05, 0x09},
	},
	{
		.hz = 750,
		.pmsk = {0x01, 0x07D, 0x2, 0x0000, 0x0, 0x18, 0x07},
		.t_lane = {0x06, 0x20, 0x0C, 0x07, 0x07, 0x0B, 0x09, 0x05, 0x09},
	},
	{
		.hz = 760,
		.pmsk = {0x01, 0x07F, 0x2, 0xAAAB, 0x0, 0x18, 0x07},
		.t_lane = {0x06, 0x21, 0x0C, 0x07, 0x07, 0x0B, 0x0A, 0x05, 0x09},
	},
	{
		.hz = 770,
		.pmsk = {0x01, 0x080, 0x2, 0x5555, 0x0, 0x18, 0x07},
		.t_lane = {0x06, 0x21, 0x0C, 0x07, 0x07, 0x0B, 0x0A, 0x05, 0x09},
	},
	{
		.hz = 780,
		.pmsk = {0x01, 0x082, 0x2, 0x0000, 0x0, 0x18, 0x07},
		.t_lane = {0x06, 0x22, 0x0C, 0x07, 0x07, 0x0B, 0x0A, 0x05, 0x09},
	},
	{
		.hz = 790,
		.pmsk = {0x01, 0x084, 0x2, 0xAAAB, 0x0, 0x18, 0x07},
		.t_lane = {0x06, 0x22, 0x0C, 0x07, 0x07, 0x0B, 0x0A, 0x05, 0x09},
	},
	{
		.hz = 800,
		.pmsk = {0x01, 0x085, 0x2, 0x5555, 0x0, 0x18, 0x07},
		.t_lane = {0x07, 0x23, 0x0C, 0x07, 0x07, 0x0C, 0x0A, 0x06, 0x0A},
	},
	{
		.hz = 810,
		.pmsk = {0x02, 0x087, 0x1, 0x0000, 0x0, 0x0C, 0x0E},
		.t_lane = {0x07, 0x23, 0x0C, 0x07, 0x07, 0x0C, 0x0A, 0x06, 0x0A},
	},
	{
		.hz = 820,
		.pmsk = {0x02, 0x089, 0x1, 0xAAAB, 0x0, 0x0C, 0x0F},
		.t_lane = {0x07, 0x23, 0x0C, 0x07, 0x07, 0x0C, 0x0A, 0x06, 0x0A},
	},
	{
		.hz = 830,
		.pmsk = {0x01, 0x045, 0x1, 0x2AAB, 0x0, 0x18, 0x04},
		.t_lane = {0x07, 0x24, 0x0C, 0x08, 0x08, 0x0C, 0x0A, 0x06, 0x0A},
	},
	{
		.hz = 840,
		.pmsk = {0x01, 0x046, 0x1, 0x0000, 0x0, 0x18, 0x04},
		.t_lane = {0x07, 0x24, 0x0C, 0x08, 0x08, 0x0C, 0x0A, 0x06, 0x0A},
	},
	{
		.hz = 850,
		.pmsk = {0x01, 0x047, 0x1, 0xD555, 0x0, 0x18, 0x04},
		.t_lane = {0x07, 0x25, 0x0C, 0x08, 0x08, 0x0D, 0x0A, 0x06, 0x0A},
	},
	{
		.hz = 860,
		.pmsk = {0x01, 0x048, 0x1, 0xAAAB, 0x0, 0x18, 0x04},
		.t_lane = {0x07, 0x25, 0x0C, 0x08, 0x08, 0x0D, 0x0B, 0x06, 0x0A},
	},
	{
		.hz = 870,
		.pmsk = {0x01, 0x048, 0x1, 0x7FFE, 0x0, 0x18, 0x04},
		.t_lane = {0x07, 0x26, 0x0C, 0x08, 0x08, 0x0D, 0x0B, 0x06, 0x0A},
	},
	{
		.hz = 880,
		.pmsk = {0x01, 0x049, 0x1, 0x5555, 0x0, 0x18, 0x04},
		.t_lane = {0x07, 0x26, 0x0C, 0x08, 0x08, 0x0D, 0x0B, 0x06, 0x0B},
	},
	{
		.hz = 890,
		.pmsk = {0x01, 0x04A, 0x1, 0x2AAB, 0x0, 0x18, 0x04},
		.t_lane = {0x07, 0x26, 0x0D, 0x08, 0x08, 0x0D, 0x0B, 0x06, 0x0B},
	},
	{
		.hz = 900,
		.pmsk = {0x01, 0x04B, 0x1, 0x0000, 0x0, 0x18, 0x04},
		.t_lane = {0x07, 0x27, 0x0D, 0x08, 0x08, 0x0D, 0x0B, 0x06, 0x0B},
	},
	{
		.hz = 910,
		.pmsk = {0x01, 0x04C, 0x1, 0xD555, 0x0, 0x18, 0x04},
		.t_lane = {0x08, 0x27, 0x0D, 0x08, 0x08, 0x0E, 0x0B, 0x06, 0x0B},
	},
	{
		.hz = 920,
		.pmsk = {0x01, 0x04D, 0x1, 0xAAAB, 0x0, 0x19, 0x04},
		.t_lane = {0x08, 0x28, 0x0D, 0x08, 0x08, 0x0E, 0x0B, 0x06, 0x0B},
	},
	{
		.hz = 930,
		.pmsk = {0x01, 0x04E, 0x1, 0x8000, 0x0, 0x19, 0x04},
		.t_lane = {0x08, 0x28, 0x0D, 0x08, 0x08, 0x0E, 0x0B, 0x06, 0x0B},
	},
	{
		.hz = 940,
		.pmsk = {0x01, 0x04E, 0x1, 0x5555, 0x0, 0x19, 0x04},
		.t_lane = {0x08, 0x29, 0x0D, 0x08, 0x09, 0x0E, 0x0B, 0x07, 0x0B},
	},
	{
		.hz = 950,
		.pmsk = {0x01, 0x04F, 0x1, 0x2AAB, 0x0, 0x19, 0x04},
		.t_lane = {0x08, 0x29, 0x0D, 0x09, 0x09, 0x0E, 0x0B, 0x07, 0x0B},
	},
	{
		.hz = 960,
		.pmsk = {0x01, 0x050, 0x1, 0x0000, 0x0, 0x19, 0x04},
		.t_lane = {0x08, 0x2A, 0x0D, 0x09, 0x09, 0x0F, 0x0B, 0x07, 0x0C},
	},
	{
		.hz = 970,
		.pmsk = {0x01, 0x051, 0x1, 0xD555, 0x0, 0x19, 0x04},
		.t_lane = {0x08, 0x2A, 0x0D, 0x09, 0x09, 0x0F, 0x0C, 0x07, 0x0C},
	},
	{
		.hz = 980,
		.pmsk = {0x01, 0x052, 0x1, 0xAAAB, 0x0, 0x19, 0x04},
		.t_lane = {0x08, 0x2A, 0x0D, 0x09, 0x09, 0x0F, 0x0C, 0x07, 0x0C},
	},
	{
		.hz = 990,
		.pmsk = {0x01, 0x053, 0x1, 0x8000, 0x0, 0x19, 0x04},
		.t_lane = {0x08, 0x2B, 0x0D, 0x09, 0x09, 0x0F, 0x0C, 0x07, 0x0C},
	},
	{
		.hz = 1000,
		.pmsk = {0x01, 0x053, 0x1, 0x5555, 0x0, 0x19, 0x04},
		.t_lane = {0x08, 0x2B, 0x0D, 0x09, 0x09, 0x0F, 0x0C, 0x07, 0x0C},
	},
	{
		.hz = 1010,
		.pmsk = {0x01, 0x054, 0x1, 0x2AAB, 0x0, 0x19, 0x04},
		.t_lane = {0x08, 0x2C, 0x0D, 0x09, 0x09, 0x0F, 0x0C, 0x07, 0x0C},
	},
	{
		.hz = 1020,
		.pmsk = {0x01, 0x055, 0x1, 0x0000, 0x0, 0x19, 0x04},
		.t_lane = {0x09, 0x2C, 0x0E, 0x09, 0x09, 0x10, 0x0C, 0x07, 0x0C},
	},
	{
		.hz = 1030,
		.pmsk = {0x01, 0x056, 0x1, 0xD555, 0x0, 0x18, 0x05},
		.t_lane = {0x09, 0x2D, 0x0E, 0x09, 0x09, 0x10, 0x0C, 0x07, 0x0C},
	},
	{
		.hz = 1040,
		.pmsk = {0x01, 0x057, 0x1, 0xAAAB, 0x0, 0x18, 0x05},
		.t_lane = {0x09, 0x2D, 0x0E, 0x09, 0x0A, 0x10, 0x0C, 0x07, 0x0D},
	},
	{
		.hz = 1050,
		.pmsk = {0x01, 0x057, 0x1, 0x7FFE, 0x0, 0x18, 0x05},
		.t_lane = {0x09, 0x2D, 0x0E, 0x09, 0x0A, 0x10, 0x0C, 0x07, 0x0D},
	},
	{
		.hz = 1060,
		.pmsk = {0x01, 0x058, 0x1, 0x5555, 0x0, 0x18, 0x05},
		.t_lane = {0x09, 0x2E, 0x0E, 0x0A, 0x0A, 0x10, 0x0C, 0x07, 0x0D},
	},
	{
		.hz = 1070,
		.pmsk = {0x01, 0x059, 0x1, 0x2AAB, 0x0, 0x18, 0x05},
		.t_lane = {0x09, 0x2E, 0x0E, 0x0A, 0x0A, 0x11, 0x0C, 0x08, 0x0D},
	},
	{
		.hz = 1080,
		.pmsk = {0x01, 0x05A, 0x1, 0x0000, 0x0, 0x18, 0x05},
		.t_lane = {0x09, 0x2F, 0x0E, 0x0A, 0x0A, 0x11, 0x0D, 0x08, 0x0D},
	},
	{
		.hz = 1090,
		.pmsk = {0x01, 0x05B, 0x1, 0xD555, 0x0, 0x18, 0x05},
		.t_lane = {0x09, 0x2F, 0x0E, 0x0A, 0x0A, 0x11, 0x0D, 0x08, 0x0D},
	},
	{
		.hz = 1100,
		.pmsk = {0x01, 0x05C, 0x1, 0xAAAB, 0x0, 0x18, 0x05},
		.t_lane = {0x09, 0x30, 0x0E, 0x0A, 0x0A, 0x11, 0x0D, 0x08, 0x0D},
	},
	{
		.hz = 1110,
		.pmsk = {0x01, 0x05C, 0x1, 0x7FFE, 0x0, 0x18, 0x05},
		.t_lane = {0x09, 0x30, 0x0E, 0x0A, 0x0A, 0x11, 0x0D, 0x08, 0x0D},
	},
	{
		.hz = 1120,
		.pmsk = {0x01, 0x05D, 0x1, 0x5555, 0x0, 0x18, 0x05},
		.t_lane = {0x0A, 0x31, 0x0E, 0x0A, 0x0A, 0x11, 0x0D, 0x08, 0x0E},
	},
	{
		.hz = 1130,
		.pmsk = {0x01, 0x05E, 0x1, 0x2AAB, 0x0, 0x18, 0x05},
		.t_lane = {0x0A, 0x31, 0x0E, 0x0A, 0x0A, 0x12, 0x0D, 0x08, 0x0E},
	},
	{
		.hz = 1140,
		.pmsk = {0x01, 0x05F, 0x1, 0x0000, 0x0, 0x18, 0x05},
		.t_lane = {0x0A, 0x31, 0x0E, 0x0A, 0x0A, 0x12, 0x0D, 0x08, 0x0E},
	},
	{
		.hz = 1150,
		.pmsk = {0x01, 0x060, 0x1, 0xD555, 0x0, 0x19, 0x05},
		.t_lane = {0x0A, 0x32, 0x0F, 0x0A, 0x0B, 0x12, 0x0D, 0x08, 0x0E},
	},
	{
		.hz = 1160,
		.pmsk = {0x01, 0x061, 0x1, 0xAAAB, 0x0, 0x19, 0x05},
		.t_lane = {0x0A, 0x32, 0x0F, 0x0A, 0x0B, 0x12, 0x0D, 0x08, 0x0E},
	},
	{
		.hz = 1170,
		.pmsk = {0x01, 0x062, 0x1, 0x8000, 0x0, 0x19, 0x05},
		.t_lane = {0x0A, 0x33, 0x0F, 0x0A, 0x0B, 0x12, 0x0D, 0x08, 0x0E},
	},
	{
		.hz = 1180,
		.pmsk = {0x01, 0x062, 0x1, 0x5555, 0x0, 0x19, 0x05},
		.t_lane = {0x0A, 0x33, 0x0F, 0x0B, 0x0B, 0x13, 0x0D, 0x08, 0x0E},
	},
	{
		.hz = 1190,
		.pmsk = {0x01, 0x063, 0x1, 0x2AAB, 0x0, 0x19, 0x05},
		.t_lane = {0x0A, 0x34, 0x0F, 0x0B, 0x0B, 0x13, 0x0E, 0x08, 0x0E},
	},
	{
		.hz = 1200,
		.pmsk = {0x01, 0x064, 0x1, 0x0000, 0x0, 0x19, 0x05},
		.t_lane = {0x0A, 0x34, 0x0F, 0x0B, 0x0B, 0x13, 0x0E, 0x09, 0x0F},
	},
	{
		.hz = 1210,
		.pmsk = {0x01, 0x065, 0x1, 0xD555, 0x0, 0x19, 0x05},
		.t_lane = {0x0A, 0x34, 0x0F, 0x0B, 0x0B, 0x13, 0x0E, 0x09, 0x0F},
	},
	{
		.hz = 1220,
		.pmsk = {0x01, 0x066, 0x1, 0xAAAB, 0x0, 0x19, 0x05},
		.t_lane = {0x0A, 0x35, 0x0F, 0x0B, 0x0B, 0x13, 0x0E, 0x09, 0x0F},
	},
	{
		.hz = 1230,
		.pmsk = {0x01, 0x067, 0x1, 0x8000, 0x0, 0x19, 0x05},
		.t_lane = {0x0B, 0x35, 0x0F, 0x0B, 0x0B, 0x13, 0x0E, 0x09, 0x0F},
	},
	{
		.hz = 1240,
		.pmsk = {0x01, 0x067, 0x1, 0x5555, 0x0, 0x19, 0x05},
		.t_lane = {0x0B, 0x36, 0x0F, 0x0B, 0x0B, 0x14, 0x0E, 0x09, 0x0F},
	},
	{
		.hz = 1250,
		.pmsk = {0x01, 0x068, 0x1, 0x2AAB, 0x0, 0x19, 0x05},
		.t_lane = {0x0B, 0x36, 0x0F, 0x0B, 0x0B, 0x14, 0x0E, 0x09, 0x0F},
	},
	{
		.hz = 1260,
		.pmsk = {0x01, 0x069, 0x1, 0x0000, 0x0, 0x19, 0x05},
		.t_lane = {0x0B, 0x37, 0x0F, 0x0B, 0x0C, 0x14, 0x0E, 0x09, 0x0F},
	},
	{
		.hz = 1270,
		.pmsk = {0x01, 0x06A, 0x1, 0xD555, 0x0, 0x18, 0x06},
		.t_lane = {0x0B, 0x37, 0x0F, 0x0B, 0x0C, 0x14, 0x0E, 0x09, 0x0F},
	},
	{
		.hz = 1280,
		.pmsk = {0x01, 0x06B, 0x1, 0xAAAB, 0x0, 0x18, 0x06},
		.t_lane = {0x0B, 0x38, 0x0F, 0x0B, 0x0C, 0x14, 0x0E, 0x09, 0x10},
	},
	{
		.hz = 1290,
		.pmsk = {0x01, 0x06B, 0x1, 0x7FFE, 0x0, 0x18, 0x06},
		.t_lane = {0x0B, 0x38, 0x10, 0x0C, 0x0C, 0x15, 0x0F, 0x09, 0x10},
	},
	{
		.hz = 1300,
		.pmsk = {0x01, 0x06C, 0x1, 0x5555, 0x0, 0x18, 0x06},
		.t_lane = {0x0B, 0x38, 0x10, 0x0C, 0x0C, 0x15, 0x0F, 0x09, 0x10},
	},
	{
		.hz = 1310,
		.pmsk = {0x01, 0x06D, 0x1, 0x2AAB, 0x0, 0x18, 0x06},
		.t_lane = {0x0B, 0x39, 0x10, 0x0C, 0x0C, 0x15, 0x0F, 0x09, 0x10},
	},
	{
		.hz = 1320,
		.pmsk = {0x01, 0x06E, 0x1, 0x0000, 0x0, 0x18, 0x06},
		.t_lane = {0x0B, 0x39, 0x10, 0x0C, 0x0C, 0x15, 0x0F, 0x09, 0x10},
	},
	{
		.hz = 1330,
		.pmsk = {0x01, 0x06F, 0x1, 0xD555, 0x0, 0x18, 0x06},
		.t_lane = {0x0B, 0x3A, 0x10, 0x0C, 0x0C, 0x15, 0x0F, 0x09, 0x10},
	},
	{
		.hz = 1340,
		.pmsk = {0x01, 0x070, 0x1, 0xAAAB, 0x0, 0x18, 0x06},
		.t_lane = {0x0C, 0x3A, 0x10, 0x0C, 0x0C, 0x15, 0x0F, 0x0A, 0x10},
	},
	{
		.hz = 1350,
		.pmsk = {0x01, 0x070, 0x1, 0x7FFE, 0x0, 0x18, 0x06},
		.t_lane = {0x0C, 0x3B, 0x10, 0x0C, 0x0C, 0x16, 0x0F, 0x0A, 0x10},
	},
	{
		.hz = 1360,
		.pmsk = {0x01, 0x071, 0x1, 0x5555, 0x0, 0x18, 0x06},
		.t_lane = {0x0C, 0x3B, 0x10, 0x0C, 0x0D, 0x16, 0x0F, 0x0A, 0x11},
	},
	{
		.hz = 1370,
		.pmsk = {0x01, 0x072, 0x1, 0x2AAB, 0x0, 0x18, 0x06},
		.t_lane = {0x0C, 0x3B, 0x10, 0x0C, 0x0D, 0x16, 0x0F, 0x0A, 0x11},
	},
	{
		.hz = 1380,
		.pmsk = {0x01, 0x073, 0x1, 0x0000, 0x0, 0x19, 0x06},
		.t_lane = {0x0C, 0x3C, 0x10, 0x0C, 0x0D, 0x16, 0x0F, 0x0A, 0x11},
	},
	{
		.hz = 1390,
		.pmsk = {0x01, 0x074, 0x1, 0xD555, 0x0, 0x19, 0x06},
		.t_lane = {0x0C, 0x3C, 0x10, 0x0C, 0x0D, 0x16, 0x0F, 0x0A, 0x11},
	},
	{
		.hz = 1400,
		.pmsk = {0x01, 0x075, 0x1, 0xAAAB, 0x0, 0x19, 0x06},
		.t_lane = {0x0C, 0x3D, 0x10, 0x0D, 0x0D, 0x17, 0x10, 0x0A, 0x11},
	},
	{
		.hz = 1410,
		.pmsk = {0x01, 0x076, 0x1, 0x8000, 0x0, 0x19, 0x06},
		.t_lane = {0x0C, 0x3D, 0x10, 0x0D, 0x0D, 0x17, 0x10, 0x0A, 0x11},
	},
	{
		.hz = 1420,
		.pmsk = {0x01, 0x076, 0x1, 0x5555, 0x0, 0x19, 0x06},
		.t_lane = {0x0C, 0x3E, 0x11, 0x0D, 0x0D, 0x17, 0x10, 0x0A, 0x11},
	},
	{
		.hz = 1430,
		.pmsk = {0x01, 0x077, 0x1, 0x2AAB, 0x0, 0x19, 0x06},
		.t_lane = {0x0C, 0x3E, 0x11, 0x0D, 0x0D, 0x17, 0x10, 0x0A, 0x11},
	},
	{
		.hz = 1440,
		.pmsk = {0x01, 0x078, 0x1, 0x0000, 0x0, 0x19, 0x06},
		.t_lane = {0x0D, 0x3F, 0x11, 0x0D, 0x0D, 0x17, 0x10, 0x0A, 0x12},
	},
	{
		.hz = 1450,
		.pmsk = {0x01, 0x079, 0x1, 0xD555, 0x0, 0x19, 0x06},
		.t_lane = {0x0D, 0x3F, 0x11, 0x0D, 0x0D, 0x17, 0x10, 0x0A, 0x12},
	},
	{
		.hz = 1460,
		.pmsk = {0x01, 0x07A, 0x1, 0xAAAB, 0x0, 0x19, 0x06},
		.t_lane = {0x0D, 0x3F, 0x11, 0x0D, 0x0D, 0x18, 0x10, 0x0A, 0x12},
	},
	{
		.hz = 1470,
		.pmsk = {0x01, 0x07B, 0x1, 0x8000, 0x0, 0x19, 0x06},
		.t_lane = {0x0D, 0x40, 0x11, 0x0D, 0x0E, 0x18, 0x10, 0x0B, 0x12},
	},
	{
		.hz = 1480,
		.pmsk = {0x01, 0x07B, 0x1, 0x5555, 0x0, 0x19, 0x06},
		.t_lane = {0x0D, 0x40, 0x11, 0x0D, 0x0E, 0x18, 0x10, 0x0B, 0x12},
	},
	{
		.hz = 1490,
		.pmsk = {0x01, 0x07C, 0x1, 0x2AAB, 0x0, 0x19, 0x06},
		.t_lane = {0x0D, 0x41, 0x11, 0x0D, 0x0E, 0x18, 0x10, 0x0B, 0x12},
	},
	{
		.hz = 1500,
		.pmsk = {0x01, 0x07D, 0x1, 0x0000, 0x0, 0x18, 0x07},
		.t_lane = {0x0D, 0x41, 0x11, 0x0D, 0x0E, 0x18, 0x10, 0x0B, 0x12},
	},
	{
		.hz = 1510,
		.pmsk = {0x01, 0x07E, 0x1, 0xD555, 0x0, 0x18, 0x07},
		.t_lane = {0x0D, 0x42, 0x11, 0x0D, 0x0E, 0x18, 0x11, 0x0B, 0x12},
	},
	{
		.hz = 1520,
		.pmsk = {0x01, 0x07F, 0x1, 0xAAAB, 0x0, 0x18, 0x07},
		.t_lane = {0x0D, 0x42, 0x11, 0x0E, 0x0E, 0x19, 0x11, 0x0B, 0x13},
	},
	{
		.hz = 1530,
		.pmsk = {0x01, 0x07F, 0x1, 0x7FFE, 0x0, 0x18, 0x07},
		.t_lane = {0x0D, 0x42, 0x11, 0x0E, 0x0E, 0x19, 0x11, 0x0B, 0x13},
	},
	{
		.hz = 1540,
		.pmsk = {0x01, 0x080, 0x1, 0x5555, 0x0, 0x18, 0x07},
		.t_lane = {0x0D, 0x43, 0x11, 0x0E, 0x0E, 0x19, 0x11, 0x0B, 0x13},
	},
	{
		.hz = 1550,
		.pmsk = {0x01, 0x081, 0x1, 0x2AAB, 0x0, 0x18, 0x07},
		.t_lane = {0x0E, 0x43, 0x12, 0x0E, 0x0E, 0x19, 0x11, 0x0B, 0x13},
	},
	{
		.hz = 1560,
		.pmsk = {0x01, 0x082, 0x1, 0x0000, 0x0, 0x18, 0x07},
		.t_lane = {0x0E, 0x44, 0x12, 0x0E, 0x0E, 0x19, 0x11, 0x0B, 0x13},
	},
	{
		.hz = 1570,
		.pmsk = {0x01, 0x083, 0x1, 0xD555, 0x0, 0x18, 0x07},
		.t_lane = {0x0E, 0x44, 0x12, 0x0E, 0x0F, 0x1A, 0x11, 0x0B, 0x13},
	},
	{
		.hz = 1580,
		.pmsk = {0x01, 0x084, 0x1, 0xAAAB, 0x0, 0x18, 0x07},
		.t_lane = {0x0E, 0x45, 0x12, 0x0E, 0x0F, 0x1A, 0x11, 0x0B, 0x13},
	},
	{
		.hz = 1590,
		.pmsk = {0x01, 0x084, 0x1, 0x7FFE, 0x0, 0x18, 0x07},
		.t_lane = {0x0E, 0x45, 0x12, 0x0E, 0x0F, 0x1A, 0x11, 0x0B, 0x13},
	},
	{
		.hz = 1600,
		.pmsk = {0x01, 0x085, 0x1, 0x5555, 0x0, 0x18, 0x07},
		.t_lane = {0x0E, 0x46, 0x12, 0x0E, 0x0F, 0x1A, 0x11, 0x0C, 0x14},
	},
	{
		.hz = 1610,
		.pmsk = {0x02, 0x086, 0x0, 0x2AAB, 0x0, 0x0C, 0x0E},
		.t_lane = {0x0E, 0x46, 0x12, 0x0E, 0x0F, 0x1A, 0x11, 0x0C, 0x14},
	},
	{
		.hz = 1620,
		.pmsk = {0x02, 0x087, 0x0, 0x0000, 0x0, 0x0C, 0x0E},
		.t_lane = {0x0E, 0x46, 0x12, 0x0E, 0x0F, 0x1A, 0x12, 0x0C, 0x14},
	},
	{
		.hz = 1630,
		.pmsk = {0x02, 0x088, 0x0, 0xD555, 0x0, 0x0C, 0x0F},
		.t_lane = {0x0E, 0x47, 0x12, 0x0F, 0x0F, 0x1B, 0x12, 0x0C, 0x14},
	},
	{
		.hz = 1640,
		.pmsk = {0x02, 0x089, 0x0, 0xAAAB, 0x0, 0x0C, 0x0F},
		.t_lane = {0x0E, 0x47, 0x12, 0x0F, 0x0F, 0x1B, 0x12, 0x0C, 0x14},
	},
	{
		.hz = 1650,
		.pmsk = {0x01, 0x045, 0x0, 0xC000, 0x0, 0x18, 0x04},
		.t_lane = {0x0E, 0x48, 0x12, 0x0F, 0x0F, 0x1B, 0x12, 0x0C, 0x14},
	},
	{
		.hz = 1660,
		.pmsk = {0x01, 0x045, 0x0, 0x2AAB, 0x0, 0x18, 0x04},
		.t_lane = {0x0F, 0x48, 0x12, 0x0F, 0x0F, 0x1B, 0x12, 0x0C, 0x14},
	},
	{
		.hz = 1670,
		.pmsk = {0x01, 0x046, 0x0, 0x9555, 0x0, 0x18, 0x04},
		.t_lane = {0x0F, 0x49, 0x12, 0x0F, 0x0F, 0x1B, 0x12, 0x0C, 0x14},
	},
	{
		.hz = 1680,
		.pmsk = {0x01, 0x046, 0x0, 0x0000, 0x0, 0x18, 0x04},
		.t_lane = {0x0F, 0x49, 0x12, 0x0F, 0x10, 0x1C, 0x12, 0x0C, 0x15},
	},
	{
		.hz = 1690,
		.pmsk = {0x01, 0x046, 0x0, 0x6AAB, 0x0, 0x18, 0x04},
		.t_lane = {0x0F, 0x49, 0x13, 0x0F, 0x10, 0x1C, 0x12, 0x0C, 0x15},
	},
	{
		.hz = 1700,
		.pmsk = {0x01, 0x047, 0x0, 0xD555, 0x0, 0x18, 0x04},
		.t_lane = {0x0F, 0x4A, 0x13, 0x0F, 0x10, 0x1C, 0x12, 0x0C, 0x15},
	},
	{
		.hz = 1710,
		.pmsk = {0x01, 0x047, 0x0, 0x4000, 0x0, 0x18, 0x04},
		.t_lane = {0x0F, 0x4A, 0x13, 0x0F, 0x10, 0x1C, 0x12, 0x0C, 0x15},
	},
	{
		.hz = 1720,
		.pmsk = {0x01, 0x048, 0x0, 0xAAAB, 0x0, 0x18, 0x04},
		.t_lane = {0x0F, 0x4B, 0x13, 0x0F, 0x10, 0x1C, 0x13, 0x0C, 0x15},
	},
	{
		.hz = 1730,
		.pmsk = {0x01, 0x048, 0x0, 0x1555, 0x0, 0x18, 0x04},
		.t_lane = {0x0F, 0x4B, 0x13, 0x0F, 0x10, 0x1C, 0x13, 0x0C, 0x15},
	},
	{
		.hz = 1740,
		.pmsk = {0x01, 0x048, 0x0, 0x7FFE, 0x0, 0x18, 0x04},
		.t_lane = {0x0F, 0x4C, 0x13, 0x0F, 0x10, 0x1D, 0x13, 0x0D, 0x15},
	},
	{
		.hz = 1750,
		.pmsk = {0x01, 0x049, 0x0, 0xEAAB, 0x0, 0x18, 0x04},
		.t_lane = {0x0F, 0x4C, 0x13, 0x10, 0x10, 0x1D, 0x13, 0x0D, 0x15},
	},
	{
		.hz = 1760,
		.pmsk = {0x01, 0x049, 0x0, 0x5555, 0x0, 0x18, 0x04},
		.t_lane = {0x10, 0x4D, 0x13, 0x10, 0x10, 0x1D, 0x13, 0x0D, 0x16},
	},
	{
		.hz = 1770,
		.pmsk = {0x01, 0x04A, 0x0, 0xC000, 0x0, 0x18, 0x04},
		.t_lane = {0x10, 0x4D, 0x13, 0x10, 0x10, 0x1D, 0x13, 0x0D, 0x16},
	},
	{
		.hz = 1780,
		.pmsk = {0x01, 0x04A, 0x0, 0x2AAB, 0x0, 0x18, 0x04},
		.t_lane = {0x10, 0x4D, 0x13, 0x10, 0x10, 0x1D, 0x13, 0x0D, 0x16},
	},
	{
		.hz = 1790,
		.pmsk = {0x01, 0x04B, 0x0, 0x9555, 0x0, 0x18, 0x04},
		.t_lane = {0x10, 0x4E, 0x13, 0x10, 0x11, 0x1E, 0x13, 0x0D, 0x16},
	},
	{
		.hz = 1800,
		.pmsk = {0x01, 0x04B, 0x0, 0x0000, 0x0, 0x18, 0x04},
		.t_lane = {0x10, 0x4E, 0x13, 0x10, 0x11, 0x1E, 0x13, 0x0D, 0x16},
	},
	{
		.hz = 1810,
		.pmsk = {0x01, 0x04B, 0x0, 0x6AAB, 0x0, 0x18, 0x04},
		.t_lane = {0x10, 0x4F, 0x13, 0x10, 0x11, 0x1E, 0x13, 0x0D, 0x16},
	},
	{
		.hz = 1820,
		.pmsk = {0x01, 0x04C, 0x0, 0xD555, 0x0, 0x18, 0x04},
		.t_lane = {0x10, 0x4F, 0x14, 0x10, 0x11, 0x1E, 0x13, 0x0D, 0x16},
	},
	{
		.hz = 1830,
		.pmsk = {0x01, 0x04C, 0x0, 0x4000, 0x0, 0x18, 0x04},
		.t_lane = {0x10, 0x50, 0x14, 0x10, 0x11, 0x1E, 0x14, 0x0D, 0x16},
	},
	{
		.hz = 1840,
		.pmsk = {0x01, 0x04D, 0x0, 0xAAAB, 0x0, 0x19, 0x04},
		.t_lane = {0x10, 0x50, 0x14, 0x10, 0x11, 0x1E, 0x14, 0x0D, 0x17},
	},
	{
		.hz = 1850,
		.pmsk = {0x01, 0x04D, 0x0, 0x1555, 0x0, 0x19, 0x04},
		.t_lane = {0x10, 0x50, 0x14, 0x10, 0x11, 0x1F, 0x14, 0x0D, 0x17},
	},
	{
		.hz = 1860,
		.pmsk = {0x01, 0x04E, 0x0, 0x8000, 0x0, 0x19, 0x04},
		.t_lane = {0x10, 0x51, 0x14, 0x11, 0x11, 0x1F, 0x14, 0x0D, 0x17},
	},
	{
		.hz = 1870,
		.pmsk = {0x01, 0x04E, 0x0, 0xEAAB, 0x0, 0x19, 0x04},
		.t_lane = {0x11, 0x51, 0x14, 0x11, 0x11, 0x1F, 0x14, 0x0E, 0x17},
	},
	{
		.hz = 1880,
		.pmsk = {0x01, 0x04E, 0x0, 0x5555, 0x0, 0x19, 0x04},
		.t_lane = {0x11, 0x52, 0x14, 0x11, 0x11, 0x1F, 0x14, 0x0E, 0x17},
	},
	{
		.hz = 1890,
		.pmsk = {0x01, 0x04F, 0x0, 0xC000, 0x0, 0x19, 0x04},
		.t_lane = {0x11, 0x52, 0x14, 0x11, 0x12, 0x1F, 0x14, 0x0E, 0x17},
	},
	{
		.hz = 1900,
		.pmsk = {0x01, 0x04F, 0x0, 0x2AAB, 0x0, 0x19, 0x04},
		.t_lane = {0x11, 0x53, 0x14, 0x11, 0x12, 0x20, 0x14, 0x0E, 0x17},
	},
	{
		.hz = 1910,
		.pmsk = {0x01, 0x050, 0x0, 0x9555, 0x0, 0x19, 0x04},
		.t_lane = {0x11, 0x53, 0x14, 0x11, 0x12, 0x20, 0x14, 0x0E, 0x17},
	},
	{
		.hz = 1920,
		.pmsk = {0x01, 0x050, 0x0, 0x0000, 0x0, 0x19, 0x04},
		.t_lane = {0x11, 0x54, 0x14, 0x11, 0x12, 0x20, 0x14, 0x0E, 0x18},
	},
	{
		.hz = 1930,
		.pmsk = {0x01, 0x050, 0x0, 0x6AAB, 0x0, 0x19, 0x04},
		.t_lane = {0x11, 0x54, 0x14, 0x11, 0x12, 0x20, 0x14, 0x0E, 0x18},
	},
	{
		.hz = 1940,
		.pmsk = {0x01, 0x051, 0x0, 0xD555, 0x0, 0x19, 0x04},
		.t_lane = {0x11, 0x54, 0x14, 0x11, 0x12, 0x20, 0x15, 0x0E, 0x18},
	},
	{
		.hz = 1950,
		.pmsk = {0x01, 0x051, 0x0, 0x4000, 0x0, 0x19, 0x04},
		.t_lane = {0x11, 0x55, 0x15, 0x11, 0x12, 0x20, 0x15, 0x0E, 0x18},
	},
	{
		.hz = 1960,
		.pmsk = {0x01, 0x052, 0x0, 0xAAAB, 0x0, 0x19, 0x04},
		.t_lane = {0x11, 0x55, 0x15, 0x11, 0x12, 0x21, 0x15, 0x0E, 0x18},
	},
	{
		.hz = 1970,
		.pmsk = {0x01, 0x052, 0x0, 0x1555, 0x0, 0x19, 0x04},
		.t_lane = {0x11, 0x56, 0x15, 0x11, 0x12, 0x21, 0x15, 0x0E, 0x18},
	},
	{
		.hz = 1980,
		.pmsk = {0x01, 0x053, 0x0, 0x8000, 0x0, 0x19, 0x04},
		.t_lane = {0x12, 0x56, 0x15, 0x12, 0x12, 0x21, 0x15, 0x0E, 0x18},
	},
	{
		.hz = 1990,
		.pmsk = {0x01, 0x053, 0x0, 0xEAAB, 0x0, 0x19, 0x04},
		.t_lane = {0x12, 0x57, 0x15, 0x12, 0x12, 0x21, 0x15, 0x0E, 0x18},
	},
	{
		.hz = 2000,
		.pmsk = {0x01, 0x053, 0x0, 0x5555, 0x0, 0x19, 0x04},
		.t_lane = {0x12, 0x57, 0x15, 0x12, 0x13, 0x21, 0x15, 0x0F, 0x19},
	},
	{
		.hz = 2010,
		.pmsk = {0x01, 0x054, 0x0, 0xC000, 0x0, 0x19, 0x04},
		.t_lane = {0x12, 0x57, 0x15, 0x12, 0x13, 0x22, 0x15, 0x0F, 0x19},
	},
	{
		.hz = 2020,
		.pmsk = {0x01, 0x054, 0x0, 0x2AAB, 0x0, 0x19, 0x04},
		.t_lane = {0x12, 0x58, 0x15, 0x12, 0x13, 0x22, 0x15, 0x0F, 0x19},
	},
	{
		.hz = 2030,
		.pmsk = {0x01, 0x055, 0x0, 0x9555, 0x0, 0x19, 0x04},
		.t_lane = {0x12, 0x58, 0x15, 0x12, 0x13, 0x22, 0x15, 0x0F, 0x19},
	},
	{
		.hz = 2040,
		.pmsk = {0x01, 0x055, 0x0, 0x0000, 0x0, 0x19, 0x04},
		.t_lane = {0x12, 0x59, 0x15, 0x12, 0x13, 0x22, 0x15, 0x0F, 0x19},
	},
	{
		.hz = 2050,
		.pmsk = {0x01, 0x055, 0x0, 0x6AAB, 0x0, 0x19, 0x04},
		.t_lane = {0x12, 0x59, 0x15, 0x12, 0x13, 0x22, 0x16, 0x0F, 0x19},
	},
	{
		.hz = 2060,
		.pmsk = {0x01, 0x056, 0x0, 0xD555, 0x0, 0x18, 0x05},
		.t_lane = {0x12, 0x5A, 0x15, 0x12, 0x13, 0x22, 0x16, 0x0F, 0x19},
	},
	{
		.hz = 2070,
		.pmsk = {0x01, 0x056, 0x0, 0x4000, 0x0, 0x18, 0x05},
		.t_lane = {0x12, 0x5A, 0x15, 0x12, 0x13, 0x23, 0x16, 0x0F, 0x19},
	},
	{
		.hz = 2080,
		.pmsk = {0x01, 0x057, 0x0, 0xAAAB, 0x0, 0x18, 0x05},
		.t_lane = {0x13, 0x5B, 0x15, 0x12, 0x13, 0x23, 0x16, 0x0F, 0x1A},
	},
	{
		.hz = 2090,
		.pmsk = {0x01, 0x057, 0x0, 0x1555, 0x0, 0x18, 0x05},
		.t_lane = {0x13, 0x5B, 0x16, 0x13, 0x13, 0x23, 0x16, 0x0F, 0x1A},
	},
	{
		.hz = 2100,
		.pmsk = {0x01, 0x057, 0x0, 0x7FFE, 0x0, 0x18, 0x05},
		.t_lane = {0x13, 0x5B, 0x16, 0x13, 0x14, 0x23, 0x16, 0x0F, 0x1A},
	},
	{
		.hz = 2110,
		.pmsk = {0x01, 0x058, 0x0, 0xEAAB, 0x0, 0x18, 0x05},
		.t_lane = {0x13, 0x5C, 0x16, 0x13, 0x14, 0x23, 0x16, 0x0F, 0x1A},
	},
	{
		.hz = 2120,
		.pmsk = {0x01, 0x058, 0x0, 0x5555, 0x0, 0x18, 0x05},
		.t_lane = {0x13, 0x5C, 0x16, 0x13, 0x14, 0x24, 0x16, 0x0F, 0x1A},
	},
	{
		.hz = 2130,
		.pmsk = {0x01, 0x059, 0x0, 0xC000, 0x0, 0x18, 0x05},
		.t_lane = {0x13, 0x5D, 0x16, 0x13, 0x14, 0x24, 0x16, 0x0F, 0x1A},
	},
	{
		.hz = 2140,
		.pmsk = {0x01, 0x059, 0x0, 0x2AAB, 0x0, 0x18, 0x05},
		.t_lane = {0x13, 0x5D, 0x16, 0x13, 0x14, 0x24, 0x16, 0x10, 0x1A},
	},
	{
		.hz = 2150,
		.pmsk = {0x01, 0x05A, 0x0, 0x9555, 0x0, 0x18, 0x05},
		.t_lane = {0x13, 0x5E, 0x16, 0x13, 0x14, 0x24, 0x17, 0x10, 0x1A},
	},
	{
		.hz = 2160,
		.pmsk = {0x01, 0x05A, 0x0, 0x0000, 0x0, 0x18, 0x05},
		.t_lane = {0x13, 0x5E, 0x16, 0x13, 0x14, 0x24, 0x17, 0x10, 0x1B},
	},
	{
		.hz = 2170,
		.pmsk = {0x01, 0x05A, 0x0, 0x6AAB, 0x0, 0x18, 0x05},
		.t_lane = {0x13, 0x5E, 0x16, 0x13, 0x14, 0x24, 0x17, 0x10, 0x1B},
	},
	{
		.hz = 2180,
		.pmsk = {0x01, 0x05B, 0x0, 0xD555, 0x0, 0x18, 0x05},
		.t_lane = {0x13, 0x5F, 0x16, 0x13, 0x14, 0x25, 0x17, 0x10, 0x1B},
	},
	{
		.hz = 2190,
		.pmsk = {0x01, 0x05B, 0x0, 0x4000, 0x0, 0x18, 0x05},
		.t_lane = {0x14, 0x5F, 0x16, 0x13, 0x14, 0x25, 0x17, 0x10, 0x1B},
	},
	{
		.hz = 2200,
		.pmsk = {0x01, 0x05C, 0x0, 0xAAAB, 0x0, 0x18, 0x05},
		.t_lane = {0x14, 0x60, 0x16, 0x14, 0x14, 0x25, 0x17, 0x10, 0x1B},
	},
	{
		.hz = 2210,
		.pmsk = {0x01, 0x05C, 0x0, 0x1555, 0x0, 0x18, 0x05},
		.t_lane = {0x14, 0x60, 0x16, 0x14, 0x15, 0x25, 0x17, 0x10, 0x1B},
	},
	{
		.hz = 2220,
		.pmsk = {0x01, 0x05C, 0x0, 0x7FFE, 0x0, 0x18, 0x05},
		.t_lane = {0x14, 0x61, 0x17, 0x14, 0x15, 0x25, 0x17, 0x10, 0x1B},
	},
	{
		.hz = 2230,
		.pmsk = {0x01, 0x05D, 0x0, 0xEAAB, 0x0, 0x18, 0x05},
		.t_lane = {0x14, 0x61, 0x17, 0x14, 0x15, 0x26, 0x17, 0x10, 0x1B},
	},
	{
		.hz = 2240,
		.pmsk = {0x01, 0x05D, 0x0, 0x5555, 0x0, 0x18, 0x05},
		.t_lane = {0x14, 0x62, 0x17, 0x14, 0x15, 0x26, 0x17, 0x10, 0x1C},
	},
	{
		.hz = 2250,
		.pmsk = {0x01, 0x05E, 0x0, 0xC000, 0x0, 0x18, 0x05},
		.t_lane = {0x14, 0x62, 0x17, 0x14, 0x15, 0x26, 0x17, 0x10, 0x1C},
	},
	{
		.hz = 2260,
		.pmsk = {0x01, 0x05E, 0x0, 0x2AAB, 0x0, 0x18, 0x05},
		.t_lane = {0x14, 0x62, 0x17, 0x14, 0x15, 0x26, 0x18, 0x10, 0x1C},
	},
	{
		.hz = 2270,
		.pmsk = {0x01, 0x05F, 0x0, 0x9555, 0x0, 0x18, 0x05},
		.t_lane = {0x14, 0x63, 0x17, 0x14, 0x15, 0x26, 0x18, 0x11, 0x1C},
	},
	{
		.hz = 2280,
		.pmsk = {0x01, 0x05F, 0x0, 0x0000, 0x0, 0x18, 0x05},
		.t_lane = {0x14, 0x63, 0x17, 0x14, 0x15, 0x26, 0x18, 0x11, 0x1C},
	},
	{
		.hz = 2290,
		.pmsk = {0x01, 0x05F, 0x0, 0x6AAB, 0x0, 0x18, 0x05},
		.t_lane = {0x14, 0x64, 0x17, 0x14, 0x15, 0x27, 0x18, 0x11, 0x1C},
	},
	{
		.hz = 2300,
		.pmsk = {0x01, 0x060, 0x0, 0xD555, 0x0, 0x19, 0x05},
		.t_lane = {0x15, 0x64, 0x17, 0x14, 0x15, 0x27, 0x18, 0x11, 0x1C},
	},
	{
		.hz = 2310,
		.pmsk = {0x01, 0x060, 0x0, 0x4000, 0x0, 0x19, 0x05},
		.t_lane = {0x15, 0x65, 0x17, 0x14, 0x15, 0x27, 0x18, 0x11, 0x1C},
	},
	{
		.hz = 2320,
		.pmsk = {0x01, 0x061, 0x0, 0xAAAB, 0x0, 0x19, 0x05},
		.t_lane = {0x15, 0x65, 0x17, 0x15, 0x16, 0x27, 0x18, 0x11, 0x1D},
	},
	{
		.hz = 2330,
		.pmsk = {0x01, 0x061, 0x0, 0x1555, 0x0, 0x19, 0x05},
		.t_lane = {0x15, 0x65, 0x17, 0x15, 0x16, 0x27, 0x18, 0x11, 0x1D},
	},
	{
		.hz = 2340,
		.pmsk = {0x01, 0x062, 0x0, 0x8000, 0x0, 0x19, 0x05},
		.t_lane = {0x15, 0x66, 0x17, 0x15, 0x16, 0x28, 0x18, 0x11, 0x1D},
	},
	{
		.hz = 2350,
		.pmsk = {0x01, 0x062, 0x0, 0xEAAB, 0x0, 0x19, 0x05},
		.t_lane = {0x15, 0x66, 0x18, 0x15, 0x16, 0x28, 0x18, 0x11, 0x1D},
	},
	{
		.hz = 2360,
		.pmsk = {0x01, 0x062, 0x0, 0x5555, 0x0, 0x19, 0x05},
		.t_lane = {0x15, 0x67, 0x18, 0x15, 0x16, 0x28, 0x18, 0x11, 0x1D},
	},
	{
		.hz = 2370,
		.pmsk = {0x01, 0x063, 0x0, 0xC000, 0x0, 0x19, 0x05},
		.t_lane = {0x15, 0x67, 0x18, 0x15, 0x16, 0x28, 0x19, 0x11, 0x1D},
	},
	{
		.hz = 2380,
		.pmsk = {0x01, 0x063, 0x0, 0x2AAB, 0x0, 0x19, 0x05},
		.t_lane = {0x15, 0x68, 0x18, 0x15, 0x16, 0x28, 0x19, 0x11, 0x1D},
	},
	{
		.hz = 2390,
		.pmsk = {0x01, 0x064, 0x0, 0x9555, 0x0, 0x19, 0x05},
		.t_lane = {0x15, 0x68, 0x18, 0x15, 0x16, 0x28, 0x19, 0x11, 0x1D},
	},
	{
		.hz = 2400,
		.pmsk = {0x01, 0x064, 0x0, 0x0000, 0x0, 0x19, 0x05},
		.t_lane = {0x16, 0x69, 0x18, 0x15, 0x16, 0x29, 0x19, 0x12, 0x1E},
	},
	{
		.hz = 2410,
		.pmsk = {0x01, 0x064, 0x0, 0x6AAB, 0x0, 0x19, 0x05},
		.t_lane = {0x16, 0x69, 0x18, 0x15, 0x16, 0x29, 0x19, 0x12, 0x1E},
	},
	{
		.hz = 2420,
		.pmsk = {0x01, 0x065, 0x0, 0xD555, 0x0, 0x19, 0x05},
		.t_lane = {0x16, 0x69, 0x18, 0x15, 0x17, 0x29, 0x19, 0x12, 0x1E},
	},
	{
		.hz = 2430,
		.pmsk = {0x01, 0x065, 0x0, 0x4000, 0x0, 0x19, 0x05},
		.t_lane = {0x16, 0x6A, 0x18, 0x16, 0x17, 0x29, 0x19, 0x12, 0x1E},
	},
	{
		.hz = 2440,
		.pmsk = {0x01, 0x066, 0x0, 0xAAAB, 0x0, 0x19, 0x05},
		.t_lane = {0x16, 0x6A, 0x18, 0x16, 0x17, 0x29, 0x19, 0x12, 0x1E},
	},
	{
		.hz = 2450,
		.pmsk = {0x01, 0x066, 0x0, 0x1555, 0x0, 0x19, 0x05},
		.t_lane = {0x16, 0x6B, 0x18, 0x16, 0x17, 0x2A, 0x19, 0x12, 0x1E},
	},
	{
		.hz = 2460,
		.pmsk = {0x01, 0x067, 0x0, 0x8000, 0x0, 0x19, 0x05},
		.t_lane = {0x16, 0x6B, 0x18, 0x16, 0x17, 0x2A, 0x19, 0x12, 0x1E},
	},
	{
		.hz = 2470,
		.pmsk = {0x01, 0x067, 0x0, 0xEAAB, 0x0, 0x19, 0x05},
		.t_lane = {0x16, 0x6C, 0x18, 0x16, 0x17, 0x2A, 0x1A, 0x12, 0x1E},
	},
	{
		.hz = 2480,
		.pmsk = {0x01, 0x067, 0x0, 0x5555, 0x0, 0x19, 0x05},
		.t_lane = {0x16, 0x6C, 0x18, 0x16, 0x17, 0x2A, 0x1A, 0x12, 0x1F},
	},
	{
		.hz = 2490,
		.pmsk = {0x01, 0x068, 0x0, 0xC000, 0x0, 0x19, 0x05},
		.t_lane = {0x16, 0x6C, 0x19, 0x16, 0x17, 0x2A, 0x1A, 0x12, 0x1F},
	},
	{
		.hz = 2500,
		.pmsk = {0x01, 0x068, 0x0, 0x2AAB, 0x0, 0x19, 0x05},
		.t_lane = {0x16, 0x6D, 0x19, 0x16, 0x17, 0x2A, 0x1A, 0x12, 0x1F},
	},
};

void mipi_dsih_dphy_set_pll(struct mipi_dsi_dev *dev, unsigned int hz)
{
	unsigned int phylist_size;
	unsigned int i;
	int ret = 0;
	struct dphy_pmsk_table *pmsk;
	struct dphy_lane_timing *tvalue;

	phylist_size =
		sizeof(tcc_dsi_dphy_configs) / sizeof(struct dsi_dphy_configs);

	for(i = 0 ; i <= phylist_size ; i++) {
		if(hz == tcc_dsi_dphy_configs[i].hz) {
			pmsk = &tcc_dsi_dphy_configs[i].pmsk;
			tvalue = &tcc_dsi_dphy_configs[i].t_lane;
			break;
		}
	}
	if(pmsk == NULL && tvalue == NULL) {
		pr_err("%s can't find pms value with %dHz\n", __func__, hz);
		ret = -1;
	}

	if(ret != -1) {
		mipi_dsih_dphy_write_part(dev, MIPI_PHY_PLL1_OFFSET, pmsk->mfr, 0, 8);
		mipi_dsih_dphy_write_part(dev, MIPI_PHY_PLL1_OFFSET, pmsk->mrr, 8, 6);
		mipi_dsih_dphy_write_part(dev, MIPI_PHY_PLL1_OFFSET, pmsk->sel_pf, 14, 2);
		mipi_dsih_dphy_write_part(dev, MIPI_PHY_PLL1_OFFSET, pmsk->k, 16, 16);
		mipi_dsih_dphy_write_part(dev, MIPI_PHY_PLL2_OFFSET, pmsk->s, 0, 3);
		mipi_dsih_dphy_write_part(dev, MIPI_PHY_PLL2_OFFSET, pmsk->m, 3, 10);
		mipi_dsih_dphy_write_part(dev, MIPI_PHY_PLL2_OFFSET, pmsk->p, 13, 6);

		mipi_dsih_dphy_write_part(dev, MIPI_PHY_MCTRL2_OFFSET, tvalue->tclk_trail_ctl, 0, 8);
		mipi_dsih_dphy_write_part(dev, MIPI_PHY_MCTRL2_OFFSET, tvalue->tclk_zero_ctl, 8, 8);
		mipi_dsih_dphy_write_part(dev, MIPI_PHY_MCTRL2_OFFSET, tvalue->tclk_post_ctl, 16, 8);
		mipi_dsih_dphy_write_part(dev, MIPI_PHY_MCTRL2_OFFSET, tvalue->tclk_prep_ctl, 24, 8);

		mipi_dsih_dphy_write_part(dev, MIPI_PHY_MCTRL3_OFFSET, tvalue->ths_prep_ctl, 0, 8);
		mipi_dsih_dphy_write_part(dev, MIPI_PHY_MCTRL3_OFFSET, tvalue->ths_zero_ctl, 8, 8);
		mipi_dsih_dphy_write_part(dev, MIPI_PHY_MCTRL3_OFFSET, tvalue->ths_trail_ctl, 16, 8);
		mipi_dsih_dphy_write_part(dev, MIPI_PHY_MCTRL3_OFFSET, tvalue->tclk_lpx_ctl, 24, 8);

		mipi_dsih_dphy_write_part(dev, MIPI_PHY_MCTRL4_OFFSET, tvalue->ths_exit_ctl , 0, 8);
	}
}


void mipi_dsih_dphy_set_skew_calibration(struct mipi_dsi_dev *dev)
{
	unsigned int t_tx_init_wait;
	unsigned int t_tx_init_run;
	unsigned int t_tx_run;

	t_tx_init_wait = 7;
	t_tx_init_run = 7;
	t_tx_run = 5;

	mipi_dsih_dphy_write_part(dev, MIPI_PHY_MCTRL1_OFFSET, t_tx_init_wait, 16 ,4);
	mipi_dsih_dphy_write_part(dev, MIPI_PHY_MCTRL1_OFFSET, t_tx_init_run, 12 ,4);
	mipi_dsih_dphy_write_part(dev, MIPI_PHY_MCTRL1_OFFSET, t_tx_run, 8, 4);
}

void mipi_dsih_dphy_set_enable(struct mipi_dsi_dev *dev, unsigned int enable)
{
	mipi_dsih_dphy_write_part(dev, MIPI_PHY_PLL2_OFFSET, enable, 24, 1);
}

void tcc_dsi_phy_init(struct mipi_dsi_dev *dev)
{
	// P, M, S setting
	mipi_dsih_dphy_set_pll(dev, dev->data_rate);

	// SSC Disable
	__raw_writel(0x40000000, 0x16004008);

	// Skew calibration
	if(dev->data_rate >= 1500) {
		mipi_dsih_dphy_set_skew_calibration(dev);
	}

	__raw_writel(0x1F4, 0x16008030); // B_DPHYCTL

	/* set up phy pll to required lane clock */
	mipi_dsih_phy_hs2lp_config(dev, dev->dpi_video.max_hs_to_lp_cycles); // 254
	mipi_dsih_phy_lp2hs_config(dev, dev->dpi_video.max_lp_to_hs_cycles); // 254
	mipi_dsih_phy_clk_hs2lp_config(dev, dev->dpi_video.max_clk_hs_to_lp_cycles); // 263
	mipi_dsih_phy_clk_lp2hs_config(dev, dev->dpi_video.max_clk_lp_to_hs_cycles);// 263
	mipi_dsih_non_continuous_clock(dev, dev->dpi_video.non_continuous_clock); // 35
	udelay(50);

	mipi_dsih_dphy_shutdown(dev, 1); // PHY_RESZ
	mipi_dsih_dphy_reset(dev, 1); // PHY_RESZ
	mipi_dsih_dphy_clock_en(dev, 1); // PHY_RESZ
	mipi_dsih_dphy_set_enable(dev, 1); // MIPI_PHY_PLL2 - Enable MIPI D-PHY Master PLL[24]
	udelay(50);
	udelay(200);

	//__raw_writel(0x202, 0x16004000); // D phy master reset release
	udelay(50);
}
