/* SPDX-License-Identifier: GPL-2.0-only */
#ifndef __DT_BINDINGS_RTK_RESET_RTD1625_H
#define __DT_BINDINGS_RTK_RESET_RTD1625_H

#define RTD1625_RSTN_REG_ID_SOFT_RESET1 0
#define RTD1625_RSTN_REG_ID_SOFT_RESET2 1
#define RTD1625_RSTN_REG_ID_SOFT_RESET3 2
#define RTD1625_RSTN_REG_ID_SOFT_RESET4 3
#define RTD1625_RSTN_REG_ID_SOFT_RESET7 4
#define RTD1625_RSTN_REG_ID_SOFT_RESET9 5
#define RTD1625_RSTN_REG_ID_SOFT_RESET_BIST 6
#define RTD1625_RSTN_REG_ID_DUMMY0 7
#define RTD1625_RSTN_REG_ID_DUMMY1 8
#define RTD1625_RSTN_REG_ID_DUMMY4 9
#define RTD1625_RSTN_REG_ID_SOFT_RESET11 10
#define RTD1625_RSTN_REG_ID_SOFT_RESET12 11

#define _REG_ID(n) ((RTD1625_RSTN_REG_ID_ ## n) << 8)

#define RTD1625_CRT_RSTN_MISC (_REG_ID(SOFT_RESET1) | 0)
#define RTD1625_CRT_RSTN_DIP (_REG_ID(SOFT_RESET1) | 2)
#define RTD1625_CRT_RSTN_GSPI (_REG_ID(SOFT_RESET1) | 4)
#define RTD1625_CRT_RSTN_SDS (_REG_ID(SOFT_RESET1) | 6)
#define RTD1625_CRT_RSTN_SDS_REG (_REG_ID(SOFT_RESET1) | 8)
#define RTD1625_CRT_RSTN_SDS_PHY (_REG_ID(SOFT_RESET1) | 10)
#define RTD1625_CRT_RSTN_GPU2D (_REG_ID(SOFT_RESET1) | 12)
#define RTD1625_CRT_RSTN_DC_PHY (_REG_ID(SOFT_RESET1) | 22)
#define RTD1625_CRT_RSTN_DCPHY_CRT (_REG_ID(SOFT_RESET1) | 24)
#define RTD1625_CRT_RSTN_LSADC (_REG_ID(SOFT_RESET1) | 26)
#define RTD1625_CRT_RSTN_SE (_REG_ID(SOFT_RESET1) | 28)
#define RTD1625_CRT_RSTN_DLA (_REG_ID(SOFT_RESET1) | 30)

#define RTD1625_CRT_RSTN_JPEG (_REG_ID(SOFT_RESET2) | 0)
#define RTD1625_CRT_RSTN_SD (_REG_ID(SOFT_RESET2) | 2)
#define RTD1625_CRT_RSTN_SDIO (_REG_ID(SOFT_RESET2) | 6)
#define RTD1625_CRT_RSTN_PCR_CNT (_REG_ID(SOFT_RESET2) | 8)
#define RTD1625_CRT_RSTN_PCIE0_STITCH (_REG_ID(SOFT_RESET2) | 10)
#define RTD1625_CRT_RSTN_PCIE0_PHY (_REG_ID(SOFT_RESET2) | 12)
#define RTD1625_CRT_RSTN_PCIE0 (_REG_ID(SOFT_RESET2) | 14)
#define RTD1625_CRT_RSTN_PCIE0_CORE (_REG_ID(SOFT_RESET2) | 16)
#define RTD1625_CRT_RSTN_PCIE0_POWER (_REG_ID(SOFT_RESET2) | 18)
#define RTD1625_CRT_RSTN_PCIE0_NONSTICH (_REG_ID(SOFT_RESET2) | 20)
#define RTD1625_CRT_RSTN_PCIE0_PHY_MDIO (_REG_ID(SOFT_RESET2) | 22)
#define RTD1625_CRT_RSTN_PCIE0_SGMII_MDIO (_REG_ID(SOFT_RESET2) | 24)
#define RTD1625_CRT_RSTN_VO2 (_REG_ID(SOFT_RESET2) | 28)
#define RTD1625_CRT_RSTN_MISC_SC0 (_REG_ID(SOFT_RESET2) | 30)

#define RTD1625_CRT_RSTN_MD (_REG_ID(SOFT_RESET3) | 4)
#define RTD1625_CRT_RSTN_LVDS1 (_REG_ID(SOFT_RESET3) | 6)
#define RTD1625_CRT_RSTN_LVDS2 (_REG_ID(SOFT_RESET3) | 8)
#define RTD1625_CRT_RSTN_MISC_SC1 (_REG_ID(SOFT_RESET3) | 10)
#define RTD1625_CRT_RSTN_I2C_3 (_REG_ID(SOFT_RESET3) | 12)
#define RTD1625_CRT_RSTN_FAN (_REG_ID(SOFT_RESET3) | 14)
#define RTD1625_CRT_RSTN_TVE (_REG_ID(SOFT_RESET3) | 16)
#define RTD1625_CRT_RSTN_AIO (_REG_ID(SOFT_RESET3) | 18)
#define RTD1625_CRT_RSTN_VO (_REG_ID(SOFT_RESET3) | 20)
#define RTD1625_CRT_RSTN_MIPI_CSI (_REG_ID(SOFT_RESET3) | 22)
#define RTD1625_CRT_RSTN_HDMIRX (_REG_ID(SOFT_RESET3) | 24)
#define RTD1625_CRT_RSTN_HDMIRX_WRAP (_REG_ID(SOFT_RESET3) | 26)
#define RTD1625_CRT_RSTN_HDMI (_REG_ID(SOFT_RESET3) | 28)
#define RTD1625_CRT_RSTN_DISP (_REG_ID(SOFT_RESET3) | 30)

#define RTD1625_CRT_RSTN_SATA_PHY_POW1 (_REG_ID(SOFT_RESET4) | 0)
#define RTD1625_CRT_RSTN_SATA_PHY_POW0 (_REG_ID(SOFT_RESET4) | 2)
#define RTD1625_CRT_RSTN_SATA_MDIO1 (_REG_ID(SOFT_RESET4) | 4)
#define RTD1625_CRT_RSTN_SATA_MDIO0 (_REG_ID(SOFT_RESET4) | 6)
#define RTD1625_CRT_RSTN_SATA_WRAP (_REG_ID(SOFT_RESET4) | 8)
#define RTD1625_CRT_RSTN_SATA_MAC_P1 (_REG_ID(SOFT_RESET4) | 10)
#define RTD1625_CRT_RSTN_SATA_MAC_P0 (_REG_ID(SOFT_RESET4) | 12)
#define RTD1625_CRT_RSTN_SATA_MAC_COM (_REG_ID(SOFT_RESET4) | 14)
#define RTD1625_CRT_RSTN_PCIE1_STITCH (_REG_ID(SOFT_RESET4) | 16)
#define RTD1625_CRT_RSTN_PCIE1_PHY (_REG_ID(SOFT_RESET4) | 18)
#define RTD1625_CRT_RSTN_PCIE1 (_REG_ID(SOFT_RESET4) | 20)
#define RTD1625_CRT_RSTN_PCIE1_CORE (_REG_ID(SOFT_RESET4) | 22)
#define RTD1625_CRT_RSTN_PCIE1_POWER (_REG_ID(SOFT_RESET4) | 24)
#define RTD1625_CRT_RSTN_PCIE1_NONSTICH (_REG_ID(SOFT_RESET4) | 26)
#define RTD1625_CRT_RSTN_PCIE1_PHY_MDIO (_REG_ID(SOFT_RESET4) | 28)
#define RTD1625_CRT_RSTN_HDMITOP (_REG_ID(SOFT_RESET4) | 30)

#define RTD1625_CRT_RSTN_I2C_4 (_REG_ID(SOFT_RESET7) | 2)
#define RTD1625_CRT_RSTN_I2C_5 (_REG_ID(SOFT_RESET7) | 4)
#define RTD1625_CRT_RSTN_TSIO (_REG_ID(SOFT_RESET7) | 6)
#define RTD1625_CRT_RSTN_VI (_REG_ID(SOFT_RESET7) | 8)
#define RTD1625_CRT_RSTN_EDP (_REG_ID(SOFT_RESET7) | 10)
#define RTD1625_CRT_RSTN_VE1_MMU (_REG_ID(SOFT_RESET7) | 12)
#define RTD1625_CRT_RSTN_VE1_MMU_FUNC (_REG_ID(SOFT_RESET7) | 14)
#define RTD1625_CRT_RSTN_HSE_MMU (_REG_ID(SOFT_RESET7) | 16)
#define RTD1625_CRT_RSTN_HSE_MMU_FUNC (_REG_ID(SOFT_RESET7) | 18)
#define RTD1625_CRT_RSTN_MDLM2M (_REG_ID(SOFT_RESET7) | 20)
#define RTD1625_CRT_RSTN_ISO_GSPI (_REG_ID(SOFT_RESET7) | 22)
#define RTD1625_CRT_RSTN_SOFT_NPU (_REG_ID(SOFT_RESET7) | 24)
#define RTD1625_CRT_RSTN_SPI2EMMC (_REG_ID(SOFT_RESET7) | 26)
#define RTD1625_CRT_RSTN_EARC (_REG_ID(SOFT_RESET7) | 28)
#define RTD1625_CRT_RSTN_VE1 (_REG_ID(SOFT_RESET7) | 30)

#define RTD1625_CRT_RSTN_PCIE2_STITCH (_REG_ID(SOFT_RESET9) | 0)
#define RTD1625_CRT_RSTN_PCIE2_PHY (_REG_ID(SOFT_RESET9) | 2)
#define RTD1625_CRT_RSTN_PCIE2 (_REG_ID(SOFT_RESET9) | 4)
#define RTD1625_CRT_RSTN_PCIE2_CORE (_REG_ID(SOFT_RESET9) | 6)
#define RTD1625_CRT_RSTN_PCIE2_POWER (_REG_ID(SOFT_RESET9) | 8)
#define RTD1625_CRT_RSTN_PCIE2_NONSTICH (_REG_ID(SOFT_RESET9) | 10)
#define RTD1625_CRT_RSTN_PCIE2_PHY_MDIO (_REG_ID(SOFT_RESET9) | 12)
#define RTD1625_CRT_RSTN_DCPHY_UMCTL2 (_REG_ID(SOFT_RESET9) | 14)
#define RTD1625_CRT_RSTN_MIPI_DSI (_REG_ID(SOFT_RESET9) | 16)
#define RTD1625_CRT_RSTN_HIFM (_REG_ID(SOFT_RESET9) | 18)
#define RTD1625_CRT_RSTN_NSRAM (_REG_ID(SOFT_RESET9) | 20)
#define RTD1625_CRT_RSTN_AUCPU0_REG (_REG_ID(SOFT_RESET9) | 22)
#define RTD1625_CRT_RSTN_MDL_GENPW (_REG_ID(SOFT_RESET9) | 24)
#define RTD1625_CRT_RSTN_MDL_CHIP (_REG_ID(SOFT_RESET9) | 26)
#define RTD1625_CRT_RSTN_MDL_IP (_REG_ID(SOFT_RESET9) | 28)
#define RTD1625_CRT_RSTN_TEST_MUX (_REG_ID(SOFT_RESET9) | 30)

#define RTD1625_CRT_RSTN_ISO_BIST (_REG_ID(SOFT_RESET_BIST) | 0)
#define RTD1625_CRT_RSTN_MAIN_BIST (_REG_ID(SOFT_RESET_BIST) | 2)
#define RTD1625_CRT_RSTN_MAIN2_BIST (_REG_ID(SOFT_RESET_BIST) | 4)
#define RTD1625_CRT_RSTN_VE1_BIST (_REG_ID(SOFT_RESET_BIST) | 6)
#define RTD1625_CRT_RSTN_VE2_BIST (_REG_ID(SOFT_RESET_BIST) | 8)
#define RTD1625_CRT_RSTN_DCPHY_BIST (_REG_ID(SOFT_RESET_BIST) | 10)
#define RTD1625_CRT_RSTN_GPU_BIST (_REG_ID(SOFT_RESET_BIST) | 12)
#define RTD1625_CRT_RSTN_DISP_BIST (_REG_ID(SOFT_RESET_BIST) | 14)
#define RTD1625_CRT_RSTN_NPU_BIST (_REG_ID(SOFT_RESET_BIST) | 16)
#define RTD1625_CRT_RSTN_CAS_BIST (_REG_ID(SOFT_RESET_BIST) | 18)
#define RTD1625_CRT_RSTN_VE4_BIST (_REG_ID(SOFT_RESET_BIST) | 20)

#define RTD1625_CRT_RSTN_EMMC (_REG_ID(DUMMY0) | 0)

#define RTD1625_CRT_RSTN_GPU (_REG_ID(DUMMY1) | 0)

#define RTD1625_CRT_RSTN_VE2 (_REG_ID(DUMMY4) | 0)

#define RTD1625_CRT_RSTN_UR1 (_REG_ID(SOFT_RESET11) | 0)
#define RTD1625_CRT_RSTN_UR2 (_REG_ID(SOFT_RESET11) | 2)
#define RTD1625_CRT_RSTN_UR3 (_REG_ID(SOFT_RESET11) | 4)
#define RTD1625_CRT_RSTN_UR4 (_REG_ID(SOFT_RESET11) | 6)
#define RTD1625_CRT_RSTN_UR5 (_REG_ID(SOFT_RESET11) | 8)
#define RTD1625_CRT_RSTN_UR6 (_REG_ID(SOFT_RESET11) | 10)
#define RTD1625_CRT_RSTN_UR7 (_REG_ID(SOFT_RESET11) | 12)
#define RTD1625_CRT_RSTN_UR8 (_REG_ID(SOFT_RESET11) | 14)
#define RTD1625_CRT_RSTN_UR9 (_REG_ID(SOFT_RESET11) | 16)
#define RTD1625_CRT_RSTN_UR_TOP (_REG_ID(SOFT_RESET11) | 18)
#define RTD1625_CRT_RSTN_I2C_7 (_REG_ID(SOFT_RESET11) | 28)
#define RTD1625_CRT_RSTN_I2C_6 (_REG_ID(SOFT_RESET11) | 30)

#define RTD1625_CRT_RSTN_SPI0 (_REG_ID(SOFT_RESET12) | 0)
#define RTD1625_CRT_RSTN_SPI1 (_REG_ID(SOFT_RESET12) | 2)
#define RTD1625_CRT_RSTN_SPI2 (_REG_ID(SOFT_RESET12) | 4)
#define RTD1625_CRT_RSTN_LSADC0 (_REG_ID(SOFT_RESET12) | 16)
#define RTD1625_CRT_RSTN_LSADC1 (_REG_ID(SOFT_RESET12) | 18)
#define RTD1625_CRT_RSTN_ISOMIS_DMA (_REG_ID(SOFT_RESET12) | 20)
#define RTD1625_CRT_RSTN_AUDIO_ADC (_REG_ID(SOFT_RESET12) | 22)
#define RTD1625_CRT_RSTN_DPTX (_REG_ID(SOFT_RESET12) | 24)
#define RTD1625_CRT_RSTN_AUCPU1_REG (_REG_ID(SOFT_RESET12) | 26)
#define RTD1625_CRT_RSTN_EDPTX (_REG_ID(SOFT_RESET12) | 28)

#define RTD1625_ISO_RSTN_VFD 0
#define RTD1625_ISO_RSTN_CEC0 2
#define RTD1625_ISO_RSTN_CEC1 3
#define RTD1625_ISO_RSTN_CBUSTX 5
#define RTD1625_ISO_RSTN_CBUSRX 6
#define RTD1625_ISO_RSTN_USB3_PHY2_XTAL_POW 7
#define RTD1625_ISO_RSTN_UR0 8
#define RTD1625_ISO_RSTN_GMAC 9
#define RTD1625_ISO_RSTN_GPHY 10
#define RTD1625_ISO_RSTN_I2C_0 11
#define RTD1625_ISO_RSTN_I2C_1 12
#define RTD1625_ISO_RSTN_CBUS 13
#define RTD1625_ISO_RSTN_USB_DRD 14
#define RTD1625_ISO_RSTN_USB_HOST 15
#define RTD1625_ISO_RSTN_USB_PHY_0 16
#define RTD1625_ISO_RSTN_USB_PHY_1 17
#define RTD1625_ISO_RSTN_USB_PHY_2 18
#define RTD1625_ISO_RSTN_USB 19
#define RTD1625_ISO_RSTN_TYPE_C 20
#define RTD1625_ISO_RSTN_USB_U3_HOST 21
#define RTD1625_ISO_RSTN_USB3_PHY0_POW 22
#define RTD1625_ISO_RSTN_USB3_P0_MDIO 23
#define RTD1625_ISO_RSTN_USB3_PHY1_POW 24
#define RTD1625_ISO_RSTN_USB3_P1_MDIO 25
#define RTD1625_ISO_RSTN_VTC 26
#define RTD1625_ISO_RSTN_USB3_PHY2_POW 27
#define RTD1625_ISO_RSTN_USB3_P2_MDIO 28
#define RTD1625_ISO_RSTN_USB_PHY_3 29
#define RTD1625_ISO_RSTN_USB_PHY_4 30

#define RTD1625_ISO_RSTN_ISOM_MIS 0
#define RTD1625_ISO_RSTN_GPIOM 2
#define RTD1625_ISO_RSTN_TIMER7 4
#define RTD1625_ISO_RSTN_IRDA 6
#define RTD1625_ISO_RSTN_UR10 8

#endif /* __DT_BINDINGS_RTK_RESET_RTD1625_H */
