#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\pango\PDS_2022.1\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22621
#Hostname: QQX
Generated by Fabric Compiler (version 2022.1 build 99559) at Sat Feb 25 13:22:39 2023
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (TEXT Parser)
File "D:/FPGA/Project/I2S/source/i2s_top.v" has been added to project successfully. 
File "D:/FPGA/Project/I2S/source/dac_out.v" has been added to project successfully. 
File "D:/FPGA/Project/I2S/source/top.v" has been added to project successfully. 
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/i2s_top.v". 
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/top.v". 
E: Verilog-4119: [D:/FPGA/Project/I2S/source/top.v(line number: 36)] Referenced port name 'pwm_clk' was not defined in module 'dac_out'
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/dac_out.v". 
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Customize IP 'dac_pll' ...
C: Flow-2008: IP file modified: "D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.idf". 
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
C: Flow-2008: IP file modified: "D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.idf". 
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
E: Verilog-4119: [D:/FPGA/Project/I2S/source/top.v(line number: 17)] Referenced port name 'clkout' was not defined in module 'dac_pll'
IP Compiler exited.
Customize IP 'D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.idf' ...
IP Compiler exited.
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/top.v". 
E: Verilog-4119: [D:/FPGA/Project/I2S/source/top.v(line number: 17)] Referenced port name 'clkout' was not defined in module 'dac_pll'
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/i2s_top.v". 
E: Verilog-4119: [D:/FPGA/Project/I2S/source/top.v(line number: 17)] Referenced port name 'clkout' was not defined in module 'dac_pll'
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/i2s_top.v". 
E: Verilog-4119: [D:/FPGA/Project/I2S/source/top.v(line number: 17)] Referenced port name 'clkout' was not defined in module 'dac_pll'
File "D:/FPGA/Project/I2S/source/sim_top.v" has been added to project successfully. 
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
E: Verilog-4119: [D:/FPGA/Project/I2S/source/top.v(line number: 17)] Referenced port name 'clkout' was not defined in module 'dac_pll'
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Customize IP 'D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.idf' ...
IP Compiler exited.
Customize IP 'D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.idf' ...
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/top.v". 
IP Compiler exited.
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)


Process "Synthesize" started.
Current time: Sat Feb 25 14:17:00 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
E: Flow-0028: Synplify pro license is not set.
Program Error Out.
E: FileSystem-0002: Open file 'D:/FPGA/Project/I2S/synthesize/synplify_impl/synplify.srr' failed.
Program Error Out.
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)


Process "Synthesize" started.
Current time: Sat Feb 25 14:21:42 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
E: Flow-0028: Synplify pro license is not set.
Program Error Out.
E: FileSystem-0002: Open file 'D:/FPGA/Project/I2S/synthesize/synplify_impl/synplify.srr' failed.
Program Error Out.
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/top.v". 
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\pango\PDS_2022.1\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22621
#Hostname: QQX
Generated by Fabric Compiler (version 2022.1 build 99559) at Sat Feb 25 17:17:06 2023
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)


Process "Synthesize" started.
Current time: Sat Feb 25 17:17:37 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
E: Flow-0028: Synplify pro license is not set.
Program Error Out.
E: FileSystem-0002: Open file 'D:/FPGA/Project/I2S/synthesize/synplify_impl/synplify.srr' failed.
Program Error Out.


Process "Synthesize" started.
Current time: Sat Feb 25 17:22:00 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
E: Flow-0028: Synplify pro license is not set.
Program Error Out.
E: FileSystem-0002: Open file 'D:/FPGA/Project/I2S/synthesize/synplify_impl/synplify.srr' failed.
Program Error Out.


Process "Synthesize" started.
Current time: Sat Feb 25 17:22:31 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
E: Flow-0028: Synplify pro license is not set.
Program Error Out.
E: FileSystem-0002: Open file 'D:/FPGA/Project/I2S/synthesize/synplify_impl/synplify.srr' failed.
Program Error Out.


Process "Synthesize" started.
Current time: Sat Feb 25 17:27:05 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
E: Flow-0028: Synplify pro license is not set.
Program Error Out.
E: FileSystem-0002: Open file 'D:/FPGA/Project/I2S/synthesize/synplify_impl/synplify.srr' failed.
Program Error Out.
#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\pango\PDS_2022.1\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22621
#Hostname: QQX
Generated by Fabric Compiler (version 2022.1 build 99559) at Sat Feb 25 17:45:02 2023
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)


Process "Compile" started.
Current time: Sat Feb 25 17:45:16 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Analyzing module i2s_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 1)] Analyzing module dac_out (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0002: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Analyzing module dac_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v successfully.
I: Module "top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.289s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Elaborating module top
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 17)] Elaborating instance dac_pll_u
I: Verilog-0003: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Elaborating module dac_pll
I: Verilog-0004: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 241)] Elaborating instance u_pll_e1
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 118)] Net clkfb in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 121)] Net pfden in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 122)] Net clkout0_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 123)] Net clkout0_2pad_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 124)] Net clkout1_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 125)] Net clkout2_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 126)] Net clkout3_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 127)] Net clkout4_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 128)] Net clkout5_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 129)] Net dyn_idiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 130)] Net dyn_odiv0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 131)] Net dyn_odiv1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 132)] Net dyn_odiv2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 133)] Net dyn_odiv3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 134)] Net dyn_odiv4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 135)] Net dyn_fdiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 136)] Net dyn_duty0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 137)] Net dyn_duty1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 138)] Net dyn_duty2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 139)] Net dyn_duty3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 140)] Net dyn_duty4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 24)] Elaborating instance i2s_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Elaborating module i2s_top
I: Module instance {top.i2s_u} parameter value:
    div_clk = 32'b00000000000000000000000000011100
    div_ws = 32'b00000000000000000000011100000000
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 36)] Elaborating instance dac_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 1)] Elaborating module dac_out
I: Module instance {top.dac_u} parameter value:
    COUNT_MAX = 12'b111111111111
Executing : rtl-elaborate successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.008s wall, 0.016s user + 0.000s system = 0.016s CPU (194.3%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.036s wall, 0.016s user + 0.000s system = 0.016s CPU (43.7%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.009s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.010s wall, 0.031s user + 0.000s system = 0.031s CPU (319.7%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 17:45:18 2023
Action compile: Peak memory pool usage is 139 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Sat Feb 25 17:45:18 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Constraint check start.
W: ConstraintEditor-4030: No constraint files found, so all ports are unspecified I/O constraint.
Constraint check end.
C: SDC-2025: Clock source 'n:clk50M' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk50M
Executing : get_ports clk50M successfully.
Executing : create_clock -name top|clk50M [get_ports clk50M] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top|clk50M [get_ports clk50M] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk50M
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk50M successfully.
C: SDC-2025: Clock source 'n:dac_pll_u/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins dac_pll_u/u_pll_e1:CLKOUT0
Executing : get_pins dac_pll_u/u_pll_e1:CLKOUT0 successfully.
Executing : create_clock -name dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 [get_pins dac_pll_u/u_pll_e1:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 [get_pins dac_pll_u/u_pll_e1:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group dac_pll|dac_pll_u/u_pll_e1/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 successfully.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.015s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
W: Public-4008: Instance 'i2s_u/rdata[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/shift_reg_r[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
I: Constant propagation done on out_xor_8 (bmsREDXOR).
I: Constant propagation done on out_xor_9 (bmsREDXOR).
W: Removed bmsWIDEDFFCPE inst i2s_u/sck_cnt[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/ws_cnt[21:0] at 11 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.021s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.052s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'i2s_u/ws_cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.045s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: syn_maxfan of lutcarry N5_0_1 is more than 10000 on net N13[1], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_2 is more than 10000 on net N13[2], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_3 is more than 10000 on net N13[3], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_4 is more than 10000 on net N13[4], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_5 is more than 10000 on net N13[5], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_6 is more than 10000 on net N13[6], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_7 is more than 10000 on net N13[7], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_8 is more than 10000 on net N13[8], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_9 is more than 10000 on net N13[9], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_10 is more than 10000 on net N13[10], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_11 is more than 10000 on net N13[11], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_1 is more than 10000 on net N13[1], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_2 is more than 10000 on net N13[2], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_3 is more than 10000 on net N13[3], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_4 is more than 10000 on net N13[4], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_5 is more than 10000 on net N13[5], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_6 is more than 10000 on net N13[6], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_7 is more than 10000 on net N13[7], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_8 is more than 10000 on net N13[8], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_9 is more than 10000 on net N13[9], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_10 is more than 10000 on net N13[10], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_11 is more than 10000 on net N13[11], but wasn't replicated.

Cell Usage:
GTP_DFF_C                    28 uses
GTP_DFF_CE                   36 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      3 uses
GTP_LUT2                      2 uses
GTP_LUT3                      2 uses
GTP_LUT4                      4 uses
GTP_LUT5                     11 uses
GTP_LUT5CARRY                38 uses
GTP_LUT5M                     2 uses
GTP_PLL_E1                    1 use

I/O ports: 6
GTP_INBUF                   3 uses
GTP_OUTBUF                  3 uses

Mapping Summary:
Total LUTs: 62 of 17536 (0.35%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 62
Total Registers: 64 of 26304 (0.24%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 6 of 240 (2.50%)


Overview of Control Sets:

Number of unique control sets : 4

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 2        | 0                 2
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 2        | 0                 2
--------------------------------------------------------------
  The maximum fanout: 24
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                28
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                36
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'mic_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_sck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_ws' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mic_sd' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:2s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 17:45:20 2023
Action synthesize: Peak memory pool usage is 169 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Sat Feb 25 17:45:52 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Flattening design 'top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk50M in design, driver pin O(instance clk50M_ibuf) -> load pin CLK(instance i2s_u/ldata[12]).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net clk200M in design, driver pin CLKOUT0(instance dac_pll_u/u_pll_e1) -> load pin CLK(instance dac_u/count[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N5_0_1/gateop, insts:11.
I: Infer CARRY group, base inst: dac_u/N6_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: dac_u/N9.lt_0/gateop, insts:6.
I: Infer CARRY group, base inst: i2s_u/N30_1_1/gateop, insts:10.
Device mapping done.
Total device mapping takes 0.02 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                  
| IOCKDLY               | 0        | 24            | 0                  
| FF                    | 64       | 26304         | 1                  
| LUT                   | 62       | 17536         | 1                  
| Distributed RAM       | 0        | 4440          | 0                  
| DLL                   | 0        | 6             | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0        | 48            | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 6        | 240           | 3                  
| IOCKDIV               | 0        | 12            | 0                  
| IOCKGATE              | 0        | 12            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 6             | 17                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 4             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 20            | 10                 
| HMEMC                 | 0        | 2             | 0                  
| OSC                   | 0        | 1             | 0                  
| ADC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 6             | 0                  
| FLSIF                 | 0        | 1             | 0                  
| RESCAL                | 0        | 6             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
Action dev_map: Real time elapsed is 0h:0m:4s
Action dev_map: CPU time elapsed is 0h:0m:0s
Action dev_map: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 17:45:55 2023
Action dev_map: Peak memory pool usage is 229 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Sat Feb 25 17:46:00 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
W: ConstraintEditor-4030: No constraint files found, so all ports are unspecified I/O constraint.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check close.

Placement started.
Phase 1 Pre global placement started.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
Wirelength after clock region global placement is 338.
1st GP placement takes 0.12 sec.

Phase 1.2 Clock placement started.
Mapping instance clk50M_ibuf/opit_1 to IOL_7_74.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Mapping instance dac_pll_u/u_pll_e1/goppll to PLL_82_51.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_105.
Clock placement takes 0.08 sec.

Pre global placement takes 0.30 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst clk50M_ibuf/opit_1 on IOL_7_74.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_105.
Placed fixed instance dac_pll_u/u_pll_e1/goppll on PLL_82_51.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 992285.
	4 iterations finished.
	Final slack 994726.
Super clustering done.
Design Utilization : 1%.
2nd GP placement takes 0.08 sec.

Wirelength after global placement is 663.
Global placement takes 0.08 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 663.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 992285.
	4 iterations finished.
	Final slack 994726.
Super clustering done.
Design Utilization : 1%.
3rd GP placement takes 0.09 sec.

Wirelength after post global placement is 663.
Post global placement takes 0.09 sec.

Phase 4 Legalization started.
The average distance in LP is 1.358025.
Wirelength after legalization is 674.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 996457.
Replication placement takes 0.00 sec.

Wirelength after replication placement is 674.
Phase 5.2 DP placement started.
Legalized cost 996457.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 674.
Timing-driven detailed placement takes 0.00 sec.

Worst slack is 996457, TNS after placement is 0.
Placement done.
Total placement takes 0.47 sec.
Finished placement. (CPU time elapsed 0h:00m:00s)

Routing started.
Building routing graph takes 0.05 sec.
Worst slack is 996457, TNS before global route is 0.
Processing design graph takes 0.03 sec.
Total memory for routing:
	46.876461 M.
Total nets for routing : 134.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 5 nets, it takes 0.00 sec.
Global routing takes 0.00 sec.
Total 139 subnets.
    forward max bucket size 198 , backward 14.
        Unrouted nets 68 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.000000 sec.
    forward max bucket size 80 , backward 12.
        Unrouted nets 48 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 16.
        Unrouted nets 39 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 16.
        Unrouted nets 30 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 23.
        Unrouted nets 12 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 21 , backward 11.
        Unrouted nets 7 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 18.
        Unrouted nets 0 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
Detailed routing takes 6 iterations
Detailed routing takes 0.02 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.00 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used SRB routing arc is 972.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 0.14 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                  
| Use of APM               | 0        | 30            | 0                  
| Use of BKCL              | 0        | 6             | 0                  
| Use of CLMA              | 24       | 3274          | 1                  
|   FF                     | 53       | 19644         | 1                  
|   LUT                    | 49       | 13096         | 1                  
|   LUT-FF pairs           | 6        | 13096         | 1                  
| Use of CLMS              | 7        | 1110          | 1                  
|   FF                     | 11       | 6660          | 1                  
|   LUT                    | 17       | 4440          | 1                  
|   LUT-FF pairs           | 2        | 4440          | 1                  
|   Distributed RAM        | 0        | 4440          | 0                  
| Use of CRYSTAL           | 0        | 6             | 0                  
| Use of DLL               | 0        | 6             | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0        | 48            | 0                  
| Use of FLSIF             | 0        | 1             | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 0        | 2745          | 0                  
| Use of HMEMC             | 0        | 2             | 0                  
| Use of IO                | 6        | 240           | 3                  
|   IOBD                   | 5        | 120           | 5                  
|   IOBR                   | 0        | 6             | 0                  
|   IOBS                   | 1        | 114           | 1                  
| Use of IOCKDIV           | 0        | 12            | 0                  
| Use of IOCKDLY           | 0        | 24            | 0                  
| Use of IOCKGATE          | 0        | 12            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                  
| Use of IOL               | 6        | 240           | 3                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 6             | 17                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 6             | 0                  
| Use of SCANCHAIN         | 0        | 4             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 3        | 20            | 15                 
| Use of USCMMUX_TEST      | 0        | 20            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:00s)
Design 'top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:01s)
Action pnr: Real time elapsed is 0h:0m:7s
Action pnr: CPU time elapsed is 0h:0m:1s
Action pnr: Process CPU time elapsed is 0h:0m:1s
Current time: Sat Feb 25 17:46:06 2023
Action pnr: Peak memory pool usage is 623 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Sat Feb 25 17:46:13 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'mic_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_sck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_ws' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mic_sd' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:4s
Action report_timing: CPU time elapsed is 0h:0m:1s
Action report_timing: Process CPU time elapsed is 0h:0m:1s
Current time: Sat Feb 25 17:46:16 2023
Action report_timing: Peak memory pool usage is 631 MB
Process "Report Timing" done.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
W: ConstraintEditor-4019: Port 'mic_out' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic_sck' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic_ws' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk50M' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'mic_sd' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rst_n' unspecified I/O constraint.
Open UCE successfully.
Current device : PGL22G-6MBG324
Total time(hh:mm:ss) of open UCE: 00:00:02
File "D:/FPGA/Project/I2S/I2S.fdc" has been added to project successfully.
Save Constraint in file D:/FPGA/Project/I2S/I2S.fdc success.


Process "Compile" started.
Current time: Sat Feb 25 17:55:37 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Analyzing module i2s_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 1)] Analyzing module dac_out (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0002: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Analyzing module dac_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v successfully.
I: Module "top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.226s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Elaborating module top
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 17)] Elaborating instance dac_pll_u
I: Verilog-0003: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Elaborating module dac_pll
I: Verilog-0004: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 241)] Elaborating instance u_pll_e1
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 118)] Net clkfb in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 121)] Net pfden in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 122)] Net clkout0_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 123)] Net clkout0_2pad_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 124)] Net clkout1_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 125)] Net clkout2_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 126)] Net clkout3_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 127)] Net clkout4_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 128)] Net clkout5_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 129)] Net dyn_idiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 130)] Net dyn_odiv0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 131)] Net dyn_odiv1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 132)] Net dyn_odiv2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 133)] Net dyn_odiv3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 134)] Net dyn_odiv4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 135)] Net dyn_fdiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 136)] Net dyn_duty0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 137)] Net dyn_duty1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 138)] Net dyn_duty2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 139)] Net dyn_duty3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 140)] Net dyn_duty4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 24)] Elaborating instance i2s_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Elaborating module i2s_top
I: Module instance {top.i2s_u} parameter value:
    div_clk = 32'b00000000000000000000000000011100
    div_ws = 32'b00000000000000000000011100000000
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 36)] Elaborating instance dac_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 1)] Elaborating module dac_out
I: Module instance {top.dac_u} parameter value:
    COUNT_MAX = 12'b111111111111
Executing : rtl-elaborate successfully. Time elapsed: 0.008s wall, 0.016s user + 0.000s system = 0.016s CPU (198.7%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.009s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.042s wall, 0.031s user + 0.016s system = 0.047s CPU (111.4%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.010s wall, 0.016s user + 0.000s system = 0.016s CPU (154.1%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.011s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 17:55:40 2023
Action compile: Peak memory pool usage is 139 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Sat Feb 25 17:55:40 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check end.
C: SDC-2025: Clock source 'n:clk50M' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk50M
Executing : get_ports clk50M successfully.
Executing : create_clock -name top|clk50M [get_ports clk50M] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top|clk50M [get_ports clk50M] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk50M
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk50M successfully.
C: SDC-2025: Clock source 'n:dac_pll_u/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins dac_pll_u/u_pll_e1:CLKOUT0
Executing : get_pins dac_pll_u/u_pll_e1:CLKOUT0 successfully.
Executing : create_clock -name dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 [get_pins dac_pll_u/u_pll_e1:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 [get_pins dac_pll_u/u_pll_e1:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group dac_pll|dac_pll_u/u_pll_e1/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 successfully.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.013s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
W: Public-4008: Instance 'i2s_u/rdata[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/shift_reg_r[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
I: Constant propagation done on out_xor_8 (bmsREDXOR).
I: Constant propagation done on out_xor_9 (bmsREDXOR).
W: Removed bmsWIDEDFFCPE inst i2s_u/sck_cnt[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/ws_cnt[21:0] at 11 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.019s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.045s wall, 0.031s user + 0.000s system = 0.031s CPU (69.0%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'i2s_u/ws_cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.042s wall, 0.016s user + 0.000s system = 0.016s CPU (37.1%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: syn_maxfan of lutcarry N5_0_1 is more than 10000 on net N13[1], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_2 is more than 10000 on net N13[2], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_3 is more than 10000 on net N13[3], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_4 is more than 10000 on net N13[4], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_5 is more than 10000 on net N13[5], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_6 is more than 10000 on net N13[6], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_7 is more than 10000 on net N13[7], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_8 is more than 10000 on net N13[8], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_9 is more than 10000 on net N13[9], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_10 is more than 10000 on net N13[10], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_11 is more than 10000 on net N13[11], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_1 is more than 10000 on net N13[1], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_2 is more than 10000 on net N13[2], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_3 is more than 10000 on net N13[3], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_4 is more than 10000 on net N13[4], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_5 is more than 10000 on net N13[5], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_6 is more than 10000 on net N13[6], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_7 is more than 10000 on net N13[7], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_8 is more than 10000 on net N13[8], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_9 is more than 10000 on net N13[9], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_10 is more than 10000 on net N13[10], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_11 is more than 10000 on net N13[11], but wasn't replicated.

Cell Usage:
GTP_DFF_C                    28 uses
GTP_DFF_CE                   36 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      3 uses
GTP_LUT2                      2 uses
GTP_LUT3                      2 uses
GTP_LUT4                      4 uses
GTP_LUT5                     11 uses
GTP_LUT5CARRY                38 uses
GTP_LUT5M                     2 uses
GTP_PLL_E1                    1 use

I/O ports: 6
GTP_INBUF                   3 uses
GTP_OUTBUF                  3 uses

Mapping Summary:
Total LUTs: 62 of 17536 (0.35%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 62
Total Registers: 64 of 26304 (0.24%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 6 of 240 (2.50%)


Overview of Control Sets:

Number of unique control sets : 4

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 2        | 0                 2
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 2        | 0                 2
--------------------------------------------------------------
  The maximum fanout: 24
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                28
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                36
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'mic_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_sck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_ws' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mic_sd' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:3s
Action synthesize: CPU time elapsed is 0h:0m:1s
Action synthesize: Process CPU time elapsed is 0h:0m:1s
Current time: Sat Feb 25 17:55:42 2023
Action synthesize: Peak memory pool usage is 240 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Sat Feb 25 17:55:42 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Flattening design 'top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk50M in design, driver pin O(instance clk50M_ibuf) -> load pin CLK(instance i2s_u/ldata[12]).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net clk200M in design, driver pin CLKOUT0(instance dac_pll_u/u_pll_e1) -> load pin CLK(instance dac_u/count[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N5_0_1/gateop, insts:11.
I: Infer CARRY group, base inst: dac_u/N6_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: dac_u/N9.lt_0/gateop, insts:6.
I: Infer CARRY group, base inst: i2s_u/N30_1_1/gateop, insts:10.
Device mapping done.
Total device mapping takes 0.00 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                  
| IOCKDLY               | 0        | 24            | 0                  
| FF                    | 64       | 26304         | 1                  
| LUT                   | 62       | 17536         | 1                  
| Distributed RAM       | 0        | 4440          | 0                  
| DLL                   | 0        | 6             | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0        | 48            | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 6        | 240           | 3                  
| IOCKDIV               | 0        | 12            | 0                  
| IOCKGATE              | 0        | 12            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 6             | 17                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 4             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 20            | 10                 
| HMEMC                 | 0        | 2             | 0                  
| OSC                   | 0        | 1             | 0                  
| ADC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 6             | 0                  
| FLSIF                 | 0        | 1             | 0                  
| RESCAL                | 0        | 6             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
Action dev_map: Real time elapsed is 0h:0m:4s
Action dev_map: CPU time elapsed is 0h:0m:0s
Action dev_map: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 17:55:45 2023
Action dev_map: Peak memory pool usage is 228 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Sat Feb 25 17:55:45 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {mic_out} LOC=U10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_out} LOC=U10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mic_sck} LOC=P11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_sck} LOC=P11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mic_ws} LOC=P14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_ws} LOC=P14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {clk50M} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {clk50M} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {mic_sd} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {mic_sd} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {rst_n} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {rst_n} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check close.

Placement started.
Phase 1 Pre global placement started.
Mapping instance dac_pll_u/u_pll_e1/goppll to PLL_82_319.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
Wirelength after clock region global placement is 618.
1st GP placement takes 0.17 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_105.
Clock placement takes 0.00 sec.

Pre global placement takes 0.33 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst clk50M_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst mic_out_obuf/opit_1 on IOL_151_114.
Placed fixed group with base inst mic_sck_obuf/opit_1 on IOL_151_86.
Placed fixed group with base inst mic_sd_ibuf/opit_1 on IOL_151_90.
Placed fixed group with base inst mic_ws_obuf/opit_1 on IOL_151_9.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOL_151_106.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_105.
Placed fixed instance dac_pll_u/u_pll_e1/goppll on PLL_82_319.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_20.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 992285.
	4 iterations finished.
	Final slack 994726.
Super clustering done.
Design Utilization : 1%.
2nd GP placement takes 0.05 sec.

Wirelength after global placement is 633.
Global placement takes 0.05 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 633.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 992285.
	4 iterations finished.
	Final slack 994726.
Super clustering done.
Design Utilization : 1%.
3rd GP placement takes 0.09 sec.

Wirelength after post global placement is 633.
Post global placement takes 0.09 sec.

Phase 4 Legalization started.
The average distance in LP is 1.567901.
Wirelength after legalization is 671.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 996688.
Replication placement takes 0.00 sec.

Wirelength after replication placement is 671.
Phase 5.2 DP placement started.
Legalized cost 996688.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 671.
Timing-driven detailed placement takes 0.00 sec.

Worst slack is 996688, TNS after placement is 0.
Placement done.
Total placement takes 0.47 sec.
Finished placement. (CPU time elapsed 0h:00m:00s)

Routing started.
Building routing graph takes 0.11 sec.
Worst slack is 996688, TNS before global route is 0.
Processing design graph takes 0.00 sec.
Total memory for routing:
	46.876266 M.
Total nets for routing : 133.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 3 nets, it takes 0.00 sec.
Global routing takes 0.00 sec.
Total 137 subnets.
    forward max bucket size 84 , backward 19.
        Unrouted nets 72 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.000000 sec.
    forward max bucket size 78 , backward 17.
        Unrouted nets 47 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 12.
        Unrouted nets 37 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 15.
        Unrouted nets 26 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 26.
        Unrouted nets 20 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 25.
        Unrouted nets 10 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 13.
        Unrouted nets 6 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 10.
        Unrouted nets 6 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 17.
        Unrouted nets 2 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 23.
        Unrouted nets 0 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.015625 sec.
Detailed routing takes 9 iterations
Detailed routing takes 0.02 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.00 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used SRB routing arc is 996.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 0.16 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                  
| Use of APM               | 0        | 30            | 0                  
| Use of BKCL              | 2        | 6             | 34                 
| Use of CLMA              | 23       | 3274          | 1                  
|   FF                     | 49       | 19644         | 1                  
|   LUT                    | 56       | 13096         | 1                  
|   LUT-FF pairs           | 4        | 13096         | 1                  
| Use of CLMS              | 5        | 1110          | 1                  
|   FF                     | 15       | 6660          | 1                  
|   LUT                    | 11       | 4440          | 1                  
|   LUT-FF pairs           | 4        | 4440          | 1                  
|   Distributed RAM        | 0        | 4440          | 0                  
| Use of CRYSTAL           | 0        | 6             | 0                  
| Use of DLL               | 0        | 6             | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0        | 48            | 0                  
| Use of FLSIF             | 0        | 1             | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 0        | 2745          | 0                  
| Use of HMEMC             | 0        | 2             | 0                  
| Use of IO                | 6        | 240           | 3                  
|   IOBD                   | 5        | 120           | 5                  
|   IOBR                   | 0        | 6             | 0                  
|   IOBS                   | 1        | 114           | 1                  
| Use of IOCKDIV           | 0        | 12            | 0                  
| Use of IOCKDLY           | 0        | 24            | 0                  
| Use of IOCKGATE          | 0        | 12            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                  
| Use of IOL               | 6        | 240           | 3                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 6             | 17                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 6             | 0                  
| Use of SCANCHAIN         | 0        | 4             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 2        | 20            | 10                 
| Use of USCMMUX_TEST      | 0        | 20            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:00s)
Design 'top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:01s)
Action pnr: Real time elapsed is 0h:0m:7s
Action pnr: CPU time elapsed is 0h:0m:1s
Action pnr: Process CPU time elapsed is 0h:0m:1s
Current time: Sat Feb 25 17:55:51 2023
Action pnr: Peak memory pool usage is 631 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Sat Feb 25 17:55:51 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'mic_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_sck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_ws' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mic_sd' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:5s
Action report_timing: CPU time elapsed is 0h:0m:0s
Action report_timing: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 17:55:55 2023
Action report_timing: Peak memory pool usage is 631 MB
Process "Report Timing" done.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Open UCE successfully.
Current device : PGL22G-6MBG324
Total time(hh:mm:ss) of open UCE: 00:00:02


Process "Generate Bitstream" started.
Current time: Sat Feb 25 17:56:07 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.000000 sec.
Generating architecture configuration.
The bitstream file is "D:/FPGA/Project/I2S/generate_bitstream/top.sbit"
Generate programming file takes 0.406250 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:4s
Action gen_bit_stream: CPU time elapsed is 0h:0m:1s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:1s
Current time: Sat Feb 25 17:56:10 2023
Action gen_bit_stream: Peak memory pool usage is 334 MB
Process "Generate Bitstream" done.


Process "Report Power" started.
Current time: Sat Feb 25 17:56:13 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Executing command action 'cmd_report_power'
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
I: The power model of the device is Post-silicon
Reading design from pnr DB.
Start: Report Power
Report Power...
Report Power successfully.
Action report_power: Real time elapsed is 0h:0m:4s
Action report_power: CPU time elapsed is 0h:0m:1s
Action report_power: Process CPU time elapsed is 0h:0m:1s
Current time: Sat Feb 25 17:56:16 2023
Action report_power: Peak memory pool usage is 247 MB
Process "Report Power" done.


Process "Generate Netlist" started.
Current time: Sat Feb 25 17:56:17 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generate Netlist.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Generate Netlist is finished successfully.
Action gen_netlist: Real time elapsed is 0h:0m:4s
Action gen_netlist: CPU time elapsed is 0h:0m:1s
Action gen_netlist: Process CPU time elapsed is 0h:0m:1s
Current time: Sat Feb 25 17:56:20 2023
Action gen_netlist: Peak memory pool usage is 631 MB
Process "Generate Netlist" done.
Process exit normally.
Save Constraint in file D:/FPGA/Project/I2S/I2S.fdc success.
C: Flow-2004: Constraint file modified: "D:/FPGA/Project/I2S/I2S.fdc". 


Process "Compile" started.
Current time: Sat Feb 25 18:20:12 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Analyzing module i2s_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 1)] Analyzing module dac_out (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0002: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Analyzing module dac_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v successfully.
I: Module "top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.253s wall, 0.000s user + 0.016s system = 0.016s CPU (1.2%)

Start rtl-elaborate.
I: Verilog-0003: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Elaborating module top
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 17)] Elaborating instance dac_pll_u
I: Verilog-0003: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Elaborating module dac_pll
I: Verilog-0004: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 241)] Elaborating instance u_pll_e1
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 118)] Net clkfb in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 121)] Net pfden in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 122)] Net clkout0_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 123)] Net clkout0_2pad_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 124)] Net clkout1_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 125)] Net clkout2_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 126)] Net clkout3_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 127)] Net clkout4_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 128)] Net clkout5_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 129)] Net dyn_idiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 130)] Net dyn_odiv0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 131)] Net dyn_odiv1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 132)] Net dyn_odiv2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 133)] Net dyn_odiv3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 134)] Net dyn_odiv4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 135)] Net dyn_fdiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 136)] Net dyn_duty0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 137)] Net dyn_duty1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 138)] Net dyn_duty2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 139)] Net dyn_duty3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 140)] Net dyn_duty4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 24)] Elaborating instance i2s_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Elaborating module i2s_top
I: Module instance {top.i2s_u} parameter value:
    div_clk = 32'b00000000000000000000000000011100
    div_ws = 32'b00000000000000000000011100000000
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 36)] Elaborating instance dac_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 1)] Elaborating module dac_out
I: Module instance {top.dac_u} parameter value:
    COUNT_MAX = 12'b111111111111
Executing : rtl-elaborate successfully. Time elapsed: 0.007s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.036s wall, 0.016s user + 0.016s system = 0.031s CPU (86.9%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.009s wall, 0.016s user + 0.000s system = 0.016s CPU (179.1%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.009s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 18:20:14 2023
Action compile: Peak memory pool usage is 139 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Sat Feb 25 18:20:14 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check end.
C: SDC-2025: Clock source 'n:clk50M' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk50M
Executing : get_ports clk50M successfully.
Executing : create_clock -name top|clk50M [get_ports clk50M] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top|clk50M [get_ports clk50M] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk50M
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk50M successfully.
C: SDC-2025: Clock source 'n:dac_pll_u/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins dac_pll_u/u_pll_e1:CLKOUT0
Executing : get_pins dac_pll_u/u_pll_e1:CLKOUT0 successfully.
Executing : create_clock -name dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 [get_pins dac_pll_u/u_pll_e1:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 [get_pins dac_pll_u/u_pll_e1:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group dac_pll|dac_pll_u/u_pll_e1/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 successfully.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.014s wall, 0.016s user + 0.000s system = 0.016s CPU (113.3%)

Start mod-gen.
W: Public-4008: Instance 'i2s_u/rdata[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/shift_reg_r[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
I: Constant propagation done on out_xor_8 (bmsREDXOR).
I: Constant propagation done on out_xor_9 (bmsREDXOR).
W: Removed bmsWIDEDFFCPE inst i2s_u/sck_cnt[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/ws_cnt[21:0] at 11 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.019s wall, 0.016s user + 0.000s system = 0.016s CPU (83.0%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.048s wall, 0.016s user + 0.000s system = 0.016s CPU (32.6%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'i2s_u/ws_cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.043s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.007s wall, 0.016s user + 0.000s system = 0.016s CPU (240.3%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: syn_maxfan of lutcarry N5_0_1 is more than 10000 on net N13[1], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_2 is more than 10000 on net N13[2], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_3 is more than 10000 on net N13[3], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_4 is more than 10000 on net N13[4], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_5 is more than 10000 on net N13[5], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_6 is more than 10000 on net N13[6], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_7 is more than 10000 on net N13[7], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_8 is more than 10000 on net N13[8], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_9 is more than 10000 on net N13[9], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_10 is more than 10000 on net N13[10], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_11 is more than 10000 on net N13[11], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_1 is more than 10000 on net N13[1], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_2 is more than 10000 on net N13[2], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_3 is more than 10000 on net N13[3], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_4 is more than 10000 on net N13[4], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_5 is more than 10000 on net N13[5], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_6 is more than 10000 on net N13[6], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_7 is more than 10000 on net N13[7], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_8 is more than 10000 on net N13[8], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_9 is more than 10000 on net N13[9], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_10 is more than 10000 on net N13[10], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_11 is more than 10000 on net N13[11], but wasn't replicated.

Cell Usage:
GTP_DFF_C                    28 uses
GTP_DFF_CE                   36 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      3 uses
GTP_LUT2                      2 uses
GTP_LUT3                      2 uses
GTP_LUT4                      4 uses
GTP_LUT5                     11 uses
GTP_LUT5CARRY                38 uses
GTP_LUT5M                     2 uses
GTP_PLL_E1                    1 use

I/O ports: 6
GTP_INBUF                   3 uses
GTP_OUTBUF                  3 uses

Mapping Summary:
Total LUTs: 62 of 17536 (0.35%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 62
Total Registers: 64 of 26304 (0.24%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 6 of 240 (2.50%)


Overview of Control Sets:

Number of unique control sets : 4

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 2        | 0                 2
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 2        | 0                 2
--------------------------------------------------------------
  The maximum fanout: 24
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                28
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                36
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'mic_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_sck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_ws' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mic_sd' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:3s
Action synthesize: CPU time elapsed is 0h:0m:1s
Action synthesize: Process CPU time elapsed is 0h:0m:1s
Current time: Sat Feb 25 18:20:16 2023
Action synthesize: Peak memory pool usage is 240 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Sat Feb 25 18:20:16 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Flattening design 'top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk50M in design, driver pin O(instance clk50M_ibuf) -> load pin CLK(instance i2s_u/ldata[12]).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net clk200M in design, driver pin CLKOUT0(instance dac_pll_u/u_pll_e1) -> load pin CLK(instance dac_u/count[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N5_0_1/gateop, insts:11.
I: Infer CARRY group, base inst: dac_u/N6_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: dac_u/N9.lt_0/gateop, insts:6.
I: Infer CARRY group, base inst: i2s_u/N30_1_1/gateop, insts:10.
Device mapping done.
Total device mapping takes 0.00 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                  
| IOCKDLY               | 0        | 24            | 0                  
| FF                    | 64       | 26304         | 1                  
| LUT                   | 62       | 17536         | 1                  
| Distributed RAM       | 0        | 4440          | 0                  
| DLL                   | 0        | 6             | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0        | 48            | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 6        | 240           | 3                  
| IOCKDIV               | 0        | 12            | 0                  
| IOCKGATE              | 0        | 12            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 6             | 17                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 4             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 20            | 10                 
| HMEMC                 | 0        | 2             | 0                  
| OSC                   | 0        | 1             | 0                  
| ADC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 6             | 0                  
| FLSIF                 | 0        | 1             | 0                  
| RESCAL                | 0        | 6             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/FPGA/Project/I2S/device_map/top.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:3s
Action dev_map: CPU time elapsed is 0h:0m:1s
Action dev_map: Process CPU time elapsed is 0h:0m:1s
Current time: Sat Feb 25 18:20:19 2023
Action dev_map: Peak memory pool usage is 228 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Sat Feb 25 18:20:19 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {mic_out} LOC=R16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_out} LOC=R16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mic_sck} LOC=P11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_sck} LOC=P11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mic_ws} LOC=P14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_ws} LOC=P14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {clk50M} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {clk50M} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {mic_sd} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {mic_sd} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {rst_n} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {rst_n} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check close.

Placement started.
Phase 1 Pre global placement started.
Mapping instance dac_pll_u/u_pll_e1/goppll to PLL_82_319.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
Wirelength after clock region global placement is 570.
1st GP placement takes 0.31 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_105.
Clock placement takes 0.05 sec.

Pre global placement takes 0.77 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst clk50M_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst mic_out_obuf/opit_1 on IOL_151_42.
Placed fixed group with base inst mic_sck_obuf/opit_1 on IOL_151_86.
Placed fixed group with base inst mic_sd_ibuf/opit_1 on IOL_151_90.
Placed fixed group with base inst mic_ws_obuf/opit_1 on IOL_151_9.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOL_151_106.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_105.
Placed fixed instance dac_pll_u/u_pll_e1/goppll on PLL_82_319.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_20.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 992285.
	4 iterations finished.
	Final slack 994726.
Super clustering done.
Design Utilization : 1%.
2nd GP placement takes 0.30 sec.

Wirelength after global placement is 665.
Global placement takes 0.31 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 665.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 992285.
	4 iterations finished.
	Final slack 994726.
Super clustering done.
Design Utilization : 1%.
3rd GP placement takes 0.20 sec.

Wirelength after post global placement is 665.
Post global placement takes 0.20 sec.

Phase 4 Legalization started.
The average distance in LP is 1.765432.
Wirelength after legalization is 732.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 996171.
Replication placement takes 0.00 sec.

Wirelength after replication placement is 732.
Phase 5.2 DP placement started.
Legalized cost 996171.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 732.
Timing-driven detailed placement takes 0.00 sec.

Worst slack is 996171, TNS after placement is 0.
Placement done.
Total placement takes 1.33 sec.
Finished placement. (CPU time elapsed 0h:00m:01s)

Routing started.
Building routing graph takes 0.09 sec.
Worst slack is 996171, TNS before global route is 0.
Processing design graph takes 0.03 sec.
Total memory for routing:
	46.876266 M.
Total nets for routing : 133.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 4 nets, it takes 0.00 sec.
Global routing takes 0.00 sec.
Total 140 subnets.
    forward max bucket size 84 , backward 15.
        Unrouted nets 76 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.000000 sec.
    forward max bucket size 78 , backward 24.
        Unrouted nets 53 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 21.
        Unrouted nets 44 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.015625 sec.
    forward max bucket size 18 , backward 20.
        Unrouted nets 36 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 18.
        Unrouted nets 24 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 17.
        Unrouted nets 13 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 13.
        Unrouted nets 9 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 16.
        Unrouted nets 10 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 14.
        Unrouted nets 4 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 7.
        Unrouted nets 2 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 5.
        Unrouted nets 2 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 6.
        Unrouted nets 2 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 12.
        Unrouted nets 2 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 13.
        Unrouted nets 3 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 13.
        Unrouted nets 0 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
Detailed routing takes 14 iterations
Detailed routing takes 0.02 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 4.
Incremental timing analysis takes 0.00 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.00 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used SRB routing arc is 1056.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 0.14 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                  
| Use of APM               | 0        | 30            | 0                  
| Use of BKCL              | 2        | 6             | 34                 
| Use of CLMA              | 26       | 3274          | 1                  
|   FF                     | 52       | 19644         | 1                  
|   LUT                    | 53       | 13096         | 1                  
|   LUT-FF pairs           | 7        | 13096         | 1                  
| Use of CLMS              | 4        | 1110          | 1                  
|   FF                     | 12       | 6660          | 1                  
|   LUT                    | 14       | 4440          | 1                  
|   LUT-FF pairs           | 1        | 4440          | 1                  
|   Distributed RAM        | 0        | 4440          | 0                  
| Use of CRYSTAL           | 0        | 6             | 0                  
| Use of DLL               | 0        | 6             | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0        | 48            | 0                  
| Use of FLSIF             | 0        | 1             | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 0        | 2745          | 0                  
| Use of HMEMC             | 0        | 2             | 0                  
| Use of IO                | 6        | 240           | 3                  
|   IOBD                   | 5        | 120           | 5                  
|   IOBR                   | 0        | 6             | 0                  
|   IOBS                   | 1        | 114           | 1                  
| Use of IOCKDIV           | 0        | 12            | 0                  
| Use of IOCKDLY           | 0        | 24            | 0                  
| Use of IOCKGATE          | 0        | 12            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                  
| Use of IOL               | 6        | 240           | 3                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 6             | 17                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 6             | 0                  
| Use of SCANCHAIN         | 0        | 4             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 2        | 20            | 10                 
| Use of USCMMUX_TEST      | 0        | 20            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:00s)
Design 'top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:03s)
Action pnr: Real time elapsed is 0h:0m:7s
Action pnr: CPU time elapsed is 0h:0m:3s
Action pnr: Process CPU time elapsed is 0h:0m:3s
Current time: Sat Feb 25 18:20:25 2023
Action pnr: Peak memory pool usage is 631 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Sat Feb 25 18:20:25 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'mic_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_sck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_ws' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mic_sd' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:5s
Action report_timing: CPU time elapsed is 0h:0m:1s
Action report_timing: Process CPU time elapsed is 0h:0m:1s
Current time: Sat Feb 25 18:20:29 2023
Action report_timing: Peak memory pool usage is 630 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Sat Feb 25 18:20:29 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.015625 sec.
Generating architecture configuration.
The bitstream file is "D:/FPGA/Project/I2S/generate_bitstream/top.sbit"
Generate programming file takes 0.375000 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:4s
Action gen_bit_stream: CPU time elapsed is 0h:0m:1s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:1s
Current time: Sat Feb 25 18:20:32 2023
Action gen_bit_stream: Peak memory pool usage is 334 MB
Process "Generate Bitstream" done.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Open UCE successfully.
Current device : PGL22G-6MBG324
Total time(hh:mm:ss) of open UCE: 00:00:02
Save Constraint in file D:/FPGA/Project/I2S/I2S.fdc success.
C: Flow-2004: Constraint file modified: "D:/FPGA/Project/I2S/I2S.fdc". 


Process "Compile" started.
Current time: Sat Feb 25 18:23:09 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Analyzing module i2s_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 1)] Analyzing module dac_out (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0002: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Analyzing module dac_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v successfully.
I: Module "top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.320s wall, 0.000s user + 0.016s system = 0.016s CPU (1.2%)

Start rtl-elaborate.
I: Verilog-0003: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Elaborating module top
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 17)] Elaborating instance dac_pll_u
I: Verilog-0003: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Elaborating module dac_pll
I: Verilog-0004: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 241)] Elaborating instance u_pll_e1
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 118)] Net clkfb in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 121)] Net pfden in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 122)] Net clkout0_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 123)] Net clkout0_2pad_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 124)] Net clkout1_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 125)] Net clkout2_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 126)] Net clkout3_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 127)] Net clkout4_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 128)] Net clkout5_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 129)] Net dyn_idiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 130)] Net dyn_odiv0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 131)] Net dyn_odiv1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 132)] Net dyn_odiv2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 133)] Net dyn_odiv3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 134)] Net dyn_odiv4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 135)] Net dyn_fdiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 136)] Net dyn_duty0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 137)] Net dyn_duty1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 138)] Net dyn_duty2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 139)] Net dyn_duty3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 140)] Net dyn_duty4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 24)] Elaborating instance i2s_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Elaborating module i2s_top
I: Module instance {top.i2s_u} parameter value:
    div_clk = 32'b00000000000000000000000000011100
    div_ws = 32'b00000000000000000000011100000000
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 36)] Elaborating instance dac_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 1)] Elaborating module dac_out
I: Module instance {top.dac_u} parameter value:
    COUNT_MAX = 12'b111111111111
Executing : rtl-elaborate successfully. Time elapsed: 0.007s wall, 0.016s user + 0.000s system = 0.016s CPU (210.1%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.035s wall, 0.016s user + 0.000s system = 0.016s CPU (44.1%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.009s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.009s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 18:23:12 2023
Action compile: Peak memory pool usage is 139 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Sat Feb 25 18:23:12 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check end.
C: SDC-2025: Clock source 'n:clk50M' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk50M
Executing : get_ports clk50M successfully.
Executing : create_clock -name top|clk50M [get_ports clk50M] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top|clk50M [get_ports clk50M] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk50M
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk50M successfully.
C: SDC-2025: Clock source 'n:dac_pll_u/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins dac_pll_u/u_pll_e1:CLKOUT0
Executing : get_pins dac_pll_u/u_pll_e1:CLKOUT0 successfully.
Executing : create_clock -name dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 [get_pins dac_pll_u/u_pll_e1:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 [get_pins dac_pll_u/u_pll_e1:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group dac_pll|dac_pll_u/u_pll_e1/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 successfully.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.015s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
W: Public-4008: Instance 'i2s_u/rdata[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/shift_reg_r[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
I: Constant propagation done on out_xor_8 (bmsREDXOR).
I: Constant propagation done on out_xor_9 (bmsREDXOR).
W: Removed bmsWIDEDFFCPE inst i2s_u/sck_cnt[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/ws_cnt[21:0] at 11 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.019s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.051s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'i2s_u/ws_cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.045s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: syn_maxfan of lutcarry N5_0_1 is more than 10000 on net N13[1], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_2 is more than 10000 on net N13[2], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_3 is more than 10000 on net N13[3], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_4 is more than 10000 on net N13[4], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_5 is more than 10000 on net N13[5], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_6 is more than 10000 on net N13[6], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_7 is more than 10000 on net N13[7], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_8 is more than 10000 on net N13[8], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_9 is more than 10000 on net N13[9], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_10 is more than 10000 on net N13[10], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_11 is more than 10000 on net N13[11], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_1 is more than 10000 on net N13[1], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_2 is more than 10000 on net N13[2], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_3 is more than 10000 on net N13[3], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_4 is more than 10000 on net N13[4], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_5 is more than 10000 on net N13[5], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_6 is more than 10000 on net N13[6], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_7 is more than 10000 on net N13[7], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_8 is more than 10000 on net N13[8], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_9 is more than 10000 on net N13[9], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_10 is more than 10000 on net N13[10], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_11 is more than 10000 on net N13[11], but wasn't replicated.

Cell Usage:
GTP_DFF_C                    28 uses
GTP_DFF_CE                   36 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      3 uses
GTP_LUT2                      2 uses
GTP_LUT3                      2 uses
GTP_LUT4                      4 uses
GTP_LUT5                     11 uses
GTP_LUT5CARRY                38 uses
GTP_LUT5M                     2 uses
GTP_PLL_E1                    1 use

I/O ports: 6
GTP_INBUF                   3 uses
GTP_OUTBUF                  3 uses

Mapping Summary:
Total LUTs: 62 of 17536 (0.35%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 62
Total Registers: 64 of 26304 (0.24%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 6 of 240 (2.50%)


Overview of Control Sets:

Number of unique control sets : 4

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 2        | 0                 2
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 2        | 0                 2
--------------------------------------------------------------
  The maximum fanout: 24
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                28
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                36
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'mic_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_sck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_ws' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mic_sd' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:3s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 18:23:14 2023
Action synthesize: Peak memory pool usage is 240 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Sat Feb 25 18:23:14 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Flattening design 'top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk50M in design, driver pin O(instance clk50M_ibuf) -> load pin CLK(instance i2s_u/ldata[12]).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net clk200M in design, driver pin CLKOUT0(instance dac_pll_u/u_pll_e1) -> load pin CLK(instance dac_u/count[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N5_0_1/gateop, insts:11.
I: Infer CARRY group, base inst: dac_u/N6_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: dac_u/N9.lt_0/gateop, insts:6.
I: Infer CARRY group, base inst: i2s_u/N30_1_1/gateop, insts:10.
Device mapping done.
Total device mapping takes 0.00 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                  
| IOCKDLY               | 0        | 24            | 0                  
| FF                    | 64       | 26304         | 1                  
| LUT                   | 62       | 17536         | 1                  
| Distributed RAM       | 0        | 4440          | 0                  
| DLL                   | 0        | 6             | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0        | 48            | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 6        | 240           | 3                  
| IOCKDIV               | 0        | 12            | 0                  
| IOCKGATE              | 0        | 12            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 6             | 17                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 4             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 20            | 10                 
| HMEMC                 | 0        | 2             | 0                  
| OSC                   | 0        | 1             | 0                  
| ADC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 6             | 0                  
| FLSIF                 | 0        | 1             | 0                  
| RESCAL                | 0        | 6             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/FPGA/Project/I2S/device_map/top.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:3s
Action dev_map: CPU time elapsed is 0h:0m:0s
Action dev_map: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 18:23:16 2023
Action dev_map: Peak memory pool usage is 227 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Sat Feb 25 18:23:17 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {mic_out} LOC=R16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_out} LOC=R16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mic_sck} LOC=P11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_sck} LOC=P11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mic_ws} LOC=P14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_ws} LOC=P14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {clk50M} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {clk50M} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {mic_sd} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {mic_sd} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rst_n} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rst_n} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check close.

Placement started.
Phase 1 Pre global placement started.
Mapping instance dac_pll_u/u_pll_e1/goppll to PLL_82_319.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
Wirelength after clock region global placement is 570.
1st GP placement takes 0.28 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_105.
Clock placement takes 0.02 sec.

Pre global placement takes 0.56 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst clk50M_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst mic_out_obuf/opit_1 on IOL_151_42.
Placed fixed group with base inst mic_sck_obuf/opit_1 on IOL_151_86.
Placed fixed group with base inst mic_sd_ibuf/opit_1 on IOL_151_90.
Placed fixed group with base inst mic_ws_obuf/opit_1 on IOL_151_9.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOL_151_106.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_105.
Placed fixed instance dac_pll_u/u_pll_e1/goppll on PLL_82_319.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_20.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 992285.
	4 iterations finished.
	Final slack 994726.
Super clustering done.
Design Utilization : 1%.
2nd GP placement takes 0.20 sec.

Wirelength after global placement is 665.
Global placement takes 0.20 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 665.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 992285.
	4 iterations finished.
	Final slack 994726.
Super clustering done.
Design Utilization : 1%.
3rd GP placement takes 0.14 sec.

Wirelength after post global placement is 665.
Post global placement takes 0.14 sec.

Phase 4 Legalization started.
The average distance in LP is 1.765432.
Wirelength after legalization is 732.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 996171.
Replication placement takes 0.00 sec.

Wirelength after replication placement is 732.
Phase 5.2 DP placement started.
Legalized cost 996171.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 732.
Timing-driven detailed placement takes 0.00 sec.

Worst slack is 996171, TNS after placement is 0.
Placement done.
Total placement takes 0.95 sec.
Finished placement. (CPU time elapsed 0h:00m:00s)

Routing started.
Building routing graph takes 0.20 sec.
Worst slack is 996171, TNS before global route is 0.
Processing design graph takes 0.05 sec.
Total memory for routing:
	46.876266 M.
Total nets for routing : 133.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 4 nets, it takes 0.00 sec.
Global routing takes 0.00 sec.
Total 140 subnets.
    forward max bucket size 84 , backward 15.
        Unrouted nets 76 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.015625 sec.
    forward max bucket size 78 , backward 24.
        Unrouted nets 53 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 21.
        Unrouted nets 44 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 20.
        Unrouted nets 36 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.015625 sec.
    forward max bucket size 18 , backward 18.
        Unrouted nets 24 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 17.
        Unrouted nets 13 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 13.
        Unrouted nets 9 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 16.
        Unrouted nets 10 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 14.
        Unrouted nets 4 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 7.
        Unrouted nets 2 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 5.
        Unrouted nets 2 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 6.
        Unrouted nets 2 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 12.
        Unrouted nets 2 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 13.
        Unrouted nets 3 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 13.
        Unrouted nets 0 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
Detailed routing takes 14 iterations
Detailed routing takes 0.03 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 4.
Incremental timing analysis takes 0.00 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.02 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used SRB routing arc is 1056.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 0.34 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                  
| Use of APM               | 0        | 30            | 0                  
| Use of BKCL              | 2        | 6             | 34                 
| Use of CLMA              | 26       | 3274          | 1                  
|   FF                     | 52       | 19644         | 1                  
|   LUT                    | 53       | 13096         | 1                  
|   LUT-FF pairs           | 7        | 13096         | 1                  
| Use of CLMS              | 4        | 1110          | 1                  
|   FF                     | 12       | 6660          | 1                  
|   LUT                    | 14       | 4440          | 1                  
|   LUT-FF pairs           | 1        | 4440          | 1                  
|   Distributed RAM        | 0        | 4440          | 0                  
| Use of CRYSTAL           | 0        | 6             | 0                  
| Use of DLL               | 0        | 6             | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0        | 48            | 0                  
| Use of FLSIF             | 0        | 1             | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 0        | 2745          | 0                  
| Use of HMEMC             | 0        | 2             | 0                  
| Use of IO                | 6        | 240           | 3                  
|   IOBD                   | 5        | 120           | 5                  
|   IOBR                   | 0        | 6             | 0                  
|   IOBS                   | 1        | 114           | 1                  
| Use of IOCKDIV           | 0        | 12            | 0                  
| Use of IOCKDLY           | 0        | 24            | 0                  
| Use of IOCKGATE          | 0        | 12            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                  
| Use of IOL               | 6        | 240           | 3                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 6             | 17                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 6             | 0                  
| Use of SCANCHAIN         | 0        | 4             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 2        | 20            | 10                 
| Use of USCMMUX_TEST      | 0        | 20            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:00s)
Design 'top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:02s)
Action pnr: Real time elapsed is 0h:0m:7s
Action pnr: CPU time elapsed is 0h:0m:3s
Action pnr: Process CPU time elapsed is 0h:0m:3s
Current time: Sat Feb 25 18:23:23 2023
Action pnr: Peak memory pool usage is 631 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Sat Feb 25 18:23:23 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'mic_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_sck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_ws' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mic_sd' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:4s
Action report_timing: CPU time elapsed is 0h:0m:1s
Action report_timing: Process CPU time elapsed is 0h:0m:1s
Current time: Sat Feb 25 18:23:26 2023
Action report_timing: Peak memory pool usage is 630 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Sat Feb 25 18:23:27 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.000000 sec.
Generating architecture configuration.
The bitstream file is "D:/FPGA/Project/I2S/generate_bitstream/top.sbit"
Generate programming file takes 0.375000 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:4s
Action gen_bit_stream: CPU time elapsed is 0h:0m:1s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:1s
Current time: Sat Feb 25 18:23:30 2023
Action gen_bit_stream: Peak memory pool usage is 334 MB
Process "Generate Bitstream" done.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Open UCE successfully.
Current device : PGL22G-6MBG324
Total time(hh:mm:ss) of open UCE: 00:00:02
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/top.v". 
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/top.v". 


Process "Compile" started.
Current time: Sat Feb 25 18:30:58 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Analyzing module i2s_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 1)] Analyzing module dac_out (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0002: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Analyzing module dac_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v successfully.
I: Module "top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.363s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Elaborating module top
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 17)] Elaborating instance dac_pll_u
I: Verilog-0003: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Elaborating module dac_pll
I: Verilog-0004: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 241)] Elaborating instance u_pll_e1
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 118)] Net clkfb in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 121)] Net pfden in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 122)] Net clkout0_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 123)] Net clkout0_2pad_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 124)] Net clkout1_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 125)] Net clkout2_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 126)] Net clkout3_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 127)] Net clkout4_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 128)] Net clkout5_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 129)] Net dyn_idiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 130)] Net dyn_odiv0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 131)] Net dyn_odiv1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 132)] Net dyn_odiv2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 133)] Net dyn_odiv3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 134)] Net dyn_odiv4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 135)] Net dyn_fdiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 136)] Net dyn_duty0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 137)] Net dyn_duty1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 138)] Net dyn_duty2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 139)] Net dyn_duty3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 140)] Net dyn_duty4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 24)] Elaborating instance i2s_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Elaborating module i2s_top
I: Module instance {top.i2s_u} parameter value:
    div_clk = 32'b00000000000000000000000000011100
    div_ws = 32'b00000000000000000000011100000000
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 36)] Elaborating instance dac_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 1)] Elaborating module dac_out
I: Module instance {top.dac_u} parameter value:
    COUNT_MAX = 12'b111111111111
Executing : rtl-elaborate successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.036s wall, 0.031s user + 0.000s system = 0.031s CPU (86.2%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.009s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.010s wall, 0.016s user + 0.000s system = 0.016s CPU (152.7%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 18:31:01 2023
Action compile: Peak memory pool usage is 139 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Sat Feb 25 18:31:01 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check end.
C: SDC-2025: Clock source 'n:clk50M' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk50M
Executing : get_ports clk50M successfully.
Executing : create_clock -name top|clk50M [get_ports clk50M] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top|clk50M [get_ports clk50M] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk50M
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk50M successfully.
C: SDC-2025: Clock source 'n:dac_pll_u/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins dac_pll_u/u_pll_e1:CLKOUT0
Executing : get_pins dac_pll_u/u_pll_e1:CLKOUT0 successfully.
Executing : create_clock -name dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 [get_pins dac_pll_u/u_pll_e1:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 [get_pins dac_pll_u/u_pll_e1:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group dac_pll|dac_pll_u/u_pll_e1/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 successfully.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.015s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
W: Public-4008: Instance 'i2s_u/ldata[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/shift_reg_l[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
I: Constant propagation done on out_xor_8 (bmsREDXOR).
I: Constant propagation done on out_xor_9 (bmsREDXOR).
W: Removed bmsWIDEDFFCPE inst i2s_u/sck_cnt[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/ws_cnt[21:0] at 11 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.020s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.046s wall, 0.016s user + 0.000s system = 0.016s CPU (33.6%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'i2s_u/ws_cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/rdata[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/rdata[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/rdata[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/rdata[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/rdata[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/rdata[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/rdata[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/rdata[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/rdata[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/rdata[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/rdata[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/rdata[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.005s wall, 0.016s user + 0.000s system = 0.016s CPU (327.1%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.041s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: syn_maxfan of lutcarry N5_0_1 is more than 10000 on net N13[1], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_2 is more than 10000 on net N13[2], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_3 is more than 10000 on net N13[3], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_4 is more than 10000 on net N13[4], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_5 is more than 10000 on net N13[5], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_6 is more than 10000 on net N13[6], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_7 is more than 10000 on net N13[7], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_8 is more than 10000 on net N13[8], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_9 is more than 10000 on net N13[9], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_10 is more than 10000 on net N13[10], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_11 is more than 10000 on net N13[11], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_1 is more than 10000 on net N13[1], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_2 is more than 10000 on net N13[2], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_3 is more than 10000 on net N13[3], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_4 is more than 10000 on net N13[4], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_5 is more than 10000 on net N13[5], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_6 is more than 10000 on net N13[6], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_7 is more than 10000 on net N13[7], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_8 is more than 10000 on net N13[8], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_9 is more than 10000 on net N13[9], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_10 is more than 10000 on net N13[10], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_11 is more than 10000 on net N13[11], but wasn't replicated.

Cell Usage:
GTP_DFF_C                    28 uses
GTP_DFF_CE                   36 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      3 uses
GTP_LUT2                      1 use
GTP_LUT3                      4 uses
GTP_LUT4                      3 uses
GTP_LUT5                     11 uses
GTP_LUT5CARRY                38 uses
GTP_LUT5M                     2 uses
GTP_PLL_E1                    1 use

I/O ports: 6
GTP_INBUF                   3 uses
GTP_OUTBUF                  3 uses

Mapping Summary:
Total LUTs: 62 of 17536 (0.35%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 62
Total Registers: 64 of 26304 (0.24%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 6 of 240 (2.50%)


Overview of Control Sets:

Number of unique control sets : 4

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 2        | 0                 2
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 2        | 0                 2
--------------------------------------------------------------
  The maximum fanout: 24
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                28
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                36
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'mic_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_sck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_ws' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mic_sd' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:3s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 18:31:03 2023
Action synthesize: Peak memory pool usage is 239 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Sat Feb 25 18:31:03 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Flattening design 'top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk50M in design, driver pin O(instance clk50M_ibuf) -> load pin CLK(instance i2s_u/rdata[12]).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net clk200M in design, driver pin CLKOUT0(instance dac_pll_u/u_pll_e1) -> load pin CLK(instance dac_u/count[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N5_0_1/gateop, insts:11.
I: Infer CARRY group, base inst: dac_u/N6_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: dac_u/N9.lt_0/gateop, insts:6.
I: Infer CARRY group, base inst: i2s_u/N30_1_1/gateop, insts:10.
Device mapping done.
Total device mapping takes 0.00 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                  
| IOCKDLY               | 0        | 24            | 0                  
| FF                    | 64       | 26304         | 1                  
| LUT                   | 62       | 17536         | 1                  
| Distributed RAM       | 0        | 4440          | 0                  
| DLL                   | 0        | 6             | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0        | 48            | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 6        | 240           | 3                  
| IOCKDIV               | 0        | 12            | 0                  
| IOCKGATE              | 0        | 12            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 6             | 17                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 4             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 20            | 10                 
| HMEMC                 | 0        | 2             | 0                  
| OSC                   | 0        | 1             | 0                  
| ADC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 6             | 0                  
| FLSIF                 | 0        | 1             | 0                  
| RESCAL                | 0        | 6             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/FPGA/Project/I2S/device_map/top.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:4s
Action dev_map: CPU time elapsed is 0h:0m:0s
Action dev_map: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 18:31:06 2023
Action dev_map: Peak memory pool usage is 228 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Sat Feb 25 18:31:06 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {mic_out} LOC=R16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_out} LOC=R16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mic_sck} LOC=P11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_sck} LOC=P11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mic_ws} LOC=P14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_ws} LOC=P14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {clk50M} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {clk50M} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {mic_sd} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {mic_sd} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rst_n} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rst_n} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check close.

Placement started.
Phase 1 Pre global placement started.
Mapping instance dac_pll_u/u_pll_e1/goppll to PLL_82_319.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
Wirelength after clock region global placement is 633.
1st GP placement takes 0.09 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_105.
Clock placement takes 0.00 sec.

Pre global placement takes 0.22 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst clk50M_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst mic_out_obuf/opit_1 on IOL_151_42.
Placed fixed group with base inst mic_sck_obuf/opit_1 on IOL_151_86.
Placed fixed group with base inst mic_sd_ibuf/opit_1 on IOL_151_90.
Placed fixed group with base inst mic_ws_obuf/opit_1 on IOL_151_9.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOL_151_106.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_105.
Placed fixed instance dac_pll_u/u_pll_e1/goppll on PLL_82_319.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_20.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 991000.
	5 iterations finished.
	Final slack 994726.
Super clustering done.
Design Utilization : 1%.
2nd GP placement takes 0.03 sec.

Wirelength after global placement is 704.
Global placement takes 0.03 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 704.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 991000.
	5 iterations finished.
	Final slack 994726.
Super clustering done.
Design Utilization : 1%.
3rd GP placement takes 0.17 sec.

Wirelength after post global placement is 704.
Post global placement takes 0.17 sec.

Phase 4 Legalization started.
The average distance in LP is 1.604938.
Wirelength after legalization is 743.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 996073.
Replication placement takes 0.00 sec.

Wirelength after replication placement is 743.
Phase 5.2 DP placement started.
Legalized cost 996073.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 743.
Timing-driven detailed placement takes 0.00 sec.

Worst slack is 996073, TNS after placement is 0.
Placement done.
Total placement takes 0.42 sec.
Finished placement. (CPU time elapsed 0h:00m:00s)

Routing started.
Building routing graph takes 0.11 sec.
Worst slack is 996073, TNS before global route is 0.
Processing design graph takes 0.00 sec.
Total memory for routing:
	46.875877 M.
Total nets for routing : 131.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 4 nets, it takes 0.00 sec.
Global routing takes 0.00 sec.
Total 138 subnets.
    forward max bucket size 84 , backward 13.
        Unrouted nets 70 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.000000 sec.
    forward max bucket size 78 , backward 21.
        Unrouted nets 47 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 21.
        Unrouted nets 37 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 20.
        Unrouted nets 21 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.000000 sec.
    forward max bucket size 24 , backward 45.
        Unrouted nets 8 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 29 , backward 49.
        Unrouted nets 5 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 21.
        Unrouted nets 0 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
Detailed routing takes 6 iterations
Detailed routing takes 0.00 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.00 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used SRB routing arc is 1011.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 0.11 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                  
| Use of APM               | 0        | 30            | 0                  
| Use of BKCL              | 2        | 6             | 34                 
| Use of CLMA              | 24       | 3274          | 1                  
|   FF                     | 53       | 19644         | 1                  
|   LUT                    | 48       | 13096         | 1                  
|   LUT-FF pairs           | 7        | 13096         | 1                  
| Use of CLMS              | 6        | 1110          | 1                  
|   FF                     | 11       | 6660          | 1                  
|   LUT                    | 17       | 4440          | 1                  
|   LUT-FF pairs           | 1        | 4440          | 1                  
|   Distributed RAM        | 0        | 4440          | 0                  
| Use of CRYSTAL           | 0        | 6             | 0                  
| Use of DLL               | 0        | 6             | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0        | 48            | 0                  
| Use of FLSIF             | 0        | 1             | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 0        | 2745          | 0                  
| Use of HMEMC             | 0        | 2             | 0                  
| Use of IO                | 6        | 240           | 3                  
|   IOBD                   | 5        | 120           | 5                  
|   IOBR                   | 0        | 6             | 0                  
|   IOBS                   | 1        | 114           | 1                  
| Use of IOCKDIV           | 0        | 12            | 0                  
| Use of IOCKDLY           | 0        | 24            | 0                  
| Use of IOCKGATE          | 0        | 12            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                  
| Use of IOL               | 6        | 240           | 3                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 6             | 17                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 6             | 0                  
| Use of SCANCHAIN         | 0        | 4             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 2        | 20            | 10                 
| Use of USCMMUX_TEST      | 0        | 20            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:00s)
Design 'top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:01s)
Action pnr: Real time elapsed is 0h:0m:7s
Action pnr: CPU time elapsed is 0h:0m:1s
Action pnr: Process CPU time elapsed is 0h:0m:1s
Current time: Sat Feb 25 18:31:12 2023
Action pnr: Peak memory pool usage is 631 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Sat Feb 25 18:31:12 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'mic_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_sck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_ws' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mic_sd' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:4s
Action report_timing: CPU time elapsed is 0h:0m:0s
Action report_timing: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 18:31:16 2023
Action report_timing: Peak memory pool usage is 630 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Sat Feb 25 18:31:16 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.000000 sec.
Generating architecture configuration.
The bitstream file is "D:/FPGA/Project/I2S/generate_bitstream/top.sbit"
Generate programming file takes 0.218750 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:4s
Action gen_bit_stream: CPU time elapsed is 0h:0m:0s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 18:31:20 2023
Action gen_bit_stream: Peak memory pool usage is 334 MB
Process "Generate Bitstream" done.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Open UCE successfully.
Current device : PGL22G-6MBG324
Total time(hh:mm:ss) of open UCE: 00:00:02
Process exit normally.
Process exit normally.
File "D:/FPGA/Project/I2S/source/keyfilter.v" has been added to project successfully. 
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/keyfilter.v". 
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/top.v". 
E: Verilog-4005: [D:/FPGA/Project/I2S/source/top.v(line number: 17)] Syntax error near ;
E: Verilog-4039: [D:/FPGA/Project/I2S/source/top.v(line number: 17)] Identifier State is not declared
E: Verilog-4039: [D:/FPGA/Project/I2S/source/top.v(line number: 28)] Identifier State is not declared
E: Verilog-4039: [D:/FPGA/Project/I2S/source/top.v(line number: 28)] Identifier State is not declared
E: Verilog-4039: [D:/FPGA/Project/I2S/source/top.v(line number: 33)] Identifier State is not declared
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 34)] Assignment target dac_data must be of type reg or genvar
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 35)] Assignment target dac_data must be of type reg or genvar
E: Parsing ERROR.
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/keyfilter.v". 
E: Verilog-4005: [D:/FPGA/Project/I2S/source/top.v(line number: 17)] Syntax error near ;
E: Verilog-4039: [D:/FPGA/Project/I2S/source/top.v(line number: 17)] Identifier State is not declared
E: Verilog-4039: [D:/FPGA/Project/I2S/source/top.v(line number: 28)] Identifier State is not declared
E: Verilog-4039: [D:/FPGA/Project/I2S/source/top.v(line number: 28)] Identifier State is not declared
E: Verilog-4039: [D:/FPGA/Project/I2S/source/top.v(line number: 33)] Identifier State is not declared
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 34)] Assignment target dac_data must be of type reg or genvar
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 35)] Assignment target dac_data must be of type reg or genvar
E: Parsing ERROR.
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/top.v". 
E: Verilog-4005: [D:/FPGA/Project/I2S/source/top.v(line number: 17)] Syntax error near ;
E: Verilog-4039: [D:/FPGA/Project/I2S/source/top.v(line number: 17)] Identifier State is not declared
E: Verilog-4039: [D:/FPGA/Project/I2S/source/top.v(line number: 27)] Identifier State is not declared
E: Verilog-4039: [D:/FPGA/Project/I2S/source/top.v(line number: 27)] Identifier State is not declared
E: Verilog-4039: [D:/FPGA/Project/I2S/source/top.v(line number: 31)] Identifier State is not declared
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 32)] Assignment target dac_data must be of type reg or genvar
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 33)] Assignment target dac_data must be of type reg or genvar
E: Parsing ERROR.
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/top.v". 
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 27)] Assignment target State must be of type reg or genvar
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 32)] Assignment target dac_data must be of type reg or genvar
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 33)] Assignment target dac_data must be of type reg or genvar
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 35)] Assignment target dac_data must be of type reg or genvar
E: Parsing ERROR.
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/top.v". 
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 27)] Assignment target State must be of type reg or genvar
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 32)] Assignment target dac_data must be of type reg or genvar
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 33)] Assignment target dac_data must be of type reg or genvar
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 35)] Assignment target dac_data must be of type reg or genvar
E: Parsing ERROR.
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/top.v". 
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 27)] Assignment target State must be of type reg or genvar
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 32)] Assignment target dac_data must be of type reg or genvar
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 33)] Assignment target dac_data must be of type reg or genvar
E: Parsing ERROR.
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/top.v". 
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 27)] Assignment target State must be of type reg or genvar
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 32)] Assignment target dac_data must be of type reg or genvar
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 33)] Assignment target dac_data must be of type reg or genvar
E: Parsing ERROR.
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/top.v". 
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 27)] Assignment target State must be of type reg or genvar
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 32)] Assignment target dac_data must be of type reg or genvar
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 33)] Assignment target dac_data must be of type reg or genvar
E: Parsing ERROR.
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 27)] Assignment target State must be of type reg or genvar
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 32)] Assignment target dac_data must be of type reg or genvar
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 33)] Assignment target dac_data must be of type reg or genvar
E: Parsing ERROR.


Process "Compile" started.
Current time: Sat Feb 25 19:20:35 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Analyzing module i2s_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 1)] Analyzing module dac_out (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Analyzing module top (library work)
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 27)] Assignment target State must be of type reg or genvar
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 32)] Assignment target dac_data must be of type reg or genvar
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 33)] Assignment target dac_data must be of type reg or genvar
E: Parsing ERROR.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/keyfilter.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/keyfilter.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 1)] Analyzing module key_filter (library work)
W: Verilog-2015: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 13)] Key_R_Flag is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/keyfilter.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0002: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Analyzing module dac_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v successfully.
I: Module "top" is set as top module.
Program Error Out.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 19:20:38 2023
Action compile: Peak memory pool usage is 127 MB


Process "Compile" started.
Current time: Sat Feb 25 19:20:40 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Analyzing module i2s_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 1)] Analyzing module dac_out (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Analyzing module top (library work)
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 27)] Assignment target State must be of type reg or genvar
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 32)] Assignment target dac_data must be of type reg or genvar
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 33)] Assignment target dac_data must be of type reg or genvar
E: Parsing ERROR.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/keyfilter.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/keyfilter.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 1)] Analyzing module key_filter (library work)
W: Verilog-2015: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 13)] Key_R_Flag is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/keyfilter.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0002: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Analyzing module dac_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v successfully.
I: Module "top" is set as top module.
Program Error Out.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 19:20:42 2023
Action compile: Peak memory pool usage is 127 MB
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/top.v". 
E: Verilog-4061: [D:/FPGA/Project/I2S/source/top.v(line number: 4)] A input port is declared as a reg type
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 27)] Assignment target State must be of type reg or genvar
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 32)] Assignment target dac_data must be of type reg or genvar
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 33)] Assignment target dac_data must be of type reg or genvar
E: Parsing ERROR.


Process "Compile" started.
Current time: Sat Feb 25 19:22:04 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Analyzing module i2s_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 1)] Analyzing module dac_out (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Analyzing module top (library work)
E: Verilog-4061: [D:/FPGA/Project/I2S/source/top.v(line number: 4)] A input port is declared as a reg type
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 27)] Assignment target State must be of type reg or genvar
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 32)] Assignment target dac_data must be of type reg or genvar
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 33)] Assignment target dac_data must be of type reg or genvar
E: Parsing ERROR.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/keyfilter.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/keyfilter.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 1)] Analyzing module key_filter (library work)
W: Verilog-2015: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 13)] Key_R_Flag is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/keyfilter.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0002: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Analyzing module dac_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v successfully.
I: Module "top" is set as top module.
Program Error Out.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 19:22:07 2023
Action compile: Peak memory pool usage is 127 MB
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/top.v". 
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 27)] Assignment target State must be of type reg or genvar
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 32)] Assignment target dac_data must be of type reg or genvar
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 33)] Assignment target dac_data must be of type reg or genvar
E: Parsing ERROR.


Process "Compile" started.
Current time: Sat Feb 25 19:22:18 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Analyzing module i2s_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 1)] Analyzing module dac_out (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Analyzing module top (library work)
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 27)] Assignment target State must be of type reg or genvar
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 32)] Assignment target dac_data must be of type reg or genvar
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 33)] Assignment target dac_data must be of type reg or genvar
E: Parsing ERROR.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/keyfilter.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/keyfilter.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 1)] Analyzing module key_filter (library work)
W: Verilog-2015: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 13)] Key_R_Flag is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/keyfilter.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0002: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Analyzing module dac_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v successfully.
I: Module "top" is set as top module.
Program Error Out.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 19:22:21 2023
Action compile: Peak memory pool usage is 127 MB
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/top.v". 
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 32)] Assignment target dac_data must be of type reg or genvar
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 33)] Assignment target dac_data must be of type reg or genvar
E: Parsing ERROR.
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 32)] Assignment target dac_data must be of type reg or genvar
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 33)] Assignment target dac_data must be of type reg or genvar
E: Parsing ERROR.
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/top.v". 
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 32)] Assignment target dac_data must be of type reg or genvar
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 33)] Assignment target dac_data must be of type reg or genvar
E: Parsing ERROR.
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 32)] Assignment target dac_data must be of type reg or genvar
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 33)] Assignment target dac_data must be of type reg or genvar
E: Parsing ERROR.
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/top.v". 
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 32)] Assignment target dac_data must be of type reg or genvar
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 33)] Assignment target dac_data must be of type reg or genvar
E: Parsing ERROR.
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 32)] Assignment target dac_data must be of type reg or genvar
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 33)] Assignment target dac_data must be of type reg or genvar
E: Parsing ERROR.
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/top.v". 
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)


Process "Compile" started.
Current time: Sat Feb 25 19:25:53 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Analyzing module i2s_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 1)] Analyzing module dac_out (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/keyfilter.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/keyfilter.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 1)] Analyzing module key_filter (library work)
W: Verilog-2015: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 13)] Key_R_Flag is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/keyfilter.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0002: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Analyzing module dac_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v successfully.
I: Module "top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.208s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Elaborating module top
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 19)] Elaborating instance key_filter_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 1)] Elaborating module key_filter
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 42)] Elaborating instance dac_pll_u
I: Verilog-0003: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Elaborating module dac_pll
I: Verilog-0004: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 241)] Elaborating instance u_pll_e1
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 118)] Net clkfb in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 121)] Net pfden in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 122)] Net clkout0_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 123)] Net clkout0_2pad_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 124)] Net clkout1_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 125)] Net clkout2_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 126)] Net clkout3_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 127)] Net clkout4_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 128)] Net clkout5_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 129)] Net dyn_idiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 130)] Net dyn_odiv0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 131)] Net dyn_odiv1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 132)] Net dyn_odiv2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 133)] Net dyn_odiv3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 134)] Net dyn_odiv4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 135)] Net dyn_fdiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 136)] Net dyn_duty0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 137)] Net dyn_duty1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 138)] Net dyn_duty2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 139)] Net dyn_duty3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 140)] Net dyn_duty4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 49)] Elaborating instance i2s_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Elaborating module i2s_top
I: Module instance {top.i2s_u} parameter value:
    div_clk = 32'b00000000000000000000000000011100
    div_ws = 32'b00000000000000000000011100000000
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 61)] Elaborating instance dac_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 1)] Elaborating module dac_out
I: Module instance {top.dac_u} parameter value:
    COUNT_MAX = 12'b111111111111
W: Verilog-2036: [D:/FPGA/Project/I2S/source/top.v(line number: 19)] Net Clk50M connected to input port of module instance top.key_filter_u has no driver, tie it to 0
W: Verilog-2036: [D:/FPGA/Project/I2S/source/top.v(line number: 19)] Net Reset_n connected to input port of module instance top.key_filter_u has no driver, tie it to 0
W: Verilog-2023: [D:/FPGA/Project/I2S/source/top.v(line number: 19)] Give initial value 0 for the no drive pin N1 in module instance top.key_filter_u
Executing : rtl-elaborate successfully. Time elapsed: 0.011s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.009s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
E: Sdm-4005: [D:/FPGA/Project/I2S/source/top.v(line number: 29)] Logic for dac_temp does not match a standard flip-flop.
Program Error Out.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 19:25:56 2023
Action compile: Peak memory pool usage is 137 MB
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/top.v". 
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 33)] Assignment target dac_temp must be of type reg or genvar
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 34)] Assignment target dac_temp must be of type reg or genvar
E: Parsing ERROR.


Process "Compile" started.
Current time: Sat Feb 25 19:26:10 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Analyzing module i2s_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 1)] Analyzing module dac_out (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Analyzing module top (library work)
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 33)] Assignment target dac_temp must be of type reg or genvar
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 34)] Assignment target dac_temp must be of type reg or genvar
E: Parsing ERROR.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/keyfilter.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/keyfilter.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 1)] Analyzing module key_filter (library work)
W: Verilog-2015: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 13)] Key_R_Flag is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/keyfilter.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0002: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Analyzing module dac_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v successfully.
I: Module "top" is set as top module.
Program Error Out.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 19:26:12 2023
Action compile: Peak memory pool usage is 127 MB
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/top.v". 
E: Verilog-4005: [D:/FPGA/Project/I2S/source/top.v(line number: 31)] Syntax error near =
E: Verilog-4005: [D:/FPGA/Project/I2S/source/top.v(line number: 33)] Syntax error near =
E: Verilog-4005: [D:/FPGA/Project/I2S/source/top.v(line number: 35)] Syntax error near =
E: Parsing ERROR.
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
E: Verilog-4005: [D:/FPGA/Project/I2S/source/top.v(line number: 31)] Syntax error near =
E: Verilog-4005: [D:/FPGA/Project/I2S/source/top.v(line number: 33)] Syntax error near =
E: Verilog-4005: [D:/FPGA/Project/I2S/source/top.v(line number: 35)] Syntax error near =
E: Parsing ERROR.
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/top.v". 
E: Verilog-4005: [D:/FPGA/Project/I2S/source/top.v(line number: 29)] Syntax error near ;
E: Verilog-4005: [D:/FPGA/Project/I2S/source/top.v(line number: 31)] Syntax error near =
E: Verilog-4005: [D:/FPGA/Project/I2S/source/top.v(line number: 33)] Syntax error near =
E: Verilog-4005: [D:/FPGA/Project/I2S/source/top.v(line number: 35)] Syntax error near =
E: Verilog-4039: [D:/FPGA/Project/I2S/source/top.v(line number: 31)] Identifier dac_temp is not declared
E: Verilog-4039: [D:/FPGA/Project/I2S/source/top.v(line number: 33)] Identifier dac_temp is not declared
E: Verilog-4039: [D:/FPGA/Project/I2S/source/top.v(line number: 35)] Identifier dac_temp is not declared
E: Verilog-4039: [D:/FPGA/Project/I2S/source/top.v(line number: 37)] Identifier dac_temp is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/top.v". 
E: Verilog-4005: [D:/FPGA/Project/I2S/source/top.v(line number: 31)] Syntax error near =
E: Verilog-4005: [D:/FPGA/Project/I2S/source/top.v(line number: 33)] Syntax error near =
E: Verilog-4005: [D:/FPGA/Project/I2S/source/top.v(line number: 35)] Syntax error near =
E: Parsing ERROR.
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
E: Verilog-4005: [D:/FPGA/Project/I2S/source/top.v(line number: 31)] Syntax error near =
E: Verilog-4005: [D:/FPGA/Project/I2S/source/top.v(line number: 33)] Syntax error near =
E: Verilog-4005: [D:/FPGA/Project/I2S/source/top.v(line number: 35)] Syntax error near =
E: Parsing ERROR.
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/top.v". 
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)


Process "Compile" started.
Current time: Sat Feb 25 19:32:15 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Analyzing module i2s_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 1)] Analyzing module dac_out (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/keyfilter.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/keyfilter.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 1)] Analyzing module key_filter (library work)
W: Verilog-2015: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 13)] Key_R_Flag is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/keyfilter.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0002: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Analyzing module dac_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v successfully.
I: Module "top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.222s wall, 0.000s user + 0.016s system = 0.016s CPU (1.3%)

Start rtl-elaborate.
I: Verilog-0003: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Elaborating module top
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 19)] Elaborating instance key_filter_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 1)] Elaborating module key_filter
E: Verilog-4084: [D:/FPGA/Project/I2S/source/top.v(line number: 30)] If condition expression did not evaluate to a constant
Program Error Out.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 19:32:17 2023
Action compile: Peak memory pool usage is 136 MB
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/top.v". 
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/dac_out.v". 
E: Verilog-4061: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 4)] A input port is declared as a reg type
E: Parsing ERROR.
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
E: Verilog-4061: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 4)] A input port is declared as a reg type
E: Parsing ERROR.
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/dac_out.v". 
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/top.v". 
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 32)] Assignment target dac_data must be of type reg or genvar
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 33)] Assignment target dac_data must be of type reg or genvar
E: Parsing ERROR.
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 32)] Assignment target dac_data must be of type reg or genvar
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 33)] Assignment target dac_data must be of type reg or genvar
E: Parsing ERROR.
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 32)] Assignment target dac_data must be of type reg or genvar
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 33)] Assignment target dac_data must be of type reg or genvar
E: Parsing ERROR.
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/top.v". 
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 31)] Assignment target dac_data must be of type reg or genvar
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 33)] Assignment target dac_data must be of type reg or genvar
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 35)] Assignment target dac_data must be of type reg or genvar
E: Parsing ERROR.
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 31)] Assignment target dac_data must be of type reg or genvar
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 33)] Assignment target dac_data must be of type reg or genvar
E: Verilog-4073: [D:/FPGA/Project/I2S/source/top.v(line number: 35)] Assignment target dac_data must be of type reg or genvar
E: Parsing ERROR.
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/top.v". 
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/i2s_top.v". 
E: Verilog-4005: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 28)] Syntax error near <=
E: Verilog-4005: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 34)] Syntax error near 1
E: Verilog-4014: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 17)] Ordered and named port connection mixed of module instance key_filter_u
E: Parsing ERROR.
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (TEXT Parser)
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/i2s_top.v". 
E: Verilog-4014: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 17)] Ordered and named port connection mixed of module instance key_filter_u
E: Parsing ERROR.
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (TEXT Parser)
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/i2s_top.v". 
E: Verilog-4014: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 17)] Ordered and named port connection mixed of module instance key_filter_u
E: Parsing ERROR.
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (TEXT Parser)
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/i2s_top.v". 
E: Verilog-4014: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 17)] Ordered and named port connection mixed of module instance key_filter_u
E: Parsing ERROR.
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (TEXT Parser)
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/i2s_top.v". 
E: Verilog-4014: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 17)] Ordered and named port connection mixed of module instance key_filter_u
E: Parsing ERROR.
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (TEXT Parser)
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
E: Verilog-4014: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 17)] Ordered and named port connection mixed of module instance key_filter_u
E: Parsing ERROR.
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (TEXT Parser)
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/i2s_top.v". 
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/keyfilter.v". 
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)


Process "Compile" started.
Current time: Sat Feb 25 19:58:28 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Analyzing module i2s_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 1)] Analyzing module dac_out (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/keyfilter.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/keyfilter.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 1)] Analyzing module key_filter (library work)
W: Verilog-2015: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 13)] Key_R_Flag is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/keyfilter.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0002: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Analyzing module dac_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v successfully.
I: Module "top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.216s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Elaborating module top
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 17)] Elaborating instance dac_pll_u
I: Verilog-0003: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Elaborating module dac_pll
I: Verilog-0004: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 241)] Elaborating instance u_pll_e1
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 118)] Net clkfb in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 121)] Net pfden in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 122)] Net clkout0_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 123)] Net clkout0_2pad_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 124)] Net clkout1_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 125)] Net clkout2_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 126)] Net clkout3_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 127)] Net clkout4_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 128)] Net clkout5_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 129)] Net dyn_idiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 130)] Net dyn_odiv0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 131)] Net dyn_odiv1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 132)] Net dyn_odiv2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 133)] Net dyn_odiv3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 134)] Net dyn_odiv4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 135)] Net dyn_fdiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 136)] Net dyn_duty0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 137)] Net dyn_duty1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 138)] Net dyn_duty2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 139)] Net dyn_duty3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 140)] Net dyn_duty4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 24)] Elaborating instance i2s_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Elaborating module i2s_top
I: Module instance {top.i2s_u} parameter value:
    div_clk = 32'b00000000000000000000000000011100
    div_ws = 32'b00000000000000000000011100000000
I: Verilog-0004: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 13)] Elaborating instance key_filter_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 1)] Elaborating module key_filter
E: Verilog-4133: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 13)] Connection Key_R_Flag for output of module instantiation is not wire
Program Error Out.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 19:58:30 2023
Action compile: Peak memory pool usage is 137 MB
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/i2s_top.v". 
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)


Process "Compile" started.
Current time: Sat Feb 25 19:59:09 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Analyzing module i2s_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 1)] Analyzing module dac_out (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/keyfilter.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/keyfilter.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 1)] Analyzing module key_filter (library work)
W: Verilog-2015: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 13)] Key_R_Flag is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/keyfilter.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0002: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Analyzing module dac_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v successfully.
I: Module "top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.216s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Elaborating module top
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 17)] Elaborating instance dac_pll_u
I: Verilog-0003: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Elaborating module dac_pll
I: Verilog-0004: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 241)] Elaborating instance u_pll_e1
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 118)] Net clkfb in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 121)] Net pfden in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 122)] Net clkout0_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 123)] Net clkout0_2pad_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 124)] Net clkout1_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 125)] Net clkout2_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 126)] Net clkout3_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 127)] Net clkout4_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 128)] Net clkout5_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 129)] Net dyn_idiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 130)] Net dyn_odiv0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 131)] Net dyn_odiv1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 132)] Net dyn_odiv2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 133)] Net dyn_odiv3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 134)] Net dyn_odiv4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 135)] Net dyn_fdiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 136)] Net dyn_duty0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 137)] Net dyn_duty1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 138)] Net dyn_duty2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 139)] Net dyn_duty3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 140)] Net dyn_duty4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 24)] Elaborating instance i2s_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Elaborating module i2s_top
I: Module instance {top.i2s_u} parameter value:
    div_clk = 32'b00000000000000000000000000011100
    div_ws = 32'b00000000000000000000011100000000
I: Verilog-0004: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 13)] Elaborating instance key_filter_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 1)] Elaborating module key_filter
E: Verilog-4086: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 145)] More than one always block assigned a value to the same variable State
Program Error Out.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 19:59:11 2023
Action compile: Peak memory pool usage is 137 MB
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/i2s_top.v". 
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)


Process "Compile" started.
Current time: Sat Feb 25 20:01:35 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Analyzing module i2s_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 1)] Analyzing module dac_out (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/keyfilter.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/keyfilter.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 1)] Analyzing module key_filter (library work)
W: Verilog-2015: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 13)] Key_R_Flag is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/keyfilter.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0002: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Analyzing module dac_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v successfully.
I: Module "top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.281s wall, 0.000s user + 0.016s system = 0.016s CPU (1.2%)

Start rtl-elaborate.
I: Verilog-0003: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Elaborating module top
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 17)] Elaborating instance dac_pll_u
I: Verilog-0003: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Elaborating module dac_pll
I: Verilog-0004: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 241)] Elaborating instance u_pll_e1
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 118)] Net clkfb in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 121)] Net pfden in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 122)] Net clkout0_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 123)] Net clkout0_2pad_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 124)] Net clkout1_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 125)] Net clkout2_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 126)] Net clkout3_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 127)] Net clkout4_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 128)] Net clkout5_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 129)] Net dyn_idiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 130)] Net dyn_odiv0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 131)] Net dyn_odiv1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 132)] Net dyn_odiv2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 133)] Net dyn_odiv3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 134)] Net dyn_odiv4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 135)] Net dyn_fdiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 136)] Net dyn_duty0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 137)] Net dyn_duty1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 138)] Net dyn_duty2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 139)] Net dyn_duty3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 140)] Net dyn_duty4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 24)] Elaborating instance i2s_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Elaborating module i2s_top
I: Module instance {top.i2s_u} parameter value:
    div_clk = 32'b00000000000000000000000000011100
    div_ws = 32'b00000000000000000000011100000000
I: Verilog-0004: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 13)] Elaborating instance key_filter_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 1)] Elaborating module key_filter
W: Verilog-2036: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 13)] Net Clk connected to input port of module instance top.i2s_u.key_filter_u has no driver, tie it to 0
W: Verilog-2036: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 13)] Net Key connected to input port of module instance top.i2s_u.key_filter_u has no driver, tie it to 0
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 36)] Elaborating instance dac_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 1)] Elaborating module dac_out
I: Module instance {top.dac_u} parameter value:
    COUNT_MAX = 12'b111111111111
W: Verilog-2036: [D:/FPGA/Project/I2S/source/top.v(line number: 36)] Net dac_data connected to input port of module instance top.dac_u has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.011s wall, 0.016s user + 0.000s system = 0.016s CPU (142.5%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.009s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.057s wall, 0.047s user + 0.016s system = 0.062s CPU (110.2%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.011s wall, 0.016s user + 0.000s system = 0.016s CPU (137.3%)

Start FSM inference.
I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N17 nedge_key 
S0(00)-->S0(00): x0
S0(00)-->S1(01): x1
S1(01)-->S1(01): 1x
S1(01)-->S2(10): 0x
S0(00)-->S1(01): 11
S1(01)-->S1(01): 11
S2(10)-->S2(10): x0
S2(10)-->S3(11): x1
S3(11)-->S0(00): 0x
S3(11)-->S2(10): 11
S3(11)-->S3(11): 10

Executing : FSM inference successfully. Time elapsed: 0.009s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.013s wall, 0.000s user + 0.016s system = 0.016s CPU (120.8%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 20:01:37 2023
Action compile: Peak memory pool usage is 140 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Sat Feb 25 20:01:38 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
W: ConstraintEditor-4019: Port 'Key' unspecified I/O constraint.
Constraint check end.
C: SDC-2025: Clock source 'n:i2s_u/key_filter_u/Key_R_Flag' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:clk50M' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk50M
Executing : get_ports clk50M successfully.
Executing : create_clock -name top|clk50M [get_ports clk50M] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top|clk50M [get_ports clk50M] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk50M
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk50M successfully.
C: SDC-2025: Clock source 'n:dac_pll_u/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins dac_pll_u/u_pll_e1:CLKOUT0
Executing : get_pins dac_pll_u/u_pll_e1:CLKOUT0 successfully.
Executing : create_clock -name dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 [get_pins dac_pll_u/u_pll_e1:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 [get_pins dac_pll_u/u_pll_e1:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group dac_pll|dac_pll_u/u_pll_e1/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 successfully.
Start pre-mapping.
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: [D:/FPGA/Project/I2S/source/keyfilter.v(line number:34)] The user initial state for regs on FSM state_fsm[1:0] is 00 and be encoded 0001.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  i2s_u/key_filter_u/state[1] i2s_u/key_filter_u/state[0]
I: to  i2s_u/key_filter_u/state_3 i2s_u/key_filter_u/state_2 i2s_u/key_filter_u/state_1 i2s_u/key_filter_u/state_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Constant propagation done on i2s_u/key_filter_u/N131 (bmsREDOR).
I: Constant propagation done on i2s_u/key_filter_u/state_fsm[1:0]_6 (bmsREDOR).
Executing : pre-mapping successfully. Time elapsed: 0.018s wall, 0.016s user + 0.000s system = 0.016s CPU (85.9%)

Start mod-gen.
W: Public-4008: Instance 'i2s_u/State' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/rdata[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/shift_reg_l[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/shift_reg_r[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/key_filter_u/Key_R_Flag' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/key_filter_u/cnt[19:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/key_filter_u/r_Key[1:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/key_filter_u/sync_Key[1:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/key_filter_u/state_0' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/key_filter_u/state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/key_filter_u/state_2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/key_filter_u/state_3' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
W: Removed bmsWIDEDFFCPE inst i2s_u/sck_cnt[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/ws_cnt[21:0] at 11 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.014s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.015s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'i2s_u/sck_cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.019s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.004s wall, 0.016s user + 0.000s system = 0.016s CPU (407.7%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF_C                    28 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      3 uses
GTP_LUT2                      1 use
GTP_LUT4                      5 uses
GTP_LUT5                      6 uses
GTP_LUT5CARRY                21 uses
GTP_PLL_E1                    1 use

I/O ports: 5
GTP_INBUF                   2 uses
GTP_OUTBUF                  3 uses

Mapping Summary:
Total LUTs: 36 of 17536 (0.21%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 36
Total Registers: 28 of 26304 (0.11%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 5 of 240 (2.08%)


Overview of Control Sets:

Number of unique control sets : 2

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 1        | 0                 1
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 16
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                28
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'mic_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_sck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_ws' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'Key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mic_sd' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:3s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 20:01:40 2023
Action synthesize: Peak memory pool usage is 231 MB
Process "Synthesize" done.


Process "Compile" started.
Current time: Sat Feb 25 20:01:45 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Analyzing module i2s_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 1)] Analyzing module dac_out (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/keyfilter.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/keyfilter.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 1)] Analyzing module key_filter (library work)
W: Verilog-2015: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 13)] Key_R_Flag is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/keyfilter.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0002: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Analyzing module dac_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v successfully.
I: Module "top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.245s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Elaborating module top
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 17)] Elaborating instance dac_pll_u
I: Verilog-0003: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Elaborating module dac_pll
I: Verilog-0004: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 241)] Elaborating instance u_pll_e1
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 118)] Net clkfb in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 121)] Net pfden in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 122)] Net clkout0_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 123)] Net clkout0_2pad_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 124)] Net clkout1_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 125)] Net clkout2_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 126)] Net clkout3_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 127)] Net clkout4_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 128)] Net clkout5_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 129)] Net dyn_idiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 130)] Net dyn_odiv0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 131)] Net dyn_odiv1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 132)] Net dyn_odiv2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 133)] Net dyn_odiv3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 134)] Net dyn_odiv4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 135)] Net dyn_fdiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 136)] Net dyn_duty0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 137)] Net dyn_duty1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 138)] Net dyn_duty2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 139)] Net dyn_duty3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 140)] Net dyn_duty4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 24)] Elaborating instance i2s_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Elaborating module i2s_top
I: Module instance {top.i2s_u} parameter value:
    div_clk = 32'b00000000000000000000000000011100
    div_ws = 32'b00000000000000000000011100000000
I: Verilog-0004: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 13)] Elaborating instance key_filter_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 1)] Elaborating module key_filter
W: Verilog-2036: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 13)] Net Clk connected to input port of module instance top.i2s_u.key_filter_u has no driver, tie it to 0
W: Verilog-2036: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 13)] Net Key connected to input port of module instance top.i2s_u.key_filter_u has no driver, tie it to 0
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 36)] Elaborating instance dac_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 1)] Elaborating module dac_out
I: Module instance {top.dac_u} parameter value:
    COUNT_MAX = 12'b111111111111
W: Verilog-2036: [D:/FPGA/Project/I2S/source/top.v(line number: 36)] Net dac_data connected to input port of module instance top.dac_u has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.009s wall, 0.016s user + 0.000s system = 0.016s CPU (172.6%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.009s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.051s wall, 0.031s user + 0.000s system = 0.031s CPU (61.6%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.010s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N17 nedge_key 
S0(00)-->S0(00): x0
S0(00)-->S1(01): x1
S1(01)-->S1(01): 1x
S1(01)-->S2(10): 0x
S0(00)-->S1(01): 11
S1(01)-->S1(01): 11
S2(10)-->S2(10): x0
S2(10)-->S3(11): x1
S3(11)-->S0(00): 0x
S3(11)-->S2(10): 11
S3(11)-->S3(11): 10

Executing : FSM inference successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.012s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 20:01:47 2023
Action compile: Peak memory pool usage is 140 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Sat Feb 25 20:01:48 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
W: ConstraintEditor-4019: Port 'Key' unspecified I/O constraint.
Constraint check end.
C: SDC-2025: Clock source 'n:i2s_u/key_filter_u/Key_R_Flag' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:clk50M' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk50M
Executing : get_ports clk50M successfully.
Executing : create_clock -name top|clk50M [get_ports clk50M] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top|clk50M [get_ports clk50M] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk50M
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk50M successfully.
C: SDC-2025: Clock source 'n:dac_pll_u/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins dac_pll_u/u_pll_e1:CLKOUT0
Executing : get_pins dac_pll_u/u_pll_e1:CLKOUT0 successfully.
Executing : create_clock -name dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 [get_pins dac_pll_u/u_pll_e1:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 [get_pins dac_pll_u/u_pll_e1:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group dac_pll|dac_pll_u/u_pll_e1/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 successfully.
Start pre-mapping.
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: [D:/FPGA/Project/I2S/source/keyfilter.v(line number:34)] The user initial state for regs on FSM state_fsm[1:0] is 00 and be encoded 0001.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  i2s_u/key_filter_u/state[1] i2s_u/key_filter_u/state[0]
I: to  i2s_u/key_filter_u/state_3 i2s_u/key_filter_u/state_2 i2s_u/key_filter_u/state_1 i2s_u/key_filter_u/state_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Constant propagation done on i2s_u/key_filter_u/N131 (bmsREDOR).
I: Constant propagation done on i2s_u/key_filter_u/state_fsm[1:0]_6 (bmsREDOR).
Executing : pre-mapping successfully. Time elapsed: 0.018s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
W: Public-4008: Instance 'i2s_u/State' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/rdata[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/shift_reg_l[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/shift_reg_r[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/key_filter_u/Key_R_Flag' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/key_filter_u/cnt[19:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/key_filter_u/r_Key[1:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/key_filter_u/sync_Key[1:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/key_filter_u/state_0' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/key_filter_u/state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/key_filter_u/state_2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/key_filter_u/state_3' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
W: Removed bmsWIDEDFFCPE inst i2s_u/sck_cnt[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/ws_cnt[21:0] at 11 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.013s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.014s wall, 0.016s user + 0.000s system = 0.016s CPU (108.4%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'i2s_u/sck_cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.021s wall, 0.016s user + 0.000s system = 0.016s CPU (73.6%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.004s wall, 0.016s user + 0.000s system = 0.016s CPU (434.3%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF_C                    28 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      3 uses
GTP_LUT2                      1 use
GTP_LUT4                      5 uses
GTP_LUT5                      6 uses
GTP_LUT5CARRY                21 uses
GTP_PLL_E1                    1 use

I/O ports: 5
GTP_INBUF                   2 uses
GTP_OUTBUF                  3 uses

Mapping Summary:
Total LUTs: 36 of 17536 (0.21%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 36
Total Registers: 28 of 26304 (0.11%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 5 of 240 (2.08%)


Overview of Control Sets:

Number of unique control sets : 2

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 1        | 0                 1
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 16
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                28
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'mic_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_sck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_ws' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'Key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mic_sd' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:3s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 20:01:50 2023
Action synthesize: Peak memory pool usage is 231 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Sat Feb 25 20:01:50 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Flattening design 'top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk50M in design, driver pin O(instance clk50M_ibuf) -> load pin CLK(instance i2s_u/sck_cnt[0]).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net clk200M in design, driver pin CLKOUT0(instance dac_pll_u/u_pll_e1) -> load pin CLK(instance dac_u/count[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: dac_u/N6_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: i2s_u/N31_1_1/gateop, insts:10.
Device mapping done.
Total device mapping takes 0.00 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                  
| IOCKDLY               | 0        | 24            | 0                  
| FF                    | 28       | 26304         | 1                  
| LUT                   | 36       | 17536         | 1                  
| Distributed RAM       | 0        | 4440          | 0                  
| DLL                   | 0        | 6             | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0        | 48            | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 5        | 240           | 3                  
| IOCKDIV               | 0        | 12            | 0                  
| IOCKGATE              | 0        | 12            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 6             | 17                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 4             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 20            | 10                 
| HMEMC                 | 0        | 2             | 0                  
| OSC                   | 0        | 1             | 0                  
| ADC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 6             | 0                  
| FLSIF                 | 0        | 1             | 0                  
| RESCAL                | 0        | 6             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/FPGA/Project/I2S/device_map/top.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:3s
Action dev_map: CPU time elapsed is 0h:0m:0s
Action dev_map: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 20:01:52 2023
Action dev_map: Peak memory pool usage is 228 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Sat Feb 25 20:01:52 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {mic_out} LOC=R16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_out} LOC=R16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mic_sck} LOC=P11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_sck} LOC=P11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mic_ws} LOC=P14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_ws} LOC=P14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {clk50M} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {clk50M} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {mic_sd} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/FPGA/Project/I2S/device_map/top.pcf(line number: 7)] Object 'mic_sd' is dangling, which has no connection. it will be ignored.
Executing : def_port {mic_sd} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {rst_n} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rst_n} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
W: ConstraintEditor-4019: Port 'Key' unspecified I/O constraint.
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check close.

Placement started.
Phase 1 Pre global placement started.
Mapping instance dac_pll_u/u_pll_e1/goppll to PLL_82_319.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
Wirelength after clock region global placement is 410.
1st GP placement takes 0.20 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_105.
Clock placement takes 0.02 sec.

Pre global placement takes 0.50 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst clk50M_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst mic_out_obuf/opit_1 on IOL_151_42.
Placed fixed group with base inst mic_sck_obuf/opit_1 on IOL_151_86.
Placed fixed group with base inst mic_ws_obuf/opit_1 on IOL_151_9.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOL_151_106.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_105.
Placed fixed instance dac_pll_u/u_pll_e1/goppll on PLL_82_319.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_20.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 994926.
	4 iterations finished.
	Final slack 997457.
Super clustering done.
Design Utilization : 1%.
2nd GP placement takes 0.06 sec.

Wirelength after global placement is 422.
Global placement takes 0.06 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 422.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 994926.
	4 iterations finished.
	Final slack 997457.
Super clustering done.
Design Utilization : 1%.
3rd GP placement takes 0.06 sec.

Wirelength after post global placement is 422.
Post global placement takes 0.06 sec.

Phase 4 Legalization started.
The average distance in LP is 3.222222.
Wirelength after legalization is 455.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 997246.
Replication placement takes 0.00 sec.

Wirelength after replication placement is 455.
Phase 5.2 DP placement started.
Legalized cost 997246.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 455.
Timing-driven detailed placement takes 0.00 sec.

Worst slack is 997246, TNS after placement is 0.
Placement done.
Total placement takes 0.62 sec.
Finished placement. (CPU time elapsed 0h:00m:00s)

Routing started.
Building routing graph takes 0.08 sec.
Worst slack is 997246, TNS before global route is 0.
Processing design graph takes 0.05 sec.
Total memory for routing:
	46.845177 M.
Total nets for routing : 67.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 4 nets, it takes 0.00 sec.
Global routing takes 0.00 sec.
Total 71 subnets.
    forward max bucket size 84 , backward 12.
        Unrouted nets 38 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.015625 sec.
    forward max bucket size 78 , backward 18.
        Unrouted nets 29 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 21.
        Unrouted nets 21 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 13.
        Unrouted nets 22 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 18.
        Unrouted nets 9 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 16.
        Unrouted nets 8 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 29.
        Unrouted nets 9 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 20.
        Unrouted nets 4 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 14.
        Unrouted nets 5 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 18.
        Unrouted nets 2 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 22.
        Unrouted nets 2 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 9.
        Unrouted nets 0 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
Detailed routing takes 11 iterations
Detailed routing takes 0.03 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.02 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used SRB routing arc is 584.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 0.20 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                  
| Use of APM               | 0        | 30            | 0                  
| Use of BKCL              | 2        | 6             | 34                 
| Use of CLMA              | 13       | 3274          | 1                  
|   FF                     | 28       | 19644         | 1                  
|   LUT                    | 40       | 13096         | 1                  
|   LUT-FF pairs           | 8        | 13096         | 1                  
| Use of CLMS              | 1        | 1110          | 1                  
|   FF                     | 0        | 6660          | 0                  
|   LUT                    | 1        | 4440          | 1                  
|   LUT-FF pairs           | 0        | 4440          | 0                  
|   Distributed RAM        | 0        | 4440          | 0                  
| Use of CRYSTAL           | 0        | 6             | 0                  
| Use of DLL               | 0        | 6             | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0        | 48            | 0                  
| Use of FLSIF             | 0        | 1             | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 0        | 2745          | 0                  
| Use of HMEMC             | 0        | 2             | 0                  
| Use of IO                | 5        | 240           | 3                  
|   IOBD                   | 4        | 120           | 4                  
|   IOBR                   | 0        | 6             | 0                  
|   IOBS                   | 1        | 114           | 1                  
| Use of IOCKDIV           | 0        | 12            | 0                  
| Use of IOCKDLY           | 0        | 24            | 0                  
| Use of IOCKGATE          | 0        | 12            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                  
| Use of IOL               | 5        | 240           | 3                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 6             | 17                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 6             | 0                  
| Use of SCANCHAIN         | 0        | 4             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 2        | 20            | 10                 
| Use of USCMMUX_TEST      | 0        | 20            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:00s)
Design 'top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:01s)
Action pnr: Real time elapsed is 0h:0m:6s
Action pnr: CPU time elapsed is 0h:0m:2s
Action pnr: Process CPU time elapsed is 0h:0m:2s
Current time: Sat Feb 25 20:01:58 2023
Action pnr: Peak memory pool usage is 630 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Sat Feb 25 20:01:59 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'mic_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_sck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_ws' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'Key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mic_sd' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:4s
Action report_timing: CPU time elapsed is 0h:0m:1s
Action report_timing: Process CPU time elapsed is 0h:0m:1s
Current time: Sat Feb 25 20:02:02 2023
Action report_timing: Peak memory pool usage is 629 MB
Process "Report Timing" done.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
W: ConstraintEditor-4019: Port 'Key' unspecified I/O constraint.
Open UCE successfully.
Current device : PGL22G-6MBG324
Total time(hh:mm:ss) of open UCE: 00:00:02
Save Constraint in file D:/FPGA/Project/I2S/I2S.fdc success.
C: Flow-2004: Constraint file modified: "D:/FPGA/Project/I2S/I2S.fdc". 


Process "Compile" started.
Current time: Sat Feb 25 20:02:49 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Analyzing module i2s_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 1)] Analyzing module dac_out (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/keyfilter.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/keyfilter.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 1)] Analyzing module key_filter (library work)
W: Verilog-2015: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 13)] Key_R_Flag is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/keyfilter.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0002: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Analyzing module dac_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v successfully.
I: Module "top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.270s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Elaborating module top
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 17)] Elaborating instance dac_pll_u
I: Verilog-0003: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Elaborating module dac_pll
I: Verilog-0004: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 241)] Elaborating instance u_pll_e1
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 118)] Net clkfb in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 121)] Net pfden in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 122)] Net clkout0_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 123)] Net clkout0_2pad_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 124)] Net clkout1_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 125)] Net clkout2_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 126)] Net clkout3_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 127)] Net clkout4_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 128)] Net clkout5_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 129)] Net dyn_idiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 130)] Net dyn_odiv0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 131)] Net dyn_odiv1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 132)] Net dyn_odiv2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 133)] Net dyn_odiv3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 134)] Net dyn_odiv4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 135)] Net dyn_fdiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 136)] Net dyn_duty0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 137)] Net dyn_duty1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 138)] Net dyn_duty2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 139)] Net dyn_duty3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 140)] Net dyn_duty4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 24)] Elaborating instance i2s_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Elaborating module i2s_top
I: Module instance {top.i2s_u} parameter value:
    div_clk = 32'b00000000000000000000000000011100
    div_ws = 32'b00000000000000000000011100000000
I: Verilog-0004: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 13)] Elaborating instance key_filter_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 1)] Elaborating module key_filter
W: Verilog-2036: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 13)] Net Clk connected to input port of module instance top.i2s_u.key_filter_u has no driver, tie it to 0
W: Verilog-2036: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 13)] Net Key connected to input port of module instance top.i2s_u.key_filter_u has no driver, tie it to 0
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 36)] Elaborating instance dac_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 1)] Elaborating module dac_out
I: Module instance {top.dac_u} parameter value:
    COUNT_MAX = 12'b111111111111
W: Verilog-2036: [D:/FPGA/Project/I2S/source/top.v(line number: 36)] Net dac_data connected to input port of module instance top.dac_u has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.009s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.049s wall, 0.031s user + 0.000s system = 0.031s CPU (63.5%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.010s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N17 nedge_key 
S0(00)-->S0(00): x0
S0(00)-->S1(01): x1
S1(01)-->S1(01): 1x
S1(01)-->S2(10): 0x
S0(00)-->S1(01): 11
S1(01)-->S1(01): 11
S2(10)-->S2(10): x0
S2(10)-->S3(11): x1
S3(11)-->S0(00): 0x
S3(11)-->S2(10): 11
S3(11)-->S3(11): 10

Executing : FSM inference successfully. Time elapsed: 0.010s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.011s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 20:02:52 2023
Action compile: Peak memory pool usage is 139 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Sat Feb 25 20:02:52 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check end.
C: SDC-2025: Clock source 'n:i2s_u/key_filter_u/Key_R_Flag' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:clk50M' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk50M
Executing : get_ports clk50M successfully.
Executing : create_clock -name top|clk50M [get_ports clk50M] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top|clk50M [get_ports clk50M] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk50M
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk50M successfully.
C: SDC-2025: Clock source 'n:dac_pll_u/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins dac_pll_u/u_pll_e1:CLKOUT0
Executing : get_pins dac_pll_u/u_pll_e1:CLKOUT0 successfully.
Executing : create_clock -name dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 [get_pins dac_pll_u/u_pll_e1:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 [get_pins dac_pll_u/u_pll_e1:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group dac_pll|dac_pll_u/u_pll_e1/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 successfully.
Start pre-mapping.
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: [D:/FPGA/Project/I2S/source/keyfilter.v(line number:34)] The user initial state for regs on FSM state_fsm[1:0] is 00 and be encoded 0001.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  i2s_u/key_filter_u/state[1] i2s_u/key_filter_u/state[0]
I: to  i2s_u/key_filter_u/state_3 i2s_u/key_filter_u/state_2 i2s_u/key_filter_u/state_1 i2s_u/key_filter_u/state_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Constant propagation done on i2s_u/key_filter_u/N131 (bmsREDOR).
I: Constant propagation done on i2s_u/key_filter_u/state_fsm[1:0]_6 (bmsREDOR).
Executing : pre-mapping successfully. Time elapsed: 0.018s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
W: Public-4008: Instance 'i2s_u/State' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/rdata[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/shift_reg_l[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/shift_reg_r[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/key_filter_u/Key_R_Flag' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/key_filter_u/cnt[19:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/key_filter_u/r_Key[1:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/key_filter_u/sync_Key[1:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/key_filter_u/state_0' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/key_filter_u/state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/key_filter_u/state_2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/key_filter_u/state_3' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
W: Removed bmsWIDEDFFCPE inst i2s_u/sck_cnt[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/ws_cnt[21:0] at 11 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.015s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.015s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'i2s_u/sck_cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.020s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF_C                    28 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      3 uses
GTP_LUT2                      1 use
GTP_LUT4                      5 uses
GTP_LUT5                      6 uses
GTP_LUT5CARRY                21 uses
GTP_PLL_E1                    1 use

I/O ports: 5
GTP_INBUF                   2 uses
GTP_OUTBUF                  3 uses

Mapping Summary:
Total LUTs: 36 of 17536 (0.21%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 36
Total Registers: 28 of 26304 (0.11%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 5 of 240 (2.08%)


Overview of Control Sets:

Number of unique control sets : 2

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 1        | 0                 1
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 16
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                28
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'mic_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_sck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_ws' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'Key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mic_sd' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:3s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 20:02:54 2023
Action synthesize: Peak memory pool usage is 230 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Sat Feb 25 20:02:54 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Flattening design 'top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk50M in design, driver pin O(instance clk50M_ibuf) -> load pin CLK(instance i2s_u/sck_cnt[0]).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net clk200M in design, driver pin CLKOUT0(instance dac_pll_u/u_pll_e1) -> load pin CLK(instance dac_u/count[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: dac_u/N6_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: i2s_u/N31_1_1/gateop, insts:10.
Device mapping done.
Total device mapping takes 0.00 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                  
| IOCKDLY               | 0        | 24            | 0                  
| FF                    | 28       | 26304         | 1                  
| LUT                   | 36       | 17536         | 1                  
| Distributed RAM       | 0        | 4440          | 0                  
| DLL                   | 0        | 6             | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0        | 48            | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 5        | 240           | 3                  
| IOCKDIV               | 0        | 12            | 0                  
| IOCKGATE              | 0        | 12            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 6             | 17                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 4             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 20            | 10                 
| HMEMC                 | 0        | 2             | 0                  
| OSC                   | 0        | 1             | 0                  
| ADC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 6             | 0                  
| FLSIF                 | 0        | 1             | 0                  
| RESCAL                | 0        | 6             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/FPGA/Project/I2S/device_map/top.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:3s
Action dev_map: CPU time elapsed is 0h:0m:0s
Action dev_map: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 20:02:56 2023
Action dev_map: Peak memory pool usage is 228 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Sat Feb 25 20:02:56 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {mic_out} LOC=R16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_out} LOC=R16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mic_sck} LOC=P11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_sck} LOC=P11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mic_ws} LOC=P14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_ws} LOC=P14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {Key} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/FPGA/Project/I2S/device_map/top.pcf(line number: 6)] Object 'Key' is dangling, which has no connection. it will be ignored.
Executing : def_port {Key} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {clk50M} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {clk50M} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {mic_sd} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/FPGA/Project/I2S/device_map/top.pcf(line number: 8)] Object 'mic_sd' is dangling, which has no connection. it will be ignored.
Executing : def_port {mic_sd} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {rst_n} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rst_n} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check close.

Placement started.
Phase 1 Pre global placement started.
Mapping instance dac_pll_u/u_pll_e1/goppll to PLL_82_319.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
Wirelength after clock region global placement is 410.
1st GP placement takes 0.05 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_105.
Clock placement takes 0.02 sec.

Pre global placement takes 0.19 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst clk50M_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst mic_out_obuf/opit_1 on IOL_151_42.
Placed fixed group with base inst mic_sck_obuf/opit_1 on IOL_151_86.
Placed fixed group with base inst mic_ws_obuf/opit_1 on IOL_151_9.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOL_151_106.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_105.
Placed fixed instance dac_pll_u/u_pll_e1/goppll on PLL_82_319.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_20.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 994926.
	4 iterations finished.
	Final slack 997457.
Super clustering done.
Design Utilization : 1%.
2nd GP placement takes 0.08 sec.

Wirelength after global placement is 422.
Global placement takes 0.08 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 422.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 994926.
	4 iterations finished.
	Final slack 997457.
Super clustering done.
Design Utilization : 1%.
3rd GP placement takes 0.09 sec.

Wirelength after post global placement is 422.
Post global placement takes 0.09 sec.

Phase 4 Legalization started.
The average distance in LP is 3.222222.
Wirelength after legalization is 455.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 997246.
Replication placement takes 0.02 sec.

Wirelength after replication placement is 455.
Phase 5.2 DP placement started.
Legalized cost 997246.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 455.
Timing-driven detailed placement takes 0.02 sec.

Worst slack is 997246, TNS after placement is 0.
Placement done.
Total placement takes 0.39 sec.
Finished placement. (CPU time elapsed 0h:00m:00s)

Routing started.
Building routing graph takes 0.17 sec.
Worst slack is 997246, TNS before global route is 0.
Processing design graph takes 0.02 sec.
Total memory for routing:
	46.845177 M.
Total nets for routing : 67.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 4 nets, it takes 0.02 sec.
Global routing takes 0.02 sec.
Total 71 subnets.
    forward max bucket size 84 , backward 12.
        Unrouted nets 38 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.000000 sec.
    forward max bucket size 78 , backward 18.
        Unrouted nets 29 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 21.
        Unrouted nets 21 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 13.
        Unrouted nets 22 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 18.
        Unrouted nets 9 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 16.
        Unrouted nets 8 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 29.
        Unrouted nets 9 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 20.
        Unrouted nets 4 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 14.
        Unrouted nets 5 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 18.
        Unrouted nets 2 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 22.
        Unrouted nets 2 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 9.
        Unrouted nets 0 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
Detailed routing takes 11 iterations
Detailed routing takes 0.00 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.03 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used SRB routing arc is 584.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 0.28 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                  
| Use of APM               | 0        | 30            | 0                  
| Use of BKCL              | 2        | 6             | 34                 
| Use of CLMA              | 13       | 3274          | 1                  
|   FF                     | 28       | 19644         | 1                  
|   LUT                    | 40       | 13096         | 1                  
|   LUT-FF pairs           | 8        | 13096         | 1                  
| Use of CLMS              | 1        | 1110          | 1                  
|   FF                     | 0        | 6660          | 0                  
|   LUT                    | 1        | 4440          | 1                  
|   LUT-FF pairs           | 0        | 4440          | 0                  
|   Distributed RAM        | 0        | 4440          | 0                  
| Use of CRYSTAL           | 0        | 6             | 0                  
| Use of DLL               | 0        | 6             | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0        | 48            | 0                  
| Use of FLSIF             | 0        | 1             | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 0        | 2745          | 0                  
| Use of HMEMC             | 0        | 2             | 0                  
| Use of IO                | 5        | 240           | 3                  
|   IOBD                   | 4        | 120           | 4                  
|   IOBR                   | 0        | 6             | 0                  
|   IOBS                   | 1        | 114           | 1                  
| Use of IOCKDIV           | 0        | 12            | 0                  
| Use of IOCKDLY           | 0        | 24            | 0                  
| Use of IOCKGATE          | 0        | 12            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                  
| Use of IOL               | 5        | 240           | 3                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 6             | 17                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 6             | 0                  
| Use of SCANCHAIN         | 0        | 4             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 2        | 20            | 10                 
| Use of USCMMUX_TEST      | 0        | 20            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:00s)
Design 'top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:01s)
Action pnr: Real time elapsed is 0h:0m:6s
Action pnr: CPU time elapsed is 0h:0m:2s
Action pnr: Process CPU time elapsed is 0h:0m:2s
Current time: Sat Feb 25 20:03:02 2023
Action pnr: Peak memory pool usage is 630 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Sat Feb 25 20:03:03 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'mic_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_sck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_ws' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'Key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mic_sd' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:4s
Action report_timing: CPU time elapsed is 0h:0m:0s
Action report_timing: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 20:03:06 2023
Action report_timing: Peak memory pool usage is 629 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Sat Feb 25 20:03:06 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.015625 sec.
Generating architecture configuration.
The bitstream file is "D:/FPGA/Project/I2S/generate_bitstream/top.sbit"
Generate programming file takes 0.453125 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:4s
Action gen_bit_stream: CPU time elapsed is 0h:0m:1s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:1s
Current time: Sat Feb 25 20:03:09 2023
Action gen_bit_stream: Peak memory pool usage is 333 MB
Process "Generate Bitstream" done.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Open UCE successfully.
Current device : PGL22G-6MBG324
Total time(hh:mm:ss) of open UCE: 00:00:02
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/i2s_top.v". 
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Open UCE successfully.
Current device : PGL22G-6MBG324
Total time(hh:mm:ss) of open UCE: 00:00:02


Process "Compile" started.
Current time: Sat Feb 25 20:06:43 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Analyzing module i2s_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 1)] Analyzing module dac_out (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/keyfilter.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/keyfilter.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 1)] Analyzing module key_filter (library work)
W: Verilog-2015: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 13)] Key_R_Flag is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/keyfilter.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0002: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Analyzing module dac_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v successfully.
I: Module "top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.261s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Elaborating module top
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 17)] Elaborating instance dac_pll_u
I: Verilog-0003: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Elaborating module dac_pll
I: Verilog-0004: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 241)] Elaborating instance u_pll_e1
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 118)] Net clkfb in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 121)] Net pfden in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 122)] Net clkout0_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 123)] Net clkout0_2pad_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 124)] Net clkout1_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 125)] Net clkout2_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 126)] Net clkout3_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 127)] Net clkout4_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 128)] Net clkout5_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 129)] Net dyn_idiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 130)] Net dyn_odiv0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 131)] Net dyn_odiv1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 132)] Net dyn_odiv2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 133)] Net dyn_odiv3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 134)] Net dyn_odiv4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 135)] Net dyn_fdiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 136)] Net dyn_duty0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 137)] Net dyn_duty1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 138)] Net dyn_duty2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 139)] Net dyn_duty3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 140)] Net dyn_duty4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 24)] Elaborating instance i2s_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Elaborating module i2s_top
I: Module instance {top.i2s_u} parameter value:
    div_clk = 32'b00000000000000000000000000011100
    div_ws = 32'b00000000000000000000011100000000
I: Verilog-0004: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 13)] Elaborating instance key_filter_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 1)] Elaborating module key_filter
W: Verilog-2036: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 13)] Net Clk connected to input port of module instance top.i2s_u.key_filter_u has no driver, tie it to 0
W: Verilog-2036: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 13)] Net Key connected to input port of module instance top.i2s_u.key_filter_u has no driver, tie it to 0
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 36)] Elaborating instance dac_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 1)] Elaborating module dac_out
I: Module instance {top.dac_u} parameter value:
    COUNT_MAX = 12'b111111111111
W: Verilog-2036: [D:/FPGA/Project/I2S/source/top.v(line number: 36)] Net dac_data connected to input port of module instance top.dac_u has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.010s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.009s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2014: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 4)] Feedback mux created for signal 'ldata'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 5)] Feedback mux created for signal 'rdata'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.057s wall, 0.016s user + 0.016s system = 0.031s CPU (54.5%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.010s wall, 0.016s user + 0.000s system = 0.016s CPU (152.2%)

Start FSM inference.
I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N17 nedge_key 
S0(00)-->S0(00): x0
S0(00)-->S1(01): x1
S1(01)-->S1(01): 1x
S1(01)-->S2(10): 0x
S0(00)-->S1(01): 11
S1(01)-->S1(01): 11
S2(10)-->S2(10): x0
S2(10)-->S3(11): x1
S3(11)-->S0(00): 0x
S3(11)-->S2(10): 11
S3(11)-->S3(11): 10

Executing : FSM inference successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.011s wall, 0.016s user + 0.000s system = 0.016s CPU (137.8%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 20:06:46 2023
Action compile: Peak memory pool usage is 139 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Sat Feb 25 20:06:46 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check end.
C: SDC-2025: Clock source 'n:clk50M' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk50M
Executing : get_ports clk50M successfully.
Executing : create_clock -name top|clk50M [get_ports clk50M] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top|clk50M [get_ports clk50M] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk50M
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk50M successfully.
C: SDC-2025: Clock source 'n:dac_pll_u/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins dac_pll_u/u_pll_e1:CLKOUT0
Executing : get_pins dac_pll_u/u_pll_e1:CLKOUT0 successfully.
Executing : create_clock -name dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 [get_pins dac_pll_u/u_pll_e1:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 [get_pins dac_pll_u/u_pll_e1:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group dac_pll|dac_pll_u/u_pll_e1/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 successfully.
Start pre-mapping.
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: [D:/FPGA/Project/I2S/source/keyfilter.v(line number:34)] The user initial state for regs on FSM state_fsm[1:0] is 00 and be encoded 0001.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  i2s_u/key_filter_u/state[1] i2s_u/key_filter_u/state[0]
I: to  i2s_u/key_filter_u/state_3 i2s_u/key_filter_u/state_2 i2s_u/key_filter_u/state_1 i2s_u/key_filter_u/state_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Constant propagation done on i2s_u/key_filter_u/N131 (bmsREDOR).
I: Constant propagation done on i2s_u/key_filter_u/state_fsm[1:0]_6 (bmsREDOR).
Executing : pre-mapping successfully. Time elapsed: 0.019s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
W: Public-4008: Instance 'i2s_u/State' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/rdata[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/shift_reg_l[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/shift_reg_r[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/key_filter_u/Key_R_Flag' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/key_filter_u/cnt[19:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/key_filter_u/r_Key[1:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/key_filter_u/sync_Key[1:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/key_filter_u/state_0' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/key_filter_u/state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/key_filter_u/state_2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/key_filter_u/state_3' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
W: Removed bmsWIDEDFFCPE inst i2s_u/sck_cnt[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/ws_cnt[21:0] at 11 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.014s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.016s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'i2s_u/ws_cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.021s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF_C                    28 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      3 uses
GTP_LUT2                      1 use
GTP_LUT4                      5 uses
GTP_LUT5                      6 uses
GTP_LUT5CARRY                21 uses
GTP_PLL_E1                    1 use

I/O ports: 5
GTP_INBUF                   2 uses
GTP_OUTBUF                  3 uses

Mapping Summary:
Total LUTs: 36 of 17536 (0.21%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 36
Total Registers: 28 of 26304 (0.11%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 5 of 240 (2.08%)


Overview of Control Sets:

Number of unique control sets : 2

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 1        | 0                 1
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 16
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                28
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'mic_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_sck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_ws' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'Key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mic_sd' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:3s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 20:06:48 2023
Action synthesize: Peak memory pool usage is 230 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Sat Feb 25 20:06:48 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Flattening design 'top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk50M in design, driver pin O(instance clk50M_ibuf) -> load pin CLK(instance i2s_u/sck_cnt[0]).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net clk200M in design, driver pin CLKOUT0(instance dac_pll_u/u_pll_e1) -> load pin CLK(instance dac_u/count[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: dac_u/N6_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: i2s_u/N31_1_1/gateop, insts:10.
Device mapping done.
Total device mapping takes 0.00 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                  
| IOCKDLY               | 0        | 24            | 0                  
| FF                    | 28       | 26304         | 1                  
| LUT                   | 36       | 17536         | 1                  
| Distributed RAM       | 0        | 4440          | 0                  
| DLL                   | 0        | 6             | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0        | 48            | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 5        | 240           | 3                  
| IOCKDIV               | 0        | 12            | 0                  
| IOCKGATE              | 0        | 12            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 6             | 17                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 4             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 20            | 10                 
| HMEMC                 | 0        | 2             | 0                  
| OSC                   | 0        | 1             | 0                  
| ADC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 6             | 0                  
| FLSIF                 | 0        | 1             | 0                  
| RESCAL                | 0        | 6             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/FPGA/Project/I2S/device_map/top.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:4s
Action dev_map: CPU time elapsed is 0h:0m:0s
Action dev_map: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 20:06:51 2023
Action dev_map: Peak memory pool usage is 227 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Sat Feb 25 20:06:51 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {mic_out} LOC=R16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_out} LOC=R16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mic_sck} LOC=P11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_sck} LOC=P11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mic_ws} LOC=P14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_ws} LOC=P14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {Key} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/FPGA/Project/I2S/device_map/top.pcf(line number: 6)] Object 'Key' is dangling, which has no connection. it will be ignored.
Executing : def_port {Key} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {clk50M} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {clk50M} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {mic_sd} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/FPGA/Project/I2S/device_map/top.pcf(line number: 8)] Object 'mic_sd' is dangling, which has no connection. it will be ignored.
Executing : def_port {mic_sd} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {rst_n} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rst_n} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check close.

Placement started.
Phase 1 Pre global placement started.
Mapping instance dac_pll_u/u_pll_e1/goppll to PLL_82_319.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
Wirelength after clock region global placement is 410.
1st GP placement takes 0.03 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_105.
Clock placement takes 0.00 sec.

Pre global placement takes 0.14 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst clk50M_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst mic_out_obuf/opit_1 on IOL_151_42.
Placed fixed group with base inst mic_sck_obuf/opit_1 on IOL_151_86.
Placed fixed group with base inst mic_ws_obuf/opit_1 on IOL_151_9.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOL_151_106.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_105.
Placed fixed instance dac_pll_u/u_pll_e1/goppll on PLL_82_319.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_20.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 994926.
	4 iterations finished.
	Final slack 997457.
Super clustering done.
Design Utilization : 1%.
2nd GP placement takes 0.02 sec.

Wirelength after global placement is 422.
Global placement takes 0.02 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 422.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 994926.
	4 iterations finished.
	Final slack 997457.
Super clustering done.
Design Utilization : 1%.
3rd GP placement takes 0.05 sec.

Wirelength after post global placement is 422.
Post global placement takes 0.05 sec.

Phase 4 Legalization started.
The average distance in LP is 3.222222.
Wirelength after legalization is 455.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 997246.
Replication placement takes 0.00 sec.

Wirelength after replication placement is 455.
Phase 5.2 DP placement started.
Legalized cost 997246.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 455.
Timing-driven detailed placement takes 0.00 sec.

Worst slack is 997246, TNS after placement is 0.
Placement done.
Total placement takes 0.20 sec.
Finished placement. (CPU time elapsed 0h:00m:00s)

Routing started.
Building routing graph takes 0.05 sec.
Worst slack is 997246, TNS before global route is 0.
Processing design graph takes 0.00 sec.
Total memory for routing:
	46.845177 M.
Total nets for routing : 67.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 4 nets, it takes 0.00 sec.
Global routing takes 0.00 sec.
Total 71 subnets.
    forward max bucket size 84 , backward 12.
        Unrouted nets 38 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.000000 sec.
    forward max bucket size 78 , backward 18.
        Unrouted nets 29 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 21.
        Unrouted nets 21 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 13.
        Unrouted nets 22 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 18.
        Unrouted nets 9 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 16.
        Unrouted nets 8 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 29.
        Unrouted nets 9 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 20.
        Unrouted nets 4 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 14.
        Unrouted nets 5 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 18.
        Unrouted nets 2 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 22.
        Unrouted nets 2 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 9.
        Unrouted nets 0 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
Detailed routing takes 11 iterations
Detailed routing takes 0.00 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.00 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used SRB routing arc is 584.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 0.05 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                  
| Use of APM               | 0        | 30            | 0                  
| Use of BKCL              | 2        | 6             | 34                 
| Use of CLMA              | 13       | 3274          | 1                  
|   FF                     | 28       | 19644         | 1                  
|   LUT                    | 40       | 13096         | 1                  
|   LUT-FF pairs           | 8        | 13096         | 1                  
| Use of CLMS              | 1        | 1110          | 1                  
|   FF                     | 0        | 6660          | 0                  
|   LUT                    | 1        | 4440          | 1                  
|   LUT-FF pairs           | 0        | 4440          | 0                  
|   Distributed RAM        | 0        | 4440          | 0                  
| Use of CRYSTAL           | 0        | 6             | 0                  
| Use of DLL               | 0        | 6             | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0        | 48            | 0                  
| Use of FLSIF             | 0        | 1             | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 0        | 2745          | 0                  
| Use of HMEMC             | 0        | 2             | 0                  
| Use of IO                | 5        | 240           | 3                  
|   IOBD                   | 4        | 120           | 4                  
|   IOBR                   | 0        | 6             | 0                  
|   IOBS                   | 1        | 114           | 1                  
| Use of IOCKDIV           | 0        | 12            | 0                  
| Use of IOCKDLY           | 0        | 24            | 0                  
| Use of IOCKGATE          | 0        | 12            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                  
| Use of IOL               | 5        | 240           | 3                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 6             | 17                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 6             | 0                  
| Use of SCANCHAIN         | 0        | 4             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 2        | 20            | 10                 
| Use of USCMMUX_TEST      | 0        | 20            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:00s)
Design 'top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:00s)
Action pnr: Real time elapsed is 0h:0m:7s
Action pnr: CPU time elapsed is 0h:0m:0s
Action pnr: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 20:06:57 2023
Action pnr: Peak memory pool usage is 630 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Sat Feb 25 20:06:57 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'mic_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_sck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_ws' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'Key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mic_sd' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:5s
Action report_timing: CPU time elapsed is 0h:0m:0s
Action report_timing: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 20:07:01 2023
Action report_timing: Peak memory pool usage is 628 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Sat Feb 25 20:07:01 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.000000 sec.
Generating architecture configuration.
The bitstream file is "D:/FPGA/Project/I2S/generate_bitstream/top.sbit"
Generate programming file takes 0.046875 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:4s
Action gen_bit_stream: CPU time elapsed is 0h:0m:0s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 20:07:04 2023
Action gen_bit_stream: Peak memory pool usage is 332 MB
Process "Generate Bitstream" done.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Open UCE successfully.
Current device : PGL22G-6MBG324
Total time(hh:mm:ss) of open UCE: 00:00:02
Process exit normally.
Process exit normally.
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/top.v". 
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/i2s_top.v". 
E: Verilog-4005: [D:/FPGA/Project/I2S/source/top.v(line number: 34)] Syntax error near .
E: Verilog-4005: [D:/FPGA/Project/I2S/source/top.v(line number: 36)] Syntax error near .
E: Verilog-4005: [D:/FPGA/Project/I2S/source/top.v(line number: 37)] Syntax error near )
E: Parsing ERROR.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Open UCE successfully.
Current device : PGL22G-6MBG324
Total time(hh:mm:ss) of open UCE: 00:00:02


Process "Compile" started.
Current time: Sat Feb 25 20:11:04 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Analyzing module i2s_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 1)] Analyzing module dac_out (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Analyzing module top (library work)
E: Verilog-4005: [D:/FPGA/Project/I2S/source/top.v(line number: 34)] Syntax error near .
E: Verilog-4005: [D:/FPGA/Project/I2S/source/top.v(line number: 36)] Syntax error near .
E: Verilog-4005: [D:/FPGA/Project/I2S/source/top.v(line number: 37)] Syntax error near )
E: Parsing ERROR.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/keyfilter.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/keyfilter.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 1)] Analyzing module key_filter (library work)
W: Verilog-2015: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 13)] Key_R_Flag is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/keyfilter.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0002: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Analyzing module dac_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v successfully.
I: Module "top" is set as top module.
Program Error Out.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 20:11:07 2023
Action compile: Peak memory pool usage is 127 MB
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/top.v". 


Process "Compile" started.
Current time: Sat Feb 25 20:11:26 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Analyzing module i2s_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 1)] Analyzing module dac_out (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/keyfilter.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/keyfilter.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 1)] Analyzing module key_filter (library work)
W: Verilog-2015: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 13)] Key_R_Flag is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/keyfilter.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0002: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Analyzing module dac_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v successfully.
I: Module "top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.192s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Elaborating module top
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 19)] Elaborating instance dac_pll_u
I: Verilog-0003: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Elaborating module dac_pll
I: Verilog-0004: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 241)] Elaborating instance u_pll_e1
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 118)] Net clkfb in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 121)] Net pfden in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 122)] Net clkout0_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 123)] Net clkout0_2pad_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 124)] Net clkout1_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 125)] Net clkout2_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 126)] Net clkout3_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 127)] Net clkout4_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 128)] Net clkout5_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 129)] Net dyn_idiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 130)] Net dyn_odiv0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 131)] Net dyn_odiv1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 132)] Net dyn_odiv2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 133)] Net dyn_odiv3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 134)] Net dyn_odiv4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 135)] Net dyn_fdiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 136)] Net dyn_duty0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 137)] Net dyn_duty1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 138)] Net dyn_duty2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 139)] Net dyn_duty3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 140)] Net dyn_duty4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 26)] Elaborating instance i2s_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Elaborating module i2s_top
I: Module instance {top.i2s_u} parameter value:
    div_clk = 32'b00000000000000000000000000011100
    div_ws = 32'b00000000000000000000011100000000
I: Verilog-0004: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 14)] Elaborating instance key_filter_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 1)] Elaborating module key_filter
W: Verilog-2036: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 14)] Net Clk connected to input port of module instance top.i2s_u.key_filter_u has no driver, tie it to 0
W: Verilog-2036: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 14)] Net Key connected to input port of module instance top.i2s_u.key_filter_u has no driver, tie it to 0
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 39)] Elaborating instance dac_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 1)] Elaborating module dac_out
I: Module instance {top.dac_u} parameter value:
    COUNT_MAX = 12'b111111111111
W: Verilog-2036: [D:/FPGA/Project/I2S/source/top.v(line number: 39)] Net dac_data connected to input port of module instance top.dac_u has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.009s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.008s wall, 0.016s user + 0.000s system = 0.016s CPU (185.8%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2014: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 4)] Feedback mux created for signal 'ldata'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 5)] Feedback mux created for signal 'rdata'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 8)] Feedback mux created for signal 'led'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.056s wall, 0.047s user + 0.000s system = 0.047s CPU (83.7%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.009s wall, 0.016s user + 0.000s system = 0.016s CPU (169.7%)

Start FSM inference.
I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N17 nedge_key 
S0(00)-->S0(00): x0
S0(00)-->S1(01): x1
S1(01)-->S1(01): 1x
S1(01)-->S2(10): 0x
S0(00)-->S1(01): 11
S1(01)-->S1(01): 11
S2(10)-->S2(10): x0
S2(10)-->S3(11): x1
S3(11)-->S0(00): 0x
S3(11)-->S2(10): 11
S3(11)-->S3(11): 10

Executing : FSM inference successfully. Time elapsed: 0.009s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.012s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 20:11:29 2023
Action compile: Peak memory pool usage is 139 MB
Process "Compile" done.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
W: ConstraintEditor-4019: Port 'led' unspecified I/O constraint.
Open UCE successfully.
Current device : PGL22G-6MBG324
Total time(hh:mm:ss) of open UCE: 00:00:02


Process "Compile" started.
Current time: Sat Feb 25 20:11:34 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Analyzing module i2s_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 1)] Analyzing module dac_out (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/keyfilter.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/keyfilter.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 1)] Analyzing module key_filter (library work)
W: Verilog-2015: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 13)] Key_R_Flag is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/keyfilter.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0002: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Analyzing module dac_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v successfully.
I: Module "top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.217s wall, 0.000s user + 0.016s system = 0.016s CPU (1.3%)

Start rtl-elaborate.
I: Verilog-0003: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Elaborating module top
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 19)] Elaborating instance dac_pll_u
I: Verilog-0003: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Elaborating module dac_pll
I: Verilog-0004: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 241)] Elaborating instance u_pll_e1
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 118)] Net clkfb in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 121)] Net pfden in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 122)] Net clkout0_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 123)] Net clkout0_2pad_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 124)] Net clkout1_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 125)] Net clkout2_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 126)] Net clkout3_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 127)] Net clkout4_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 128)] Net clkout5_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 129)] Net dyn_idiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 130)] Net dyn_odiv0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 131)] Net dyn_odiv1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 132)] Net dyn_odiv2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 133)] Net dyn_odiv3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 134)] Net dyn_odiv4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 135)] Net dyn_fdiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 136)] Net dyn_duty0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 137)] Net dyn_duty1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 138)] Net dyn_duty2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 139)] Net dyn_duty3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 140)] Net dyn_duty4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 26)] Elaborating instance i2s_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Elaborating module i2s_top
I: Module instance {top.i2s_u} parameter value:
    div_clk = 32'b00000000000000000000000000011100
    div_ws = 32'b00000000000000000000011100000000
I: Verilog-0004: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 14)] Elaborating instance key_filter_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 1)] Elaborating module key_filter
W: Verilog-2036: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 14)] Net Clk connected to input port of module instance top.i2s_u.key_filter_u has no driver, tie it to 0
W: Verilog-2036: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 14)] Net Key connected to input port of module instance top.i2s_u.key_filter_u has no driver, tie it to 0
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 39)] Elaborating instance dac_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 1)] Elaborating module dac_out
I: Module instance {top.dac_u} parameter value:
    COUNT_MAX = 12'b111111111111
W: Verilog-2036: [D:/FPGA/Project/I2S/source/top.v(line number: 39)] Net dac_data connected to input port of module instance top.dac_u has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.009s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.008s wall, 0.016s user + 0.000s system = 0.016s CPU (183.9%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2014: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 4)] Feedback mux created for signal 'ldata'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 5)] Feedback mux created for signal 'rdata'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 8)] Feedback mux created for signal 'led'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.057s wall, 0.031s user + 0.000s system = 0.031s CPU (54.4%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.010s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N17 nedge_key 
S0(00)-->S0(00): x0
S0(00)-->S1(01): x1
S1(01)-->S1(01): 1x
S1(01)-->S2(10): 0x
S0(00)-->S1(01): 11
S1(01)-->S1(01): 11
S2(10)-->S2(10): x0
S2(10)-->S3(11): x1
S3(11)-->S0(00): 0x
S3(11)-->S2(10): 11
S3(11)-->S3(11): 10

Executing : FSM inference successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.011s wall, 0.016s user + 0.000s system = 0.016s CPU (142.4%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 20:11:37 2023
Action compile: Peak memory pool usage is 139 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Sat Feb 25 20:11:37 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
W: ConstraintEditor-4019: Port 'led' unspecified I/O constraint.
Constraint check end.
C: SDC-2025: Clock source 'n:clk50M' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk50M
Executing : get_ports clk50M successfully.
Executing : create_clock -name top|clk50M [get_ports clk50M] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top|clk50M [get_ports clk50M] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk50M
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk50M successfully.
C: SDC-2025: Clock source 'n:dac_pll_u/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins dac_pll_u/u_pll_e1:CLKOUT0
Executing : get_pins dac_pll_u/u_pll_e1:CLKOUT0 successfully.
Executing : create_clock -name dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 [get_pins dac_pll_u/u_pll_e1:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 [get_pins dac_pll_u/u_pll_e1:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group dac_pll|dac_pll_u/u_pll_e1/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 successfully.
Start pre-mapping.
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: [D:/FPGA/Project/I2S/source/keyfilter.v(line number:34)] The user initial state for regs on FSM state_fsm[1:0] is 00 and be encoded 0001.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  i2s_u/key_filter_u/state[1] i2s_u/key_filter_u/state[0]
I: to  i2s_u/key_filter_u/state_3 i2s_u/key_filter_u/state_2 i2s_u/key_filter_u/state_1 i2s_u/key_filter_u/state_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Constant propagation done on i2s_u/key_filter_u/N131 (bmsREDOR).
I: Constant propagation done on i2s_u/key_filter_u/state_fsm[1:0]_6 (bmsREDOR).
Executing : pre-mapping successfully. Time elapsed: 0.018s wall, 0.016s user + 0.000s system = 0.016s CPU (85.0%)

Start mod-gen.
W: Public-4008: Instance 'i2s_u/State' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/rdata[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/shift_reg_l[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/shift_reg_r[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/Key_R_Flag that is stuck at constant 0.
I: Constant propagation done on i2s_u/key_filter_u/Key_R_Flag (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 19 that is stuck at constant 0.
I: Constant propagation done on i2s_u/key_filter_u/cnt[19:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFRSE inst i2s_u/key_filter_u/r_Key[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst i2s_u/key_filter_u/r_Key[1:0] at 1 that is stuck at constant 0.
I: Constant propagation done on i2s_u/key_filter_u/r_Key[1:0] (bmsWIDEDFFRSE).
W: Removed bmsWIDEDFFRSE inst i2s_u/key_filter_u/sync_Key[1:0] at 0 that is stuck at constant 0.
I: Constant propagation done on i2s_u/key_filter_u/sync_Key[1:0] (bmsWIDEDFFRSE).
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/state_0 that is stuck at constant 1.
I: Constant propagation done on i2s_u/key_filter_u/state_0 (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/state_1 that is stuck at constant 0.
I: Constant propagation done on i2s_u/key_filter_u/state_1 (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/state_2 that is stuck at constant 0.
I: Constant propagation done on i2s_u/key_filter_u/state_2 (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/state_3 that is stuck at constant 0.
I: Constant propagation done on i2s_u/key_filter_u/state_3 (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFRSE inst i2s_u/led that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/sck_cnt[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/ws_cnt[21:0] at 11 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.015s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.015s wall, 0.016s user + 0.000s system = 0.016s CPU (106.1%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'i2s_u/sck_cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.020s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF_C                    28 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      3 uses
GTP_LUT2                      1 use
GTP_LUT4                      5 uses
GTP_LUT5                      6 uses
GTP_LUT5CARRY                21 uses
GTP_PLL_E1                    1 use

I/O ports: 6
GTP_INBUF                   2 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 36 of 17536 (0.21%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 36
Total Registers: 28 of 26304 (0.11%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 6 of 240 (2.50%)


Overview of Control Sets:

Number of unique control sets : 2

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 1        | 0                 1
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 16
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                28
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_sck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_ws' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'Key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mic_sd' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:3s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 20:11:39 2023
Action synthesize: Peak memory pool usage is 231 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Sat Feb 25 20:11:39 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Flattening design 'top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk50M in design, driver pin O(instance clk50M_ibuf) -> load pin CLK(instance i2s_u/sck_cnt[0]).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net clk200M in design, driver pin CLKOUT0(instance dac_pll_u/u_pll_e1) -> load pin CLK(instance dac_u/count[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: dac_u/N6_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: i2s_u/N31_1_1/gateop, insts:10.
Device mapping done.
Total device mapping takes 0.00 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                  
| IOCKDLY               | 0        | 24            | 0                  
| FF                    | 28       | 26304         | 1                  
| LUT                   | 36       | 17536         | 1                  
| Distributed RAM       | 0        | 4440          | 0                  
| DLL                   | 0        | 6             | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0        | 48            | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 6        | 240           | 3                  
| IOCKDIV               | 0        | 12            | 0                  
| IOCKGATE              | 0        | 12            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 6             | 17                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 4             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 20            | 10                 
| HMEMC                 | 0        | 2             | 0                  
| OSC                   | 0        | 1             | 0                  
| ADC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 6             | 0                  
| FLSIF                 | 0        | 1             | 0                  
| RESCAL                | 0        | 6             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/FPGA/Project/I2S/device_map/top.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:4s
Action dev_map: CPU time elapsed is 0h:0m:0s
Action dev_map: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 20:11:42 2023
Action dev_map: Peak memory pool usage is 229 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Sat Feb 25 20:11:42 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {mic_out} LOC=R16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_out} LOC=R16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mic_sck} LOC=P11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_sck} LOC=P11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mic_ws} LOC=P14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_ws} LOC=P14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {Key} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/FPGA/Project/I2S/device_map/top.pcf(line number: 6)] Object 'Key' is dangling, which has no connection. it will be ignored.
Executing : def_port {Key} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {clk50M} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {clk50M} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {mic_sd} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/FPGA/Project/I2S/device_map/top.pcf(line number: 8)] Object 'mic_sd' is dangling, which has no connection. it will be ignored.
Executing : def_port {mic_sd} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {rst_n} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rst_n} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
W: ConstraintEditor-4019: Port 'led' unspecified I/O constraint.
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check close.

Placement started.
Phase 1 Pre global placement started.
Mapping instance dac_pll_u/u_pll_e1/goppll to PLL_82_319.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
Wirelength after clock region global placement is 427.
1st GP placement takes 0.11 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_105.
Clock placement takes 0.03 sec.

Pre global placement takes 0.38 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst clk50M_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst mic_out_obuf/opit_1 on IOL_151_42.
Placed fixed group with base inst mic_sck_obuf/opit_1 on IOL_151_86.
Placed fixed group with base inst mic_ws_obuf/opit_1 on IOL_151_9.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOL_151_106.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_105.
Placed fixed instance dac_pll_u/u_pll_e1/goppll on PLL_82_319.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_20.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 994926.
	4 iterations finished.
	Final slack 997457.
Super clustering done.
Design Utilization : 1%.
2nd GP placement takes 0.11 sec.

Wirelength after global placement is 431.
Global placement takes 0.12 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 431.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 994926.
	4 iterations finished.
	Final slack 997457.
Super clustering done.
Design Utilization : 1%.
3rd GP placement takes 0.17 sec.

Wirelength after post global placement is 431.
Post global placement takes 0.17 sec.

Phase 4 Legalization started.
The average distance in LP is 2.703704.
Wirelength after legalization is 447.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 997465.
Replication placement takes 0.02 sec.

Wirelength after replication placement is 447.
Phase 5.2 DP placement started.
Legalized cost 997465.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 447.
Timing-driven detailed placement takes 0.02 sec.

Worst slack is 997465, TNS after placement is 0.
Placement done.
Total placement takes 0.69 sec.
Finished placement. (CPU time elapsed 0h:00m:00s)

Routing started.
Building routing graph takes 0.08 sec.
Worst slack is 997465, TNS before global route is 0.
Processing design graph takes 0.02 sec.
Total memory for routing:
	46.845749 M.
Total nets for routing : 69.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 4 nets, it takes 0.00 sec.
Global routing takes 0.00 sec.
Total 73 subnets.
    forward max bucket size 79 , backward 11.
        Unrouted nets 35 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.000000 sec.
    forward max bucket size 78 , backward 18.
        Unrouted nets 30 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 20.
        Unrouted nets 25 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 22.
        Unrouted nets 19 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 17.
        Unrouted nets 10 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 12.
        Unrouted nets 4 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 13.
        Unrouted nets 2 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 34.
        Unrouted nets 0 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
Detailed routing takes 7 iterations
Detailed routing takes 0.00 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.02 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used SRB routing arc is 565.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 0.12 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                  
| Use of APM               | 0        | 30            | 0                  
| Use of BKCL              | 2        | 6             | 34                 
| Use of CLMA              | 10       | 3274          | 1                  
|   FF                     | 15       | 19644         | 1                  
|   LUT                    | 25       | 13096         | 1                  
|   LUT-FF pairs           | 5        | 13096         | 1                  
| Use of CLMS              | 4        | 1110          | 1                  
|   FF                     | 13       | 6660          | 1                  
|   LUT                    | 16       | 4440          | 1                  
|   LUT-FF pairs           | 3        | 4440          | 1                  
|   Distributed RAM        | 0        | 4440          | 0                  
| Use of CRYSTAL           | 0        | 6             | 0                  
| Use of DLL               | 0        | 6             | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0        | 48            | 0                  
| Use of FLSIF             | 0        | 1             | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 0        | 2745          | 0                  
| Use of HMEMC             | 0        | 2             | 0                  
| Use of IO                | 6        | 240           | 3                  
|   IOBD                   | 5        | 120           | 5                  
|   IOBR                   | 0        | 6             | 0                  
|   IOBS                   | 1        | 114           | 1                  
| Use of IOCKDIV           | 0        | 12            | 0                  
| Use of IOCKDLY           | 0        | 24            | 0                  
| Use of IOCKGATE          | 0        | 12            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                  
| Use of IOL               | 6        | 240           | 3                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 6             | 17                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 6             | 0                  
| Use of SCANCHAIN         | 0        | 4             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 2        | 20            | 10                 
| Use of USCMMUX_TEST      | 0        | 20            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:00s)
Design 'top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:01s)
Action pnr: Real time elapsed is 0h:0m:7s
Action pnr: CPU time elapsed is 0h:0m:1s
Action pnr: Process CPU time elapsed is 0h:0m:1s
Current time: Sat Feb 25 20:11:48 2023
Action pnr: Peak memory pool usage is 630 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Sat Feb 25 20:11:48 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_sck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_ws' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'Key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mic_sd' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:5s
Action report_timing: CPU time elapsed is 0h:0m:1s
Action report_timing: Process CPU time elapsed is 0h:0m:1s
Current time: Sat Feb 25 20:11:52 2023
Action report_timing: Peak memory pool usage is 629 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Sat Feb 25 20:11:52 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.000000 sec.
Generating architecture configuration.
The bitstream file is "D:/FPGA/Project/I2S/generate_bitstream/top.sbit"
Generate programming file takes 0.296875 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:4s
Action gen_bit_stream: CPU time elapsed is 0h:0m:1s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:1s
Current time: Sat Feb 25 20:11:55 2023
Action gen_bit_stream: Peak memory pool usage is 333 MB
Process "Generate Bitstream" done.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
W: ConstraintEditor-4019: Port 'led' unspecified I/O constraint.
Open UCE successfully.
Current device : PGL22G-6MBG324
Total time(hh:mm:ss) of open UCE: 00:00:02


Process "Compile" started.
Current time: Sat Feb 25 20:12:21 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Analyzing module i2s_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 1)] Analyzing module dac_out (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/keyfilter.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/keyfilter.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 1)] Analyzing module key_filter (library work)
W: Verilog-2015: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 13)] Key_R_Flag is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/keyfilter.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0002: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Analyzing module dac_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v successfully.
I: Module "top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.217s wall, 0.000s user + 0.016s system = 0.016s CPU (1.3%)

Start rtl-elaborate.
I: Verilog-0003: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Elaborating module top
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 19)] Elaborating instance dac_pll_u
I: Verilog-0003: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Elaborating module dac_pll
I: Verilog-0004: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 241)] Elaborating instance u_pll_e1
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 118)] Net clkfb in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 121)] Net pfden in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 122)] Net clkout0_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 123)] Net clkout0_2pad_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 124)] Net clkout1_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 125)] Net clkout2_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 126)] Net clkout3_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 127)] Net clkout4_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 128)] Net clkout5_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 129)] Net dyn_idiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 130)] Net dyn_odiv0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 131)] Net dyn_odiv1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 132)] Net dyn_odiv2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 133)] Net dyn_odiv3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 134)] Net dyn_odiv4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 135)] Net dyn_fdiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 136)] Net dyn_duty0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 137)] Net dyn_duty1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 138)] Net dyn_duty2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 139)] Net dyn_duty3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 140)] Net dyn_duty4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 26)] Elaborating instance i2s_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Elaborating module i2s_top
I: Module instance {top.i2s_u} parameter value:
    div_clk = 32'b00000000000000000000000000011100
    div_ws = 32'b00000000000000000000011100000000
I: Verilog-0004: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 14)] Elaborating instance key_filter_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 1)] Elaborating module key_filter
W: Verilog-2036: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 14)] Net Clk connected to input port of module instance top.i2s_u.key_filter_u has no driver, tie it to 0
W: Verilog-2036: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 14)] Net Key connected to input port of module instance top.i2s_u.key_filter_u has no driver, tie it to 0
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 39)] Elaborating instance dac_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 1)] Elaborating module dac_out
I: Module instance {top.dac_u} parameter value:
    COUNT_MAX = 12'b111111111111
W: Verilog-2036: [D:/FPGA/Project/I2S/source/top.v(line number: 39)] Net dac_data connected to input port of module instance top.dac_u has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.009s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.009s wall, 0.016s user + 0.000s system = 0.016s CPU (174.4%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2014: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 4)] Feedback mux created for signal 'ldata'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 5)] Feedback mux created for signal 'rdata'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 8)] Feedback mux created for signal 'led'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.056s wall, 0.031s user + 0.016s system = 0.047s CPU (84.1%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.009s wall, 0.016s user + 0.000s system = 0.016s CPU (165.1%)

Start FSM inference.
I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N17 nedge_key 
S0(00)-->S0(00): x0
S0(00)-->S1(01): x1
S1(01)-->S1(01): 1x
S1(01)-->S2(10): 0x
S0(00)-->S1(01): 11
S1(01)-->S1(01): 11
S2(10)-->S2(10): x0
S2(10)-->S3(11): x1
S3(11)-->S0(00): 0x
S3(11)-->S2(10): 11
S3(11)-->S3(11): 10

Executing : FSM inference successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.012s wall, 0.016s user + 0.000s system = 0.016s CPU (135.3%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 20:12:23 2023
Action compile: Peak memory pool usage is 139 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Sat Feb 25 20:12:23 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
W: ConstraintEditor-4019: Port 'led' unspecified I/O constraint.
Constraint check end.
C: SDC-2025: Clock source 'n:clk50M' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk50M
Executing : get_ports clk50M successfully.
Executing : create_clock -name top|clk50M [get_ports clk50M] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top|clk50M [get_ports clk50M] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk50M
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk50M successfully.
C: SDC-2025: Clock source 'n:dac_pll_u/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins dac_pll_u/u_pll_e1:CLKOUT0
Executing : get_pins dac_pll_u/u_pll_e1:CLKOUT0 successfully.
Executing : create_clock -name dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 [get_pins dac_pll_u/u_pll_e1:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 [get_pins dac_pll_u/u_pll_e1:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group dac_pll|dac_pll_u/u_pll_e1/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 successfully.
Start pre-mapping.
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: [D:/FPGA/Project/I2S/source/keyfilter.v(line number:34)] The user initial state for regs on FSM state_fsm[1:0] is 00 and be encoded 0001.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  i2s_u/key_filter_u/state[1] i2s_u/key_filter_u/state[0]
I: to  i2s_u/key_filter_u/state_3 i2s_u/key_filter_u/state_2 i2s_u/key_filter_u/state_1 i2s_u/key_filter_u/state_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Constant propagation done on i2s_u/key_filter_u/N131 (bmsREDOR).
I: Constant propagation done on i2s_u/key_filter_u/state_fsm[1:0]_6 (bmsREDOR).
Executing : pre-mapping successfully. Time elapsed: 0.016s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
W: Public-4008: Instance 'i2s_u/State' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/rdata[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/shift_reg_l[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/shift_reg_r[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/Key_R_Flag that is stuck at constant 0.
I: Constant propagation done on i2s_u/key_filter_u/Key_R_Flag (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 19 that is stuck at constant 0.
I: Constant propagation done on i2s_u/key_filter_u/cnt[19:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFRSE inst i2s_u/key_filter_u/r_Key[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst i2s_u/key_filter_u/r_Key[1:0] at 1 that is stuck at constant 0.
I: Constant propagation done on i2s_u/key_filter_u/r_Key[1:0] (bmsWIDEDFFRSE).
W: Removed bmsWIDEDFFRSE inst i2s_u/key_filter_u/sync_Key[1:0] at 0 that is stuck at constant 0.
I: Constant propagation done on i2s_u/key_filter_u/sync_Key[1:0] (bmsWIDEDFFRSE).
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/state_0 that is stuck at constant 1.
I: Constant propagation done on i2s_u/key_filter_u/state_0 (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/state_1 that is stuck at constant 0.
I: Constant propagation done on i2s_u/key_filter_u/state_1 (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/state_2 that is stuck at constant 0.
I: Constant propagation done on i2s_u/key_filter_u/state_2 (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/state_3 that is stuck at constant 0.
I: Constant propagation done on i2s_u/key_filter_u/state_3 (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFRSE inst i2s_u/led that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/sck_cnt[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/ws_cnt[21:0] at 11 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.013s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.014s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'i2s_u/sck_cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.018s wall, 0.016s user + 0.000s system = 0.016s CPU (87.4%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF_C                    28 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      3 uses
GTP_LUT2                      1 use
GTP_LUT4                      5 uses
GTP_LUT5                      6 uses
GTP_LUT5CARRY                21 uses
GTP_PLL_E1                    1 use

I/O ports: 6
GTP_INBUF                   2 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 36 of 17536 (0.21%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 36
Total Registers: 28 of 26304 (0.11%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 6 of 240 (2.50%)


Overview of Control Sets:

Number of unique control sets : 2

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 1        | 0                 1
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 16
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                28
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_sck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_ws' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'Key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mic_sd' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:3s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 20:12:25 2023
Action synthesize: Peak memory pool usage is 231 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Sat Feb 25 20:12:25 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Flattening design 'top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk50M in design, driver pin O(instance clk50M_ibuf) -> load pin CLK(instance i2s_u/sck_cnt[0]).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net clk200M in design, driver pin CLKOUT0(instance dac_pll_u/u_pll_e1) -> load pin CLK(instance dac_u/count[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: dac_u/N6_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: i2s_u/N31_1_1/gateop, insts:10.
Device mapping done.
Total device mapping takes 0.00 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                  
| IOCKDLY               | 0        | 24            | 0                  
| FF                    | 28       | 26304         | 1                  
| LUT                   | 36       | 17536         | 1                  
| Distributed RAM       | 0        | 4440          | 0                  
| DLL                   | 0        | 6             | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0        | 48            | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 6        | 240           | 3                  
| IOCKDIV               | 0        | 12            | 0                  
| IOCKGATE              | 0        | 12            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 6             | 17                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 4             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 20            | 10                 
| HMEMC                 | 0        | 2             | 0                  
| OSC                   | 0        | 1             | 0                  
| ADC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 6             | 0                  
| FLSIF                 | 0        | 1             | 0                  
| RESCAL                | 0        | 6             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/FPGA/Project/I2S/device_map/top.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:4s
Action dev_map: CPU time elapsed is 0h:0m:0s
Action dev_map: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 20:12:28 2023
Action dev_map: Peak memory pool usage is 228 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Sat Feb 25 20:12:28 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {mic_out} LOC=R16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_out} LOC=R16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mic_sck} LOC=P11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_sck} LOC=P11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mic_ws} LOC=P14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_ws} LOC=P14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {Key} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/FPGA/Project/I2S/device_map/top.pcf(line number: 6)] Object 'Key' is dangling, which has no connection. it will be ignored.
Executing : def_port {Key} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {clk50M} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {clk50M} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {mic_sd} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/FPGA/Project/I2S/device_map/top.pcf(line number: 8)] Object 'mic_sd' is dangling, which has no connection. it will be ignored.
Executing : def_port {mic_sd} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {rst_n} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rst_n} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
W: ConstraintEditor-4019: Port 'led' unspecified I/O constraint.
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check close.

Placement started.
Phase 1 Pre global placement started.
Mapping instance dac_pll_u/u_pll_e1/goppll to PLL_82_319.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
Wirelength after clock region global placement is 427.
1st GP placement takes 0.25 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_105.
Clock placement takes 0.03 sec.

Pre global placement takes 0.61 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst clk50M_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst mic_out_obuf/opit_1 on IOL_151_42.
Placed fixed group with base inst mic_sck_obuf/opit_1 on IOL_151_86.
Placed fixed group with base inst mic_ws_obuf/opit_1 on IOL_151_9.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOL_151_106.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_105.
Placed fixed instance dac_pll_u/u_pll_e1/goppll on PLL_82_319.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_20.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 994926.
	4 iterations finished.
	Final slack 997457.
Super clustering done.
Design Utilization : 1%.
2nd GP placement takes 0.17 sec.

Wirelength after global placement is 431.
Global placement takes 0.17 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 431.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 994926.
	4 iterations finished.
	Final slack 997457.
Super clustering done.
Design Utilization : 1%.
3rd GP placement takes 0.05 sec.

Wirelength after post global placement is 431.
Post global placement takes 0.05 sec.

Phase 4 Legalization started.
The average distance in LP is 2.703704.
Wirelength after legalization is 447.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 997465.
Replication placement takes 0.00 sec.

Wirelength after replication placement is 447.
Phase 5.2 DP placement started.
Legalized cost 997465.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 447.
Timing-driven detailed placement takes 0.00 sec.

Worst slack is 997465, TNS after placement is 0.
Placement done.
Total placement takes 0.83 sec.
Finished placement. (CPU time elapsed 0h:00m:00s)

Routing started.
Building routing graph takes 0.14 sec.
Worst slack is 997465, TNS before global route is 0.
Processing design graph takes 0.03 sec.
Total memory for routing:
	46.845749 M.
Total nets for routing : 69.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 4 nets, it takes 0.00 sec.
Global routing takes 0.02 sec.
Total 73 subnets.
    forward max bucket size 79 , backward 11.
        Unrouted nets 35 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.000000 sec.
    forward max bucket size 78 , backward 18.
        Unrouted nets 30 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 20.
        Unrouted nets 25 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 22.
        Unrouted nets 19 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 17.
        Unrouted nets 10 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 12.
        Unrouted nets 4 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 13.
        Unrouted nets 2 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 34.
        Unrouted nets 0 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
Detailed routing takes 7 iterations
Detailed routing takes 0.02 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.00 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used SRB routing arc is 565.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 0.23 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                  
| Use of APM               | 0        | 30            | 0                  
| Use of BKCL              | 2        | 6             | 34                 
| Use of CLMA              | 10       | 3274          | 1                  
|   FF                     | 15       | 19644         | 1                  
|   LUT                    | 25       | 13096         | 1                  
|   LUT-FF pairs           | 5        | 13096         | 1                  
| Use of CLMS              | 4        | 1110          | 1                  
|   FF                     | 13       | 6660          | 1                  
|   LUT                    | 16       | 4440          | 1                  
|   LUT-FF pairs           | 3        | 4440          | 1                  
|   Distributed RAM        | 0        | 4440          | 0                  
| Use of CRYSTAL           | 0        | 6             | 0                  
| Use of DLL               | 0        | 6             | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0        | 48            | 0                  
| Use of FLSIF             | 0        | 1             | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 0        | 2745          | 0                  
| Use of HMEMC             | 0        | 2             | 0                  
| Use of IO                | 6        | 240           | 3                  
|   IOBD                   | 5        | 120           | 5                  
|   IOBR                   | 0        | 6             | 0                  
|   IOBS                   | 1        | 114           | 1                  
| Use of IOCKDIV           | 0        | 12            | 0                  
| Use of IOCKDLY           | 0        | 24            | 0                  
| Use of IOCKGATE          | 0        | 12            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                  
| Use of IOL               | 6        | 240           | 3                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 6             | 17                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 6             | 0                  
| Use of SCANCHAIN         | 0        | 4             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 2        | 20            | 10                 
| Use of USCMMUX_TEST      | 0        | 20            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:00s)
Design 'top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:02s)
Action pnr: Real time elapsed is 0h:0m:7s
Action pnr: CPU time elapsed is 0h:0m:2s
Action pnr: Process CPU time elapsed is 0h:0m:2s
Current time: Sat Feb 25 20:12:34 2023
Action pnr: Peak memory pool usage is 631 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Sat Feb 25 20:12:34 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_sck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_ws' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'Key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mic_sd' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:4s
Action report_timing: CPU time elapsed is 0h:0m:1s
Action report_timing: Process CPU time elapsed is 0h:0m:1s
Current time: Sat Feb 25 20:12:37 2023
Action report_timing: Peak memory pool usage is 629 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Sat Feb 25 20:12:38 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.000000 sec.
Generating architecture configuration.
The bitstream file is "D:/FPGA/Project/I2S/generate_bitstream/top.sbit"
Generate programming file takes 0.218750 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:4s
Action gen_bit_stream: CPU time elapsed is 0h:0m:1s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:1s
Current time: Sat Feb 25 20:12:41 2023
Action gen_bit_stream: Peak memory pool usage is 333 MB
Process "Generate Bitstream" done.
Save Constraint in file D:/FPGA/Project/I2S/I2S.fdc success.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Open UCE successfully.
Current device : PGL22G-6MBG324
Total time(hh:mm:ss) of open UCE: 00:00:02


Process "Compile" started.
Current time: Sat Feb 25 20:12:53 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Analyzing module i2s_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 1)] Analyzing module dac_out (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/keyfilter.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/keyfilter.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 1)] Analyzing module key_filter (library work)
W: Verilog-2015: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 13)] Key_R_Flag is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/keyfilter.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0002: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Analyzing module dac_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v successfully.
I: Module "top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.240s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Elaborating module top
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 19)] Elaborating instance dac_pll_u
I: Verilog-0003: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Elaborating module dac_pll
I: Verilog-0004: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 241)] Elaborating instance u_pll_e1
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 118)] Net clkfb in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 121)] Net pfden in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 122)] Net clkout0_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 123)] Net clkout0_2pad_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 124)] Net clkout1_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 125)] Net clkout2_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 126)] Net clkout3_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 127)] Net clkout4_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 128)] Net clkout5_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 129)] Net dyn_idiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 130)] Net dyn_odiv0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 131)] Net dyn_odiv1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 132)] Net dyn_odiv2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 133)] Net dyn_odiv3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 134)] Net dyn_odiv4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 135)] Net dyn_fdiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 136)] Net dyn_duty0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 137)] Net dyn_duty1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 138)] Net dyn_duty2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 139)] Net dyn_duty3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 140)] Net dyn_duty4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 26)] Elaborating instance i2s_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Elaborating module i2s_top
I: Module instance {top.i2s_u} parameter value:
    div_clk = 32'b00000000000000000000000000011100
    div_ws = 32'b00000000000000000000011100000000
I: Verilog-0004: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 14)] Elaborating instance key_filter_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 1)] Elaborating module key_filter
W: Verilog-2036: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 14)] Net Clk connected to input port of module instance top.i2s_u.key_filter_u has no driver, tie it to 0
W: Verilog-2036: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 14)] Net Key connected to input port of module instance top.i2s_u.key_filter_u has no driver, tie it to 0
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 39)] Elaborating instance dac_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 1)] Elaborating module dac_out
I: Module instance {top.dac_u} parameter value:
    COUNT_MAX = 12'b111111111111
W: Verilog-2036: [D:/FPGA/Project/I2S/source/top.v(line number: 39)] Net dac_data connected to input port of module instance top.dac_u has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.008s wall, 0.016s user + 0.000s system = 0.016s CPU (189.7%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2014: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 4)] Feedback mux created for signal 'ldata'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 5)] Feedback mux created for signal 'rdata'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 8)] Feedback mux created for signal 'led'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.060s wall, 0.016s user + 0.016s system = 0.031s CPU (51.7%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.010s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N17 nedge_key 
S0(00)-->S0(00): x0
S0(00)-->S1(01): x1
S1(01)-->S1(01): 1x
S1(01)-->S2(10): 0x
S0(00)-->S1(01): 11
S1(01)-->S1(01): 11
S2(10)-->S2(10): x0
S2(10)-->S3(11): x1
S3(11)-->S0(00): 0x
S3(11)-->S2(10): 11
S3(11)-->S3(11): 10

Executing : FSM inference successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.011s wall, 0.016s user + 0.000s system = 0.016s CPU (144.0%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 20:12:55 2023
Action compile: Peak memory pool usage is 139 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Sat Feb 25 20:12:56 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check end.
C: SDC-2025: Clock source 'n:clk50M' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk50M
Executing : get_ports clk50M successfully.
Executing : create_clock -name top|clk50M [get_ports clk50M] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top|clk50M [get_ports clk50M] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk50M
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk50M successfully.
C: SDC-2025: Clock source 'n:dac_pll_u/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins dac_pll_u/u_pll_e1:CLKOUT0
Executing : get_pins dac_pll_u/u_pll_e1:CLKOUT0 successfully.
Executing : create_clock -name dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 [get_pins dac_pll_u/u_pll_e1:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 [get_pins dac_pll_u/u_pll_e1:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group dac_pll|dac_pll_u/u_pll_e1/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 successfully.
Start pre-mapping.
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: [D:/FPGA/Project/I2S/source/keyfilter.v(line number:34)] The user initial state for regs on FSM state_fsm[1:0] is 00 and be encoded 0001.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  i2s_u/key_filter_u/state[1] i2s_u/key_filter_u/state[0]
I: to  i2s_u/key_filter_u/state_3 i2s_u/key_filter_u/state_2 i2s_u/key_filter_u/state_1 i2s_u/key_filter_u/state_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Constant propagation done on i2s_u/key_filter_u/N131 (bmsREDOR).
I: Constant propagation done on i2s_u/key_filter_u/state_fsm[1:0]_6 (bmsREDOR).
Executing : pre-mapping successfully. Time elapsed: 0.016s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
W: Public-4008: Instance 'i2s_u/State' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/rdata[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/shift_reg_l[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/shift_reg_r[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/Key_R_Flag that is stuck at constant 0.
I: Constant propagation done on i2s_u/key_filter_u/Key_R_Flag (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 19 that is stuck at constant 0.
I: Constant propagation done on i2s_u/key_filter_u/cnt[19:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFRSE inst i2s_u/key_filter_u/r_Key[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst i2s_u/key_filter_u/r_Key[1:0] at 1 that is stuck at constant 0.
I: Constant propagation done on i2s_u/key_filter_u/r_Key[1:0] (bmsWIDEDFFRSE).
W: Removed bmsWIDEDFFRSE inst i2s_u/key_filter_u/sync_Key[1:0] at 0 that is stuck at constant 0.
I: Constant propagation done on i2s_u/key_filter_u/sync_Key[1:0] (bmsWIDEDFFRSE).
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/state_0 that is stuck at constant 1.
I: Constant propagation done on i2s_u/key_filter_u/state_0 (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/state_1 that is stuck at constant 0.
I: Constant propagation done on i2s_u/key_filter_u/state_1 (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/state_2 that is stuck at constant 0.
I: Constant propagation done on i2s_u/key_filter_u/state_2 (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/state_3 that is stuck at constant 0.
I: Constant propagation done on i2s_u/key_filter_u/state_3 (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFRSE inst i2s_u/led that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/sck_cnt[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/ws_cnt[21:0] at 11 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.013s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.014s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'i2s_u/sck_cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.018s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF_C                    28 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      3 uses
GTP_LUT2                      1 use
GTP_LUT4                      5 uses
GTP_LUT5                      6 uses
GTP_LUT5CARRY                21 uses
GTP_PLL_E1                    1 use

I/O ports: 6
GTP_INBUF                   2 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 36 of 17536 (0.21%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 36
Total Registers: 28 of 26304 (0.11%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 6 of 240 (2.50%)


Overview of Control Sets:

Number of unique control sets : 2

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 1        | 0                 1
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 16
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                28
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_sck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_ws' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'Key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mic_sd' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:3s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 20:12:58 2023
Action synthesize: Peak memory pool usage is 231 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Sat Feb 25 20:12:58 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Flattening design 'top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk50M in design, driver pin O(instance clk50M_ibuf) -> load pin CLK(instance i2s_u/sck_cnt[0]).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net clk200M in design, driver pin CLKOUT0(instance dac_pll_u/u_pll_e1) -> load pin CLK(instance dac_u/count[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: dac_u/N6_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: i2s_u/N31_1_1/gateop, insts:10.
Device mapping done.
Total device mapping takes 0.00 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                  
| IOCKDLY               | 0        | 24            | 0                  
| FF                    | 28       | 26304         | 1                  
| LUT                   | 36       | 17536         | 1                  
| Distributed RAM       | 0        | 4440          | 0                  
| DLL                   | 0        | 6             | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0        | 48            | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 6        | 240           | 3                  
| IOCKDIV               | 0        | 12            | 0                  
| IOCKGATE              | 0        | 12            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 6             | 17                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 4             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 20            | 10                 
| HMEMC                 | 0        | 2             | 0                  
| OSC                   | 0        | 1             | 0                  
| ADC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 6             | 0                  
| FLSIF                 | 0        | 1             | 0                  
| RESCAL                | 0        | 6             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/FPGA/Project/I2S/device_map/top.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:3s
Action dev_map: CPU time elapsed is 0h:0m:0s
Action dev_map: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 20:13:00 2023
Action dev_map: Peak memory pool usage is 228 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Sat Feb 25 20:13:00 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {led} LOC=U10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {led} LOC=U10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mic_out} LOC=R16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_out} LOC=R16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mic_sck} LOC=P11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_sck} LOC=P11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mic_ws} LOC=P14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_ws} LOC=P14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {Key} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/FPGA/Project/I2S/device_map/top.pcf(line number: 7)] Object 'Key' is dangling, which has no connection. it will be ignored.
Executing : def_port {Key} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {clk50M} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {clk50M} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {mic_sd} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/FPGA/Project/I2S/device_map/top.pcf(line number: 9)] Object 'mic_sd' is dangling, which has no connection. it will be ignored.
Executing : def_port {mic_sd} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {rst_n} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rst_n} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check close.

Placement started.
Phase 1 Pre global placement started.
Mapping instance dac_pll_u/u_pll_e1/goppll to PLL_82_319.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
Wirelength after clock region global placement is 393.
1st GP placement takes 0.19 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_105.
Clock placement takes 0.02 sec.

Pre global placement takes 0.48 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst clk50M_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst led_obuf/opit_1 on IOL_151_114.
Placed fixed group with base inst mic_out_obuf/opit_1 on IOL_151_42.
Placed fixed group with base inst mic_sck_obuf/opit_1 on IOL_151_86.
Placed fixed group with base inst mic_ws_obuf/opit_1 on IOL_151_9.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOL_151_106.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_105.
Placed fixed instance dac_pll_u/u_pll_e1/goppll on PLL_82_319.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_20.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 994926.
	4 iterations finished.
	Final slack 997457.
Super clustering done.
Design Utilization : 1%.
2nd GP placement takes 0.09 sec.

Wirelength after global placement is 400.
Global placement takes 0.11 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 400.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 994926.
	4 iterations finished.
	Final slack 997457.
Super clustering done.
Design Utilization : 1%.
3rd GP placement takes 0.14 sec.

Wirelength after post global placement is 400.
Post global placement takes 0.14 sec.

Phase 4 Legalization started.
The average distance in LP is 2.925926.
Wirelength after legalization is 413.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 997217.
Replication placement takes 0.00 sec.

Wirelength after replication placement is 413.
Phase 5.2 DP placement started.
Legalized cost 997217.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 413.
Timing-driven detailed placement takes 0.00 sec.

Worst slack is 997217, TNS after placement is 0.
Placement done.
Total placement takes 0.75 sec.
Finished placement. (CPU time elapsed 0h:00m:00s)

Routing started.
Building routing graph takes 0.16 sec.
Worst slack is 997217, TNS before global route is 0.
Processing design graph takes 0.05 sec.
Total memory for routing:
	46.845749 M.
Total nets for routing : 69.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 4 nets, it takes 0.00 sec.
Global routing takes 0.00 sec.
Total 73 subnets.
    forward max bucket size 84 , backward 23.
        Unrouted nets 37 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.000000 sec.
    forward max bucket size 78 , backward 19.
        Unrouted nets 26 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 19.
        Unrouted nets 24 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 17.
        Unrouted nets 16 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 20.
        Unrouted nets 11 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 24.
        Unrouted nets 6 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 25.
        Unrouted nets 2 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 13.
        Unrouted nets 2 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 6.
        Unrouted nets 0 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
Detailed routing takes 8 iterations
Detailed routing takes 0.00 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.02 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used SRB routing arc is 566.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 0.25 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                  
| Use of APM               | 0        | 30            | 0                  
| Use of BKCL              | 2        | 6             | 34                 
| Use of CLMA              | 11       | 3274          | 1                  
|   FF                     | 16       | 19644         | 1                  
|   LUT                    | 30       | 13096         | 1                  
|   LUT-FF pairs           | 6        | 13096         | 1                  
| Use of CLMS              | 3        | 1110          | 1                  
|   FF                     | 12       | 6660          | 1                  
|   LUT                    | 12       | 4440          | 1                  
|   LUT-FF pairs           | 2        | 4440          | 1                  
|   Distributed RAM        | 0        | 4440          | 0                  
| Use of CRYSTAL           | 0        | 6             | 0                  
| Use of DLL               | 0        | 6             | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0        | 48            | 0                  
| Use of FLSIF             | 0        | 1             | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 0        | 2745          | 0                  
| Use of HMEMC             | 0        | 2             | 0                  
| Use of IO                | 6        | 240           | 3                  
|   IOBD                   | 5        | 120           | 5                  
|   IOBR                   | 0        | 6             | 0                  
|   IOBS                   | 1        | 114           | 1                  
| Use of IOCKDIV           | 0        | 12            | 0                  
| Use of IOCKDLY           | 0        | 24            | 0                  
| Use of IOCKGATE          | 0        | 12            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                  
| Use of IOL               | 6        | 240           | 3                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 6             | 17                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 6             | 0                  
| Use of SCANCHAIN         | 0        | 4             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 2        | 20            | 10                 
| Use of USCMMUX_TEST      | 0        | 20            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:00s)
Design 'top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:02s)
Action pnr: Real time elapsed is 0h:0m:7s
Action pnr: CPU time elapsed is 0h:0m:2s
Action pnr: Process CPU time elapsed is 0h:0m:2s
Current time: Sat Feb 25 20:13:06 2023
Action pnr: Peak memory pool usage is 631 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Sat Feb 25 20:13:06 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_sck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_ws' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'Key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mic_sd' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:5s
Action report_timing: CPU time elapsed is 0h:0m:1s
Action report_timing: Process CPU time elapsed is 0h:0m:1s
Current time: Sat Feb 25 20:13:10 2023
Action report_timing: Peak memory pool usage is 629 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Sat Feb 25 20:13:10 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.015625 sec.
Generating architecture configuration.
The bitstream file is "D:/FPGA/Project/I2S/generate_bitstream/top.sbit"
Generate programming file takes 0.234375 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:4s
Action gen_bit_stream: CPU time elapsed is 0h:0m:1s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:1s
Current time: Sat Feb 25 20:13:13 2023
Action gen_bit_stream: Peak memory pool usage is 333 MB
Process "Generate Bitstream" done.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Open UCE successfully.
Current device : PGL22G-6MBG324
Total time(hh:mm:ss) of open UCE: 00:00:02
Process exit normally.
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/keyfilter.v". 
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/i2s_top.v". 
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/top.v". 


Process "Compile" started.
Current time: Sat Feb 25 20:19:54 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Analyzing module i2s_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 1)] Analyzing module dac_out (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/keyfilter.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/keyfilter.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 1)] Analyzing module key_filter (library work)
W: Verilog-2015: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 13)] Key_R_Flag is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/keyfilter.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0002: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Analyzing module dac_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v successfully.
I: Module "top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.244s wall, 0.000s user + 0.031s system = 0.031s CPU (2.5%)

Start rtl-elaborate.
I: Verilog-0003: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Elaborating module top
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 19)] Elaborating instance dac_pll_u
I: Verilog-0003: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Elaborating module dac_pll
I: Verilog-0004: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 241)] Elaborating instance u_pll_e1
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 118)] Net clkfb in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 121)] Net pfden in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 122)] Net clkout0_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 123)] Net clkout0_2pad_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 124)] Net clkout1_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 125)] Net clkout2_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 126)] Net clkout3_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 127)] Net clkout4_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 128)] Net clkout5_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 129)] Net dyn_idiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 130)] Net dyn_odiv0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 131)] Net dyn_odiv1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 132)] Net dyn_odiv2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 133)] Net dyn_odiv3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 134)] Net dyn_odiv4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 135)] Net dyn_fdiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 136)] Net dyn_duty0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 137)] Net dyn_duty1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 138)] Net dyn_duty2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 139)] Net dyn_duty3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 140)] Net dyn_duty4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 26)] Elaborating instance i2s_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Elaborating module i2s_top
I: Module instance {top.i2s_u} parameter value:
    div_clk = 32'b00000000000000000000000000011100
    div_ws = 32'b00000000000000000000011100000000
I: Verilog-0004: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 15)] Elaborating instance key_filter_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 1)] Elaborating module key_filter
W: Verilog-2036: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 15)] Net Clk connected to input port of module instance top.i2s_u.key_filter_u has no driver, tie it to 0
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 40)] Elaborating instance dac_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 1)] Elaborating module dac_out
I: Module instance {top.dac_u} parameter value:
    COUNT_MAX = 12'b111111111111
W: Verilog-2036: [D:/FPGA/Project/I2S/source/top.v(line number: 40)] Net dac_data connected to input port of module instance top.dac_u has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.009s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.008s wall, 0.016s user + 0.000s system = 0.016s CPU (185.2%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2014: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 4)] Feedback mux created for signal 'ldata'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 5)] Feedback mux created for signal 'rdata'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 9)] Feedback mux created for signal 'led'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.059s wall, 0.000s user + 0.016s system = 0.016s CPU (26.5%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.010s wall, 0.016s user + 0.000s system = 0.016s CPU (164.0%)

Start FSM inference.
I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N17 nedge_key pedge_key 
S0(00)-->S0(00): x0x
S0(00)-->S1(01): x1x
S1(01)-->S1(01): 1xx
S1(01)-->S2(10): 0xx
S2(10)-->S2(10): xx0
S2(10)-->S3(11): xx1
S3(11)-->S0(00): 0xx
S3(11)-->S2(10): 11x
S3(11)-->S3(11): 10x

Executing : FSM inference successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.012s wall, 0.016s user + 0.000s system = 0.016s CPU (132.0%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 20:19:56 2023
Action compile: Peak memory pool usage is 139 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Sat Feb 25 20:19:57 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check end.
C: SDC-2025: Clock source 'n:clk50M' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk50M
Executing : get_ports clk50M successfully.
Executing : create_clock -name top|clk50M [get_ports clk50M] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top|clk50M [get_ports clk50M] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk50M
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk50M successfully.
C: SDC-2025: Clock source 'n:dac_pll_u/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins dac_pll_u/u_pll_e1:CLKOUT0
Executing : get_pins dac_pll_u/u_pll_e1:CLKOUT0 successfully.
Executing : create_clock -name dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 [get_pins dac_pll_u/u_pll_e1:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 [get_pins dac_pll_u/u_pll_e1:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group dac_pll|dac_pll_u/u_pll_e1/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 successfully.
Start pre-mapping.
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: [D:/FPGA/Project/I2S/source/keyfilter.v(line number:34)] The user initial state for regs on FSM state_fsm[1:0] is 00 and be encoded 0001.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  i2s_u/key_filter_u/state[1] i2s_u/key_filter_u/state[0]
I: to  i2s_u/key_filter_u/state_3 i2s_u/key_filter_u/state_2 i2s_u/key_filter_u/state_1 i2s_u/key_filter_u/state_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Constant propagation done on i2s_u/key_filter_u/N132 (bmsREDOR).
Executing : pre-mapping successfully. Time elapsed: 0.020s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
W: Public-4008: Instance 'i2s_u/State' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/rdata[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/shift_reg_l[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/shift_reg_r[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/Key_R_Flag that is stuck at constant 0.
I: Constant propagation done on i2s_u/key_filter_u/Key_R_Flag (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/cnt[19:0] at 19 that is stuck at constant 0.
I: Constant propagation done on i2s_u/key_filter_u/cnt[19:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFRSE inst i2s_u/key_filter_u/r_Key[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst i2s_u/key_filter_u/r_Key[1:0] at 1 that is stuck at constant 0.
I: Constant propagation done on i2s_u/key_filter_u/r_Key[1:0] (bmsWIDEDFFRSE).
W: Removed bmsWIDEDFFRSE inst i2s_u/key_filter_u/sync_Key[1:0] at 0 that is stuck at constant 0.
I: Constant propagation done on i2s_u/key_filter_u/sync_Key[1:0] (bmsWIDEDFFRSE).
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/state_0 that is stuck at constant 1.
I: Constant propagation done on i2s_u/key_filter_u/state_0 (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/state_1 that is stuck at constant 0.
I: Constant propagation done on i2s_u/key_filter_u/state_1 (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/state_2 that is stuck at constant 0.
I: Constant propagation done on i2s_u/key_filter_u/state_2 (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst i2s_u/key_filter_u/state_3 that is stuck at constant 0.
I: Constant propagation done on i2s_u/key_filter_u/state_3 (bmsWIDEDFFCPE).
I: Constant propagation done on i2s_u/N385 (bmsREDAND).
W: Removed bmsWIDEDFFRSE inst i2s_u/led that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/sck_cnt[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/ws_cnt[21:0] at 11 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.016s wall, 0.016s user + 0.000s system = 0.016s CPU (96.3%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.016s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'i2s_u/ws_cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.020s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF_C                    28 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      3 uses
GTP_LUT2                      1 use
GTP_LUT4                      5 uses
GTP_LUT5                      6 uses
GTP_LUT5CARRY                21 uses
GTP_PLL_E1                    1 use

I/O ports: 6
GTP_INBUF                   2 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 36 of 17536 (0.21%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 36
Total Registers: 28 of 26304 (0.11%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 6 of 240 (2.50%)


Overview of Control Sets:

Number of unique control sets : 2

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 1        | 0                 1
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 16
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                28
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_sck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_ws' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'Key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mic_sd' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:3s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 20:19:59 2023
Action synthesize: Peak memory pool usage is 231 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Sat Feb 25 20:19:59 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Flattening design 'top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk50M in design, driver pin O(instance clk50M_ibuf) -> load pin CLK(instance i2s_u/sck_cnt[0]).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net clk200M in design, driver pin CLKOUT0(instance dac_pll_u/u_pll_e1) -> load pin CLK(instance dac_u/count[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: dac_u/N6_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: i2s_u/N31_1_1/gateop, insts:10.
Device mapping done.
Total device mapping takes 0.00 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                  
| IOCKDLY               | 0        | 24            | 0                  
| FF                    | 28       | 26304         | 1                  
| LUT                   | 36       | 17536         | 1                  
| Distributed RAM       | 0        | 4440          | 0                  
| DLL                   | 0        | 6             | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0        | 48            | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 6        | 240           | 3                  
| IOCKDIV               | 0        | 12            | 0                  
| IOCKGATE              | 0        | 12            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 6             | 17                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 4             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 20            | 10                 
| HMEMC                 | 0        | 2             | 0                  
| OSC                   | 0        | 1             | 0                  
| ADC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 6             | 0                  
| FLSIF                 | 0        | 1             | 0                  
| RESCAL                | 0        | 6             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/FPGA/Project/I2S/device_map/top.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:3s
Action dev_map: CPU time elapsed is 0h:0m:0s
Action dev_map: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 20:20:01 2023
Action dev_map: Peak memory pool usage is 227 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Sat Feb 25 20:20:01 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {led} LOC=U10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {led} LOC=U10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mic_out} LOC=R16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_out} LOC=R16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mic_sck} LOC=P11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_sck} LOC=P11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mic_ws} LOC=P14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_ws} LOC=P14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {Key} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/FPGA/Project/I2S/device_map/top.pcf(line number: 7)] Object 'Key' is dangling, which has no connection. it will be ignored.
Executing : def_port {Key} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {clk50M} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {clk50M} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {mic_sd} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/FPGA/Project/I2S/device_map/top.pcf(line number: 9)] Object 'mic_sd' is dangling, which has no connection. it will be ignored.
Executing : def_port {mic_sd} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {rst_n} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rst_n} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check close.

Placement started.
Phase 1 Pre global placement started.
Mapping instance dac_pll_u/u_pll_e1/goppll to PLL_82_319.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
Wirelength after clock region global placement is 393.
1st GP placement takes 0.17 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_105.
Clock placement takes 0.02 sec.

Pre global placement takes 0.58 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst clk50M_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst led_obuf/opit_1 on IOL_151_114.
Placed fixed group with base inst mic_out_obuf/opit_1 on IOL_151_42.
Placed fixed group with base inst mic_sck_obuf/opit_1 on IOL_151_86.
Placed fixed group with base inst mic_ws_obuf/opit_1 on IOL_151_9.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOL_151_106.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_105.
Placed fixed instance dac_pll_u/u_pll_e1/goppll on PLL_82_319.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_20.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 994926.
	4 iterations finished.
	Final slack 997457.
Super clustering done.
Design Utilization : 1%.
2nd GP placement takes 0.14 sec.

Wirelength after global placement is 400.
Global placement takes 0.14 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 400.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 994926.
	4 iterations finished.
	Final slack 997457.
Super clustering done.
Design Utilization : 1%.
3rd GP placement takes 0.14 sec.

Wirelength after post global placement is 400.
Post global placement takes 0.14 sec.

Phase 4 Legalization started.
The average distance in LP is 2.925926.
Wirelength after legalization is 413.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 997217.
Replication placement takes 0.00 sec.

Wirelength after replication placement is 413.
Phase 5.2 DP placement started.
Legalized cost 997217.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 413.
Timing-driven detailed placement takes 0.00 sec.

Worst slack is 997217, TNS after placement is 0.
Placement done.
Total placement takes 0.89 sec.
Finished placement. (CPU time elapsed 0h:00m:00s)

Routing started.
Building routing graph takes 0.14 sec.
Worst slack is 997217, TNS before global route is 0.
Processing design graph takes 0.03 sec.
Total memory for routing:
	46.845749 M.
Total nets for routing : 69.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 4 nets, it takes 0.00 sec.
Global routing takes 0.00 sec.
Total 73 subnets.
    forward max bucket size 84 , backward 23.
        Unrouted nets 37 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.000000 sec.
    forward max bucket size 78 , backward 19.
        Unrouted nets 26 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 19.
        Unrouted nets 24 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 17.
        Unrouted nets 16 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 20.
        Unrouted nets 11 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 24.
        Unrouted nets 6 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 25.
        Unrouted nets 2 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 13.
        Unrouted nets 2 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 6.
        Unrouted nets 0 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
Detailed routing takes 8 iterations
Detailed routing takes 0.00 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.02 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.02 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used SRB routing arc is 566.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 0.22 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                  
| Use of APM               | 0        | 30            | 0                  
| Use of BKCL              | 2        | 6             | 34                 
| Use of CLMA              | 11       | 3274          | 1                  
|   FF                     | 16       | 19644         | 1                  
|   LUT                    | 30       | 13096         | 1                  
|   LUT-FF pairs           | 6        | 13096         | 1                  
| Use of CLMS              | 3        | 1110          | 1                  
|   FF                     | 12       | 6660          | 1                  
|   LUT                    | 12       | 4440          | 1                  
|   LUT-FF pairs           | 2        | 4440          | 1                  
|   Distributed RAM        | 0        | 4440          | 0                  
| Use of CRYSTAL           | 0        | 6             | 0                  
| Use of DLL               | 0        | 6             | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0        | 48            | 0                  
| Use of FLSIF             | 0        | 1             | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 0        | 2745          | 0                  
| Use of HMEMC             | 0        | 2             | 0                  
| Use of IO                | 6        | 240           | 3                  
|   IOBD                   | 5        | 120           | 5                  
|   IOBR                   | 0        | 6             | 0                  
|   IOBS                   | 1        | 114           | 1                  
| Use of IOCKDIV           | 0        | 12            | 0                  
| Use of IOCKDLY           | 0        | 24            | 0                  
| Use of IOCKGATE          | 0        | 12            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                  
| Use of IOL               | 6        | 240           | 3                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 6             | 17                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 6             | 0                  
| Use of SCANCHAIN         | 0        | 4             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 2        | 20            | 10                 
| Use of USCMMUX_TEST      | 0        | 20            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:00s)
Design 'top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:02s)
Action pnr: Real time elapsed is 0h:0m:6s
Action pnr: CPU time elapsed is 0h:0m:2s
Action pnr: Process CPU time elapsed is 0h:0m:2s
Current time: Sat Feb 25 20:20:07 2023
Action pnr: Peak memory pool usage is 631 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Sat Feb 25 20:20:07 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_sck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_ws' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'Key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mic_sd' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:5s
Action report_timing: CPU time elapsed is 0h:0m:1s
Action report_timing: Process CPU time elapsed is 0h:0m:1s
Current time: Sat Feb 25 20:20:11 2023
Action report_timing: Peak memory pool usage is 629 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Sat Feb 25 20:20:11 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.000000 sec.
Generating architecture configuration.
The bitstream file is "D:/FPGA/Project/I2S/generate_bitstream/top.sbit"
Generate programming file takes 0.343750 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:4s
Action gen_bit_stream: CPU time elapsed is 0h:0m:1s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:1s
Current time: Sat Feb 25 20:20:14 2023
Action gen_bit_stream: Peak memory pool usage is 333 MB
Process "Generate Bitstream" done.
Process exit normally.
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/i2s_top.v". 


Process "Compile" started.
Current time: Sat Feb 25 20:21:40 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Analyzing module i2s_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 1)] Analyzing module dac_out (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/keyfilter.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/keyfilter.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 1)] Analyzing module key_filter (library work)
W: Verilog-2015: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 13)] Key_R_Flag is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/keyfilter.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0002: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Analyzing module dac_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v successfully.
I: Module "top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.319s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Elaborating module top
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 19)] Elaborating instance dac_pll_u
I: Verilog-0003: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Elaborating module dac_pll
I: Verilog-0004: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 241)] Elaborating instance u_pll_e1
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 118)] Net clkfb in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 121)] Net pfden in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 122)] Net clkout0_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 123)] Net clkout0_2pad_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 124)] Net clkout1_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 125)] Net clkout2_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 126)] Net clkout3_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 127)] Net clkout4_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 128)] Net clkout5_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 129)] Net dyn_idiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 130)] Net dyn_odiv0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 131)] Net dyn_odiv1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 132)] Net dyn_odiv2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 133)] Net dyn_odiv3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 134)] Net dyn_odiv4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 135)] Net dyn_fdiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 136)] Net dyn_duty0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 137)] Net dyn_duty1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 138)] Net dyn_duty2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 139)] Net dyn_duty3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 140)] Net dyn_duty4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 26)] Elaborating instance i2s_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Elaborating module i2s_top
I: Module instance {top.i2s_u} parameter value:
    div_clk = 32'b00000000000000000000000000011100
    div_ws = 32'b00000000000000000000011100000000
I: Verilog-0004: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 15)] Elaborating instance key_filter_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 1)] Elaborating module key_filter
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 40)] Elaborating instance dac_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 1)] Elaborating module dac_out
I: Module instance {top.dac_u} parameter value:
    COUNT_MAX = 12'b111111111111
W: Verilog-2036: [D:/FPGA/Project/I2S/source/top.v(line number: 40)] Net dac_data connected to input port of module instance top.dac_u has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.010s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.008s wall, 0.016s user + 0.000s system = 0.016s CPU (187.9%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2014: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 4)] Feedback mux created for signal 'ldata'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 5)] Feedback mux created for signal 'rdata'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 9)] Feedback mux created for signal 'led'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.059s wall, 0.016s user + 0.016s system = 0.031s CPU (53.2%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.010s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N17 nedge_key pedge_key 
S0(00)-->S0(00): x0x
S0(00)-->S1(01): x1x
S1(01)-->S1(01): 1xx
S1(01)-->S2(10): 0xx
S2(10)-->S2(10): xx0
S2(10)-->S3(11): xx1
S3(11)-->S0(00): 0xx
S3(11)-->S2(10): 11x
S3(11)-->S3(11): 10x

Executing : FSM inference successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.011s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 20:21:42 2023
Action compile: Peak memory pool usage is 140 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Sat Feb 25 20:21:42 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check end.
C: SDC-2025: Clock source 'n:clk50M' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk50M
Executing : get_ports clk50M successfully.
Executing : create_clock -name top|clk50M [get_ports clk50M] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top|clk50M [get_ports clk50M] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk50M
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk50M successfully.
C: SDC-2025: Clock source 'n:dac_pll_u/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins dac_pll_u/u_pll_e1:CLKOUT0
Executing : get_pins dac_pll_u/u_pll_e1:CLKOUT0 successfully.
Executing : create_clock -name dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 [get_pins dac_pll_u/u_pll_e1:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 [get_pins dac_pll_u/u_pll_e1:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group dac_pll|dac_pll_u/u_pll_e1/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 successfully.
Start pre-mapping.
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: [D:/FPGA/Project/I2S/source/keyfilter.v(line number:34)] The user initial state for regs on FSM state_fsm[1:0] is 00 and be encoded 0001.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  i2s_u/key_filter_u/state[1] i2s_u/key_filter_u/state[0]
I: to  i2s_u/key_filter_u/state_3 i2s_u/key_filter_u/state_2 i2s_u/key_filter_u/state_1 i2s_u/key_filter_u/state_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Constant propagation done on i2s_u/key_filter_u/N132 (bmsREDOR).
Executing : pre-mapping successfully. Time elapsed: 0.020s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
W: Public-4008: Instance 'i2s_u/State' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/rdata[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/shift_reg_l[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/shift_reg_r[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
I: Constant propagation done on out_xor_8 (bmsREDXOR).
W: Removed bmsWIDEDFFCPE inst i2s_u/sck_cnt[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/ws_cnt[21:0] at 11 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.025s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.027s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'i2s_u/ws_cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.042s wall, 0.016s user + 0.000s system = 0.016s CPU (36.8%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.007s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF                       4 uses
GTP_DFF_C                    32 uses
GTP_DFF_CE                   20 uses
GTP_DFF_E                     1 use
GTP_DFF_P                     1 use
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      4 uses
GTP_LUT2                      4 uses
GTP_LUT3                      1 use
GTP_LUT4                      7 uses
GTP_LUT5                     14 uses
GTP_LUT5CARRY                40 uses
GTP_LUT5M                     1 use
GTP_PLL_E1                    1 use

I/O ports: 7
GTP_INBUF                   3 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 71 of 17536 (0.40%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 71
Total Registers: 58 of 26304 (0.22%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 7 of 240 (2.92%)


Overview of Control Sets:

Number of unique control sets : 5

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 1                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 1        | 1                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 1        | 0                 1
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 2        | 0                 2
--------------------------------------------------------------
  The maximum fanout: 21
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 4
  NO              NO                YES                33
  NO              YES               NO                 0
  YES             NO                NO                 1
  YES             NO                YES                20
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_sck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_ws' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'Key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mic_sd' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 20:21:45 2023
Action synthesize: Peak memory pool usage is 231 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Sat Feb 25 20:21:45 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Flattening design 'top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk50M in design, driver pin O(instance clk50M_ibuf) -> load pin CLK(instance i2s_u/key_filter_u/Key_R_Flag).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net clk200M in design, driver pin CLKOUT0(instance dac_pll_u/u_pll_e1) -> load pin CLK(instance dac_u/count[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: dac_u/N6_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: i2s_u/N31_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: i2s_u/key_filter_u/N34_1_1/gateop, insts:19.
Device mapping done.
Total device mapping takes 0.00 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                  
| IOCKDLY               | 0        | 24            | 0                  
| FF                    | 58       | 26304         | 1                  
| LUT                   | 71       | 17536         | 1                  
| Distributed RAM       | 0        | 4440          | 0                  
| DLL                   | 0        | 6             | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0        | 48            | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 7        | 240           | 3                  
| IOCKDIV               | 0        | 12            | 0                  
| IOCKGATE              | 0        | 12            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 6             | 17                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 4             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 20            | 10                 
| HMEMC                 | 0        | 2             | 0                  
| OSC                   | 0        | 1             | 0                  
| ADC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 6             | 0                  
| FLSIF                 | 0        | 1             | 0                  
| RESCAL                | 0        | 6             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/FPGA/Project/I2S/device_map/top.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:3s
Action dev_map: CPU time elapsed is 0h:0m:0s
Action dev_map: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 20:21:47 2023
Action dev_map: Peak memory pool usage is 228 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Sat Feb 25 20:21:47 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {led} LOC=U10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {led} LOC=U10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mic_out} LOC=R16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_out} LOC=R16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mic_sck} LOC=P11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_sck} LOC=P11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mic_ws} LOC=P14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_ws} LOC=P14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {Key} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {Key} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {clk50M} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {clk50M} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {mic_sd} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/FPGA/Project/I2S/device_map/top.pcf(line number: 9)] Object 'mic_sd' is dangling, which has no connection. it will be ignored.
Executing : def_port {mic_sd} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {rst_n} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rst_n} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check close.

Placement started.
Phase 1 Pre global placement started.
Mapping instance dac_pll_u/u_pll_e1/goppll to PLL_82_319.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
Wirelength after clock region global placement is 508.
1st GP placement takes 0.25 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_105.
Clock placement takes 0.02 sec.

Pre global placement takes 0.55 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst Key_ibuf/opit_1 on IOL_151_105.
Placed fixed group with base inst clk50M_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst led_obuf/opit_1 on IOL_151_114.
Placed fixed group with base inst mic_out_obuf/opit_1 on IOL_151_42.
Placed fixed group with base inst mic_sck_obuf/opit_1 on IOL_151_86.
Placed fixed group with base inst mic_ws_obuf/opit_1 on IOL_151_9.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOL_151_106.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_105.
Placed fixed instance dac_pll_u/u_pll_e1/goppll on PLL_82_319.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_20.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 987176.
	5 iterations finished.
	Final slack 994718.
Super clustering done.
Design Utilization : 1%.
2nd GP placement takes 0.19 sec.

Wirelength after global placement is 515.
Global placement takes 0.20 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 515.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 987176.
	5 iterations finished.
	Final slack 994718.
Super clustering done.
Design Utilization : 1%.
3rd GP placement takes 0.28 sec.

Wirelength after post global placement is 515.
Post global placement takes 0.28 sec.

Phase 4 Legalization started.
The average distance in LP is 2.736842.
Wirelength after legalization is 691.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 994163.
Replication placement takes 0.00 sec.

Wirelength after replication placement is 691.
Phase 5.2 DP placement started.
Legalized cost 994163.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.02 sec.

Wirelength after detailed placement is 691.
Timing-driven detailed placement takes 0.02 sec.

Worst slack is 994163, TNS after placement is 0.
Placement done.
Total placement takes 1.08 sec.
Finished placement. (CPU time elapsed 0h:00m:01s)

Routing started.
Building routing graph takes 0.17 sec.
Worst slack is 994163, TNS before global route is 0.
Processing design graph takes 0.03 sec.
Total memory for routing:
	46.874527 M.
Total nets for routing : 125.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 5 nets, it takes 0.00 sec.
Global routing takes 0.00 sec.
Total 130 subnets.
    forward max bucket size 84 , backward 12.
        Unrouted nets 75 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.000000 sec.
    forward max bucket size 78 , backward 19.
        Unrouted nets 55 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 20.
        Unrouted nets 55 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 29.
        Unrouted nets 36 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 23.
        Unrouted nets 24 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 21.
        Unrouted nets 17 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 23 , backward 41.
        Unrouted nets 11 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 19.
        Unrouted nets 10 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 27.
        Unrouted nets 9 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 21.
        Unrouted nets 6 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 52.
        Unrouted nets 0 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
Detailed routing takes 10 iterations
Detailed routing takes 0.00 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.03 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used SRB routing arc is 972.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 0.31 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                  
| Use of APM               | 0        | 30            | 0                  
| Use of BKCL              | 2        | 6             | 34                 
| Use of CLMA              | 20       | 3274          | 1                  
|   FF                     | 52       | 19644         | 1                  
|   LUT                    | 64       | 13096         | 1                  
|   LUT-FF pairs           | 10       | 13096         | 1                  
| Use of CLMS              | 3        | 1110          | 1                  
|   FF                     | 6        | 6660          | 1                  
|   LUT                    | 12       | 4440          | 1                  
|   LUT-FF pairs           | 6        | 4440          | 1                  
|   Distributed RAM        | 0        | 4440          | 0                  
| Use of CRYSTAL           | 0        | 6             | 0                  
| Use of DLL               | 0        | 6             | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0        | 48            | 0                  
| Use of FLSIF             | 0        | 1             | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 0        | 2745          | 0                  
| Use of HMEMC             | 0        | 2             | 0                  
| Use of IO                | 7        | 240           | 3                  
|   IOBD                   | 5        | 120           | 5                  
|   IOBR                   | 0        | 6             | 0                  
|   IOBS                   | 2        | 114           | 2                  
| Use of IOCKDIV           | 0        | 12            | 0                  
| Use of IOCKDLY           | 0        | 24            | 0                  
| Use of IOCKGATE          | 0        | 12            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                  
| Use of IOL               | 7        | 240           | 3                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 6             | 17                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 6             | 0                  
| Use of SCANCHAIN         | 0        | 4             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 2        | 20            | 10                 
| Use of USCMMUX_TEST      | 0        | 20            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:00s)
Design 'top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:02s)
Action pnr: Real time elapsed is 0h:0m:7s
Action pnr: CPU time elapsed is 0h:0m:2s
Action pnr: Process CPU time elapsed is 0h:0m:2s
Current time: Sat Feb 25 20:21:53 2023
Action pnr: Peak memory pool usage is 631 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Sat Feb 25 20:21:54 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_sck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_ws' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'Key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mic_sd' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:4s
Action report_timing: CPU time elapsed is 0h:0m:1s
Action report_timing: Process CPU time elapsed is 0h:0m:1s
Current time: Sat Feb 25 20:21:57 2023
Action report_timing: Peak memory pool usage is 630 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Sat Feb 25 20:21:57 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.031250 sec.
Generating architecture configuration.
The bitstream file is "D:/FPGA/Project/I2S/generate_bitstream/top.sbit"
Generate programming file takes 0.359375 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:4s
Action gen_bit_stream: CPU time elapsed is 0h:0m:1s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:1s
Current time: Sat Feb 25 20:22:00 2023
Action gen_bit_stream: Peak memory pool usage is 334 MB
Process "Generate Bitstream" done.
Process exit normally.
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/i2s_top.v". 


Process "Compile" started.
Current time: Sat Feb 25 20:26:19 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Analyzing module i2s_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 1)] Analyzing module dac_out (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/keyfilter.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/keyfilter.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 1)] Analyzing module key_filter (library work)
W: Verilog-2015: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 13)] Key_R_Flag is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/keyfilter.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0002: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Analyzing module dac_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v successfully.
I: Module "top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.216s wall, 0.000s user + 0.016s system = 0.016s CPU (1.3%)

Start rtl-elaborate.
I: Verilog-0003: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Elaborating module top
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 19)] Elaborating instance dac_pll_u
I: Verilog-0003: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Elaborating module dac_pll
I: Verilog-0004: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 241)] Elaborating instance u_pll_e1
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 118)] Net clkfb in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 121)] Net pfden in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 122)] Net clkout0_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 123)] Net clkout0_2pad_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 124)] Net clkout1_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 125)] Net clkout2_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 126)] Net clkout3_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 127)] Net clkout4_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 128)] Net clkout5_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 129)] Net dyn_idiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 130)] Net dyn_odiv0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 131)] Net dyn_odiv1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 132)] Net dyn_odiv2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 133)] Net dyn_odiv3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 134)] Net dyn_odiv4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 135)] Net dyn_fdiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 136)] Net dyn_duty0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 137)] Net dyn_duty1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 138)] Net dyn_duty2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 139)] Net dyn_duty3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 140)] Net dyn_duty4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 26)] Elaborating instance i2s_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Elaborating module i2s_top
I: Module instance {top.i2s_u} parameter value:
    div_clk = 32'b00000000000000000000000000011100
    div_ws = 32'b00000000000000000000011100000000
I: Verilog-0004: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 15)] Elaborating instance key_filter_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 1)] Elaborating module key_filter
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 40)] Elaborating instance dac_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 1)] Elaborating module dac_out
I: Module instance {top.dac_u} parameter value:
    COUNT_MAX = 12'b111111111111
W: Verilog-2036: [D:/FPGA/Project/I2S/source/top.v(line number: 40)] Net dac_data connected to input port of module instance top.dac_u has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.009s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2014: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 4)] Feedback mux created for signal 'ldata'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 5)] Feedback mux created for signal 'rdata'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 9)] Feedback mux created for signal 'led'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.053s wall, 0.062s user + 0.000s system = 0.062s CPU (117.5%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.010s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N17 nedge_key pedge_key 
S0(00)-->S0(00): x0x
S0(00)-->S1(01): x1x
S1(01)-->S1(01): 1xx
S1(01)-->S2(10): 0xx
S2(10)-->S2(10): xx0
S2(10)-->S3(11): xx1
S3(11)-->S0(00): 0xx
S3(11)-->S2(10): 11x
S3(11)-->S3(11): 10x

Executing : FSM inference successfully. Time elapsed: 0.008s wall, 0.016s user + 0.000s system = 0.016s CPU (203.6%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.011s wall, 0.016s user + 0.000s system = 0.016s CPU (148.7%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 20:26:21 2023
Action compile: Peak memory pool usage is 139 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Sat Feb 25 20:26:21 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check end.
C: SDC-2025: Clock source 'n:clk50M' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk50M
Executing : get_ports clk50M successfully.
Executing : create_clock -name top|clk50M [get_ports clk50M] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top|clk50M [get_ports clk50M] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk50M
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk50M successfully.
C: SDC-2025: Clock source 'n:dac_pll_u/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins dac_pll_u/u_pll_e1:CLKOUT0
Executing : get_pins dac_pll_u/u_pll_e1:CLKOUT0 successfully.
Executing : create_clock -name dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 [get_pins dac_pll_u/u_pll_e1:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 [get_pins dac_pll_u/u_pll_e1:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group dac_pll|dac_pll_u/u_pll_e1/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 successfully.
Start pre-mapping.
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: [D:/FPGA/Project/I2S/source/keyfilter.v(line number:34)] The user initial state for regs on FSM state_fsm[1:0] is 00 and be encoded 0001.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  i2s_u/key_filter_u/state[1] i2s_u/key_filter_u/state[0]
I: to  i2s_u/key_filter_u/state_3 i2s_u/key_filter_u/state_2 i2s_u/key_filter_u/state_1 i2s_u/key_filter_u/state_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Constant propagation done on i2s_u/key_filter_u/N132 (bmsREDOR).
Executing : pre-mapping successfully. Time elapsed: 0.017s wall, 0.016s user + 0.000s system = 0.016s CPU (92.0%)

Start mod-gen.
W: Public-4008: Instance 'i2s_u/ldata[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/rdata[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/shift_reg_l[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/shift_reg_r[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
I: Constant propagation done on out_xor_8 (bmsREDXOR).
W: Removed bmsWIDEDFFCPE inst i2s_u/sck_cnt[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/ws_cnt[21:0] at 11 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.022s wall, 0.016s user + 0.000s system = 0.016s CPU (72.2%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.025s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'i2s_u/ws_cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.040s wall, 0.016s user + 0.016s system = 0.031s CPU (77.3%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF                       4 uses
GTP_DFF_C                    32 uses
GTP_DFF_CE                   20 uses
GTP_DFF_E                     1 use
GTP_DFF_P                     1 use
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      4 uses
GTP_LUT2                      4 uses
GTP_LUT3                      1 use
GTP_LUT4                      7 uses
GTP_LUT5                     14 uses
GTP_LUT5CARRY                40 uses
GTP_LUT5M                     1 use
GTP_PLL_E1                    1 use

I/O ports: 7
GTP_INBUF                   3 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 71 of 17536 (0.40%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 71
Total Registers: 58 of 26304 (0.22%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 7 of 240 (2.92%)


Overview of Control Sets:

Number of unique control sets : 5

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 1                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 1        | 1                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 1        | 0                 1
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 2        | 0                 2
--------------------------------------------------------------
  The maximum fanout: 21
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 4
  NO              NO                YES                33
  NO              YES               NO                 0
  YES             NO                NO                 1
  YES             NO                YES                20
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_sck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_ws' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'Key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mic_sd' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:3s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 20:26:23 2023
Action synthesize: Peak memory pool usage is 231 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Sat Feb 25 20:26:24 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Flattening design 'top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk50M in design, driver pin O(instance clk50M_ibuf) -> load pin CLK(instance i2s_u/key_filter_u/Key_R_Flag).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net clk200M in design, driver pin CLKOUT0(instance dac_pll_u/u_pll_e1) -> load pin CLK(instance dac_u/count[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: dac_u/N6_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: i2s_u/N31_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: i2s_u/key_filter_u/N34_1_1/gateop, insts:19.
Device mapping done.
Total device mapping takes 0.00 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                  
| IOCKDLY               | 0        | 24            | 0                  
| FF                    | 58       | 26304         | 1                  
| LUT                   | 71       | 17536         | 1                  
| Distributed RAM       | 0        | 4440          | 0                  
| DLL                   | 0        | 6             | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0        | 48            | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 7        | 240           | 3                  
| IOCKDIV               | 0        | 12            | 0                  
| IOCKGATE              | 0        | 12            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 6             | 17                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 4             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 20            | 10                 
| HMEMC                 | 0        | 2             | 0                  
| OSC                   | 0        | 1             | 0                  
| ADC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 6             | 0                  
| FLSIF                 | 0        | 1             | 0                  
| RESCAL                | 0        | 6             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/FPGA/Project/I2S/device_map/top.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:3s
Action dev_map: CPU time elapsed is 0h:0m:0s
Action dev_map: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 20:26:26 2023
Action dev_map: Peak memory pool usage is 228 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Sat Feb 25 20:26:26 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {led} LOC=U10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {led} LOC=U10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mic_out} LOC=R16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_out} LOC=R16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mic_sck} LOC=P11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_sck} LOC=P11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mic_ws} LOC=P14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_ws} LOC=P14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {Key} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {Key} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {clk50M} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {clk50M} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {mic_sd} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/FPGA/Project/I2S/device_map/top.pcf(line number: 9)] Object 'mic_sd' is dangling, which has no connection. it will be ignored.
Executing : def_port {mic_sd} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {rst_n} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rst_n} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check close.

Placement started.
Phase 1 Pre global placement started.
Mapping instance dac_pll_u/u_pll_e1/goppll to PLL_82_319.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
Wirelength after clock region global placement is 508.
1st GP placement takes 0.17 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_105.
Clock placement takes 0.03 sec.

Pre global placement takes 0.44 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst Key_ibuf/opit_1 on IOL_151_105.
Placed fixed group with base inst clk50M_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst led_obuf/opit_1 on IOL_151_114.
Placed fixed group with base inst mic_out_obuf/opit_1 on IOL_151_42.
Placed fixed group with base inst mic_sck_obuf/opit_1 on IOL_151_86.
Placed fixed group with base inst mic_ws_obuf/opit_1 on IOL_151_9.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOL_151_106.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_105.
Placed fixed instance dac_pll_u/u_pll_e1/goppll on PLL_82_319.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_20.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 987176.
	5 iterations finished.
	Final slack 994718.
Super clustering done.
Design Utilization : 1%.
2nd GP placement takes 0.16 sec.

Wirelength after global placement is 515.
Global placement takes 0.16 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 515.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 987176.
	5 iterations finished.
	Final slack 994718.
Super clustering done.
Design Utilization : 1%.
3rd GP placement takes 0.20 sec.

Wirelength after post global placement is 515.
Post global placement takes 0.20 sec.

Phase 4 Legalization started.
The average distance in LP is 2.736842.
Wirelength after legalization is 691.
Legalization takes 0.02 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 994163.
Replication placement takes 0.02 sec.

Wirelength after replication placement is 691.
Phase 5.2 DP placement started.
Legalized cost 994163.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 691.
Timing-driven detailed placement takes 0.02 sec.

Worst slack is 994163, TNS after placement is 0.
Placement done.
Total placement takes 0.84 sec.
Finished placement. (CPU time elapsed 0h:00m:00s)

Routing started.
Building routing graph takes 0.12 sec.
Worst slack is 994163, TNS before global route is 0.
Processing design graph takes 0.00 sec.
Total memory for routing:
	46.874527 M.
Total nets for routing : 125.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 5 nets, it takes 0.00 sec.
Global routing takes 0.00 sec.
Total 130 subnets.
    forward max bucket size 84 , backward 12.
        Unrouted nets 75 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.000000 sec.
    forward max bucket size 78 , backward 19.
        Unrouted nets 55 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 20.
        Unrouted nets 55 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 29.
        Unrouted nets 36 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 23.
        Unrouted nets 24 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 21.
        Unrouted nets 17 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 23 , backward 41.
        Unrouted nets 11 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 19.
        Unrouted nets 10 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 27.
        Unrouted nets 9 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 21.
        Unrouted nets 6 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 52.
        Unrouted nets 0 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
Detailed routing takes 10 iterations
Detailed routing takes 0.00 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.00 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used SRB routing arc is 972.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 0.12 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                  
| Use of APM               | 0        | 30            | 0                  
| Use of BKCL              | 2        | 6             | 34                 
| Use of CLMA              | 20       | 3274          | 1                  
|   FF                     | 52       | 19644         | 1                  
|   LUT                    | 64       | 13096         | 1                  
|   LUT-FF pairs           | 10       | 13096         | 1                  
| Use of CLMS              | 3        | 1110          | 1                  
|   FF                     | 6        | 6660          | 1                  
|   LUT                    | 12       | 4440          | 1                  
|   LUT-FF pairs           | 6        | 4440          | 1                  
|   Distributed RAM        | 0        | 4440          | 0                  
| Use of CRYSTAL           | 0        | 6             | 0                  
| Use of DLL               | 0        | 6             | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0        | 48            | 0                  
| Use of FLSIF             | 0        | 1             | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 0        | 2745          | 0                  
| Use of HMEMC             | 0        | 2             | 0                  
| Use of IO                | 7        | 240           | 3                  
|   IOBD                   | 5        | 120           | 5                  
|   IOBR                   | 0        | 6             | 0                  
|   IOBS                   | 2        | 114           | 2                  
| Use of IOCKDIV           | 0        | 12            | 0                  
| Use of IOCKDLY           | 0        | 24            | 0                  
| Use of IOCKGATE          | 0        | 12            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                  
| Use of IOL               | 7        | 240           | 3                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 6             | 17                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 6             | 0                  
| Use of SCANCHAIN         | 0        | 4             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 2        | 20            | 10                 
| Use of USCMMUX_TEST      | 0        | 20            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:00s)
Design 'top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:02s)
Action pnr: Real time elapsed is 0h:0m:7s
Action pnr: CPU time elapsed is 0h:0m:2s
Action pnr: Process CPU time elapsed is 0h:0m:2s
Current time: Sat Feb 25 20:26:32 2023
Action pnr: Peak memory pool usage is 631 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Sat Feb 25 20:26:32 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_sck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_ws' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'Key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mic_sd' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:5s
Action report_timing: CPU time elapsed is 0h:0m:1s
Action report_timing: Process CPU time elapsed is 0h:0m:1s
Current time: Sat Feb 25 20:26:36 2023
Action report_timing: Peak memory pool usage is 630 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Sat Feb 25 20:26:36 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.015625 sec.
Generating architecture configuration.
The bitstream file is "D:/FPGA/Project/I2S/generate_bitstream/top.sbit"
Generate programming file takes 0.265625 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:4s
Action gen_bit_stream: CPU time elapsed is 0h:0m:0s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 20:26:39 2023
Action gen_bit_stream: Peak memory pool usage is 334 MB
Process "Generate Bitstream" done.
Process exit normally.
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/i2s_top.v". 
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/top.v". 


Process "Compile" started.
Current time: Sat Feb 25 20:34:45 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Analyzing module i2s_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 1)] Analyzing module dac_out (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/keyfilter.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/keyfilter.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 1)] Analyzing module key_filter (library work)
W: Verilog-2015: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 13)] Key_R_Flag is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/keyfilter.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0002: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Analyzing module dac_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v successfully.
I: Module "top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.246s wall, 0.000s user + 0.016s system = 0.016s CPU (1.3%)

Start rtl-elaborate.
I: Verilog-0003: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Elaborating module top
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 19)] Elaborating instance dac_pll_u
I: Verilog-0003: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Elaborating module dac_pll
I: Verilog-0004: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 241)] Elaborating instance u_pll_e1
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 118)] Net clkfb in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 121)] Net pfden in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 122)] Net clkout0_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 123)] Net clkout0_2pad_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 124)] Net clkout1_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 125)] Net clkout2_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 126)] Net clkout3_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 127)] Net clkout4_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 128)] Net clkout5_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 129)] Net dyn_idiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 130)] Net dyn_odiv0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 131)] Net dyn_odiv1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 132)] Net dyn_odiv2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 133)] Net dyn_odiv3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 134)] Net dyn_odiv4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 135)] Net dyn_fdiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 136)] Net dyn_duty0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 137)] Net dyn_duty1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 138)] Net dyn_duty2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 139)] Net dyn_duty3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 140)] Net dyn_duty4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 26)] Elaborating instance i2s_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Elaborating module i2s_top
I: Module instance {top.i2s_u} parameter value:
    div_clk = 32'b00000000000000000000000000011100
    div_ws = 32'b00000000000000000000011100000000
I: Verilog-0004: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 15)] Elaborating instance key_filter_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 1)] Elaborating module key_filter
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 40)] Elaborating instance dac_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 1)] Elaborating module dac_out
I: Module instance {top.dac_u} parameter value:
    COUNT_MAX = 12'b111111111111
W: Verilog-2036: [D:/FPGA/Project/I2S/source/top.v(line number: 40)] Net dac_data connected to input port of module instance top.dac_u has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.009s wall, 0.016s user + 0.000s system = 0.016s CPU (172.6%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2014: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 4)] Feedback mux created for signal 'ldata'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 5)] Feedback mux created for signal 'rdata'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.050s wall, 0.031s user + 0.000s system = 0.031s CPU (63.0%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.009s wall, 0.016s user + 0.000s system = 0.016s CPU (166.5%)

Start FSM inference.
I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N17 nedge_key pedge_key 
S0(00)-->S0(00): x0x
S0(00)-->S1(01): x1x
S1(01)-->S1(01): 1xx
S1(01)-->S2(10): 0xx
S2(10)-->S2(10): xx0
S2(10)-->S3(11): xx1
S3(11)-->S0(00): 0xx
S3(11)-->S2(10): 11x
S3(11)-->S3(11): 10x

Executing : FSM inference successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.011s wall, 0.016s user + 0.000s system = 0.016s CPU (139.3%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 20:34:48 2023
Action compile: Peak memory pool usage is 140 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Sat Feb 25 20:34:48 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check end.
C: SDC-2025: Clock source 'n:clk50M' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk50M
Executing : get_ports clk50M successfully.
Executing : create_clock -name top|clk50M [get_ports clk50M] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top|clk50M [get_ports clk50M] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk50M
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk50M successfully.
C: SDC-2025: Clock source 'n:dac_pll_u/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins dac_pll_u/u_pll_e1:CLKOUT0
Executing : get_pins dac_pll_u/u_pll_e1:CLKOUT0 successfully.
Executing : create_clock -name dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 [get_pins dac_pll_u/u_pll_e1:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 [get_pins dac_pll_u/u_pll_e1:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group dac_pll|dac_pll_u/u_pll_e1/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 successfully.
Start pre-mapping.
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: [D:/FPGA/Project/I2S/source/keyfilter.v(line number:34)] The user initial state for regs on FSM state_fsm[1:0] is 00 and be encoded 0001.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  i2s_u/key_filter_u/state[1] i2s_u/key_filter_u/state[0]
I: to  i2s_u/key_filter_u/state_3 i2s_u/key_filter_u/state_2 i2s_u/key_filter_u/state_1 i2s_u/key_filter_u/state_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Constant propagation done on i2s_u/key_filter_u/N132 (bmsREDOR).
Executing : pre-mapping successfully. Time elapsed: 0.018s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
W: Public-4008: Instance 'i2s_u/ldata[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/rdata[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/shift_reg_l[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/shift_reg_r[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
I: Constant propagation done on out_xor_8 (bmsREDXOR).
W: Removed bmsWIDEDFFCPE inst i2s_u/sck_cnt[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/ws_cnt[21:0] at 11 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.024s wall, 0.016s user + 0.000s system = 0.016s CPU (66.1%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.026s wall, 0.016s user + 0.000s system = 0.016s CPU (61.1%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'i2s_u/ws_cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
C: [D:/FPGA/Project/I2S/source/i2s_top.v(line number:144)] register i2s_u/State has dual asynchronous reset and set, this is not a recommended register style for PANGO devices.
W: Removed GTP_DFF_CE inst i2s_u/State_sel that is stuck at constant 0.
W: Removed GTP_DFF_CE inst i2s_u/State_ce that is stuck at constant 0.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.044s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF                       4 uses
GTP_DFF_C                    32 uses
GTP_DFF_CE                   20 uses
GTP_DFF_P                     1 use
GTP_DLATCH_C                  1 use
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      3 uses
GTP_LUT2                      4 uses
GTP_LUT3                      2 uses
GTP_LUT4                      7 uses
GTP_LUT5                     14 uses
GTP_LUT5CARRY                40 uses
GTP_LUT5M                     1 use
GTP_PLL_E1                    1 use

I/O ports: 7
GTP_INBUF                   3 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 71 of 17536 (0.40%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 71
Total Registers: 57 of 26304 (0.22%)
Total Latches: 1

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 7 of 240 (2.92%)


Overview of Control Sets:

Number of unique control sets : 5

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 0                 1
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 1        | 1                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 1        | 0                 1
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 2        | 0                 2
--------------------------------------------------------------
  The maximum fanout: 21
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 4
  NO              NO                YES                33
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                20
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             1
  YES            NO              0
  YES            YES             0
************************************************

Design 'top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3001: Combinational loops are found in the netlist, following timing arcs are set to false path.
    i2s_u/N363/Z --> i2s_u/State_cp/G
W: STA-3011: Clock pin 'i2s_u/State_cp/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_sck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_ws' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'Key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mic_sd' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:3s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 20:34:50 2023
Action synthesize: Peak memory pool usage is 231 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Sat Feb 25 20:34:50 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Flattening design 'top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk50M in design, driver pin O(instance clk50M_ibuf) -> load pin CLK(instance i2s_u/key_filter_u/Key_R_Flag).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net clk200M in design, driver pin CLKOUT0(instance dac_pll_u/u_pll_e1) -> load pin CLK(instance dac_u/count[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: dac_u/N6_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: i2s_u/N31_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: i2s_u/key_filter_u/N34_1_1/gateop, insts:19.
Device mapping done.
Total device mapping takes 0.00 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                  
| IOCKDLY               | 0        | 24            | 0                  
| FF                    | 57       | 26304         | 1                  
| LUT                   | 72       | 17536         | 1                  
| Distributed RAM       | 0        | 4440          | 0                  
| DLL                   | 0        | 6             | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0        | 48            | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 7        | 240           | 3                  
| IOCKDIV               | 0        | 12            | 0                  
| IOCKGATE              | 0        | 12            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 6             | 17                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 4             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 20            | 10                 
| HMEMC                 | 0        | 2             | 0                  
| OSC                   | 0        | 1             | 0                  
| ADC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 6             | 0                  
| FLSIF                 | 0        | 1             | 0                  
| RESCAL                | 0        | 6             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/FPGA/Project/I2S/device_map/top.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:4s
Action dev_map: CPU time elapsed is 0h:0m:0s
Action dev_map: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 20:34:53 2023
Action dev_map: Peak memory pool usage is 228 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Sat Feb 25 20:34:53 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {led} LOC=U10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {led} LOC=U10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mic_out} LOC=R16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_out} LOC=R16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mic_sck} LOC=P11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_sck} LOC=P11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mic_ws} LOC=P14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_ws} LOC=P14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {Key} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {Key} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {clk50M} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {clk50M} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {mic_sd} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/FPGA/Project/I2S/device_map/top.pcf(line number: 9)] Object 'mic_sd' is dangling, which has no connection. it will be ignored.
Executing : def_port {mic_sd} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {rst_n} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rst_n} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check close.

Placement started.
Phase 1 Pre global placement started.
Mapping instance dac_pll_u/u_pll_e1/goppll to PLL_82_319.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
Wirelength after clock region global placement is 478.
1st GP placement takes 0.22 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_105.
Clock placement takes 0.03 sec.

Pre global placement takes 0.38 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst Key_ibuf/opit_1 on IOL_151_105.
Placed fixed group with base inst clk50M_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst led_obuf/opit_1 on IOL_151_114.
Placed fixed group with base inst mic_out_obuf/opit_1 on IOL_151_42.
Placed fixed group with base inst mic_sck_obuf/opit_1 on IOL_151_86.
Placed fixed group with base inst mic_ws_obuf/opit_1 on IOL_151_9.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOL_151_106.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_105.
Placed fixed instance dac_pll_u/u_pll_e1/goppll on PLL_82_319.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_20.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 987176.
	5 iterations finished.
	Final slack 994718.
Super clustering done.
Design Utilization : 1%.
2nd GP placement takes 0.12 sec.

Wirelength after global placement is 534.
Global placement takes 0.12 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 534.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 987176.
	5 iterations finished.
	Final slack 994718.
Super clustering done.
Design Utilization : 1%.
3rd GP placement takes 0.14 sec.

Wirelength after post global placement is 534.
Post global placement takes 0.14 sec.

Phase 4 Legalization started.
The average distance in LP is 2.655172.
Wirelength after legalization is 719.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 994531.
Replication placement takes 0.00 sec.

Wirelength after replication placement is 719.
Phase 5.2 DP placement started.
Legalized cost 994531.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 719.
Timing-driven detailed placement takes 0.00 sec.

Worst slack is 994531, TNS after placement is 0.
Placement done.
Total placement takes 0.64 sec.
Finished placement. (CPU time elapsed 0h:00m:00s)

Routing started.
Building routing graph takes 0.06 sec.
Worst slack is 994531, TNS before global route is 0.
Processing design graph takes 0.00 sec.
Total memory for routing:
	46.875027 M.
Total nets for routing : 126.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 5 nets, it takes 0.00 sec.
Global routing takes 0.00 sec.
Total 131 subnets.
    forward max bucket size 83 , backward 19.
        Unrouted nets 73 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.000000 sec.
    forward max bucket size 79 , backward 20.
        Unrouted nets 61 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 20.
        Unrouted nets 52 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
    forward max bucket size 32 , backward 22.
        Unrouted nets 34 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.000000 sec.
    forward max bucket size 32 , backward 23.
        Unrouted nets 26 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 16.
        Unrouted nets 20 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 16.
        Unrouted nets 15 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 14.
        Unrouted nets 11 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 16.
        Unrouted nets 5 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 19.
        Unrouted nets 2 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 8.
        Unrouted nets 0 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
Detailed routing takes 10 iterations
Detailed routing takes 0.00 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.02 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used SRB routing arc is 956.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 0.09 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                  
| Use of APM               | 0        | 30            | 0                  
| Use of BKCL              | 2        | 6             | 34                 
| Use of CLMA              | 20       | 3274          | 1                  
|   FF                     | 51       | 19644         | 1                  
|   LUT                    | 65       | 13096         | 1                  
|   LUT-FF pairs           | 13       | 13096         | 1                  
| Use of CLMS              | 3        | 1110          | 1                  
|   FF                     | 6        | 6660          | 1                  
|   LUT                    | 12       | 4440          | 1                  
|   LUT-FF pairs           | 2        | 4440          | 1                  
|   Distributed RAM        | 0        | 4440          | 0                  
| Use of CRYSTAL           | 0        | 6             | 0                  
| Use of DLL               | 0        | 6             | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0        | 48            | 0                  
| Use of FLSIF             | 0        | 1             | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 0        | 2745          | 0                  
| Use of HMEMC             | 0        | 2             | 0                  
| Use of IO                | 7        | 240           | 3                  
|   IOBD                   | 5        | 120           | 5                  
|   IOBR                   | 0        | 6             | 0                  
|   IOBS                   | 2        | 114           | 2                  
| Use of IOCKDIV           | 0        | 12            | 0                  
| Use of IOCKDLY           | 0        | 24            | 0                  
| Use of IOCKGATE          | 0        | 12            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                  
| Use of IOL               | 7        | 240           | 3                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 6             | 17                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 6             | 0                  
| Use of SCANCHAIN         | 0        | 4             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 2        | 20            | 10                 
| Use of USCMMUX_TEST      | 0        | 20            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:00s)
Design 'top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:02s)
Action pnr: Real time elapsed is 0h:0m:7s
Action pnr: CPU time elapsed is 0h:0m:2s
Action pnr: Process CPU time elapsed is 0h:0m:2s
Current time: Sat Feb 25 20:34:59 2023
Action pnr: Peak memory pool usage is 631 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Sat Feb 25 20:34:59 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3001: Combinational loops are found in the netlist, following timing arcs are set to false path.
    i2s_u/N363/gateop_perm/Z --> i2s_u/State_cp/opit_0/G
W: STA-3011: Clock pin 'i2s_u/State_cp/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_sck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_ws' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'Key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mic_sd' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:5s
Action report_timing: CPU time elapsed is 0h:0m:1s
Action report_timing: Process CPU time elapsed is 0h:0m:1s
Current time: Sat Feb 25 20:35:03 2023
Action report_timing: Peak memory pool usage is 630 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Sat Feb 25 20:35:03 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.000000 sec.
Generating architecture configuration.
The bitstream file is "D:/FPGA/Project/I2S/generate_bitstream/top.sbit"
Generate programming file takes 0.203125 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:4s
Action gen_bit_stream: CPU time elapsed is 0h:0m:1s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:1s
Current time: Sat Feb 25 20:35:06 2023
Action gen_bit_stream: Peak memory pool usage is 334 MB
Process "Generate Bitstream" done.
Process exit normally.
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/i2s_top.v". 


Process "Compile" started.
Current time: Sat Feb 25 20:37:12 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Analyzing module i2s_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 1)] Analyzing module dac_out (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/keyfilter.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/keyfilter.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 1)] Analyzing module key_filter (library work)
W: Verilog-2015: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 13)] Key_R_Flag is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/keyfilter.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0002: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Analyzing module dac_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v successfully.
I: Module "top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.241s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Elaborating module top
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 19)] Elaborating instance dac_pll_u
I: Verilog-0003: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Elaborating module dac_pll
I: Verilog-0004: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 241)] Elaborating instance u_pll_e1
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 118)] Net clkfb in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 121)] Net pfden in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 122)] Net clkout0_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 123)] Net clkout0_2pad_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 124)] Net clkout1_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 125)] Net clkout2_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 126)] Net clkout3_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 127)] Net clkout4_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 128)] Net clkout5_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 129)] Net dyn_idiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 130)] Net dyn_odiv0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 131)] Net dyn_odiv1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 132)] Net dyn_odiv2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 133)] Net dyn_odiv3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 134)] Net dyn_odiv4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 135)] Net dyn_fdiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 136)] Net dyn_duty0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 137)] Net dyn_duty1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 138)] Net dyn_duty2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 139)] Net dyn_duty3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 140)] Net dyn_duty4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 26)] Elaborating instance i2s_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Elaborating module i2s_top
I: Module instance {top.i2s_u} parameter value:
    div_clk = 32'b00000000000000000000000000011100
    div_ws = 32'b00000000000000000000011100000000
I: Verilog-0004: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 15)] Elaborating instance key_filter_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 1)] Elaborating module key_filter
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 40)] Elaborating instance dac_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 1)] Elaborating module dac_out
I: Module instance {top.dac_u} parameter value:
    COUNT_MAX = 12'b111111111111
W: Verilog-2036: [D:/FPGA/Project/I2S/source/top.v(line number: 40)] Net dac_data connected to input port of module instance top.dac_u has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.009s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2014: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 4)] Feedback mux created for signal 'ldata'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 5)] Feedback mux created for signal 'rdata'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 9)] Feedback mux created for signal 'State'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.050s wall, 0.031s user + 0.016s system = 0.047s CPU (93.3%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.010s wall, 0.016s user + 0.000s system = 0.016s CPU (162.7%)

Start FSM inference.
I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N17 nedge_key pedge_key 
S0(00)-->S0(00): x0x
S0(00)-->S1(01): x1x
S1(01)-->S1(01): 1xx
S1(01)-->S2(10): 0xx
S2(10)-->S2(10): xx0
S2(10)-->S3(11): xx1
S3(11)-->S0(00): 0xx
S3(11)-->S2(10): 11x
S3(11)-->S3(11): 10x

Executing : FSM inference successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.011s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 20:37:15 2023
Action compile: Peak memory pool usage is 140 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Sat Feb 25 20:37:15 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check end.
C: SDC-2025: Clock source 'n:clk50M' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk50M
Executing : get_ports clk50M successfully.
Executing : create_clock -name top|clk50M [get_ports clk50M] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top|clk50M [get_ports clk50M] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk50M
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk50M successfully.
C: SDC-2025: Clock source 'n:dac_pll_u/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins dac_pll_u/u_pll_e1:CLKOUT0
Executing : get_pins dac_pll_u/u_pll_e1:CLKOUT0 successfully.
Executing : create_clock -name dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 [get_pins dac_pll_u/u_pll_e1:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 [get_pins dac_pll_u/u_pll_e1:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group dac_pll|dac_pll_u/u_pll_e1/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 successfully.
Start pre-mapping.
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: [D:/FPGA/Project/I2S/source/keyfilter.v(line number:34)] The user initial state for regs on FSM state_fsm[1:0] is 00 and be encoded 0001.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  i2s_u/key_filter_u/state[1] i2s_u/key_filter_u/state[0]
I: to  i2s_u/key_filter_u/state_3 i2s_u/key_filter_u/state_2 i2s_u/key_filter_u/state_1 i2s_u/key_filter_u/state_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Constant propagation done on i2s_u/key_filter_u/N132 (bmsREDOR).
Executing : pre-mapping successfully. Time elapsed: 0.020s wall, 0.016s user + 0.000s system = 0.016s CPU (78.4%)

Start mod-gen.
W: Public-4008: Instance 'i2s_u/ldata[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/rdata[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/shift_reg_l[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/shift_reg_r[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
I: Constant propagation done on out_xor_8 (bmsREDXOR).
W: Removed bmsWIDEDFFCPE inst i2s_u/sck_cnt[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/ws_cnt[21:0] at 11 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.025s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.027s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'i2s_u/ws_cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.047s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.007s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF                       4 uses
GTP_DFF_C                    32 uses
GTP_DFF_CE                   20 uses
GTP_DFF_E                     1 use
GTP_DFF_P                     1 use
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      4 uses
GTP_LUT2                      4 uses
GTP_LUT3                      1 use
GTP_LUT4                      7 uses
GTP_LUT5                     14 uses
GTP_LUT5CARRY                40 uses
GTP_LUT5M                     1 use
GTP_PLL_E1                    1 use

I/O ports: 7
GTP_INBUF                   3 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 71 of 17536 (0.40%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 71
Total Registers: 58 of 26304 (0.22%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 7 of 240 (2.92%)


Overview of Control Sets:

Number of unique control sets : 5

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 1                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 1        | 1                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 1        | 0                 1
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 2        | 0                 2
--------------------------------------------------------------
  The maximum fanout: 21
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 4
  NO              NO                YES                33
  NO              YES               NO                 0
  YES             NO                NO                 1
  YES             NO                YES                20
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_sck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_ws' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'Key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mic_sd' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:3s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 20:37:17 2023
Action synthesize: Peak memory pool usage is 231 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Sat Feb 25 20:37:17 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Flattening design 'top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk50M in design, driver pin O(instance clk50M_ibuf) -> load pin CLK(instance i2s_u/State).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net clk200M in design, driver pin CLKOUT0(instance dac_pll_u/u_pll_e1) -> load pin CLK(instance dac_u/count[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: dac_u/N6_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: i2s_u/N31_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: i2s_u/key_filter_u/N34_1_1/gateop, insts:19.
Device mapping done.
Total device mapping takes 0.00 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                  
| IOCKDLY               | 0        | 24            | 0                  
| FF                    | 58       | 26304         | 1                  
| LUT                   | 71       | 17536         | 1                  
| Distributed RAM       | 0        | 4440          | 0                  
| DLL                   | 0        | 6             | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0        | 48            | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 7        | 240           | 3                  
| IOCKDIV               | 0        | 12            | 0                  
| IOCKGATE              | 0        | 12            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 6             | 17                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 4             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 20            | 10                 
| HMEMC                 | 0        | 2             | 0                  
| OSC                   | 0        | 1             | 0                  
| ADC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 6             | 0                  
| FLSIF                 | 0        | 1             | 0                  
| RESCAL                | 0        | 6             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/FPGA/Project/I2S/device_map/top.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:4s
Action dev_map: CPU time elapsed is 0h:0m:0s
Action dev_map: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 20:37:20 2023
Action dev_map: Peak memory pool usage is 228 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Sat Feb 25 20:37:20 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {led} LOC=U10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {led} LOC=U10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mic_out} LOC=R16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_out} LOC=R16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mic_sck} LOC=P11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_sck} LOC=P11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mic_ws} LOC=P14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_ws} LOC=P14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {Key} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {Key} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {clk50M} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {clk50M} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {mic_sd} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/FPGA/Project/I2S/device_map/top.pcf(line number: 9)] Object 'mic_sd' is dangling, which has no connection. it will be ignored.
Executing : def_port {mic_sd} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {rst_n} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rst_n} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check close.

Placement started.
Phase 1 Pre global placement started.
Mapping instance dac_pll_u/u_pll_e1/goppll to PLL_82_319.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
Wirelength after clock region global placement is 508.
1st GP placement takes 0.19 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_105.
Clock placement takes 0.03 sec.

Pre global placement takes 0.53 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst Key_ibuf/opit_1 on IOL_151_105.
Placed fixed group with base inst clk50M_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst led_obuf/opit_1 on IOL_151_114.
Placed fixed group with base inst mic_out_obuf/opit_1 on IOL_151_42.
Placed fixed group with base inst mic_sck_obuf/opit_1 on IOL_151_86.
Placed fixed group with base inst mic_ws_obuf/opit_1 on IOL_151_9.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOL_151_106.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_105.
Placed fixed instance dac_pll_u/u_pll_e1/goppll on PLL_82_319.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_20.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 987176.
	5 iterations finished.
	Final slack 994718.
Super clustering done.
Design Utilization : 1%.
2nd GP placement takes 0.22 sec.

Wirelength after global placement is 515.
Global placement takes 0.22 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 515.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 987176.
	5 iterations finished.
	Final slack 994718.
Super clustering done.
Design Utilization : 1%.
3rd GP placement takes 0.12 sec.

Wirelength after post global placement is 515.
Post global placement takes 0.12 sec.

Phase 4 Legalization started.
The average distance in LP is 2.736842.
Wirelength after legalization is 679.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 994098.
Replication placement takes 0.00 sec.

Wirelength after replication placement is 679.
Phase 5.2 DP placement started.
Legalized cost 994098.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 679.
Timing-driven detailed placement takes 0.00 sec.

Worst slack is 994098, TNS after placement is 0.
Placement done.
Total placement takes 0.94 sec.
Finished placement. (CPU time elapsed 0h:00m:00s)

Routing started.
Building routing graph takes 0.11 sec.
Worst slack is 994098, TNS before global route is 0.
Processing design graph takes 0.00 sec.
Total memory for routing:
	46.874527 M.
Total nets for routing : 125.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 5 nets, it takes 0.00 sec.
Global routing takes 0.00 sec.
Total 130 subnets.
    forward max bucket size 83 , backward 12.
        Unrouted nets 76 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.000000 sec.
    forward max bucket size 78 , backward 20.
        Unrouted nets 59 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 28.
        Unrouted nets 48 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 27.
        Unrouted nets 31 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 38.
        Unrouted nets 27 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 24.
        Unrouted nets 11 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 13.
        Unrouted nets 9 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 38.
        Unrouted nets 8 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 14.
        Unrouted nets 11 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 18.
        Unrouted nets 8 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 27.
        Unrouted nets 0 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
Detailed routing takes 10 iterations
Detailed routing takes 0.03 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.02 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.02 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.02 sec.
Used SRB routing arc is 942.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 0.23 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                  
| Use of APM               | 0        | 30            | 0                  
| Use of BKCL              | 2        | 6             | 34                 
| Use of CLMA              | 20       | 3274          | 1                  
|   FF                     | 52       | 19644         | 1                  
|   LUT                    | 64       | 13096         | 1                  
|   LUT-FF pairs           | 10       | 13096         | 1                  
| Use of CLMS              | 3        | 1110          | 1                  
|   FF                     | 6        | 6660          | 1                  
|   LUT                    | 12       | 4440          | 1                  
|   LUT-FF pairs           | 6        | 4440          | 1                  
|   Distributed RAM        | 0        | 4440          | 0                  
| Use of CRYSTAL           | 0        | 6             | 0                  
| Use of DLL               | 0        | 6             | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0        | 48            | 0                  
| Use of FLSIF             | 0        | 1             | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 0        | 2745          | 0                  
| Use of HMEMC             | 0        | 2             | 0                  
| Use of IO                | 7        | 240           | 3                  
|   IOBD                   | 5        | 120           | 5                  
|   IOBR                   | 0        | 6             | 0                  
|   IOBS                   | 2        | 114           | 2                  
| Use of IOCKDIV           | 0        | 12            | 0                  
| Use of IOCKDLY           | 0        | 24            | 0                  
| Use of IOCKGATE          | 0        | 12            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                  
| Use of IOL               | 7        | 240           | 3                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 6             | 17                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 6             | 0                  
| Use of SCANCHAIN         | 0        | 4             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 2        | 20            | 10                 
| Use of USCMMUX_TEST      | 0        | 20            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:00s)
Design 'top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:02s)
Action pnr: Real time elapsed is 0h:0m:7s
Action pnr: CPU time elapsed is 0h:0m:2s
Action pnr: Process CPU time elapsed is 0h:0m:2s
Current time: Sat Feb 25 20:37:26 2023
Action pnr: Peak memory pool usage is 631 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Sat Feb 25 20:37:26 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_sck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_ws' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'Key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mic_sd' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:4s
Action report_timing: CPU time elapsed is 0h:0m:1s
Action report_timing: Process CPU time elapsed is 0h:0m:1s
Current time: Sat Feb 25 20:37:30 2023
Action report_timing: Peak memory pool usage is 630 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Sat Feb 25 20:37:30 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.000000 sec.
Generating architecture configuration.
The bitstream file is "D:/FPGA/Project/I2S/generate_bitstream/top.sbit"
Generate programming file takes 0.328125 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:4s
Action gen_bit_stream: CPU time elapsed is 0h:0m:1s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:1s
Current time: Sat Feb 25 20:37:33 2023
Action gen_bit_stream: Peak memory pool usage is 334 MB
Process "Generate Bitstream" done.
Process exit normally.
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/i2s_top.v". 


Process "Compile" started.
Current time: Sat Feb 25 20:42:26 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Analyzing module i2s_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 1)] Analyzing module dac_out (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/keyfilter.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/keyfilter.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 1)] Analyzing module key_filter (library work)
W: Verilog-2015: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 13)] Key_R_Flag is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/keyfilter.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0002: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Analyzing module dac_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v successfully.
I: Module "top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.359s wall, 0.000s user + 0.016s system = 0.016s CPU (1.1%)

Start rtl-elaborate.
I: Verilog-0003: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Elaborating module top
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 19)] Elaborating instance dac_pll_u
I: Verilog-0003: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Elaborating module dac_pll
I: Verilog-0004: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 241)] Elaborating instance u_pll_e1
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 118)] Net clkfb in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 121)] Net pfden in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 122)] Net clkout0_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 123)] Net clkout0_2pad_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 124)] Net clkout1_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 125)] Net clkout2_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 126)] Net clkout3_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 127)] Net clkout4_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 128)] Net clkout5_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 129)] Net dyn_idiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 130)] Net dyn_odiv0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 131)] Net dyn_odiv1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 132)] Net dyn_odiv2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 133)] Net dyn_odiv3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 134)] Net dyn_odiv4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 135)] Net dyn_fdiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 136)] Net dyn_duty0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 137)] Net dyn_duty1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 138)] Net dyn_duty2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 139)] Net dyn_duty3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 140)] Net dyn_duty4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 26)] Elaborating instance i2s_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Elaborating module i2s_top
I: Module instance {top.i2s_u} parameter value:
    div_clk = 32'b00000000000000000000000000011100
    div_ws = 32'b00000000000000000000011100000000
I: Verilog-0004: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 15)] Elaborating instance key_filter_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 1)] Elaborating module key_filter
W: Verilog-2024: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Give an initial value for the no drive output pin State in graph of sdm module i2s_top
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 40)] Elaborating instance dac_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 1)] Elaborating module dac_out
I: Module instance {top.dac_u} parameter value:
    COUNT_MAX = 12'b111111111111
W: Verilog-2036: [D:/FPGA/Project/I2S/source/top.v(line number: 40)] Net dac_data connected to input port of module instance top.dac_u has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.009s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.009s wall, 0.016s user + 0.000s system = 0.016s CPU (172.7%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.045s wall, 0.031s user + 0.000s system = 0.031s CPU (70.1%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.009s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N17 nedge_key pedge_key 
S0(00)-->S0(00): x0x
S0(00)-->S1(01): x1x
S1(01)-->S1(01): 1xx
S1(01)-->S2(10): 0xx
S2(10)-->S2(10): xx0
S2(10)-->S3(11): xx1
S3(11)-->S0(00): 0xx
S3(11)-->S2(10): 11x
S3(11)-->S3(11): 10x

Executing : FSM inference successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.011s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 20:42:28 2023
Action compile: Peak memory pool usage is 139 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Sat Feb 25 20:42:28 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check end.
C: SDC-2025: Clock source 'n:clk50M' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk50M
Executing : get_ports clk50M successfully.
Executing : create_clock -name top|clk50M [get_ports clk50M] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top|clk50M [get_ports clk50M] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk50M
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk50M successfully.
C: SDC-2025: Clock source 'n:dac_pll_u/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins dac_pll_u/u_pll_e1:CLKOUT0
Executing : get_pins dac_pll_u/u_pll_e1:CLKOUT0 successfully.
Executing : create_clock -name dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 [get_pins dac_pll_u/u_pll_e1:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 [get_pins dac_pll_u/u_pll_e1:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group dac_pll|dac_pll_u/u_pll_e1/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 successfully.
Start pre-mapping.
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: [D:/FPGA/Project/I2S/source/keyfilter.v(line number:34)] The user initial state for regs on FSM state_fsm[1:0] is 00 and be encoded 0001.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  i2s_u/key_filter_u/state[1] i2s_u/key_filter_u/state[0]
I: to  i2s_u/key_filter_u/state_3 i2s_u/key_filter_u/state_2 i2s_u/key_filter_u/state_1 i2s_u/key_filter_u/state_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Constant propagation done on i2s_u/key_filter_u/N132 (bmsREDOR).
Executing : pre-mapping successfully. Time elapsed: 0.018s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
W: Public-4008: Instance 'key_filter_u/Key_R_Flag' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'key_filter_u/cnt[19:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'key_filter_u/r_Key[1:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'key_filter_u/sync_Key[1:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'key_filter_u/state_0' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'key_filter_u/state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'key_filter_u/state_2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'key_filter_u/state_3' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/shift_reg_r[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ldata[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/rdata[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/shift_reg_l[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
I: Constant propagation done on out_xor_8 (bmsREDXOR).
W: Removed bmsWIDEDFFCPE inst i2s_u/ws_cnt[21:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/sck_cnt[15:0] at 5 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.014s wall, 0.016s user + 0.000s system = 0.016s CPU (109.6%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.014s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'i2s_u/sck_cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.020s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF_C                    28 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      3 uses
GTP_LUT2                      1 use
GTP_LUT4                      5 uses
GTP_LUT5                      6 uses
GTP_LUT5CARRY                21 uses
GTP_PLL_E1                    1 use

I/O ports: 6
GTP_INBUF                   2 uses
GTP_OUTBUF                  3 uses
GTP_OUTBUFT                 1 use

Mapping Summary:
Total LUTs: 36 of 17536 (0.21%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 36
Total Registers: 28 of 26304 (0.11%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 6 of 240 (2.50%)


Overview of Control Sets:

Number of unique control sets : 2

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 1        | 0                 1
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 16
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                28
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_sck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_ws' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'Key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mic_sd' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:3s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 20:42:30 2023
Action synthesize: Peak memory pool usage is 231 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Sat Feb 25 20:42:31 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Flattening design 'top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk50M in design, driver pin O(instance clk50M_ibuf) -> load pin CLK(instance i2s_u/sck_cnt[0]).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net clk200M in design, driver pin CLKOUT0(instance dac_pll_u/u_pll_e1) -> load pin CLK(instance dac_u/count[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: dac_u/N6_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: i2s_u/N31_1_1/gateop, insts:10.
Device mapping done.
Total device mapping takes 0.00 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                  
| IOCKDLY               | 0        | 24            | 0                  
| FF                    | 28       | 26304         | 1                  
| LUT                   | 36       | 17536         | 1                  
| Distributed RAM       | 0        | 4440          | 0                  
| DLL                   | 0        | 6             | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0        | 48            | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 6        | 240           | 3                  
| IOCKDIV               | 0        | 12            | 0                  
| IOCKGATE              | 0        | 12            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 6             | 17                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 4             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 20            | 10                 
| HMEMC                 | 0        | 2             | 0                  
| OSC                   | 0        | 1             | 0                  
| ADC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 6             | 0                  
| FLSIF                 | 0        | 1             | 0                  
| RESCAL                | 0        | 6             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/FPGA/Project/I2S/device_map/top.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:3s
Action dev_map: CPU time elapsed is 0h:0m:0s
Action dev_map: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 20:42:33 2023
Action dev_map: Peak memory pool usage is 227 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Sat Feb 25 20:42:33 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {led} LOC=U10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {led} LOC=U10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mic_out} LOC=R16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_out} LOC=R16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mic_sck} LOC=P11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_sck} LOC=P11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mic_ws} LOC=P14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_ws} LOC=P14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {Key} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/FPGA/Project/I2S/device_map/top.pcf(line number: 7)] Object 'Key' is dangling, which has no connection. it will be ignored.
Executing : def_port {Key} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {clk50M} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {clk50M} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {mic_sd} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/FPGA/Project/I2S/device_map/top.pcf(line number: 9)] Object 'mic_sd' is dangling, which has no connection. it will be ignored.
Executing : def_port {mic_sd} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {rst_n} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rst_n} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check close.

Placement started.
Phase 1 Pre global placement started.
Mapping instance dac_pll_u/u_pll_e1/goppll to PLL_82_319.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
Wirelength after clock region global placement is 393.
1st GP placement takes 0.17 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_105.
Clock placement takes 0.00 sec.

Pre global placement takes 0.47 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst clk50M_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst i2s_u.State/opit_1 on IOL_151_114.
Placed fixed group with base inst mic_out_obuf/opit_1 on IOL_151_42.
Placed fixed group with base inst mic_sck_obuf/opit_1 on IOL_151_86.
Placed fixed group with base inst mic_ws_obuf/opit_1 on IOL_151_9.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOL_151_106.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_105.
Placed fixed instance dac_pll_u/u_pll_e1/goppll on PLL_82_319.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_20.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 994926.
	4 iterations finished.
	Final slack 997457.
Super clustering done.
Design Utilization : 1%.
2nd GP placement takes 0.08 sec.

Wirelength after global placement is 400.
Global placement takes 0.08 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 400.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 994926.
	4 iterations finished.
	Final slack 997457.
Super clustering done.
Design Utilization : 1%.
3rd GP placement takes 0.05 sec.

Wirelength after post global placement is 400.
Post global placement takes 0.05 sec.

Phase 4 Legalization started.
The average distance in LP is 2.925926.
Wirelength after legalization is 413.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 997217.
Replication placement takes 0.00 sec.

Wirelength after replication placement is 413.
Phase 5.2 DP placement started.
Legalized cost 997217.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.02 sec.

Wirelength after detailed placement is 413.
Timing-driven detailed placement takes 0.02 sec.

Worst slack is 997217, TNS after placement is 0.
Placement done.
Total placement takes 0.61 sec.
Finished placement. (CPU time elapsed 0h:00m:00s)

Routing started.
Building routing graph takes 0.02 sec.
Worst slack is 997217, TNS before global route is 0.
Processing design graph takes 0.03 sec.
Total memory for routing:
	46.846004 M.
Total nets for routing : 70.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 4 nets, it takes 0.00 sec.
Global routing takes 0.00 sec.
Total 74 subnets.
    forward max bucket size 84 , backward 23.
        Unrouted nets 37 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.000000 sec.
    forward max bucket size 78 , backward 19.
        Unrouted nets 28 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 21.
        Unrouted nets 25 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 17.
        Unrouted nets 13 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 17.
        Unrouted nets 8 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 24.
        Unrouted nets 9 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 33.
        Unrouted nets 5 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 7 , backward 6.
        Unrouted nets 0 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
Detailed routing takes 7 iterations
Detailed routing takes 0.00 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.02 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used SRB routing arc is 578.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 0.16 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                  
| Use of APM               | 0        | 30            | 0                  
| Use of BKCL              | 2        | 6             | 34                 
| Use of CLMA              | 11       | 3274          | 1                  
|   FF                     | 16       | 19644         | 1                  
|   LUT                    | 31       | 13096         | 1                  
|   LUT-FF pairs           | 6        | 13096         | 1                  
| Use of CLMS              | 3        | 1110          | 1                  
|   FF                     | 12       | 6660          | 1                  
|   LUT                    | 12       | 4440          | 1                  
|   LUT-FF pairs           | 2        | 4440          | 1                  
|   Distributed RAM        | 0        | 4440          | 0                  
| Use of CRYSTAL           | 0        | 6             | 0                  
| Use of DLL               | 0        | 6             | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0        | 48            | 0                  
| Use of FLSIF             | 0        | 1             | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 0        | 2745          | 0                  
| Use of HMEMC             | 0        | 2             | 0                  
| Use of IO                | 6        | 240           | 3                  
|   IOBD                   | 5        | 120           | 5                  
|   IOBR                   | 0        | 6             | 0                  
|   IOBS                   | 1        | 114           | 1                  
| Use of IOCKDIV           | 0        | 12            | 0                  
| Use of IOCKDLY           | 0        | 24            | 0                  
| Use of IOCKGATE          | 0        | 12            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                  
| Use of IOL               | 6        | 240           | 3                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 6             | 17                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 6             | 0                  
| Use of SCANCHAIN         | 0        | 4             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 2        | 20            | 10                 
| Use of USCMMUX_TEST      | 0        | 20            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:00s)
Design 'top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:02s)
Action pnr: Real time elapsed is 0h:0m:7s
Action pnr: CPU time elapsed is 0h:0m:2s
Action pnr: Process CPU time elapsed is 0h:0m:2s
Current time: Sat Feb 25 20:42:39 2023
Action pnr: Peak memory pool usage is 631 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Sat Feb 25 20:42:39 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_sck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_ws' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'Key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mic_sd' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:5s
Action report_timing: CPU time elapsed is 0h:0m:1s
Action report_timing: Process CPU time elapsed is 0h:0m:1s
Current time: Sat Feb 25 20:42:43 2023
Action report_timing: Peak memory pool usage is 629 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Sat Feb 25 20:42:43 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.015625 sec.
Generating architecture configuration.
The bitstream file is "D:/FPGA/Project/I2S/generate_bitstream/top.sbit"
Generate programming file takes 0.453125 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:4s
Action gen_bit_stream: CPU time elapsed is 0h:0m:1s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:1s
Current time: Sat Feb 25 20:42:46 2023
Action gen_bit_stream: Peak memory pool usage is 333 MB
Process "Generate Bitstream" done.
Process exit normally.
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/i2s_top.v". 
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Open UCE successfully.
Current device : PGL22G-6MBG324
Total time(hh:mm:ss) of open UCE: 00:00:02
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/top.v". 
Parse module hierarchy of project 'D:/FPGA/Project/I2S/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/Project/I2S/source/i2s_top.v". 


Process "Compile" started.
Current time: Sat Feb 25 21:02:35 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/i2s_top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Analyzing module i2s_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/i2s_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/dac_out.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 1)] Analyzing module dac_out (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/dac_out.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/top.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/keyfilter.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/source/keyfilter.v
I: Verilog-0002: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 1)] Analyzing module key_filter (library work)
W: Verilog-2015: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 13)] Key_R_Flag is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/source/keyfilter.v successfully.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0001: Analyzing file D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0002: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Analyzing module dac_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/FPGA/Project/I2S} D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v successfully.
I: Module "top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.259s wall, 0.000s user + 0.031s system = 0.031s CPU (2.5%)

Start rtl-elaborate.
I: Verilog-0003: [D:/FPGA/Project/I2S/source/top.v(line number: 1)] Elaborating module top
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 20)] Elaborating instance dac_pll_u
I: Verilog-0003: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Elaborating module dac_pll
I: Verilog-0004: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 241)] Elaborating instance u_pll_e1
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 118)] Net clkfb in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 121)] Net pfden in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 122)] Net clkout0_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 123)] Net clkout0_2pad_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 124)] Net clkout1_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 125)] Net clkout2_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 126)] Net clkout3_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 127)] Net clkout4_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 128)] Net clkout5_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 129)] Net dyn_idiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 130)] Net dyn_odiv0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 131)] Net dyn_odiv1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 132)] Net dyn_odiv2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 133)] Net dyn_odiv3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 134)] Net dyn_odiv4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 135)] Net dyn_fdiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 136)] Net dyn_duty0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 137)] Net dyn_duty1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 138)] Net dyn_duty2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 139)] Net dyn_duty3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 140)] Net dyn_duty4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [D:/FPGA/Project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 27)] Elaborating instance i2s_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 1)] Elaborating module i2s_top
I: Module instance {top.i2s_u} parameter value:
    div_clk = 32'b00000000000000000000000000011100
    div_ws = 32'b00000000000000000000011100000000
I: Verilog-0004: [D:/FPGA/Project/I2S/source/i2s_top.v(line number: 15)] Elaborating instance key_filter_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/keyfilter.v(line number: 1)] Elaborating module key_filter
I: Verilog-0004: [D:/FPGA/Project/I2S/source/top.v(line number: 41)] Elaborating instance dac_u
I: Verilog-0003: [D:/FPGA/Project/I2S/source/dac_out.v(line number: 1)] Elaborating module dac_out
I: Module instance {top.dac_u} parameter value:
    COUNT_MAX = 12'b111111111111
Executing : rtl-elaborate successfully. Time elapsed: 0.009s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.009s wall, 0.016s user + 0.000s system = 0.016s CPU (182.4%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.053s wall, 0.016s user + 0.016s system = 0.031s CPU (59.1%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.010s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N17 nedge_key pedge_key 
S0(00)-->S0(00): x0x
S0(00)-->S1(01): x1x
S1(01)-->S1(01): 1xx
S1(01)-->S2(10): 0xx
S2(10)-->S2(10): xx0
S2(10)-->S3(11): xx1
S3(11)-->S0(00): 0xx
S3(11)-->S2(10): 11x
S3(11)-->S3(11): 10x

Executing : FSM inference successfully. Time elapsed: 0.008s wall, 0.016s user + 0.000s system = 0.016s CPU (194.3%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.011s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 21:02:38 2023
Action compile: Peak memory pool usage is 139 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Sat Feb 25 21:02:38 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check end.
C: SDC-2025: Clock source 'n:clk50M' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk50M
Executing : get_ports clk50M successfully.
Executing : create_clock -name top|clk50M [get_ports clk50M] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top|clk50M [get_ports clk50M] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk50M
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk50M successfully.
C: SDC-2025: Clock source 'n:i2s_u/key_filter_u/Key_R_Flag' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:dac_pll_u/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins dac_pll_u/u_pll_e1:CLKOUT0
Executing : get_pins dac_pll_u/u_pll_e1:CLKOUT0 successfully.
Executing : create_clock -name dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 [get_pins dac_pll_u/u_pll_e1:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 [get_pins dac_pll_u/u_pll_e1:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group dac_pll|dac_pll_u/u_pll_e1/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 successfully.
Start pre-mapping.
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: [D:/FPGA/Project/I2S/source/keyfilter.v(line number:34)] The user initial state for regs on FSM state_fsm[1:0] is 00 and be encoded 0001.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  i2s_u/key_filter_u/state[1] i2s_u/key_filter_u/state[0]
I: to  i2s_u/key_filter_u/state_3 i2s_u/key_filter_u/state_2 i2s_u/key_filter_u/state_1 i2s_u/key_filter_u/state_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Constant propagation done on i2s_u/key_filter_u/N132 (bmsREDOR).
Executing : pre-mapping successfully. Time elapsed: 0.019s wall, 0.016s user + 0.000s system = 0.016s CPU (82.5%)

Start mod-gen.
W: Public-4008: Instance 'i2s_u/ldata[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/shift_reg_l[23:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
I: Constant propagation done on out_xor_8 (bmsREDXOR).
W: Removed bmsWIDEDFFCPE inst i2s_u/sck_cnt[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/ws_cnt[21:0] at 11 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.032s wall, 0.016s user + 0.000s system = 0.016s CPU (48.9%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.060s wall, 0.016s user + 0.000s system = 0.016s CPU (26.0%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'i2s_u/ws_cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/rdata[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/rdata[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/rdata[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/rdata[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/rdata[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/rdata[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/rdata[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/rdata[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/rdata[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/rdata[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/rdata[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/rdata[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.079s wall, 0.047s user + 0.000s system = 0.047s CPU (59.1%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.009s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: syn_maxfan of lutcarry N5_0_1 is more than 10000 on net N14[1], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_2 is more than 10000 on net N14[2], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_3 is more than 10000 on net N14[3], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_4 is more than 10000 on net N14[4], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_5 is more than 10000 on net N14[5], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_6 is more than 10000 on net N14[6], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_7 is more than 10000 on net N14[7], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_8 is more than 10000 on net N14[8], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_9 is more than 10000 on net N14[9], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_10 is more than 10000 on net N14[10], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_11 is more than 10000 on net N14[11], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_1 is more than 10000 on net N14[1], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_2 is more than 10000 on net N14[2], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_3 is more than 10000 on net N14[3], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_4 is more than 10000 on net N14[4], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_5 is more than 10000 on net N14[5], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_6 is more than 10000 on net N14[6], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_7 is more than 10000 on net N14[7], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_8 is more than 10000 on net N14[8], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_9 is more than 10000 on net N14[9], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_10 is more than 10000 on net N14[10], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_11 is more than 10000 on net N14[11], but wasn't replicated.

Cell Usage:
GTP_DFF                       5 uses
GTP_DFF_C                    32 uses
GTP_DFF_CE                   56 uses
GTP_DFF_P                     1 use
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      4 uses
GTP_LUT2                     16 uses
GTP_LUT3                      5 uses
GTP_LUT4                      5 uses
GTP_LUT5                     19 uses
GTP_LUT5CARRY                57 uses
GTP_LUT5M                     3 uses
GTP_PLL_E1                    1 use

I/O ports: 8
GTP_INBUF                   4 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 109 of 17536 (0.62%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 109
Total Registers: 94 of 26304 (0.36%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 8 of 240 (3.33%)


Overview of Control Sets:

Number of unique control sets : 7

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 1                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 1        | 1                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 2        | 0                 2
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 3        | 0                 3
--------------------------------------------------------------
  The maximum fanout: 24
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 5
  NO              NO                YES                33
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                56
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'i2s_u/State/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_sck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_ws' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'Key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mic_sd' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:3s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 21:02:40 2023
Action synthesize: Peak memory pool usage is 241 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Sat Feb 25 21:02:41 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

C: SDC-2025: Clock source 'n:i2s_u/key_filter_u/Key_R_Flag' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk50M in design, driver pin O(instance clk50M_ibuf) -> load pin CLK(instance i2s_u/key_filter_u/Key_R_Flag).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net clk200M in design, driver pin CLKOUT0(instance dac_pll_u/u_pll_e1) -> load pin CLK(instance dac_u/count[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N5_0_1/gateop, insts:11.
I: Infer CARRY group, base inst: dac_u/N6_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: dac_u/N9.lt_0/gateop, insts:6.
I: Infer CARRY group, base inst: i2s_u/N31_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: i2s_u/key_filter_u/N34_1_1/gateop, insts:19.
Device mapping done.
Total device mapping takes 0.00 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                  
| IOCKDLY               | 0        | 24            | 0                  
| FF                    | 94       | 26304         | 1                  
| LUT                   | 109      | 17536         | 1                  
| Distributed RAM       | 0        | 4440          | 0                  
| DLL                   | 0        | 6             | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0        | 48            | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 8        | 240           | 4                  
| IOCKDIV               | 0        | 12            | 0                  
| IOCKGATE              | 0        | 12            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 6             | 17                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 4             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 20            | 10                 
| HMEMC                 | 0        | 2             | 0                  
| OSC                   | 0        | 1             | 0                  
| ADC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 6             | 0                  
| FLSIF                 | 0        | 1             | 0                  
| RESCAL                | 0        | 6             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/FPGA/Project/I2S/device_map/top.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:3s
Action dev_map: CPU time elapsed is 0h:0m:0s
Action dev_map: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 21:02:43 2023
Action dev_map: Peak memory pool usage is 227 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Sat Feb 25 21:02:43 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {led} LOC=U10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {led} LOC=U10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mic_out} LOC=R16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_out} LOC=R16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mic_sck} LOC=P11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_sck} LOC=P11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mic_ws} LOC=P14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_ws} LOC=P14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {Key} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {Key} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {clk50M} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {clk50M} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {mic_sd} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {mic_sd} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rst_n} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rst_n} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check close.

Placement started.
Phase 1 Pre global placement started.
Mapping instance dac_pll_u/u_pll_e1/goppll to PLL_82_319.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
Wirelength after clock region global placement is 732.
1st GP placement takes 0.27 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_105.
Clock placement takes 0.00 sec.

Pre global placement takes 0.61 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst Key_ibuf/opit_1 on IOL_151_105.
Placed fixed group with base inst clk50M_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst led_obuf/opit_1 on IOL_151_114.
Placed fixed group with base inst mic_out_obuf/opit_1 on IOL_151_42.
Placed fixed group with base inst mic_sck_obuf/opit_1 on IOL_151_86.
Placed fixed group with base inst mic_sd_ibuf/opit_1 on IOL_151_90.
Placed fixed group with base inst mic_ws_obuf/opit_1 on IOL_151_9.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOL_151_106.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_105.
Placed fixed instance dac_pll_u/u_pll_e1/goppll on PLL_82_319.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_20.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 987176.
	6 iterations finished.
	Final slack 994718.
Super clustering done.
Design Utilization : 1%.
2nd GP placement takes 0.14 sec.

Wirelength after global placement is 809.
Global placement takes 0.14 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 809.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 987176.
	6 iterations finished.
	Final slack 994718.
Super clustering done.
Design Utilization : 1%.
3rd GP placement takes 0.17 sec.

Wirelength after post global placement is 809.
Post global placement takes 0.17 sec.

Phase 4 Legalization started.
The average distance in LP is 1.567568.
Wirelength after legalization is 851.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 994670.
Replication placement takes 0.00 sec.

Wirelength after replication placement is 851.
Phase 5.2 DP placement started.
Legalized cost 994670.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 851.
Timing-driven detailed placement takes 0.00 sec.

Worst slack is 994670, TNS after placement is 0.
Placement done.
Total placement takes 0.94 sec.
Finished placement. (CPU time elapsed 0h:00m:00s)

Routing started.
Building routing graph takes 0.14 sec.
Worst slack is 994670, TNS before global route is 0.
Processing design graph takes 0.03 sec.
Total memory for routing:
	46.912418 M.
Total nets for routing : 196.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 5 nets, it takes 0.00 sec.
Global routing takes 0.00 sec.
Total 206 subnets.
    forward max bucket size 84 , backward 18.
        Unrouted nets 118 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.015625 sec.
    forward max bucket size 81 , backward 17.
        Unrouted nets 85 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 22.
        Unrouted nets 59 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 17.
        Unrouted nets 32 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 19.
        Unrouted nets 17 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 16.
        Unrouted nets 6 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 15.
        Unrouted nets 6 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 16.
        Unrouted nets 0 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
Detailed routing takes 7 iterations
Detailed routing takes 0.02 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 4.
Incremental timing analysis takes 0.00 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.03 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used SRB routing arc is 1359.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 0.25 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                  
| Use of APM               | 0        | 30            | 0                  
| Use of BKCL              | 2        | 6             | 34                 
| Use of CLMA              | 29       | 3274          | 1                  
|   FF                     | 61       | 19644         | 1                  
|   LUT                    | 75       | 13096         | 1                  
|   LUT-FF pairs           | 13       | 13096         | 1                  
| Use of CLMS              | 11       | 1110          | 1                  
|   FF                     | 33       | 6660          | 1                  
|   LUT                    | 39       | 4440          | 1                  
|   LUT-FF pairs           | 15       | 4440          | 1                  
|   Distributed RAM        | 0        | 4440          | 0                  
| Use of CRYSTAL           | 0        | 6             | 0                  
| Use of DLL               | 0        | 6             | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0        | 48            | 0                  
| Use of FLSIF             | 0        | 1             | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 0        | 2745          | 0                  
| Use of HMEMC             | 0        | 2             | 0                  
| Use of IO                | 8        | 240           | 4                  
|   IOBD                   | 6        | 120           | 5                  
|   IOBR                   | 0        | 6             | 0                  
|   IOBS                   | 2        | 114           | 2                  
| Use of IOCKDIV           | 0        | 12            | 0                  
| Use of IOCKDLY           | 0        | 24            | 0                  
| Use of IOCKGATE          | 0        | 12            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                  
| Use of IOL               | 8        | 240           | 4                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 6             | 17                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 6             | 0                  
| Use of SCANCHAIN         | 0        | 4             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 2        | 20            | 10                 
| Use of USCMMUX_TEST      | 0        | 20            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:00s)
Design 'top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:02s)
Action pnr: Real time elapsed is 0h:0m:8s
Action pnr: CPU time elapsed is 0h:0m:2s
Action pnr: Process CPU time elapsed is 0h:0m:2s
Current time: Sat Feb 25 21:02:50 2023
Action pnr: Peak memory pool usage is 631 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Sat Feb 25 21:02:50 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'i2s_u/State/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_sck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_ws' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'Key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mic_sd' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:4s
Action report_timing: CPU time elapsed is 0h:0m:1s
Action report_timing: Process CPU time elapsed is 0h:0m:1s
Current time: Sat Feb 25 21:02:53 2023
Action report_timing: Peak memory pool usage is 631 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Sat Feb 25 21:02:54 2023
Compiling architecture definition.
Analyzing project file 'D:/FPGA/Project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.000000 sec.
Generating architecture configuration.
The bitstream file is "D:/FPGA/Project/I2S/generate_bitstream/top.sbit"
Generate programming file takes 0.109375 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:4s
Action gen_bit_stream: CPU time elapsed is 0h:0m:0s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Feb 25 21:02:57 2023
Action gen_bit_stream: Peak memory pool usage is 335 MB
Process "Generate Bitstream" done.
Process exit normally.
