INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:20:55 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 buffer27/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            buffer25/dataReg_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (clk rise@4.200ns - clk rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 0.517ns (14.082%)  route 3.154ns (85.918%))
  Logic Levels:           7  (LUT4=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.683 - 4.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.508     0.508    buffer27/clk
    SLICE_X7Y124         FDRE                                         r  buffer27/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y124         FDRE (Prop_fdre_C_Q)         0.216     0.724 f  buffer27/outs_reg[0]/Q
                         net (fo=46, routed)          0.737     1.461    buffer27/control/transmitValue_reg_21
    SLICE_X9Y133         LUT4 (Prop_lut4_I3_O)        0.043     1.504 r  buffer27/control/minusOp_carry_i_6/O
                         net (fo=8, routed)           0.431     1.935    control_merge2/tehb/control/Memory_reg[0][0]
    SLICE_X8Y130         LUT6 (Prop_lut6_I1_O)        0.043     1.978 f  control_merge2/tehb/control/i___0_i_39/O
                         net (fo=1, routed)           0.393     2.371    control_merge2/tehb/control/i___0_i_39_n_0
    SLICE_X8Y127         LUT6 (Prop_lut6_I2_O)        0.043     2.414 r  control_merge2/tehb/control/i___0_i_30/O
                         net (fo=1, routed)           0.400     2.814    fork16/control/generateBlocks[2].regblock/i___0_i_5_0
    SLICE_X8Y124         LUT6 (Prop_lut6_I5_O)        0.043     2.857 f  fork16/control/generateBlocks[2].regblock/i___0_i_12/O
                         net (fo=4, routed)           0.330     3.187    buffer27/control/dataReg_reg[0]_0
    SLICE_X8Y126         LUT6 (Prop_lut6_I3_O)        0.043     3.230 r  buffer27/control/i___0_i_5/O
                         net (fo=3, routed)           0.267     3.497    buffer27/control/i___0_i_5_n_0
    SLICE_X9Y126         LUT6 (Prop_lut6_I4_O)        0.043     3.540 f  buffer27/control/join_inputs//i___0/O
                         net (fo=1, routed)           0.265     3.804    buffer23/control/buffer24_outs_ready
    SLICE_X8Y126         LUT6 (Prop_lut6_I1_O)        0.043     3.847 r  buffer23/control/dataReg[31]_i_1__0/O
                         net (fo=32, routed)          0.332     4.179    buffer25/E[0]
    SLICE_X9Y126         FDRE                                         r  buffer25/dataReg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.200     4.200 r  
                                                      0.000     4.200 r  clk (IN)
                         net (fo=1138, unset)         0.483     4.683    buffer25/clk
    SLICE_X9Y126         FDRE                                         r  buffer25/dataReg_reg[20]/C
                         clock pessimism              0.000     4.683    
                         clock uncertainty           -0.035     4.647    
    SLICE_X9Y126         FDRE (Setup_fdre_C_CE)      -0.194     4.453    buffer25/dataReg_reg[20]
  -------------------------------------------------------------------
                         required time                          4.453    
                         arrival time                          -4.179    
  -------------------------------------------------------------------
                         slack                                  0.274    




