@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@W: MT246 :"c:\users\duncan\git\forthcpu\pll.v":68:12:68:20|Blackbox EHXPLLJ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock pll|CLKOS3_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net pll_inst.CLKOS.
