-- ==============================================================
-- Generated by Vitis HLS v2025.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity conv2d_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_gmem1_0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem1_0_AWREADY : IN STD_LOGIC;
    m_axi_gmem1_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem1_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_0_WVALID : OUT STD_LOGIC;
    m_axi_gmem1_0_WREADY : IN STD_LOGIC;
    m_axi_gmem1_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_0_WLAST : OUT STD_LOGIC;
    m_axi_gmem1_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem1_0_ARREADY : IN STD_LOGIC;
    m_axi_gmem1_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem1_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_0_RVALID : IN STD_LOGIC;
    m_axi_gmem1_0_RREADY : OUT STD_LOGIC;
    m_axi_gmem1_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_0_RLAST : IN STD_LOGIC;
    m_axi_gmem1_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_gmem1_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_0_BVALID : IN STD_LOGIC;
    m_axi_gmem1_0_BREADY : OUT STD_LOGIC;
    m_axi_gmem1_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem0_0_AWREADY : IN STD_LOGIC;
    m_axi_gmem0_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem0_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem0_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_0_WVALID : OUT STD_LOGIC;
    m_axi_gmem0_0_WREADY : IN STD_LOGIC;
    m_axi_gmem0_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem0_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_0_WLAST : OUT STD_LOGIC;
    m_axi_gmem0_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem0_0_ARREADY : IN STD_LOGIC;
    m_axi_gmem0_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem0_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem0_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_0_RVALID : IN STD_LOGIC;
    m_axi_gmem0_0_RREADY : OUT STD_LOGIC;
    m_axi_gmem0_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem0_0_RLAST : IN STD_LOGIC;
    m_axi_gmem0_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_gmem0_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_0_BVALID : IN STD_LOGIC;
    m_axi_gmem0_0_BREADY : OUT STD_LOGIC;
    m_axi_gmem0_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    sext_ln43 : IN STD_LOGIC_VECTOR (61 downto 0);
    sext_ln46_1 : IN STD_LOGIC_VECTOR (62 downto 0);
    sext_ln46_2 : IN STD_LOGIC_VECTOR (62 downto 0);
    sext_ln46_3 : IN STD_LOGIC_VECTOR (62 downto 0);
    sext_ln46_4 : IN STD_LOGIC_VECTOR (62 downto 0);
    sext_ln46_5 : IN STD_LOGIC_VECTOR (62 downto 0);
    sext_ln46_6 : IN STD_LOGIC_VECTOR (62 downto 0);
    sext_ln46_7 : IN STD_LOGIC_VECTOR (62 downto 0);
    sext_ln46_8 : IN STD_LOGIC_VECTOR (62 downto 0);
    phi_mul : IN STD_LOGIC_VECTOR (7 downto 0);
    conv1_out_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    conv1_out_ce0 : OUT STD_LOGIC;
    conv1_out_we0 : OUT STD_LOGIC;
    conv1_out_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv1_out_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    conv1_out_1_ce0 : OUT STD_LOGIC;
    conv1_out_1_we0 : OUT STD_LOGIC;
    conv1_out_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    input_r : IN STD_LOGIC_VECTOR (63 downto 0);
    sum : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1035_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1035_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1035_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1035_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1035_p_ce : OUT STD_LOGIC;
    grp_fu_1039_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1039_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1039_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1039_p_ce : OUT STD_LOGIC;
    grp_fu_1043_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1043_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1043_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_1043_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_1043_p_ce : OUT STD_LOGIC );
end;


architecture behav of conv2d_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3 is 
    attribute DowngradeIPIdentifiedWarnings : STRING;
    attribute DowngradeIPIdentifiedWarnings of behav : architecture is "yes";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_2A4 : STD_LOGIC_VECTOR (9 downto 0) := "1010100100";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_1A : STD_LOGIC_VECTOR (4 downto 0) := "11010";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv12_70 : STD_LOGIC_VECTOR (11 downto 0) := "000001110000";
    constant ap_const_lv12_E0 : STD_LOGIC_VECTOR (11 downto 0) := "000011100000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv12_D : STD_LOGIC_VECTOR (11 downto 0) := "000000001101";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal icmp_ln38_reg_882 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state9_io_grp10 : BOOLEAN;
    signal ap_block_pp0_stage8_subdone_grp10_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage8_subdone_grp10 : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_block_state9_io_grp11 : BOOLEAN;
    signal ap_block_pp0_stage8_subdone_grp11_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage8_subdone_grp11 : BOOLEAN;
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage8_subdone_grp28_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage8_subdone_grp28 : BOOLEAN;
    signal ap_block_pp0_stage8_subdone_grp29_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage8_subdone_grp29 : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage8 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal gmem1_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1_grp1 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone_grp1_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage1_subdone_grp1 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal gmem1_blk_n_R : STD_LOGIC;
    signal ap_block_pp0_stage0_grp12 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp12_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp12 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2_grp3 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone_grp3_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage2_subdone_grp3 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage1_grp15 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone_grp15_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage1_subdone_grp15 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3_grp4 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone_grp4_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage3_subdone_grp4 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_grp17 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone_grp17_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage2_subdone_grp17 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4_grp5 : BOOLEAN;
    signal ap_block_pp0_stage4_subdone_grp5_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage4_subdone_grp5 : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_grp19 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone_grp19_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage3_subdone_grp19 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage5_grp7 : BOOLEAN;
    signal ap_block_pp0_stage5_subdone_grp7_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage5_subdone_grp7 : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_grp21 : BOOLEAN;
    signal ap_block_pp0_stage4_subdone_grp21_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage4_subdone_grp21 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_pp0_stage6_grp8 : BOOLEAN;
    signal ap_block_pp0_stage6_subdone_grp8_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage6_subdone_grp8 : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_grp23 : BOOLEAN;
    signal ap_block_pp0_stage5_subdone_grp23_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage5_subdone_grp23 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_pp0_stage7_grp9 : BOOLEAN;
    signal ap_block_pp0_stage7_subdone_grp9_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage7_subdone_grp9 : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_grp25 : BOOLEAN;
    signal ap_block_pp0_stage6_subdone_grp25_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage6_subdone_grp25 : BOOLEAN;
    signal ap_block_pp0_stage8_grp11 : BOOLEAN;
    signal ap_block_pp0_stage7_grp27 : BOOLEAN;
    signal ap_block_pp0_stage7_subdone_grp27_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage7_subdone_grp27 : BOOLEAN;
    signal ap_block_pp0_stage0_grp13 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp13_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp13 : BOOLEAN;
    signal ap_block_pp0_stage8_grp29 : BOOLEAN;
    signal gmem0_blk_n_AR : STD_LOGIC;
    signal ap_block_pp0_stage2_grp2 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone_grp2_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage2_subdone_grp2 : BOOLEAN;
    signal gmem0_blk_n_R : STD_LOGIC;
    signal ap_block_pp0_stage1_grp14 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone_grp14_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage1_subdone_grp14 : BOOLEAN;
    signal ap_block_pp0_stage2_grp16 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone_grp16_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage2_subdone_grp16 : BOOLEAN;
    signal ap_block_pp0_stage3_grp18 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone_grp18_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage3_subdone_grp18 : BOOLEAN;
    signal ap_block_pp0_stage5_grp6 : BOOLEAN;
    signal ap_block_pp0_stage5_subdone_grp6_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage5_subdone_grp6 : BOOLEAN;
    signal ap_block_pp0_stage4_grp20 : BOOLEAN;
    signal ap_block_pp0_stage4_subdone_grp20_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage4_subdone_grp20 : BOOLEAN;
    signal ap_block_pp0_stage5_grp22 : BOOLEAN;
    signal ap_block_pp0_stage5_subdone_grp22_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage5_subdone_grp22 : BOOLEAN;
    signal ap_block_pp0_stage6_grp24 : BOOLEAN;
    signal ap_block_pp0_stage6_subdone_grp24_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage6_subdone_grp24 : BOOLEAN;
    signal ap_block_pp0_stage8_grp10 : BOOLEAN;
    signal ap_block_pp0_stage7_grp26 : BOOLEAN;
    signal ap_block_pp0_stage7_subdone_grp26_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage7_subdone_grp26 : BOOLEAN;
    signal ap_block_pp0_stage8_grp28 : BOOLEAN;
    signal ap_block_pp0_stage0_grp30 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp30_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp30 : BOOLEAN;
    signal reg_287 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_11001_grp12 : BOOLEAN;
    signal ap_block_pp0_stage2_11001_grp17 : BOOLEAN;
    signal ap_block_pp0_stage4_11001_grp21 : BOOLEAN;
    signal ap_block_pp0_stage6_11001_grp25 : BOOLEAN;
    signal reg_291 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage1_11001_grp14 : BOOLEAN;
    signal ap_block_pp0_stage2_11001_grp16 : BOOLEAN;
    signal ap_block_pp0_stage3_11001_grp18 : BOOLEAN;
    signal ap_block_pp0_stage4_11001_grp20 : BOOLEAN;
    signal ap_block_pp0_stage5_11001_grp22 : BOOLEAN;
    signal ap_block_pp0_stage6_11001_grp24 : BOOLEAN;
    signal ap_block_pp0_stage7_11001_grp26 : BOOLEAN;
    signal ap_block_pp0_stage8_11001_grp28 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp30 : BOOLEAN;
    signal reg_295 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage1_11001_grp15 : BOOLEAN;
    signal ap_block_pp0_stage3_11001_grp19 : BOOLEAN;
    signal ap_block_pp0_stage5_11001_grp23 : BOOLEAN;
    signal ap_block_pp0_stage7_11001_grp27 : BOOLEAN;
    signal reg_299 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage7_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage7_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage7_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage5_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage5_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage5_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp0 : BOOLEAN;
    signal sext_ln46_8_cast_fu_305_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln46_8_cast_reg_837 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_11001_grp13 : BOOLEAN;
    signal sext_ln46_7_cast_fu_309_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln46_7_cast_reg_842 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln46_6_cast_fu_313_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln46_6_cast_reg_847 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln46_5_cast_fu_317_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln46_5_cast_reg_852 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln46_4_cast_fu_321_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln46_4_cast_reg_857 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln46_3_cast_fu_325_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln46_3_cast_reg_862 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln46_2_cast_fu_329_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln46_2_cast_reg_867 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln46_1_cast_fu_333_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln46_1_cast_reg_872 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln43_cast_fu_337_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln43_cast_reg_877 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln38_fu_359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal select_ln38_fu_389_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln38_reg_886 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln38_1_fu_397_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln38_1_reg_892 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln38_1_reg_892_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln38_1_reg_892_pp0_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln38_1_reg_892_pp0_iter3_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln38_1_reg_892_pp0_iter4_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln38_1_reg_892_pp0_iter5_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln38_1_reg_892_pp0_iter6_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln39_fu_405_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln39_reg_899 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln39_reg_899_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln39_reg_899_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln39_reg_899_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln39_reg_899_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln39_reg_899_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln39_reg_899_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln_reg_903 : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln_reg_903_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln_reg_903_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln_reg_903_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln_reg_903_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln_reg_903_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln_reg_903_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_state2_io_grp1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_grp1 : BOOLEAN;
    signal shl_ln1_fu_468_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln1_reg_914 : STD_LOGIC_VECTOR (11 downto 0);
    signal gmem0_addr_reg_920 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state3_io_grp3 : BOOLEAN;
    signal ap_block_pp0_stage2_11001_grp3 : BOOLEAN;
    signal ap_block_state4_io_grp4 : BOOLEAN;
    signal ap_block_pp0_stage3_11001_grp4 : BOOLEAN;
    signal ap_block_state5_io_grp5 : BOOLEAN;
    signal ap_block_pp0_stage4_11001_grp5 : BOOLEAN;
    signal gmem0_addr_1_reg_944 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state6_io_grp7 : BOOLEAN;
    signal ap_block_pp0_stage5_11001_grp7 : BOOLEAN;
    signal ap_block_state7_io_grp8 : BOOLEAN;
    signal ap_block_pp0_stage6_11001_grp8 : BOOLEAN;
    signal ap_block_state8_io_grp9 : BOOLEAN;
    signal ap_block_pp0_stage7_11001_grp9 : BOOLEAN;
    signal gmem0_addr_2_reg_968 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage8_11001_grp11 : BOOLEAN;
    signal bitcast_ln45_fu_631_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage2_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage2_subdone_grp0 : BOOLEAN;
    signal bitcast_ln46_fu_636_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln45_1_fu_641_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage3_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage3_subdone_grp0 : BOOLEAN;
    signal bitcast_ln46_1_fu_646_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln45_2_fu_651_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage4_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage4_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage4_subdone_grp0 : BOOLEAN;
    signal bitcast_ln46_2_fu_656_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_reg_1016 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln45_3_fu_661_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln46_3_fu_666_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul27_s_reg_1031 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage6_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage6_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage6_subdone_grp0 : BOOLEAN;
    signal bitcast_ln45_4_fu_671_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln46_4_fu_676_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul27_3_reg_1046 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln45_5_fu_681_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln46_5_fu_686_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul27_1_reg_1061 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage8_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage8_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage8_subdone_grp0 : BOOLEAN;
    signal mul27_1_reg_1061_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln45_6_fu_691_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln46_6_fu_696_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem1_addr_8_read_reg_1076 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage8_11001_grp29 : BOOLEAN;
    signal mul27_1_1_reg_1081 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul27_1_1_reg_1081_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln45_7_fu_701_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln46_7_fu_706_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_1_reg_1096 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage1_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage1_subdone_grp0 : BOOLEAN;
    signal mul27_1_2_reg_1101 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul27_1_2_reg_1101_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul27_1_2_reg_1101_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln45_8_fu_711_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln46_8_fu_716_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul27_2_reg_1116 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul27_2_reg_1116_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul27_2_reg_1116_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul27_2_1_reg_1121 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul27_2_1_reg_1121_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul27_2_1_reg_1121_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul27_2_1_reg_1121_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul27_2_2_reg_1126 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul27_2_2_reg_1126_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul27_2_2_reg_1126_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul27_2_2_reg_1126_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_2_reg_1131 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_3_reg_1136 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_5_reg_1141 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_6_reg_1146 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_7_reg_1151 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_8_reg_1156 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_10_fu_777_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_10_reg_1171 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln51_3_fu_785_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage8_grp0 : BOOLEAN;
    signal sext_ln44_fu_495_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln44_1_fu_557_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln44_2_fu_609_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state3_io_grp2 : BOOLEAN;
    signal ap_block_pp0_stage2_11001_grp2 : BOOLEAN;
    signal ap_block_state6_io_grp6 : BOOLEAN;
    signal ap_block_pp0_stage5_11001_grp6 : BOOLEAN;
    signal ap_block_pp0_stage8_11001_grp10 : BOOLEAN;
    signal j_fu_140 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal add_ln39_fu_505_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_j_load : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal i_fu_144 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal ap_sig_allocacmp_i_load : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten_fu_148 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal add_ln38_1_fu_365_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (9 downto 0);
    signal conv1_out_we0_local : STD_LOGIC;
    signal conv1_out_ce0_local : STD_LOGIC;
    signal conv1_out_1_we0_local : STD_LOGIC;
    signal conv1_out_1_ce0_local : STD_LOGIC;
    signal grp_fu_274_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_274_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage6_grp0 : BOOLEAN;
    signal ap_block_pp0_stage2_grp0 : BOOLEAN;
    signal ap_block_pp0_stage7_grp0 : BOOLEAN;
    signal ap_block_pp0_stage3_grp0 : BOOLEAN;
    signal ap_block_pp0_stage4_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_grp0 : BOOLEAN;
    signal ap_block_pp0_stage5_grp0 : BOOLEAN;
    signal ap_block_pp0_stage1_grp0 : BOOLEAN;
    signal grp_fu_278_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_278_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln39_fu_383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln38_fu_377_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_442_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl_fu_435_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln39_1_fu_449_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln39_fu_459_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln39_fu_453_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln43_fu_462_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln45_fu_476_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln45_fu_480_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln5_fu_485_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln45_1_fu_533_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln45_1_fu_538_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln45_2_fu_542_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln44_1_fu_547_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln45_3_fu_585_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln45_2_fu_590_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln45_4_fu_594_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln44_2_fu_599_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal zext_ln51_fu_720_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln51_fu_723_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal bitcast_ln50_fu_735_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_739_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln50_fu_749_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln50_1_fu_759_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln50_fu_753_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln50_fu_765_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln50_fu_771_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_790_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_790_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_790_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_790_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_274_ce : STD_LOGIC;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal grp_fu_278_ce : STD_LOGIC;
    signal grp_fu_282_ce : STD_LOGIC;
    signal ap_block_pp0_stage6_00001_grp0 : BOOLEAN;
    signal grp_fu_790_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_block_pp0_stage2_00001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage7_00001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage3_00001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage8_00001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage4_00001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_00001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage5_00001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage1_00001_grp0 : BOOLEAN;
    signal grp_fu_790_p00 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_790_p20 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_condition_1947 : BOOLEAN;
    signal ap_condition_1951 : BOOLEAN;
    signal ap_condition_1955 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component conv2d_fadd_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component conv2d_fmul_32ns_32ns_32_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component conv2d_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component conv2d_mac_muladd_8ns_4ns_4ns_12_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (3 downto 0);
        din2 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component conv2d_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mac_muladd_8ns_4ns_4ns_12_4_1_U4 : component conv2d_mac_muladd_8ns_4ns_4ns_12_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 4,
        din2_WIDTH => 4,
        dout_WIDTH => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_790_p0,
        din1 => grp_fu_790_p1,
        din2 => grp_fu_790_p2,
        ce => grp_fu_790_ce,
        dout => grp_fu_790_p3);

    flow_control_loop_pipe_sequential_init_U : component conv2d_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage8,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0)) then 
                        ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp12_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp12_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp12_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp12)) then 
                        ap_block_pp0_stage0_subdone_grp12_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp13_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp13_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp13_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp13)) then 
                        ap_block_pp0_stage0_subdone_grp13_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp30_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp30_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp30_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp30)) then 
                        ap_block_pp0_stage0_subdone_grp30_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage1_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then 
                        ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0)) then 
                        ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage1_subdone_grp14_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage1_subdone_grp14_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then 
                        ap_block_pp0_stage1_subdone_grp14_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp14)) then 
                        ap_block_pp0_stage1_subdone_grp14_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage1_subdone_grp15_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage1_subdone_grp15_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then 
                        ap_block_pp0_stage1_subdone_grp15_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp15)) then 
                        ap_block_pp0_stage1_subdone_grp15_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage1_subdone_grp1_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage1_subdone_grp1_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then 
                        ap_block_pp0_stage1_subdone_grp1_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp1)) then 
                        ap_block_pp0_stage1_subdone_grp1_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage2_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage2_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then 
                        ap_block_pp0_stage2_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0)) then 
                        ap_block_pp0_stage2_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage2_subdone_grp16_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage2_subdone_grp16_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then 
                        ap_block_pp0_stage2_subdone_grp16_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp16)) then 
                        ap_block_pp0_stage2_subdone_grp16_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage2_subdone_grp17_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage2_subdone_grp17_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then 
                        ap_block_pp0_stage2_subdone_grp17_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp17)) then 
                        ap_block_pp0_stage2_subdone_grp17_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage2_subdone_grp2_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage2_subdone_grp2_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then 
                        ap_block_pp0_stage2_subdone_grp2_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp2)) then 
                        ap_block_pp0_stage2_subdone_grp2_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage2_subdone_grp3_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage2_subdone_grp3_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then 
                        ap_block_pp0_stage2_subdone_grp3_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp3)) then 
                        ap_block_pp0_stage2_subdone_grp3_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage3_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage3_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then 
                        ap_block_pp0_stage3_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0)) then 
                        ap_block_pp0_stage3_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage3_subdone_grp18_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage3_subdone_grp18_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then 
                        ap_block_pp0_stage3_subdone_grp18_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp18)) then 
                        ap_block_pp0_stage3_subdone_grp18_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage3_subdone_grp19_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage3_subdone_grp19_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then 
                        ap_block_pp0_stage3_subdone_grp19_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp19)) then 
                        ap_block_pp0_stage3_subdone_grp19_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage3_subdone_grp4_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage3_subdone_grp4_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then 
                        ap_block_pp0_stage3_subdone_grp4_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp4)) then 
                        ap_block_pp0_stage3_subdone_grp4_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage4_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage4_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then 
                        ap_block_pp0_stage4_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0)) then 
                        ap_block_pp0_stage4_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage4_subdone_grp20_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage4_subdone_grp20_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then 
                        ap_block_pp0_stage4_subdone_grp20_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp20)) then 
                        ap_block_pp0_stage4_subdone_grp20_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage4_subdone_grp21_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage4_subdone_grp21_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then 
                        ap_block_pp0_stage4_subdone_grp21_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp21)) then 
                        ap_block_pp0_stage4_subdone_grp21_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage4_subdone_grp5_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage4_subdone_grp5_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then 
                        ap_block_pp0_stage4_subdone_grp5_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp5)) then 
                        ap_block_pp0_stage4_subdone_grp5_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage5_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage5_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then 
                        ap_block_pp0_stage5_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0)) then 
                        ap_block_pp0_stage5_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage5_subdone_grp22_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage5_subdone_grp22_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then 
                        ap_block_pp0_stage5_subdone_grp22_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp22)) then 
                        ap_block_pp0_stage5_subdone_grp22_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage5_subdone_grp23_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage5_subdone_grp23_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then 
                        ap_block_pp0_stage5_subdone_grp23_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp23)) then 
                        ap_block_pp0_stage5_subdone_grp23_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage5_subdone_grp6_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage5_subdone_grp6_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then 
                        ap_block_pp0_stage5_subdone_grp6_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp6)) then 
                        ap_block_pp0_stage5_subdone_grp6_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage5_subdone_grp7_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage5_subdone_grp7_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then 
                        ap_block_pp0_stage5_subdone_grp7_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp7)) then 
                        ap_block_pp0_stage5_subdone_grp7_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage6_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage6_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then 
                        ap_block_pp0_stage6_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0)) then 
                        ap_block_pp0_stage6_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage6_subdone_grp24_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage6_subdone_grp24_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then 
                        ap_block_pp0_stage6_subdone_grp24_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp24)) then 
                        ap_block_pp0_stage6_subdone_grp24_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage6_subdone_grp25_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage6_subdone_grp25_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then 
                        ap_block_pp0_stage6_subdone_grp25_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp25)) then 
                        ap_block_pp0_stage6_subdone_grp25_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage6_subdone_grp8_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage6_subdone_grp8_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then 
                        ap_block_pp0_stage6_subdone_grp8_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp8)) then 
                        ap_block_pp0_stage6_subdone_grp8_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage7_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage7_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then 
                        ap_block_pp0_stage7_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0)) then 
                        ap_block_pp0_stage7_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage7_subdone_grp26_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage7_subdone_grp26_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then 
                        ap_block_pp0_stage7_subdone_grp26_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp26)) then 
                        ap_block_pp0_stage7_subdone_grp26_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage7_subdone_grp27_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage7_subdone_grp27_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then 
                        ap_block_pp0_stage7_subdone_grp27_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp27)) then 
                        ap_block_pp0_stage7_subdone_grp27_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage7_subdone_grp9_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage7_subdone_grp9_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then 
                        ap_block_pp0_stage7_subdone_grp9_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp9)) then 
                        ap_block_pp0_stage7_subdone_grp9_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage8_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage8_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then 
                        ap_block_pp0_stage8_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp0)) then 
                        ap_block_pp0_stage8_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage8_subdone_grp10_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage8_subdone_grp10_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then 
                        ap_block_pp0_stage8_subdone_grp10_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp10)) then 
                        ap_block_pp0_stage8_subdone_grp10_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage8_subdone_grp11_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage8_subdone_grp11_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then 
                        ap_block_pp0_stage8_subdone_grp11_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp11)) then 
                        ap_block_pp0_stage8_subdone_grp11_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage8_subdone_grp28_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage8_subdone_grp28_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then 
                        ap_block_pp0_stage8_subdone_grp28_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp28)) then 
                        ap_block_pp0_stage8_subdone_grp28_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage8_subdone_grp29_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage8_subdone_grp29_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then 
                        ap_block_pp0_stage8_subdone_grp29_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp29)) then 
                        ap_block_pp0_stage8_subdone_grp29_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage8)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone))) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone))) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    i_fu_144_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln38_fu_359_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_144 <= select_ln38_1_fu_397_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_144 <= ap_const_lv5_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_148_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln38_fu_359_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten_fu_148 <= add_ln38_1_fu_365_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_148 <= ap_const_lv10_0;
                end if;
            end if; 
        end if;
    end process;

    j_fu_140_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1))) then 
                j_fu_140 <= ap_const_lv5_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (icmp_ln38_reg_882 = ap_const_lv1_0))) then 
                j_fu_140 <= add_ln39_fu_505_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp20) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp20_done_reg))) then
                gmem0_addr_1_reg_944 <= sext_ln44_1_fu_557_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp26) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp26_done_reg))) then
                gmem0_addr_2_reg_968 <= sext_ln44_2_fu_609_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp14) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp14_done_reg))) then
                gmem0_addr_reg_920 <= sext_ln44_fu_495_p1;
                    shl_ln1_reg_914(11 downto 2) <= shl_ln1_fu_468_p3(11 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp29_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp29))) then
                gmem1_addr_8_read_reg_1076 <= m_axi_gmem1_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln38_reg_882 <= icmp_ln38_fu_359_p2;
                lshr_ln_reg_903 <= select_ln38_fu_389_p3(4 downto 1);
                lshr_ln_reg_903_pp0_iter1_reg <= lshr_ln_reg_903;
                lshr_ln_reg_903_pp0_iter2_reg <= lshr_ln_reg_903_pp0_iter1_reg;
                lshr_ln_reg_903_pp0_iter3_reg <= lshr_ln_reg_903_pp0_iter2_reg;
                lshr_ln_reg_903_pp0_iter4_reg <= lshr_ln_reg_903_pp0_iter3_reg;
                lshr_ln_reg_903_pp0_iter5_reg <= lshr_ln_reg_903_pp0_iter4_reg;
                lshr_ln_reg_903_pp0_iter6_reg <= lshr_ln_reg_903_pp0_iter5_reg;
                select_ln38_1_reg_892 <= select_ln38_1_fu_397_p3;
                select_ln38_1_reg_892_pp0_iter1_reg <= select_ln38_1_reg_892;
                select_ln38_1_reg_892_pp0_iter2_reg <= select_ln38_1_reg_892_pp0_iter1_reg;
                select_ln38_1_reg_892_pp0_iter3_reg <= select_ln38_1_reg_892_pp0_iter2_reg;
                select_ln38_1_reg_892_pp0_iter4_reg <= select_ln38_1_reg_892_pp0_iter3_reg;
                select_ln38_1_reg_892_pp0_iter5_reg <= select_ln38_1_reg_892_pp0_iter4_reg;
                select_ln38_1_reg_892_pp0_iter6_reg <= select_ln38_1_reg_892_pp0_iter5_reg;
                select_ln38_reg_886 <= select_ln38_fu_389_p3;
                trunc_ln39_reg_899 <= trunc_ln39_fu_405_p1;
                trunc_ln39_reg_899_pp0_iter1_reg <= trunc_ln39_reg_899;
                trunc_ln39_reg_899_pp0_iter2_reg <= trunc_ln39_reg_899_pp0_iter1_reg;
                trunc_ln39_reg_899_pp0_iter3_reg <= trunc_ln39_reg_899_pp0_iter2_reg;
                trunc_ln39_reg_899_pp0_iter4_reg <= trunc_ln39_reg_899_pp0_iter3_reg;
                trunc_ln39_reg_899_pp0_iter5_reg <= trunc_ln39_reg_899_pp0_iter4_reg;
                trunc_ln39_reg_899_pp0_iter6_reg <= trunc_ln39_reg_899_pp0_iter5_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then
                mul27_1_1_reg_1081 <= grp_fu_1039_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then
                mul27_1_1_reg_1081_pp0_iter3_reg <= mul27_1_1_reg_1081;
                sext_ln43_cast_reg_877 <= sext_ln43_cast_fu_337_p1;
                sext_ln46_1_cast_reg_872 <= sext_ln46_1_cast_fu_333_p1;
                sext_ln46_2_cast_reg_867 <= sext_ln46_2_cast_fu_329_p1;
                sext_ln46_3_cast_reg_862 <= sext_ln46_3_cast_fu_325_p1;
                sext_ln46_4_cast_reg_857 <= sext_ln46_4_cast_fu_321_p1;
                sext_ln46_5_cast_reg_852 <= sext_ln46_5_cast_fu_317_p1;
                sext_ln46_6_cast_reg_847 <= sext_ln46_6_cast_fu_313_p1;
                sext_ln46_7_cast_reg_842 <= sext_ln46_7_cast_fu_309_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0))) then
                mul27_1_2_reg_1101 <= grp_fu_1039_p_dout0;
                sum_1_reg_1096 <= grp_fu_1035_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0))) then
                mul27_1_2_reg_1101_pp0_iter3_reg <= mul27_1_2_reg_1101;
                mul27_1_2_reg_1101_pp0_iter4_reg <= mul27_1_2_reg_1101_pp0_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp0))) then
                mul27_1_reg_1061 <= grp_fu_1039_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp0))) then
                mul27_1_reg_1061_pp0_iter2_reg <= mul27_1_reg_1061;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0))) then
                mul27_2_1_reg_1121 <= grp_fu_1039_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0))) then
                mul27_2_1_reg_1121_pp0_iter3_reg <= mul27_2_1_reg_1121;
                mul27_2_1_reg_1121_pp0_iter4_reg <= mul27_2_1_reg_1121_pp0_iter3_reg;
                mul27_2_1_reg_1121_pp0_iter5_reg <= mul27_2_1_reg_1121_pp0_iter4_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0))) then
                mul27_2_2_reg_1126 <= grp_fu_1039_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0))) then
                mul27_2_2_reg_1126_pp0_iter3_reg <= mul27_2_2_reg_1126;
                mul27_2_2_reg_1126_pp0_iter4_reg <= mul27_2_2_reg_1126_pp0_iter3_reg;
                mul27_2_2_reg_1126_pp0_iter5_reg <= mul27_2_2_reg_1126_pp0_iter4_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0))) then
                mul27_2_reg_1116 <= grp_fu_1039_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0))) then
                mul27_2_reg_1116_pp0_iter3_reg <= mul27_2_reg_1116;
                mul27_2_reg_1116_pp0_iter4_reg <= mul27_2_reg_1116_pp0_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0))) then
                mul27_3_reg_1046 <= grp_fu_1039_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0))) then
                mul27_s_reg_1031 <= grp_fu_1039_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0))) then
                mul_reg_1016 <= grp_fu_1039_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp25) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp25_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp21) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp21_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp17) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp17_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp12) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp12_done_reg)))) then
                reg_287 <= m_axi_gmem1_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp30) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp30_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp28) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp28_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp26) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp26_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp24) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp24_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp22) 
    and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp22_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp20) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp20_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp18) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp18_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp16) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp16_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp14) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp14_done_reg)))) then
                reg_291 <= m_axi_gmem0_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp27) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp27_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp23) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp23_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp19) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp19_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp15) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp15_done_reg)))) then
                reg_295 <= m_axi_gmem1_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0)))) then
                reg_299 <= grp_fu_1035_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp13) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp13_done_reg))) then
                sext_ln46_8_cast_reg_837 <= sext_ln46_8_cast_fu_305_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0))) then
                sum_10_reg_1171 <= sum_10_fu_777_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0))) then
                sum_2_reg_1131 <= grp_fu_1035_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0))) then
                sum_3_reg_1136 <= grp_fu_1035_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0))) then
                sum_5_reg_1141 <= grp_fu_1035_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp0))) then
                sum_6_reg_1146 <= grp_fu_1035_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0))) then
                sum_7_reg_1151 <= grp_fu_1035_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then
                sum_8_reg_1156 <= grp_fu_1035_p_dout0;
            end if;
        end if;
    end process;
    shl_ln1_reg_914(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_idle_pp0, ap_block_pp0_stage8_subdone, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_block_pp0_stage7_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if (((ap_idle_pp0 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;
    add_ln38_1_fu_365_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv10_1));
    add_ln38_fu_377_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_load) + unsigned(ap_const_lv5_1));
    add_ln39_fu_505_p2 <= std_logic_vector(unsigned(select_ln38_reg_886) + unsigned(ap_const_lv5_1));
    add_ln43_fu_462_p2 <= std_logic_vector(unsigned(zext_ln39_fu_459_p1) + unsigned(sub_ln39_fu_453_p2));
    add_ln45_1_fu_533_p2 <= std_logic_vector(unsigned(shl_ln1_reg_914) + unsigned(ap_const_lv12_70));
    add_ln45_2_fu_542_p2 <= std_logic_vector(unsigned(zext_ln45_1_fu_538_p1) + unsigned(input_r));
    add_ln45_3_fu_585_p2 <= std_logic_vector(unsigned(shl_ln1_reg_914) + unsigned(ap_const_lv12_E0));
    add_ln45_4_fu_594_p2 <= std_logic_vector(unsigned(zext_ln45_2_fu_590_p1) + unsigned(input_r));
    add_ln45_fu_480_p2 <= std_logic_vector(unsigned(zext_ln45_fu_476_p1) + unsigned(input_r));
    add_ln51_fu_723_p2 <= std_logic_vector(unsigned(phi_mul) + unsigned(zext_ln51_fu_720_p1));
    and_ln50_fu_771_p2 <= (or_ln50_fu_765_p2 and grp_fu_1043_p_dout0);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(8);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, m_axi_gmem1_0_ARREADY, m_axi_gmem1_0_RVALID, m_axi_gmem0_0_RVALID, ap_block_pp0_stage0_subdone_grp12_done_reg, ap_block_pp0_stage0_subdone_grp13_done_reg, ap_block_pp0_stage0_subdone_grp30_done_reg)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp30_done_reg) and (m_axi_gmem0_0_RVALID = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((m_axi_gmem1_0_RVALID = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp12_done_reg)) or ((m_axi_gmem1_0_ARREADY = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp13_done_reg)))));
    end process;

        ap_block_pp0_stage0_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_grp12_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem1_0_RVALID, ap_block_pp0_stage0_subdone_grp12_done_reg)
    begin
                ap_block_pp0_stage0_11001_grp12 <= ((m_axi_gmem1_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp12_done_reg));
    end process;


    ap_block_pp0_stage0_11001_grp13_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem1_0_ARREADY, ap_block_pp0_stage0_subdone_grp13_done_reg)
    begin
                ap_block_pp0_stage0_11001_grp13 <= ((m_axi_gmem1_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp13_done_reg));
    end process;


    ap_block_pp0_stage0_11001_grp30_assign_proc : process(ap_enable_reg_pp0_iter2, m_axi_gmem0_0_RVALID, ap_block_pp0_stage0_subdone_grp30_done_reg)
    begin
                ap_block_pp0_stage0_11001_grp30 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp30_done_reg) and (m_axi_gmem0_0_RVALID = ap_const_logic_0));
    end process;

        ap_block_pp0_stage0_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp30 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, m_axi_gmem1_0_ARREADY, m_axi_gmem1_0_RVALID, m_axi_gmem0_0_RVALID, ap_block_pp0_stage0_subdone_grp12_done_reg, ap_block_pp0_stage0_subdone_grp13_done_reg, ap_block_pp0_stage0_subdone_grp30_done_reg)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp30_done_reg) and (m_axi_gmem0_0_RVALID = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((m_axi_gmem1_0_RVALID = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp12_done_reg)) or ((m_axi_gmem1_0_ARREADY = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp13_done_reg)))));
    end process;

        ap_block_pp0_stage0_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_grp12_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem1_0_RVALID, ap_block_pp0_stage0_subdone_grp12_done_reg)
    begin
                ap_block_pp0_stage0_subdone_grp12 <= ((m_axi_gmem1_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp12_done_reg));
    end process;


    ap_block_pp0_stage0_subdone_grp13_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem1_0_ARREADY, ap_block_pp0_stage0_subdone_grp13_done_reg)
    begin
                ap_block_pp0_stage0_subdone_grp13 <= ((m_axi_gmem1_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp13_done_reg));
    end process;


    ap_block_pp0_stage0_subdone_grp30_assign_proc : process(ap_enable_reg_pp0_iter2, m_axi_gmem0_0_RVALID, ap_block_pp0_stage0_subdone_grp30_done_reg)
    begin
                ap_block_pp0_stage0_subdone_grp30 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp30_done_reg) and (m_axi_gmem0_0_RVALID = ap_const_logic_0));
    end process;

        ap_block_pp0_stage1_00001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem1_0_RVALID, m_axi_gmem0_0_RVALID, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage1_subdone_grp1_done_reg, ap_block_pp0_stage1_subdone_grp15_done_reg, ap_block_pp0_stage1_subdone_grp14_done_reg, ap_block_state2_io_grp1)
    begin
                ap_block_pp0_stage1_11001 <= (((ap_const_boolean_1 = ap_block_state2_io_grp1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp1_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp14_done_reg) and (m_axi_gmem0_0_RVALID = ap_const_logic_0)) or ((m_axi_gmem1_0_RVALID = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp15_done_reg)))));
    end process;

        ap_block_pp0_stage1_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage1_subdone_grp1_done_reg, ap_block_state2_io_grp1)
    begin
                ap_block_pp0_stage1_11001_grp1 <= ((ap_const_boolean_1 = ap_block_state2_io_grp1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp1_done_reg));
    end process;


    ap_block_pp0_stage1_11001_grp14_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem0_0_RVALID, ap_block_pp0_stage1_subdone_grp14_done_reg)
    begin
                ap_block_pp0_stage1_11001_grp14 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp14_done_reg) and (m_axi_gmem0_0_RVALID = ap_const_logic_0));
    end process;


    ap_block_pp0_stage1_11001_grp15_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem1_0_RVALID, ap_block_pp0_stage1_subdone_grp15_done_reg)
    begin
                ap_block_pp0_stage1_11001_grp15 <= ((m_axi_gmem1_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp15_done_reg));
    end process;

        ap_block_pp0_stage1_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_grp14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_grp15 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem1_0_RVALID, m_axi_gmem0_0_RVALID, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage1_subdone_grp1_done_reg, ap_block_pp0_stage1_subdone_grp15_done_reg, ap_block_pp0_stage1_subdone_grp14_done_reg, ap_block_state2_io_grp1)
    begin
                ap_block_pp0_stage1_subdone <= (((ap_const_boolean_1 = ap_block_state2_io_grp1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp1_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp14_done_reg) and (m_axi_gmem0_0_RVALID = ap_const_logic_0)) or ((m_axi_gmem1_0_RVALID = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp15_done_reg)))));
    end process;

        ap_block_pp0_stage1_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_subdone_grp1_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage1_subdone_grp1_done_reg, ap_block_state2_io_grp1)
    begin
                ap_block_pp0_stage1_subdone_grp1 <= ((ap_const_boolean_1 = ap_block_state2_io_grp1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp1_done_reg));
    end process;


    ap_block_pp0_stage1_subdone_grp14_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem0_0_RVALID, ap_block_pp0_stage1_subdone_grp14_done_reg)
    begin
                ap_block_pp0_stage1_subdone_grp14 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp14_done_reg) and (m_axi_gmem0_0_RVALID = ap_const_logic_0));
    end process;


    ap_block_pp0_stage1_subdone_grp15_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem1_0_RVALID, ap_block_pp0_stage1_subdone_grp15_done_reg)
    begin
                ap_block_pp0_stage1_subdone_grp15 <= ((m_axi_gmem1_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp15_done_reg));
    end process;

        ap_block_pp0_stage2_00001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem1_0_RVALID, m_axi_gmem0_0_RVALID, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage2_subdone_grp3_done_reg, ap_block_pp0_stage2_subdone_grp17_done_reg, ap_block_pp0_stage2_subdone_grp2_done_reg, ap_block_pp0_stage2_subdone_grp16_done_reg, ap_block_state3_io_grp3, ap_block_state3_io_grp2)
    begin
                ap_block_pp0_stage2_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp16_done_reg) and (m_axi_gmem0_0_RVALID = ap_const_logic_0)) or ((m_axi_gmem1_0_RVALID = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp17_done_reg)))) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (((ap_const_boolean_1 = ap_block_state3_io_grp3) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp3_done_reg)) or ((ap_const_boolean_1 = ap_block_state3_io_grp2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp2_done_reg)))));
    end process;

        ap_block_pp0_stage2_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_11001_grp16_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem0_0_RVALID, ap_block_pp0_stage2_subdone_grp16_done_reg)
    begin
                ap_block_pp0_stage2_11001_grp16 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp16_done_reg) and (m_axi_gmem0_0_RVALID = ap_const_logic_0));
    end process;


    ap_block_pp0_stage2_11001_grp17_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem1_0_RVALID, ap_block_pp0_stage2_subdone_grp17_done_reg)
    begin
                ap_block_pp0_stage2_11001_grp17 <= ((m_axi_gmem1_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp17_done_reg));
    end process;


    ap_block_pp0_stage2_11001_grp2_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage2_subdone_grp2_done_reg, ap_block_state3_io_grp2)
    begin
                ap_block_pp0_stage2_11001_grp2 <= ((ap_const_boolean_1 = ap_block_state3_io_grp2) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp2_done_reg));
    end process;


    ap_block_pp0_stage2_11001_grp3_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage2_subdone_grp3_done_reg, ap_block_state3_io_grp3)
    begin
                ap_block_pp0_stage2_11001_grp3 <= ((ap_const_boolean_1 = ap_block_state3_io_grp3) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp3_done_reg));
    end process;

        ap_block_pp0_stage2_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_grp16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_grp17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_grp2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_grp3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem1_0_RVALID, m_axi_gmem0_0_RVALID, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage2_subdone_grp3_done_reg, ap_block_pp0_stage2_subdone_grp17_done_reg, ap_block_pp0_stage2_subdone_grp2_done_reg, ap_block_pp0_stage2_subdone_grp16_done_reg, ap_block_state3_io_grp3, ap_block_state3_io_grp2)
    begin
                ap_block_pp0_stage2_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp16_done_reg) and (m_axi_gmem0_0_RVALID = ap_const_logic_0)) or ((m_axi_gmem1_0_RVALID = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp17_done_reg)))) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (((ap_const_boolean_1 = ap_block_state3_io_grp3) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp3_done_reg)) or ((ap_const_boolean_1 = ap_block_state3_io_grp2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp2_done_reg)))));
    end process;

        ap_block_pp0_stage2_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_subdone_grp16_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem0_0_RVALID, ap_block_pp0_stage2_subdone_grp16_done_reg)
    begin
                ap_block_pp0_stage2_subdone_grp16 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp16_done_reg) and (m_axi_gmem0_0_RVALID = ap_const_logic_0));
    end process;


    ap_block_pp0_stage2_subdone_grp17_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem1_0_RVALID, ap_block_pp0_stage2_subdone_grp17_done_reg)
    begin
                ap_block_pp0_stage2_subdone_grp17 <= ((m_axi_gmem1_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp17_done_reg));
    end process;


    ap_block_pp0_stage2_subdone_grp2_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage2_subdone_grp2_done_reg, ap_block_state3_io_grp2)
    begin
                ap_block_pp0_stage2_subdone_grp2 <= ((ap_const_boolean_1 = ap_block_state3_io_grp2) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp2_done_reg));
    end process;


    ap_block_pp0_stage2_subdone_grp3_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage2_subdone_grp3_done_reg, ap_block_state3_io_grp3)
    begin
                ap_block_pp0_stage2_subdone_grp3 <= ((ap_const_boolean_1 = ap_block_state3_io_grp3) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp3_done_reg));
    end process;

        ap_block_pp0_stage3_00001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem1_0_RVALID, m_axi_gmem0_0_RVALID, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage3_subdone_grp4_done_reg, ap_block_pp0_stage3_subdone_grp19_done_reg, ap_block_pp0_stage3_subdone_grp18_done_reg, ap_block_state4_io_grp4)
    begin
                ap_block_pp0_stage3_11001 <= (((ap_const_boolean_1 = ap_block_state4_io_grp4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp4_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp18_done_reg) and (m_axi_gmem0_0_RVALID = ap_const_logic_0)) or ((m_axi_gmem1_0_RVALID = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp19_done_reg)))));
    end process;

        ap_block_pp0_stage3_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_11001_grp18_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem0_0_RVALID, ap_block_pp0_stage3_subdone_grp18_done_reg)
    begin
                ap_block_pp0_stage3_11001_grp18 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp18_done_reg) and (m_axi_gmem0_0_RVALID = ap_const_logic_0));
    end process;


    ap_block_pp0_stage3_11001_grp19_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem1_0_RVALID, ap_block_pp0_stage3_subdone_grp19_done_reg)
    begin
                ap_block_pp0_stage3_11001_grp19 <= ((m_axi_gmem1_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp19_done_reg));
    end process;


    ap_block_pp0_stage3_11001_grp4_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage3_subdone_grp4_done_reg, ap_block_state4_io_grp4)
    begin
                ap_block_pp0_stage3_11001_grp4 <= ((ap_const_boolean_1 = ap_block_state4_io_grp4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp4_done_reg));
    end process;

        ap_block_pp0_stage3_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_grp18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_grp19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_grp4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem1_0_RVALID, m_axi_gmem0_0_RVALID, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage3_subdone_grp4_done_reg, ap_block_pp0_stage3_subdone_grp19_done_reg, ap_block_pp0_stage3_subdone_grp18_done_reg, ap_block_state4_io_grp4)
    begin
                ap_block_pp0_stage3_subdone <= (((ap_const_boolean_1 = ap_block_state4_io_grp4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp4_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp18_done_reg) and (m_axi_gmem0_0_RVALID = ap_const_logic_0)) or ((m_axi_gmem1_0_RVALID = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp19_done_reg)))));
    end process;

        ap_block_pp0_stage3_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_subdone_grp18_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem0_0_RVALID, ap_block_pp0_stage3_subdone_grp18_done_reg)
    begin
                ap_block_pp0_stage3_subdone_grp18 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp18_done_reg) and (m_axi_gmem0_0_RVALID = ap_const_logic_0));
    end process;


    ap_block_pp0_stage3_subdone_grp19_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem1_0_RVALID, ap_block_pp0_stage3_subdone_grp19_done_reg)
    begin
                ap_block_pp0_stage3_subdone_grp19 <= ((m_axi_gmem1_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp19_done_reg));
    end process;


    ap_block_pp0_stage3_subdone_grp4_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage3_subdone_grp4_done_reg, ap_block_state4_io_grp4)
    begin
                ap_block_pp0_stage3_subdone_grp4 <= ((ap_const_boolean_1 = ap_block_state4_io_grp4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp4_done_reg));
    end process;

        ap_block_pp0_stage4_00001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem1_0_RVALID, m_axi_gmem0_0_RVALID, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage4_subdone_grp5_done_reg, ap_block_pp0_stage4_subdone_grp21_done_reg, ap_block_pp0_stage4_subdone_grp20_done_reg, ap_block_state5_io_grp5)
    begin
                ap_block_pp0_stage4_11001 <= (((ap_const_boolean_1 = ap_block_state5_io_grp5) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp5_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp20_done_reg) and (m_axi_gmem0_0_RVALID = ap_const_logic_0)) or ((m_axi_gmem1_0_RVALID = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp21_done_reg)))));
    end process;

        ap_block_pp0_stage4_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_11001_grp20_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem0_0_RVALID, ap_block_pp0_stage4_subdone_grp20_done_reg)
    begin
                ap_block_pp0_stage4_11001_grp20 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp20_done_reg) and (m_axi_gmem0_0_RVALID = ap_const_logic_0));
    end process;


    ap_block_pp0_stage4_11001_grp21_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem1_0_RVALID, ap_block_pp0_stage4_subdone_grp21_done_reg)
    begin
                ap_block_pp0_stage4_11001_grp21 <= ((m_axi_gmem1_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp21_done_reg));
    end process;


    ap_block_pp0_stage4_11001_grp5_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage4_subdone_grp5_done_reg, ap_block_state5_io_grp5)
    begin
                ap_block_pp0_stage4_11001_grp5 <= ((ap_const_boolean_1 = ap_block_state5_io_grp5) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp5_done_reg));
    end process;

        ap_block_pp0_stage4_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_grp20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_grp21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_grp5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem1_0_RVALID, m_axi_gmem0_0_RVALID, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage4_subdone_grp5_done_reg, ap_block_pp0_stage4_subdone_grp21_done_reg, ap_block_pp0_stage4_subdone_grp20_done_reg, ap_block_state5_io_grp5)
    begin
                ap_block_pp0_stage4_subdone <= (((ap_const_boolean_1 = ap_block_state5_io_grp5) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp5_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp20_done_reg) and (m_axi_gmem0_0_RVALID = ap_const_logic_0)) or ((m_axi_gmem1_0_RVALID = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp21_done_reg)))));
    end process;

        ap_block_pp0_stage4_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_subdone_grp20_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem0_0_RVALID, ap_block_pp0_stage4_subdone_grp20_done_reg)
    begin
                ap_block_pp0_stage4_subdone_grp20 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp20_done_reg) and (m_axi_gmem0_0_RVALID = ap_const_logic_0));
    end process;


    ap_block_pp0_stage4_subdone_grp21_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem1_0_RVALID, ap_block_pp0_stage4_subdone_grp21_done_reg)
    begin
                ap_block_pp0_stage4_subdone_grp21 <= ((m_axi_gmem1_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp21_done_reg));
    end process;


    ap_block_pp0_stage4_subdone_grp5_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage4_subdone_grp5_done_reg, ap_block_state5_io_grp5)
    begin
                ap_block_pp0_stage4_subdone_grp5 <= ((ap_const_boolean_1 = ap_block_state5_io_grp5) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp5_done_reg));
    end process;

        ap_block_pp0_stage5_00001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem1_0_RVALID, m_axi_gmem0_0_RVALID, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage5_subdone_grp7_done_reg, ap_block_pp0_stage5_subdone_grp23_done_reg, ap_block_pp0_stage5_subdone_grp6_done_reg, ap_block_pp0_stage5_subdone_grp22_done_reg, ap_block_state6_io_grp7, ap_block_state6_io_grp6)
    begin
                ap_block_pp0_stage5_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp22_done_reg) and (m_axi_gmem0_0_RVALID = ap_const_logic_0)) or ((m_axi_gmem1_0_RVALID = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp23_done_reg)))) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (((ap_const_boolean_1 = ap_block_state6_io_grp7) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp7_done_reg)) or ((ap_const_boolean_1 = ap_block_state6_io_grp6) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp6_done_reg)))));
    end process;

        ap_block_pp0_stage5_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_11001_grp22_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem0_0_RVALID, ap_block_pp0_stage5_subdone_grp22_done_reg)
    begin
                ap_block_pp0_stage5_11001_grp22 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp22_done_reg) and (m_axi_gmem0_0_RVALID = ap_const_logic_0));
    end process;


    ap_block_pp0_stage5_11001_grp23_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem1_0_RVALID, ap_block_pp0_stage5_subdone_grp23_done_reg)
    begin
                ap_block_pp0_stage5_11001_grp23 <= ((m_axi_gmem1_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp23_done_reg));
    end process;


    ap_block_pp0_stage5_11001_grp6_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage5_subdone_grp6_done_reg, ap_block_state6_io_grp6)
    begin
                ap_block_pp0_stage5_11001_grp6 <= ((ap_const_boolean_1 = ap_block_state6_io_grp6) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp6_done_reg));
    end process;


    ap_block_pp0_stage5_11001_grp7_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage5_subdone_grp7_done_reg, ap_block_state6_io_grp7)
    begin
                ap_block_pp0_stage5_11001_grp7 <= ((ap_const_boolean_1 = ap_block_state6_io_grp7) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp7_done_reg));
    end process;

        ap_block_pp0_stage5_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_grp22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_grp23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_grp6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_grp7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem1_0_RVALID, m_axi_gmem0_0_RVALID, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage5_subdone_grp7_done_reg, ap_block_pp0_stage5_subdone_grp23_done_reg, ap_block_pp0_stage5_subdone_grp6_done_reg, ap_block_pp0_stage5_subdone_grp22_done_reg, ap_block_state6_io_grp7, ap_block_state6_io_grp6)
    begin
                ap_block_pp0_stage5_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp22_done_reg) and (m_axi_gmem0_0_RVALID = ap_const_logic_0)) or ((m_axi_gmem1_0_RVALID = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp23_done_reg)))) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (((ap_const_boolean_1 = ap_block_state6_io_grp7) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp7_done_reg)) or ((ap_const_boolean_1 = ap_block_state6_io_grp6) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp6_done_reg)))));
    end process;

        ap_block_pp0_stage5_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_subdone_grp22_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem0_0_RVALID, ap_block_pp0_stage5_subdone_grp22_done_reg)
    begin
                ap_block_pp0_stage5_subdone_grp22 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp22_done_reg) and (m_axi_gmem0_0_RVALID = ap_const_logic_0));
    end process;


    ap_block_pp0_stage5_subdone_grp23_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem1_0_RVALID, ap_block_pp0_stage5_subdone_grp23_done_reg)
    begin
                ap_block_pp0_stage5_subdone_grp23 <= ((m_axi_gmem1_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp23_done_reg));
    end process;


    ap_block_pp0_stage5_subdone_grp6_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage5_subdone_grp6_done_reg, ap_block_state6_io_grp6)
    begin
                ap_block_pp0_stage5_subdone_grp6 <= ((ap_const_boolean_1 = ap_block_state6_io_grp6) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp6_done_reg));
    end process;


    ap_block_pp0_stage5_subdone_grp7_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage5_subdone_grp7_done_reg, ap_block_state6_io_grp7)
    begin
                ap_block_pp0_stage5_subdone_grp7 <= ((ap_const_boolean_1 = ap_block_state6_io_grp7) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp7_done_reg));
    end process;

        ap_block_pp0_stage6_00001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem1_0_RVALID, m_axi_gmem0_0_RVALID, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage6_subdone_grp8_done_reg, ap_block_pp0_stage6_subdone_grp25_done_reg, ap_block_pp0_stage6_subdone_grp24_done_reg, ap_block_state7_io_grp8)
    begin
                ap_block_pp0_stage6_11001 <= (((ap_const_boolean_1 = ap_block_state7_io_grp8) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp8_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp24_done_reg) and (m_axi_gmem0_0_RVALID = ap_const_logic_0)) or ((m_axi_gmem1_0_RVALID = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp25_done_reg)))));
    end process;

        ap_block_pp0_stage6_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_11001_grp24_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem0_0_RVALID, ap_block_pp0_stage6_subdone_grp24_done_reg)
    begin
                ap_block_pp0_stage6_11001_grp24 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp24_done_reg) and (m_axi_gmem0_0_RVALID = ap_const_logic_0));
    end process;


    ap_block_pp0_stage6_11001_grp25_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem1_0_RVALID, ap_block_pp0_stage6_subdone_grp25_done_reg)
    begin
                ap_block_pp0_stage6_11001_grp25 <= ((m_axi_gmem1_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp25_done_reg));
    end process;


    ap_block_pp0_stage6_11001_grp8_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage6_subdone_grp8_done_reg, ap_block_state7_io_grp8)
    begin
                ap_block_pp0_stage6_11001_grp8 <= ((ap_const_boolean_1 = ap_block_state7_io_grp8) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp8_done_reg));
    end process;

        ap_block_pp0_stage6_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_grp24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_grp25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_grp8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem1_0_RVALID, m_axi_gmem0_0_RVALID, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage6_subdone_grp8_done_reg, ap_block_pp0_stage6_subdone_grp25_done_reg, ap_block_pp0_stage6_subdone_grp24_done_reg, ap_block_state7_io_grp8)
    begin
                ap_block_pp0_stage6_subdone <= (((ap_const_boolean_1 = ap_block_state7_io_grp8) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp8_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp24_done_reg) and (m_axi_gmem0_0_RVALID = ap_const_logic_0)) or ((m_axi_gmem1_0_RVALID = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp25_done_reg)))));
    end process;

        ap_block_pp0_stage6_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_subdone_grp24_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem0_0_RVALID, ap_block_pp0_stage6_subdone_grp24_done_reg)
    begin
                ap_block_pp0_stage6_subdone_grp24 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp24_done_reg) and (m_axi_gmem0_0_RVALID = ap_const_logic_0));
    end process;


    ap_block_pp0_stage6_subdone_grp25_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem1_0_RVALID, ap_block_pp0_stage6_subdone_grp25_done_reg)
    begin
                ap_block_pp0_stage6_subdone_grp25 <= ((m_axi_gmem1_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp25_done_reg));
    end process;


    ap_block_pp0_stage6_subdone_grp8_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage6_subdone_grp8_done_reg, ap_block_state7_io_grp8)
    begin
                ap_block_pp0_stage6_subdone_grp8 <= ((ap_const_boolean_1 = ap_block_state7_io_grp8) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp8_done_reg));
    end process;

        ap_block_pp0_stage7_00001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem1_0_RVALID, m_axi_gmem0_0_RVALID, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage7_subdone_grp9_done_reg, ap_block_pp0_stage7_subdone_grp27_done_reg, ap_block_pp0_stage7_subdone_grp26_done_reg, ap_block_state8_io_grp9)
    begin
                ap_block_pp0_stage7_11001 <= (((ap_const_boolean_1 = ap_block_state8_io_grp9) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp9_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp26_done_reg) and (m_axi_gmem0_0_RVALID = ap_const_logic_0)) or ((m_axi_gmem1_0_RVALID = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp27_done_reg)))));
    end process;

        ap_block_pp0_stage7_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_11001_grp26_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem0_0_RVALID, ap_block_pp0_stage7_subdone_grp26_done_reg)
    begin
                ap_block_pp0_stage7_11001_grp26 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp26_done_reg) and (m_axi_gmem0_0_RVALID = ap_const_logic_0));
    end process;


    ap_block_pp0_stage7_11001_grp27_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem1_0_RVALID, ap_block_pp0_stage7_subdone_grp27_done_reg)
    begin
                ap_block_pp0_stage7_11001_grp27 <= ((m_axi_gmem1_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp27_done_reg));
    end process;


    ap_block_pp0_stage7_11001_grp9_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage7_subdone_grp9_done_reg, ap_block_state8_io_grp9)
    begin
                ap_block_pp0_stage7_11001_grp9 <= ((ap_const_boolean_1 = ap_block_state8_io_grp9) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp9_done_reg));
    end process;

        ap_block_pp0_stage7_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_grp26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_grp27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_grp9 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem1_0_RVALID, m_axi_gmem0_0_RVALID, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage7_subdone_grp9_done_reg, ap_block_pp0_stage7_subdone_grp27_done_reg, ap_block_pp0_stage7_subdone_grp26_done_reg, ap_block_state8_io_grp9)
    begin
                ap_block_pp0_stage7_subdone <= (((ap_const_boolean_1 = ap_block_state8_io_grp9) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp9_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp26_done_reg) and (m_axi_gmem0_0_RVALID = ap_const_logic_0)) or ((m_axi_gmem1_0_RVALID = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp27_done_reg)))));
    end process;

        ap_block_pp0_stage7_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_subdone_grp26_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem0_0_RVALID, ap_block_pp0_stage7_subdone_grp26_done_reg)
    begin
                ap_block_pp0_stage7_subdone_grp26 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp26_done_reg) and (m_axi_gmem0_0_RVALID = ap_const_logic_0));
    end process;


    ap_block_pp0_stage7_subdone_grp27_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem1_0_RVALID, ap_block_pp0_stage7_subdone_grp27_done_reg)
    begin
                ap_block_pp0_stage7_subdone_grp27 <= ((m_axi_gmem1_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp27_done_reg));
    end process;


    ap_block_pp0_stage7_subdone_grp9_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage7_subdone_grp9_done_reg, ap_block_state8_io_grp9)
    begin
                ap_block_pp0_stage7_subdone_grp9 <= ((ap_const_boolean_1 = ap_block_state8_io_grp9) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp9_done_reg));
    end process;

        ap_block_pp0_stage8_00001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage8_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem1_0_RVALID, m_axi_gmem0_0_RVALID, ap_block_state9_io_grp10, ap_block_pp0_stage8_subdone_grp10_done_reg, ap_block_state9_io_grp11, ap_block_pp0_stage8_subdone_grp11_done_reg, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage8_subdone_grp28_done_reg, ap_block_pp0_stage8_subdone_grp29_done_reg)
    begin
                ap_block_pp0_stage8_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((m_axi_gmem1_0_RVALID = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp29_done_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp28_done_reg) and (m_axi_gmem0_0_RVALID = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (((ap_const_boolean_1 = ap_block_state9_io_grp11) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp11_done_reg)) or ((ap_const_boolean_1 = ap_block_state9_io_grp10) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp10_done_reg)))));
    end process;

        ap_block_pp0_stage8_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage8_11001_grp10_assign_proc : process(ap_block_state9_io_grp10, ap_block_pp0_stage8_subdone_grp10_done_reg, ap_enable_reg_pp0_iter0_reg)
    begin
                ap_block_pp0_stage8_11001_grp10 <= ((ap_const_boolean_1 = ap_block_state9_io_grp10) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp10_done_reg));
    end process;


    ap_block_pp0_stage8_11001_grp11_assign_proc : process(ap_block_state9_io_grp11, ap_block_pp0_stage8_subdone_grp11_done_reg, ap_enable_reg_pp0_iter0_reg)
    begin
                ap_block_pp0_stage8_11001_grp11 <= ((ap_const_boolean_1 = ap_block_state9_io_grp11) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp11_done_reg));
    end process;


    ap_block_pp0_stage8_11001_grp28_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem0_0_RVALID, ap_block_pp0_stage8_subdone_grp28_done_reg)
    begin
                ap_block_pp0_stage8_11001_grp28 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp28_done_reg) and (m_axi_gmem0_0_RVALID = ap_const_logic_0));
    end process;


    ap_block_pp0_stage8_11001_grp29_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem1_0_RVALID, ap_block_pp0_stage8_subdone_grp29_done_reg)
    begin
                ap_block_pp0_stage8_11001_grp29 <= ((m_axi_gmem1_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp29_done_reg));
    end process;

        ap_block_pp0_stage8_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_grp10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_grp11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_grp28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_grp29 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage8_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem1_0_RVALID, m_axi_gmem0_0_RVALID, ap_block_state9_io_grp10, ap_block_pp0_stage8_subdone_grp10_done_reg, ap_block_state9_io_grp11, ap_block_pp0_stage8_subdone_grp11_done_reg, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage8_subdone_grp28_done_reg, ap_block_pp0_stage8_subdone_grp29_done_reg)
    begin
                ap_block_pp0_stage8_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((m_axi_gmem1_0_RVALID = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp29_done_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp28_done_reg) and (m_axi_gmem0_0_RVALID = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (((ap_const_boolean_1 = ap_block_state9_io_grp11) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp11_done_reg)) or ((ap_const_boolean_1 = ap_block_state9_io_grp10) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp10_done_reg)))));
    end process;

        ap_block_pp0_stage8_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage8_subdone_grp10_assign_proc : process(ap_block_state9_io_grp10, ap_block_pp0_stage8_subdone_grp10_done_reg, ap_enable_reg_pp0_iter0_reg)
    begin
                ap_block_pp0_stage8_subdone_grp10 <= ((ap_const_boolean_1 = ap_block_state9_io_grp10) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp10_done_reg));
    end process;


    ap_block_pp0_stage8_subdone_grp11_assign_proc : process(ap_block_state9_io_grp11, ap_block_pp0_stage8_subdone_grp11_done_reg, ap_enable_reg_pp0_iter0_reg)
    begin
                ap_block_pp0_stage8_subdone_grp11 <= ((ap_const_boolean_1 = ap_block_state9_io_grp11) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp11_done_reg));
    end process;


    ap_block_pp0_stage8_subdone_grp28_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem0_0_RVALID, ap_block_pp0_stage8_subdone_grp28_done_reg)
    begin
                ap_block_pp0_stage8_subdone_grp28 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp28_done_reg) and (m_axi_gmem0_0_RVALID = ap_const_logic_0));
    end process;


    ap_block_pp0_stage8_subdone_grp29_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem1_0_RVALID, ap_block_pp0_stage8_subdone_grp29_done_reg)
    begin
                ap_block_pp0_stage8_subdone_grp29 <= ((m_axi_gmem1_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp29_done_reg));
    end process;


    ap_block_state2_io_grp1_assign_proc : process(m_axi_gmem1_0_ARREADY, icmp_ln38_reg_882)
    begin
                ap_block_state2_io_grp1 <= ((m_axi_gmem1_0_ARREADY = ap_const_logic_0) and (icmp_ln38_reg_882 = ap_const_lv1_0));
    end process;


    ap_block_state3_io_grp2_assign_proc : process(m_axi_gmem0_0_ARREADY, icmp_ln38_reg_882)
    begin
                ap_block_state3_io_grp2 <= ((icmp_ln38_reg_882 = ap_const_lv1_0) and (m_axi_gmem0_0_ARREADY = ap_const_logic_0));
    end process;


    ap_block_state3_io_grp3_assign_proc : process(m_axi_gmem1_0_ARREADY, icmp_ln38_reg_882)
    begin
                ap_block_state3_io_grp3 <= ((m_axi_gmem1_0_ARREADY = ap_const_logic_0) and (icmp_ln38_reg_882 = ap_const_lv1_0));
    end process;


    ap_block_state4_io_grp4_assign_proc : process(m_axi_gmem1_0_ARREADY, icmp_ln38_reg_882)
    begin
                ap_block_state4_io_grp4 <= ((m_axi_gmem1_0_ARREADY = ap_const_logic_0) and (icmp_ln38_reg_882 = ap_const_lv1_0));
    end process;


    ap_block_state5_io_grp5_assign_proc : process(m_axi_gmem1_0_ARREADY, icmp_ln38_reg_882)
    begin
                ap_block_state5_io_grp5 <= ((m_axi_gmem1_0_ARREADY = ap_const_logic_0) and (icmp_ln38_reg_882 = ap_const_lv1_0));
    end process;


    ap_block_state6_io_grp6_assign_proc : process(m_axi_gmem0_0_ARREADY, icmp_ln38_reg_882)
    begin
                ap_block_state6_io_grp6 <= ((icmp_ln38_reg_882 = ap_const_lv1_0) and (m_axi_gmem0_0_ARREADY = ap_const_logic_0));
    end process;


    ap_block_state6_io_grp7_assign_proc : process(m_axi_gmem1_0_ARREADY, icmp_ln38_reg_882)
    begin
                ap_block_state6_io_grp7 <= ((m_axi_gmem1_0_ARREADY = ap_const_logic_0) and (icmp_ln38_reg_882 = ap_const_lv1_0));
    end process;


    ap_block_state7_io_grp8_assign_proc : process(m_axi_gmem1_0_ARREADY, icmp_ln38_reg_882)
    begin
                ap_block_state7_io_grp8 <= ((m_axi_gmem1_0_ARREADY = ap_const_logic_0) and (icmp_ln38_reg_882 = ap_const_lv1_0));
    end process;


    ap_block_state8_io_grp9_assign_proc : process(m_axi_gmem1_0_ARREADY, icmp_ln38_reg_882)
    begin
                ap_block_state8_io_grp9 <= ((m_axi_gmem1_0_ARREADY = ap_const_logic_0) and (icmp_ln38_reg_882 = ap_const_lv1_0));
    end process;


    ap_block_state9_io_grp10_assign_proc : process(m_axi_gmem0_0_ARREADY, icmp_ln38_reg_882)
    begin
                ap_block_state9_io_grp10 <= ((icmp_ln38_reg_882 = ap_const_lv1_0) and (m_axi_gmem0_0_ARREADY = ap_const_logic_0));
    end process;


    ap_block_state9_io_grp11_assign_proc : process(m_axi_gmem1_0_ARREADY, icmp_ln38_reg_882)
    begin
                ap_block_state9_io_grp11 <= ((m_axi_gmem1_0_ARREADY = ap_const_logic_0) and (icmp_ln38_reg_882 = ap_const_lv1_0));
    end process;


    ap_condition_1947_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone_grp2_done_reg, ap_block_pp0_stage2_11001_grp2)
    begin
                ap_condition_1947 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp2_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp2));
    end process;


    ap_condition_1951_assign_proc : process(ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_subdone_grp6_done_reg, ap_block_pp0_stage5_11001_grp6)
    begin
                ap_condition_1951 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp6_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp6));
    end process;


    ap_condition_1955_assign_proc : process(ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_subdone_grp10_done_reg, ap_block_pp0_stage8_11001_grp10)
    begin
                ap_condition_1955 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp10_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp10));
    end process;


    ap_condition_exit_pp0_iter0_stage8_assign_proc : process(ap_CS_fsm_pp0_stage8, icmp_ln38_reg_882, ap_block_pp0_stage8_subdone, ap_enable_reg_pp0_iter0_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone) and (icmp_ln38_reg_882 = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter0_stage8 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage8 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter5_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage8;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_subdone, ap_enable_reg_pp0_iter0_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_block_pp0_stage0, i_fu_144)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i_load <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_i_load <= i_fu_144;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_block_pp0_stage0, indvar_flatten_fu_148)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv10_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_148;
        end if; 
    end process;


    ap_sig_allocacmp_j_load_assign_proc : process(ap_CS_fsm_pp0_stage0, j_fu_140, ap_loop_init, ap_block_pp0_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_j_load <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_j_load <= j_fu_140;
        end if; 
    end process;

    bitcast_ln45_1_fu_641_p1 <= reg_291;
    bitcast_ln45_2_fu_651_p1 <= reg_291;
    bitcast_ln45_3_fu_661_p1 <= reg_291;
    bitcast_ln45_4_fu_671_p1 <= reg_291;
    bitcast_ln45_5_fu_681_p1 <= reg_291;
    bitcast_ln45_6_fu_691_p1 <= reg_291;
    bitcast_ln45_7_fu_701_p1 <= reg_291;
    bitcast_ln45_8_fu_711_p1 <= reg_291;
    bitcast_ln45_fu_631_p1 <= reg_291;
    bitcast_ln46_1_fu_646_p1 <= reg_295;
    bitcast_ln46_2_fu_656_p1 <= reg_287;
    bitcast_ln46_3_fu_666_p1 <= reg_295;
    bitcast_ln46_4_fu_676_p1 <= reg_287;
    bitcast_ln46_5_fu_686_p1 <= reg_295;
    bitcast_ln46_6_fu_696_p1 <= reg_287;
    bitcast_ln46_7_fu_706_p1 <= reg_295;
    bitcast_ln46_8_fu_716_p1 <= gmem1_addr_8_read_reg_1076;
    bitcast_ln46_fu_636_p1 <= reg_287;
    bitcast_ln50_fu_735_p1 <= reg_299;
    conv1_out_1_address0 <= zext_ln51_3_fu_785_p1(12 - 1 downto 0);
    conv1_out_1_ce0 <= conv1_out_1_ce0_local;

    conv1_out_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001_grp0, ap_block_pp0_stage8_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp0))) then 
            conv1_out_1_ce0_local <= ap_const_logic_1;
        else 
            conv1_out_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    conv1_out_1_d0 <= sum_10_reg_1171;
    conv1_out_1_we0 <= conv1_out_1_we0_local;

    conv1_out_1_we0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_CS_fsm_pp0_stage8, trunc_ln39_reg_899_pp0_iter6_reg, ap_block_pp0_stage8_11001_grp0, ap_block_pp0_stage8_subdone_grp0_done_reg)
    begin
        if (((trunc_ln39_reg_899_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp0))) then 
            conv1_out_1_we0_local <= ap_const_logic_1;
        else 
            conv1_out_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    conv1_out_address0 <= zext_ln51_3_fu_785_p1(12 - 1 downto 0);
    conv1_out_ce0 <= conv1_out_ce0_local;

    conv1_out_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001_grp0, ap_block_pp0_stage8_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp0))) then 
            conv1_out_ce0_local <= ap_const_logic_1;
        else 
            conv1_out_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    conv1_out_d0 <= sum_10_reg_1171;
    conv1_out_we0 <= conv1_out_we0_local;

    conv1_out_we0_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_CS_fsm_pp0_stage8, trunc_ln39_reg_899_pp0_iter6_reg, ap_block_pp0_stage8_11001_grp0, ap_block_pp0_stage8_subdone_grp0_done_reg)
    begin
        if (((trunc_ln39_reg_899_pp0_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp0))) then 
            conv1_out_we0_local <= ap_const_logic_1;
        else 
            conv1_out_we0_local <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_blk_n_AR_assign_proc : process(ap_CS_fsm_pp0_stage8, m_axi_gmem0_0_ARREADY, icmp_ln38_reg_882, ap_block_pp0_stage8_subdone_grp10_done_reg, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage2_grp2, ap_block_pp0_stage2_subdone_grp2_done_reg, ap_block_pp0_stage5_grp6, ap_block_pp0_stage5_subdone_grp6_done_reg, ap_block_pp0_stage8_grp10)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_grp10) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp10_done_reg) and (icmp_ln38_reg_882 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp6_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_grp6) and (icmp_ln38_reg_882 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp2_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_grp2) and (icmp_ln38_reg_882 = ap_const_lv1_0)))) then 
            gmem0_blk_n_AR <= m_axi_gmem0_0_ARREADY;
        else 
            gmem0_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem0_blk_n_R_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage8, m_axi_gmem0_0_RVALID, ap_block_pp0_stage8_subdone_grp28_done_reg, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage1_grp14, ap_block_pp0_stage1_subdone_grp14_done_reg, ap_block_pp0_stage2_grp16, ap_block_pp0_stage2_subdone_grp16_done_reg, ap_block_pp0_stage3_grp18, ap_block_pp0_stage3_subdone_grp18_done_reg, ap_block_pp0_stage4_grp20, ap_block_pp0_stage4_subdone_grp20_done_reg, ap_block_pp0_stage5_grp22, ap_block_pp0_stage5_subdone_grp22_done_reg, ap_block_pp0_stage6_grp24, ap_block_pp0_stage6_subdone_grp24_done_reg, ap_block_pp0_stage7_grp26, ap_block_pp0_stage7_subdone_grp26_done_reg, ap_block_pp0_stage8_grp28, ap_block_pp0_stage0_grp30, ap_block_pp0_stage0_subdone_grp30_done_reg)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp30_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp30)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_grp28) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp28_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp26_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_grp26)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp24_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_grp24)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp22_done_reg) 
    and (ap_const_boolean_0 = ap_block_pp0_stage5_grp22)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp20_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_grp20)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp18_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_grp18)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp16_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_grp16)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp14_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp14)))) then 
            gmem0_blk_n_R <= m_axi_gmem0_0_RVALID;
        else 
            gmem0_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    gmem1_blk_n_AR_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage8, m_axi_gmem1_0_ARREADY, icmp_ln38_reg_882, ap_block_pp0_stage8_subdone_grp11_done_reg, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_grp1, ap_block_pp0_stage1_subdone_grp1_done_reg, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_grp3, ap_block_pp0_stage2_subdone_grp3_done_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_grp4, ap_block_pp0_stage3_subdone_grp4_done_reg, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_grp5, ap_block_pp0_stage4_subdone_grp5_done_reg, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_grp7, ap_block_pp0_stage5_subdone_grp7_done_reg, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_grp8, ap_block_pp0_stage6_subdone_grp8_done_reg, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_grp9, ap_block_pp0_stage7_subdone_grp9_done_reg, ap_block_pp0_stage8_grp11, ap_block_pp0_stage0_grp13, ap_block_pp0_stage0_subdone_grp13_done_reg)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_grp11) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp11_done_reg) and (icmp_ln38_reg_882 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp9_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_grp9) and (icmp_ln38_reg_882 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp8_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_grp8) and (icmp_ln38_reg_882 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp7_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_grp7) and (icmp_ln38_reg_882 
    = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp5_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_grp5) and (icmp_ln38_reg_882 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp4_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_grp4) and (icmp_ln38_reg_882 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp3_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_grp3) and (icmp_ln38_reg_882 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp1_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp1) 
    and (icmp_ln38_reg_882 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp13_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp13)))) then 
            gmem1_blk_n_AR <= m_axi_gmem1_0_ARREADY;
        else 
            gmem1_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem1_blk_n_R_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage8, m_axi_gmem1_0_RVALID, ap_block_pp0_stage8_subdone_grp29_done_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_grp12, ap_block_pp0_stage0_subdone_grp12_done_reg, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1_grp15, ap_block_pp0_stage1_subdone_grp15_done_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage2_grp17, ap_block_pp0_stage2_subdone_grp17_done_reg, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage3_grp19, ap_block_pp0_stage3_subdone_grp19_done_reg, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage4_grp21, ap_block_pp0_stage4_subdone_grp21_done_reg, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage5_grp23, ap_block_pp0_stage5_subdone_grp23_done_reg, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage6_grp25, ap_block_pp0_stage6_subdone_grp25_done_reg, ap_block_pp0_stage7_grp27, ap_block_pp0_stage7_subdone_grp27_done_reg, ap_block_pp0_stage8_grp29)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_grp29) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp29_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp27_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_grp27)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp25_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_grp25)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp23_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_grp23)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp21_done_reg) 
    and (ap_const_boolean_0 = ap_block_pp0_stage4_grp21)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp19_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_grp19)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp17_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_grp17)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp15_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp15)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp12_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp12)))) then 
            gmem1_blk_n_R <= m_axi_gmem1_0_RVALID;
        else 
            gmem1_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_1035_p_ce <= grp_fu_274_ce;
    grp_fu_1035_p_din0 <= grp_fu_274_p0;
    grp_fu_1035_p_din1 <= grp_fu_274_p1;
    grp_fu_1035_p_opcode <= ap_const_lv2_0;
    grp_fu_1039_p_ce <= grp_fu_278_ce;
    grp_fu_1039_p_din0 <= grp_fu_278_p0;
    grp_fu_1039_p_din1 <= grp_fu_278_p1;
    grp_fu_1043_p_ce <= grp_fu_282_ce;
    grp_fu_1043_p_din0 <= reg_299;
    grp_fu_1043_p_din1 <= ap_const_lv32_0;
    grp_fu_1043_p_opcode <= ap_const_lv5_4;

    grp_fu_274_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage8_11001_grp0, ap_block_pp0_stage8_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0)) 
    or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0)))) then 
            grp_fu_274_ce <= ap_const_logic_1;
        else 
            grp_fu_274_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_274_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_CS_fsm_pp0_stage8, sum, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, reg_299, sum_1_reg_1096, sum_2_reg_1131, sum_3_reg_1136, sum_5_reg_1141, sum_6_reg_1146, sum_7_reg_1151, sum_8_reg_1156, ap_block_pp0_stage8_grp0, ap_block_pp0_stage6_grp0, ap_block_pp0_stage2_grp0, ap_block_pp0_stage7_grp0, ap_block_pp0_stage3_grp0, ap_block_pp0_stage4_grp0, ap_block_pp0_stage0_grp0, ap_block_pp0_stage5_grp0, ap_block_pp0_stage1_grp0)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp0))) then 
            grp_fu_274_p0 <= sum_8_reg_1156;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_grp0))) then 
            grp_fu_274_p0 <= sum_7_reg_1151;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp0))) then 
            grp_fu_274_p0 <= sum_6_reg_1146;
        elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_grp0))) then 
            grp_fu_274_p0 <= sum_5_reg_1141;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_grp0))) then 
            grp_fu_274_p0 <= reg_299;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_grp0))) then 
            grp_fu_274_p0 <= sum_3_reg_1136;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_grp0))) then 
            grp_fu_274_p0 <= sum_2_reg_1131;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_grp0))) then 
            grp_fu_274_p0 <= sum_1_reg_1096;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_grp0))) then 
            grp_fu_274_p0 <= sum;
        else 
            grp_fu_274_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_274_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, mul_reg_1016, mul27_s_reg_1031, mul27_3_reg_1046, mul27_1_reg_1061_pp0_iter2_reg, mul27_1_1_reg_1081_pp0_iter3_reg, mul27_1_2_reg_1101_pp0_iter4_reg, mul27_2_reg_1116_pp0_iter4_reg, mul27_2_1_reg_1121_pp0_iter5_reg, mul27_2_2_reg_1126_pp0_iter5_reg, ap_block_pp0_stage8_grp0, ap_block_pp0_stage6_grp0, ap_block_pp0_stage2_grp0, ap_block_pp0_stage7_grp0, ap_block_pp0_stage3_grp0, ap_block_pp0_stage4_grp0, ap_block_pp0_stage0_grp0, ap_block_pp0_stage5_grp0, ap_block_pp0_stage1_grp0)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp0))) then 
            grp_fu_274_p1 <= mul27_2_2_reg_1126_pp0_iter5_reg;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_grp0))) then 
            grp_fu_274_p1 <= mul27_2_1_reg_1121_pp0_iter5_reg;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp0))) then 
            grp_fu_274_p1 <= mul27_2_reg_1116_pp0_iter4_reg;
        elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_grp0))) then 
            grp_fu_274_p1 <= mul27_1_2_reg_1101_pp0_iter4_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_grp0))) then 
            grp_fu_274_p1 <= mul27_1_1_reg_1081_pp0_iter3_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_grp0))) then 
            grp_fu_274_p1 <= mul27_1_reg_1061_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_grp0))) then 
            grp_fu_274_p1 <= mul27_3_reg_1046;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_grp0))) then 
            grp_fu_274_p1 <= mul27_s_reg_1031;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_grp0))) then 
            grp_fu_274_p1 <= mul_reg_1016;
        else 
            grp_fu_274_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_278_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage8_11001_grp0, ap_block_pp0_stage8_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0)) 
    or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0)))) then 
            grp_fu_278_ce <= ap_const_logic_1;
        else 
            grp_fu_278_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_278_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, bitcast_ln45_fu_631_p1, bitcast_ln45_1_fu_641_p1, bitcast_ln45_2_fu_651_p1, bitcast_ln45_3_fu_661_p1, bitcast_ln45_4_fu_671_p1, bitcast_ln45_5_fu_681_p1, bitcast_ln45_6_fu_691_p1, bitcast_ln45_7_fu_701_p1, bitcast_ln45_8_fu_711_p1, ap_block_pp0_stage8_grp0, ap_block_pp0_stage6_grp0, ap_block_pp0_stage2_grp0, ap_block_pp0_stage7_grp0, ap_block_pp0_stage3_grp0, ap_block_pp0_stage4_grp0, ap_block_pp0_stage0_grp0, ap_block_pp0_stage5_grp0, ap_block_pp0_stage1_grp0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp0))) then 
            grp_fu_278_p0 <= bitcast_ln45_8_fu_711_p1;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp0))) then 
            grp_fu_278_p0 <= bitcast_ln45_7_fu_701_p1;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_grp0))) then 
            grp_fu_278_p0 <= bitcast_ln45_6_fu_691_p1;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_grp0))) then 
            grp_fu_278_p0 <= bitcast_ln45_5_fu_681_p1;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_grp0))) then 
            grp_fu_278_p0 <= bitcast_ln45_4_fu_671_p1;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_grp0))) then 
            grp_fu_278_p0 <= bitcast_ln45_3_fu_661_p1;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_grp0))) then 
            grp_fu_278_p0 <= bitcast_ln45_2_fu_651_p1;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_grp0))) then 
            grp_fu_278_p0 <= bitcast_ln45_1_fu_641_p1;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_grp0))) then 
            grp_fu_278_p0 <= bitcast_ln45_fu_631_p1;
        else 
            grp_fu_278_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_278_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, bitcast_ln46_fu_636_p1, bitcast_ln46_1_fu_646_p1, bitcast_ln46_2_fu_656_p1, bitcast_ln46_3_fu_666_p1, bitcast_ln46_4_fu_676_p1, bitcast_ln46_5_fu_686_p1, bitcast_ln46_6_fu_696_p1, bitcast_ln46_7_fu_706_p1, bitcast_ln46_8_fu_716_p1, ap_block_pp0_stage8_grp0, ap_block_pp0_stage6_grp0, ap_block_pp0_stage2_grp0, ap_block_pp0_stage7_grp0, ap_block_pp0_stage3_grp0, ap_block_pp0_stage4_grp0, ap_block_pp0_stage0_grp0, ap_block_pp0_stage5_grp0, ap_block_pp0_stage1_grp0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp0))) then 
            grp_fu_278_p1 <= bitcast_ln46_8_fu_716_p1;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp0))) then 
            grp_fu_278_p1 <= bitcast_ln46_7_fu_706_p1;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_grp0))) then 
            grp_fu_278_p1 <= bitcast_ln46_6_fu_696_p1;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_grp0))) then 
            grp_fu_278_p1 <= bitcast_ln46_5_fu_686_p1;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_grp0))) then 
            grp_fu_278_p1 <= bitcast_ln46_4_fu_676_p1;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_grp0))) then 
            grp_fu_278_p1 <= bitcast_ln46_3_fu_666_p1;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_grp0))) then 
            grp_fu_278_p1 <= bitcast_ln46_2_fu_656_p1;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_grp0))) then 
            grp_fu_278_p1 <= bitcast_ln46_1_fu_646_p1;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_grp0))) then 
            grp_fu_278_p1 <= bitcast_ln46_fu_636_p1;
        else 
            grp_fu_278_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_282_ce_assign_proc : process(ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0)))) then 
            grp_fu_282_ce <= ap_const_logic_1;
        else 
            grp_fu_282_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_790_ce_assign_proc : process(ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001_grp0, ap_block_pp0_stage7_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage6_11001_grp0, ap_block_pp0_stage6_subdone_grp0_done_reg, ap_block_pp0_stage8_11001_grp0, ap_block_pp0_stage8_subdone_grp0_done_reg)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0)))) then 
            grp_fu_790_ce <= ap_const_logic_1;
        else 
            grp_fu_790_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_790_p0 <= grp_fu_790_p00(8 - 1 downto 0);
    grp_fu_790_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln51_fu_723_p2),12));
    grp_fu_790_p1 <= ap_const_lv12_D(4 - 1 downto 0);
    grp_fu_790_p2 <= grp_fu_790_p20(4 - 1 downto 0);
    grp_fu_790_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_reg_903_pp0_iter6_reg),12));
    icmp_ln38_fu_359_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv10_2A4) else "0";
    icmp_ln39_fu_383_p2 <= "1" when (ap_sig_allocacmp_j_load = ap_const_lv5_1A) else "0";
    icmp_ln50_1_fu_759_p2 <= "1" when (trunc_ln50_fu_749_p1 = ap_const_lv23_0) else "0";
    icmp_ln50_fu_753_p2 <= "0" when (tmp_fu_739_p4 = ap_const_lv8_FF) else "1";

    m_axi_gmem0_0_ARADDR_assign_proc : process(icmp_ln38_reg_882, ap_enable_reg_pp0_iter0_reg, gmem0_addr_reg_920, gmem0_addr_1_reg_944, gmem0_addr_2_reg_968, ap_condition_1947, ap_condition_1951, ap_condition_1955)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (icmp_ln38_reg_882 = ap_const_lv1_0))) then
            if ((ap_const_boolean_1 = ap_condition_1955)) then 
                m_axi_gmem0_0_ARADDR <= gmem0_addr_2_reg_968;
            elsif ((ap_const_boolean_1 = ap_condition_1951)) then 
                m_axi_gmem0_0_ARADDR <= gmem0_addr_1_reg_944;
            elsif ((ap_const_boolean_1 = ap_condition_1947)) then 
                m_axi_gmem0_0_ARADDR <= gmem0_addr_reg_920;
            else 
                m_axi_gmem0_0_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            m_axi_gmem0_0_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    m_axi_gmem0_0_ARBURST <= ap_const_lv2_0;
    m_axi_gmem0_0_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem0_0_ARID <= ap_const_lv1_0;
    m_axi_gmem0_0_ARLEN <= ap_const_lv64_3(32 - 1 downto 0);
    m_axi_gmem0_0_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem0_0_ARPROT <= ap_const_lv3_0;
    m_axi_gmem0_0_ARQOS <= ap_const_lv4_0;
    m_axi_gmem0_0_ARREGION <= ap_const_lv4_0;
    m_axi_gmem0_0_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem0_0_ARUSER <= ap_const_lv1_0;

    m_axi_gmem0_0_ARVALID_assign_proc : process(ap_CS_fsm_pp0_stage8, icmp_ln38_reg_882, ap_block_pp0_stage8_subdone_grp10_done_reg, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage2_subdone_grp2_done_reg, ap_block_pp0_stage5_subdone_grp6_done_reg, ap_block_pp0_stage2_11001_grp2, ap_block_pp0_stage5_11001_grp6, ap_block_pp0_stage8_11001_grp10)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp10_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp10) and (icmp_ln38_reg_882 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp6_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp6) and (icmp_ln38_reg_882 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp2_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp2) and (icmp_ln38_reg_882 = ap_const_lv1_0)))) then 
            m_axi_gmem0_0_ARVALID <= ap_const_logic_1;
        else 
            m_axi_gmem0_0_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem0_0_AWADDR <= ap_const_lv64_0;
    m_axi_gmem0_0_AWBURST <= ap_const_lv2_0;
    m_axi_gmem0_0_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem0_0_AWID <= ap_const_lv1_0;
    m_axi_gmem0_0_AWLEN <= ap_const_lv32_0;
    m_axi_gmem0_0_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem0_0_AWPROT <= ap_const_lv3_0;
    m_axi_gmem0_0_AWQOS <= ap_const_lv4_0;
    m_axi_gmem0_0_AWREGION <= ap_const_lv4_0;
    m_axi_gmem0_0_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem0_0_AWUSER <= ap_const_lv1_0;
    m_axi_gmem0_0_AWVALID <= ap_const_logic_0;
    m_axi_gmem0_0_BREADY <= ap_const_logic_0;

    m_axi_gmem0_0_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_subdone_grp28_done_reg, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage1_subdone_grp14_done_reg, ap_block_pp0_stage2_subdone_grp16_done_reg, ap_block_pp0_stage3_subdone_grp18_done_reg, ap_block_pp0_stage4_subdone_grp20_done_reg, ap_block_pp0_stage5_subdone_grp22_done_reg, ap_block_pp0_stage6_subdone_grp24_done_reg, ap_block_pp0_stage7_subdone_grp26_done_reg, ap_block_pp0_stage0_subdone_grp30_done_reg, ap_block_pp0_stage1_11001_grp14, ap_block_pp0_stage2_11001_grp16, ap_block_pp0_stage3_11001_grp18, ap_block_pp0_stage4_11001_grp20, ap_block_pp0_stage5_11001_grp22, ap_block_pp0_stage6_11001_grp24, ap_block_pp0_stage7_11001_grp26, ap_block_pp0_stage8_11001_grp28, ap_block_pp0_stage0_11001_grp30)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp30) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp30_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp28) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp28_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp26) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp26_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp24) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp24_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp22) 
    and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp22_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp20) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp20_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp18) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp18_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp16) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp16_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp14) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp14_done_reg)))) then 
            m_axi_gmem0_0_RREADY <= ap_const_logic_1;
        else 
            m_axi_gmem0_0_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem0_0_WDATA <= ap_const_lv32_0;
    m_axi_gmem0_0_WID <= ap_const_lv1_0;
    m_axi_gmem0_0_WLAST <= ap_const_logic_0;
    m_axi_gmem0_0_WSTRB <= ap_const_lv4_0;
    m_axi_gmem0_0_WUSER <= ap_const_lv1_0;
    m_axi_gmem0_0_WVALID <= ap_const_logic_0;

    m_axi_gmem1_0_ARADDR_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage8, icmp_ln38_reg_882, ap_block_pp0_stage8_subdone_grp11_done_reg, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone_grp1_done_reg, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone_grp3_done_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_subdone_grp4_done_reg, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_subdone_grp5_done_reg, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_subdone_grp7_done_reg, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_subdone_grp8_done_reg, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_subdone_grp9_done_reg, ap_block_pp0_stage0_subdone_grp13_done_reg, sext_ln46_8_cast_reg_837, ap_block_pp0_stage0_11001_grp13, sext_ln46_7_cast_reg_842, sext_ln46_6_cast_reg_847, sext_ln46_5_cast_reg_852, sext_ln46_4_cast_reg_857, sext_ln46_3_cast_reg_862, sext_ln46_2_cast_reg_867, sext_ln46_1_cast_reg_872, sext_ln43_cast_reg_877, ap_block_pp0_stage1_11001_grp1, ap_block_pp0_stage2_11001_grp3, ap_block_pp0_stage3_11001_grp4, ap_block_pp0_stage4_11001_grp5, ap_block_pp0_stage5_11001_grp7, ap_block_pp0_stage6_11001_grp8, ap_block_pp0_stage7_11001_grp9, ap_block_pp0_stage8_11001_grp11)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp13) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp13_done_reg))) then 
            m_axi_gmem1_0_ARADDR <= sext_ln46_8_cast_reg_837;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp11_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp11) and (icmp_ln38_reg_882 = ap_const_lv1_0))) then 
            m_axi_gmem1_0_ARADDR <= sext_ln46_7_cast_reg_842;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp9) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp9_done_reg) and (icmp_ln38_reg_882 = ap_const_lv1_0))) then 
            m_axi_gmem1_0_ARADDR <= sext_ln46_6_cast_reg_847;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp8) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp8_done_reg) and (icmp_ln38_reg_882 = ap_const_lv1_0))) then 
            m_axi_gmem1_0_ARADDR <= sext_ln46_5_cast_reg_852;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp7) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp7_done_reg) and (icmp_ln38_reg_882 = ap_const_lv1_0))) then 
            m_axi_gmem1_0_ARADDR <= sext_ln46_4_cast_reg_857;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp5) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp5_done_reg) and (icmp_ln38_reg_882 = ap_const_lv1_0))) then 
            m_axi_gmem1_0_ARADDR <= sext_ln46_3_cast_reg_862;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp4) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp4_done_reg) and (icmp_ln38_reg_882 = ap_const_lv1_0))) then 
            m_axi_gmem1_0_ARADDR <= sext_ln46_2_cast_reg_867;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp3) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp3_done_reg) and (icmp_ln38_reg_882 = ap_const_lv1_0))) then 
            m_axi_gmem1_0_ARADDR <= sext_ln46_1_cast_reg_872;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp1_done_reg) and (icmp_ln38_reg_882 = ap_const_lv1_0))) then 
            m_axi_gmem1_0_ARADDR <= sext_ln43_cast_reg_877;
        else 
            m_axi_gmem1_0_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    m_axi_gmem1_0_ARBURST <= ap_const_lv2_0;
    m_axi_gmem1_0_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem1_0_ARID <= ap_const_lv1_0;
    m_axi_gmem1_0_ARLEN <= ap_const_lv64_1(32 - 1 downto 0);
    m_axi_gmem1_0_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem1_0_ARPROT <= ap_const_lv3_0;
    m_axi_gmem1_0_ARQOS <= ap_const_lv4_0;
    m_axi_gmem1_0_ARREGION <= ap_const_lv4_0;
    m_axi_gmem1_0_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem1_0_ARUSER <= ap_const_lv1_0;

    m_axi_gmem1_0_ARVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage8, icmp_ln38_reg_882, ap_block_pp0_stage8_subdone_grp11_done_reg, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone_grp1_done_reg, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone_grp3_done_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_subdone_grp4_done_reg, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_subdone_grp5_done_reg, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_subdone_grp7_done_reg, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_subdone_grp8_done_reg, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_subdone_grp9_done_reg, ap_block_pp0_stage0_subdone_grp13_done_reg, ap_block_pp0_stage0_11001_grp13, ap_block_pp0_stage1_11001_grp1, ap_block_pp0_stage2_11001_grp3, ap_block_pp0_stage3_11001_grp4, ap_block_pp0_stage4_11001_grp5, ap_block_pp0_stage5_11001_grp7, ap_block_pp0_stage6_11001_grp8, ap_block_pp0_stage7_11001_grp9, ap_block_pp0_stage8_11001_grp11)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp11_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp11) and (icmp_ln38_reg_882 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp9) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp9_done_reg) and (icmp_ln38_reg_882 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp8) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp8_done_reg) and (icmp_ln38_reg_882 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp7) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp7_done_reg) 
    and (icmp_ln38_reg_882 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp5) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp5_done_reg) and (icmp_ln38_reg_882 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp4) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp4_done_reg) and (icmp_ln38_reg_882 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp3) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp3_done_reg) and (icmp_ln38_reg_882 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp1) and (ap_const_boolean_0 
    = ap_block_pp0_stage1_subdone_grp1_done_reg) and (icmp_ln38_reg_882 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp13) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp13_done_reg)))) then 
            m_axi_gmem1_0_ARVALID <= ap_const_logic_1;
        else 
            m_axi_gmem1_0_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem1_0_AWADDR <= ap_const_lv64_0;
    m_axi_gmem1_0_AWBURST <= ap_const_lv2_0;
    m_axi_gmem1_0_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem1_0_AWID <= ap_const_lv1_0;
    m_axi_gmem1_0_AWLEN <= ap_const_lv32_0;
    m_axi_gmem1_0_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem1_0_AWPROT <= ap_const_lv3_0;
    m_axi_gmem1_0_AWQOS <= ap_const_lv4_0;
    m_axi_gmem1_0_AWREGION <= ap_const_lv4_0;
    m_axi_gmem1_0_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem1_0_AWUSER <= ap_const_lv1_0;
    m_axi_gmem1_0_AWVALID <= ap_const_logic_0;
    m_axi_gmem1_0_BREADY <= ap_const_logic_0;

    m_axi_gmem1_0_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_subdone_grp29_done_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_subdone_grp12_done_reg, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1_subdone_grp15_done_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage2_subdone_grp17_done_reg, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage3_subdone_grp19_done_reg, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage4_subdone_grp21_done_reg, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage5_subdone_grp23_done_reg, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage6_subdone_grp25_done_reg, ap_block_pp0_stage7_subdone_grp27_done_reg, ap_block_pp0_stage0_11001_grp12, ap_block_pp0_stage2_11001_grp17, ap_block_pp0_stage4_11001_grp21, ap_block_pp0_stage6_11001_grp25, ap_block_pp0_stage1_11001_grp15, ap_block_pp0_stage3_11001_grp19, ap_block_pp0_stage5_11001_grp23, ap_block_pp0_stage7_11001_grp27, ap_block_pp0_stage8_11001_grp29)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp29_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp29)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp27) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp27_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp25) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp25_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp23) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp23_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp21) 
    and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp21_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp19) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp19_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp17) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp17_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp15) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp15_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp12) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp12_done_reg)))) then 
            m_axi_gmem1_0_RREADY <= ap_const_logic_1;
        else 
            m_axi_gmem1_0_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem1_0_WDATA <= ap_const_lv32_0;
    m_axi_gmem1_0_WID <= ap_const_lv1_0;
    m_axi_gmem1_0_WLAST <= ap_const_logic_0;
    m_axi_gmem1_0_WSTRB <= ap_const_lv4_0;
    m_axi_gmem1_0_WUSER <= ap_const_lv1_0;
    m_axi_gmem1_0_WVALID <= ap_const_logic_0;
    or_ln50_fu_765_p2 <= (icmp_ln50_fu_753_p2 or icmp_ln50_1_fu_759_p2);
    p_shl_fu_435_p3 <= (select_ln38_1_reg_892 & ap_const_lv5_0);
    select_ln38_1_fu_397_p3 <= 
        add_ln38_fu_377_p2 when (icmp_ln39_fu_383_p2(0) = '1') else 
        ap_sig_allocacmp_i_load;
    select_ln38_fu_389_p3 <= 
        ap_const_lv5_0 when (icmp_ln39_fu_383_p2(0) = '1') else 
        ap_sig_allocacmp_j_load;
        sext_ln43_cast_fu_337_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln43),64));

        sext_ln44_1_fu_557_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln44_1_fu_547_p4),64));

        sext_ln44_2_fu_609_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln44_2_fu_599_p4),64));

        sext_ln44_fu_495_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln5_fu_485_p4),64));

        sext_ln46_1_cast_fu_333_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln46_1),64));

        sext_ln46_2_cast_fu_329_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln46_2),64));

        sext_ln46_3_cast_fu_325_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln46_3),64));

        sext_ln46_4_cast_fu_321_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln46_4),64));

        sext_ln46_5_cast_fu_317_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln46_5),64));

        sext_ln46_6_cast_fu_313_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln46_6),64));

        sext_ln46_7_cast_fu_309_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln46_7),64));

        sext_ln46_8_cast_fu_305_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln46_8),64));

    shl_ln1_fu_468_p3 <= (add_ln43_fu_462_p2 & ap_const_lv2_0);
    sub_ln39_fu_453_p2 <= std_logic_vector(unsigned(p_shl_fu_435_p3) - unsigned(zext_ln39_1_fu_449_p1));
    sum_10_fu_777_p3 <= 
        ap_const_lv32_0 when (and_ln50_fu_771_p2(0) = '1') else 
        reg_299;
    tmp_2_fu_442_p3 <= (select_ln38_1_reg_892 & ap_const_lv2_0);
    tmp_fu_739_p4 <= bitcast_ln50_fu_735_p1(30 downto 23);
    trunc_ln39_fu_405_p1 <= select_ln38_fu_389_p3(1 - 1 downto 0);
    trunc_ln44_1_fu_547_p4 <= add_ln45_2_fu_542_p2(63 downto 2);
    trunc_ln44_2_fu_599_p4 <= add_ln45_4_fu_594_p2(63 downto 2);
    trunc_ln50_fu_749_p1 <= bitcast_ln50_fu_735_p1(23 - 1 downto 0);
    trunc_ln5_fu_485_p4 <= add_ln45_fu_480_p2(63 downto 2);
    zext_ln39_1_fu_449_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_442_p3),10));
    zext_ln39_fu_459_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln38_reg_886),10));
    zext_ln45_1_fu_538_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln45_1_fu_533_p2),64));
    zext_ln45_2_fu_590_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln45_3_fu_585_p2),64));
    zext_ln45_fu_476_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1_fu_468_p3),64));
    zext_ln51_3_fu_785_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_790_p3),64));
    zext_ln51_fu_720_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln38_1_reg_892_pp0_iter6_reg),8));
end behav;
