
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.116496                       # Number of seconds simulated
sim_ticks                                116496099580                       # Number of ticks simulated
final_tick                               1171326717659                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 147345                       # Simulator instruction rate (inst/s)
host_op_rate                                   185912                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5204383                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907552                       # Number of bytes of host memory used
host_seconds                                 22384.23                       # Real time elapsed on the host
sim_insts                                  3298210996                       # Number of instructions simulated
sim_ops                                    4161494466                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       578816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       511616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       971264                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2067200                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1409024                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1409024                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4522                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3997                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         7588                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 16150                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11008                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11008                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15382                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      4968544                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16481                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      4391701                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        15382                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      8337309                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                17744800                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15382                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16481                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        15382                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              47246                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12095032                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12095032                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12095032                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15382                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      4968544                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16481                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      4391701                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        15382                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      8337309                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               29839832                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               139851261                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23410342                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18991501                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1996566                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9671921                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         9015372                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2522042                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92510                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102318078                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             127997002                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23410342                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11537414                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28190929                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6502190                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2630514                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11950160                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1569103                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    137619614                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.138760                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.542565                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109428685     79.52%     79.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1985216      1.44%     80.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3646855      2.65%     83.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3289536      2.39%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2100989      1.53%     87.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1716265      1.25%     88.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          997144      0.72%     89.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1039403      0.76%     90.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13415521      9.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    137619614                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.167395                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.915237                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       101271394                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3993466                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27826995                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        47881                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4479870                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4048357                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          224                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154953421                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1302                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4479870                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       102088154                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1072102                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1756924                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         27040159                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1182397                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153259371                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           32                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        225726                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       510425                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    216770707                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713708885                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713708885                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45066138                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33812                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16906                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4248075                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14551688                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7209859                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        83449                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1606632                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         150390816                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139756132                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       156377                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     26336964                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57879603                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    137619614                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.015525                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.560673                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     79075999     57.46%     57.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24099967     17.51%     74.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12666534      9.20%     84.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7319632      5.32%     89.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8102701      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3011646      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2668490      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       512933      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       161712      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    137619614                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         559298     68.68%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        117029     14.37%     83.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137976     16.94%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117690754     84.21%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1978263      1.42%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12897453      9.23%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7172756      5.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139756132                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.999320                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             814303                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005827                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    418102558                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    176761799                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136692147                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140570435                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       271456                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3358253                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          207                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       118817                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4479870                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         691908                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       107220                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    150424628                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        61085                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14551688                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7209859                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16906                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         92977                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          207                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1114498                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1119083                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2233581                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137452763                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12387721                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2303369                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19560140                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19562978                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7172419                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.982850                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             136818168                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136692147                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79784916                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        224067596                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.977411                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356075                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     27295627                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2021703                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133139744                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.924813                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.694834                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     82492397     61.96%     61.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23464730     17.62%     79.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11654971      8.75%     88.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3959152      2.97%     91.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4884141      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1707756      1.28%     96.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1206807      0.91%     97.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       997218      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2772572      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133139744                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2772572                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280792215                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          305330153                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42369                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2231647                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.398513                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.398513                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.715045                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.715045                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618902424                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      191344998                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      144340256                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               139851261                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23532222                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19277945                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1993089                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9612963                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9304696                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2408395                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91510                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    104356134                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             126278519                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23532222                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11713091                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27367260                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5974343                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3659444                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12209856                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1558598                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    139346905                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.109092                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.533586                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       111979645     80.36%     80.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2198780      1.58%     81.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3760866      2.70%     84.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2179355      1.56%     86.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1710736      1.23%     87.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1515965      1.09%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          918330      0.66%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2308640      1.66%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12774588      9.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    139346905                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.168266                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.902949                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       103715372                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4806781                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26789769                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        71124                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3963857                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3858828                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          213                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     152245033                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1209                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3963857                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       104228970                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         594844                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3335962                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26330294                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       892971                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     151217346                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         93240                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       516921                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    213452498                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    703519820                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    703519820                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    170917043                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        42535455                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34014                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17034                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2616931                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14063183                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7181206                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        69873                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1639433                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         146260208                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34014                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        137275186                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        88512                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21797357                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     48422561                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           54                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    139346905                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.985133                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.546492                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     83331717     59.80%     59.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21494441     15.43%     75.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11577993      8.31%     83.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8605395      6.18%     89.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8388520      6.02%     95.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3109464      2.23%     97.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2345598      1.68%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       316630      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       177147      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    139346905                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         122361     28.04%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        163411     37.44%     65.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       150671     34.52%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    115862770     84.40%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1859042      1.35%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16980      0.01%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12379942      9.02%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7156452      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     137275186                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.981580                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             436443                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003179                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    414422232                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    168091812                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    134350132                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     137711629                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       280764                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2956843                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          233                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       118426                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3963857                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         398313                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        53213                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    146294222                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       760388                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14063183                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7181206                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17034                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         43150                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          233                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1143102                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1063647                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2206749                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    135142788                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12070321                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2132398                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19226573                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19128756                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7156252                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.966332                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             134350185                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            134350132                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         79444972                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        220071956                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.960664                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.360995                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99376440                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    122495960                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     23798436                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33960                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2009913                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    135383048                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.904810                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.713769                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     85843008     63.41%     63.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23876444     17.64%     81.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9334303      6.89%     87.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4915069      3.63%     91.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4180784      3.09%     94.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2009810      1.48%     96.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       944743      0.70%     96.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1466037      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2812850      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    135383048                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99376440                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     122495960                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18169120                       # Number of memory references committed
system.switch_cpus1.commit.loads             11106340                       # Number of loads committed
system.switch_cpus1.commit.membars              16980                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17772948                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        110277892                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2533604                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2812850                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           278864594                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          296554256                       # The number of ROB writes
system.switch_cpus1.timesIdled                  23383                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 504356                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99376440                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            122495960                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99376440                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.407288                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.407288                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.710587                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.710587                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       607718604                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      187570099                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      142110626                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33960                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               139851261                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        21669858                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     17863688                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1927493                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8781497                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8303565                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2270486                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        84870                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    105443142                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             119048283                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           21669858                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10574051                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24867996                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5715593                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3227172                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12230300                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1594811                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    137294303                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.064652                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.485011                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       112426307     81.89%     81.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1285207      0.94%     82.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1828981      1.33%     84.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2398543      1.75%     85.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2693571      1.96%     87.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2005959      1.46%     89.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1161221      0.85%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1695696      1.24%     91.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        11798818      8.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    137294303                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.154949                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.851249                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       104277373                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4782283                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24421711                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        57177                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3755758                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3461625                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          239                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     143637537                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1281                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3755758                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       104998150                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1033892                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2447747                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         23760724                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1298026                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     142695778                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          768                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        260535                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       537208                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          629                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    198968583                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    666646005                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    666646005                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    162524977                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        36443590                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37642                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21777                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3902256                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13560162                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7047224                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       116526                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1539890                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         138735665                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        37609                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        129773427                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        25727                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     20059464                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     47413925                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5877                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    137294303                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.945221                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.505522                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     82399000     60.02%     60.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22097964     16.10%     76.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12237512      8.91%     85.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7902988      5.76%     90.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7265197      5.29%     96.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2903157      2.11%     98.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1744915      1.27%     99.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       503148      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       240422      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    137294303                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          62503     22.65%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         93120     33.74%     56.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       120348     43.61%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    108950644     83.95%     83.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1983222      1.53%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15865      0.01%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     11830872      9.12%     94.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      6992824      5.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     129773427                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.927939                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             275971                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002127                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    397142854                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    158833071                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    127314704                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     130049398                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       318923                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2835256                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          109                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          333                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       172908                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           47                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3755758                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         785524                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       106203                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    138773274                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1269845                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13560162                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7047224                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21743                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         80924                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          333                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1129071                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1095536                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2224607                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    128036710                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11670571                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1736716                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            18661872                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        17936596                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           6991301                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.915521                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             127314957                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            127314704                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         74579474                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        202632137                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.910358                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.368054                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     95182908                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    116983591                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     21797772                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31732                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1959052                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    133538545                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.876029                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.683382                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     86123318     64.49%     64.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22798558     17.07%     81.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8952517      6.70%     88.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4605264      3.45%     91.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4021859      3.01%     94.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1927713      1.44%     96.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1674542      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       787238      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2647536      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    133538545                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     95182908                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     116983591                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17599222                       # Number of memory references committed
system.switch_cpus2.commit.loads             10724906                       # Number of loads committed
system.switch_cpus2.commit.membars              15866                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16777963                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        105445018                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2386942                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2647536                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           269672372                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          281318534                       # The number of ROB writes
system.switch_cpus2.timesIdled                  44510                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2556958                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           95182908                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            116983591                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     95182908                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.469290                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.469290                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.680601                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.680601                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       576926814                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      176639527                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      134565054                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31732                       # number of misc regfile writes
system.l20.replacements                          4537                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          370961                       # Total number of references to valid blocks.
system.l20.sampled_refs                         14777                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.103945                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          315.763761                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    12.702487                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2124.565161                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7786.968591                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.030836                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001240                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.207477                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.760446                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        34324                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  34324                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10353                       # number of Writeback hits
system.l20.Writeback_hits::total                10353                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        34324                       # number of demand (read+write) hits
system.l20.demand_hits::total                   34324                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        34324                       # number of overall hits
system.l20.overall_hits::total                  34324                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         4522                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4536                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         4522                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4536                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         4522                       # number of overall misses
system.l20.overall_misses::total                 4536                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3441554                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1283871031                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1287312585                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3441554                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1283871031                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1287312585                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3441554                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1283871031                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1287312585                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        38846                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              38860                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10353                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10353                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        38846                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               38860                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        38846                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              38860                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.116408                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.116727                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.116408                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.116727                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.116408                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.116727                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 245825.285714                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 283916.636665                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 283799.070767                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 245825.285714                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 283916.636665                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 283799.070767                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 245825.285714                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 283916.636665                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 283799.070767                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3247                       # number of writebacks
system.l20.writebacks::total                     3247                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         4522                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4536                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         4522                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4536                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         4522                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4536                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2574717                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1003850515                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1006425232                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2574717                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1003850515                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1006425232                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2574717                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1003850515                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1006425232                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.116408                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.116727                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.116408                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.116727                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.116408                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.116727                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 183908.357143                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 221992.595091                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 221875.051146                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 183908.357143                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 221992.595091                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 221875.051146                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 183908.357143                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 221992.595091                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 221875.051146                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4012                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          316332                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14252                       # Sample count of references to valid blocks.
system.l21.avg_refs                         22.195622                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          480.165838                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.726904                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1859.983175                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             2.840812                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7882.283271                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.046891                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001438                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.181639                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000277                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.769754                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        28811                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  28811                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9436                       # number of Writeback hits
system.l21.Writeback_hits::total                 9436                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        28811                       # number of demand (read+write) hits
system.l21.demand_hits::total                   28811                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        28811                       # number of overall hits
system.l21.overall_hits::total                  28811                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         3997                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4012                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         3997                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4012                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         3997                       # number of overall misses
system.l21.overall_misses::total                 4012                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4063808                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1128096214                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1132160022                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4063808                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1128096214                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1132160022                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4063808                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1128096214                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1132160022                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        32808                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              32823                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9436                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9436                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        32808                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               32823                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        32808                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              32823                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.121830                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.122231                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.121830                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.122231                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.121830                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.122231                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 270920.533333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 282235.730298                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 282193.425224                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 270920.533333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 282235.730298                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 282193.425224                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 270920.533333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 282235.730298                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 282193.425224                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2589                       # number of writebacks
system.l21.writebacks::total                     2589                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         3997                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4012                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         3997                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4012                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         3997                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4012                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3134968                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    880577417                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    883712385                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3134968                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    880577417                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    883712385                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3134968                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    880577417                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    883712385                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.121830                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.122231                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.121830                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.122231                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.121830                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.122231                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 208997.866667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 220309.586440                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 220267.294367                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 208997.866667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 220309.586440                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 220267.294367                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 208997.866667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 220309.586440                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 220267.294367                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          7602                       # number of replacements
system.l22.tagsinuse                     12287.974151                       # Cycle average of tags in use
system.l22.total_refs                          590473                       # Total number of references to valid blocks.
system.l22.sampled_refs                         19890                       # Sample count of references to valid blocks.
system.l22.avg_refs                         29.686928                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          955.834723                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    11.224254                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3547.875250                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7773.039925                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.077786                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000913                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.288727                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.632572                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        42242                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  42242                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           24644                       # number of Writeback hits
system.l22.Writeback_hits::total                24644                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        42242                       # number of demand (read+write) hits
system.l22.demand_hits::total                   42242                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        42242                       # number of overall hits
system.l22.overall_hits::total                  42242                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         7583                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 7597                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            5                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         7588                       # number of demand (read+write) misses
system.l22.demand_misses::total                  7602                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         7588                       # number of overall misses
system.l22.overall_misses::total                 7602                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3209553                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2083014390                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2086223943                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      1475349                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      1475349                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3209553                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2084489739                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2087699292                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3209553                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2084489739                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2087699292                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        49825                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              49839                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        24644                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            24644                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            5                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                5                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        49830                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               49844                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        49830                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              49844                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.152193                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.152431                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.152278                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.152516                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.152278                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.152516                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 229253.785714                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 274695.290782                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 274611.549691                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 295069.800000                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 295069.800000                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 229253.785714                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 274708.716263                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 274625.005525                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 229253.785714                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 274708.716263                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 274625.005525                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                5172                       # number of writebacks
system.l22.writebacks::total                     5172                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         7583                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            7597                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            5                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         7588                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             7602                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         7588                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            7602                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2342947                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1613344510                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1615687457                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data      1166228                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total      1166228                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2342947                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1614510738                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1616853685                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2342947                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1614510738                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1616853685                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.152193                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.152431                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.152278                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.152516                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.152278                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.152516                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 167353.357143                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 212758.078597                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 212674.405292                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 233245.600000                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 233245.600000                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 167353.357143                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 212771.578545                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 212687.935412                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 167353.357143                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 212771.578545                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 212687.935412                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996530                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011957793                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2185653.980562                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996530                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11950144                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11950144                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11950144                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11950144                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11950144                       # number of overall hits
system.cpu0.icache.overall_hits::total       11950144                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4133096                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4133096                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4133096                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4133096                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4133096                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4133096                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11950160                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11950160                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11950160                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11950160                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11950160                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11950160                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 258318.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 258318.500000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 258318.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 258318.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 258318.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 258318.500000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3557754                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3557754                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3557754                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3557754                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3557754                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3557754                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 254125.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 254125.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 254125.285714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 254125.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 254125.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 254125.285714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38846                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               168057305                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39102                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4297.920950                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.607422                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.392578                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904716                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095284                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9315429                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9315429                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16373206                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16373206                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16373206                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16373206                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       117644                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       117644                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       117644                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        117644                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       117644                       # number of overall misses
system.cpu0.dcache.overall_misses::total       117644                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  13911712494                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  13911712494                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  13911712494                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  13911712494                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  13911712494                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  13911712494                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9433073                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9433073                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16490850                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16490850                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16490850                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16490850                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012471                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012471                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007134                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007134                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007134                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007134                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 118252.630767                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 118252.630767                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 118252.630767                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 118252.630767                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 118252.630767                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 118252.630767                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10353                       # number of writebacks
system.cpu0.dcache.writebacks::total            10353                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78798                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78798                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        78798                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        78798                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        78798                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        78798                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38846                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38846                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38846                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38846                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38846                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38846                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3553642776                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3553642776                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3553642776                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3553642776                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3553642776                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3553642776                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004118                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004118                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002356                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002356                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002356                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002356                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 91480.275344                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 91480.275344                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 91480.275344                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 91480.275344                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 91480.275344                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 91480.275344                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               460.995059                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015611363                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2203061.524946                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.995059                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024031                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738774                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12209837                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12209837                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12209837                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12209837                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12209837                       # number of overall hits
system.cpu1.icache.overall_hits::total       12209837                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4930830                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4930830                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4930830                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4930830                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4930830                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4930830                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12209856                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12209856                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12209856                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12209856                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12209856                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12209856                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 259517.368421                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 259517.368421                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 259517.368421                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 259517.368421                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 259517.368421                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 259517.368421                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4188308                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4188308                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4188308                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4188308                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4188308                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4188308                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 279220.533333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 279220.533333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 279220.533333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 279220.533333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 279220.533333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 279220.533333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 32808                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               162755224                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33064                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4922.429954                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.676596                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.323404                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901080                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098920                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9001941                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9001941                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7028819                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7028819                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17012                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17012                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16980                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16980                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16030760                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16030760                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16030760                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16030760                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        83829                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        83829                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        83829                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         83829                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        83829                       # number of overall misses
system.cpu1.dcache.overall_misses::total        83829                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8340080180                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8340080180                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8340080180                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8340080180                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8340080180                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8340080180                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9085770                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9085770                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7028819                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7028819                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17012                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17012                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16980                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16980                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16114589                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16114589                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16114589                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16114589                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009226                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009226                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005202                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005202                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005202                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005202                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 99489.200396                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 99489.200396                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 99489.200396                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 99489.200396                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 99489.200396                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 99489.200396                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9436                       # number of writebacks
system.cpu1.dcache.writebacks::total             9436                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        51021                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        51021                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        51021                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        51021                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        51021                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        51021                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        32808                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        32808                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        32808                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        32808                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        32808                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        32808                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3041291448                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3041291448                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3041291448                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3041291448                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3041291448                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3041291448                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003611                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003611                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002036                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002036                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002036                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002036                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92699.690563                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92699.690563                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 92699.690563                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92699.690563                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 92699.690563                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92699.690563                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               496.996436                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1012495670                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2037214.627767                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996436                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022430                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.796469                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12230283                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12230283                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12230283                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12230283                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12230283                       # number of overall hits
system.cpu2.icache.overall_hits::total       12230283                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4141517                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4141517                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4141517                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4141517                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4141517                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4141517                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12230300                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12230300                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12230300                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12230300                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12230300                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12230300                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 243618.647059                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 243618.647059                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 243618.647059                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 243618.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 243618.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 243618.647059                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3325753                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3325753                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3325753                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3325753                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3325753                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3325753                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 237553.785714                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 237553.785714                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 237553.785714                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 237553.785714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 237553.785714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 237553.785714                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 49830                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               171572965                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 50086                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3425.567324                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.278568                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.721432                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911244                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088756                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8688890                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8688890                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6838600                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6838600                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16720                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16720                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15866                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15866                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15527490                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15527490                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15527490                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15527490                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       143827                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       143827                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         3020                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         3020                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       146847                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        146847                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       146847                       # number of overall misses
system.cpu2.dcache.overall_misses::total       146847                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  17094783404                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  17094783404                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    667047865                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    667047865                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  17761831269                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  17761831269                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  17761831269                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  17761831269                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8832717                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8832717                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6841620                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6841620                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16720                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16720                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15866                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15866                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     15674337                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15674337                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     15674337                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15674337                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.016283                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016283                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000441                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000441                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009369                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009369                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009369                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009369                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 118856.566597                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 118856.566597                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 220876.776490                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 220876.776490                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 120954.675744                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 120954.675744                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 120954.675744                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 120954.675744                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       671106                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 167776.500000                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        24644                       # number of writebacks
system.cpu2.dcache.writebacks::total            24644                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        94002                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        94002                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         3015                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         3015                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        97017                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        97017                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        97017                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        97017                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        49825                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        49825                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            5                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        49830                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        49830                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        49830                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        49830                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4910458154                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4910458154                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1516849                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1516849                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4911975003                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4911975003                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4911975003                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4911975003                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.005641                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.005641                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003179                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003179                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003179                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003179                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 98554.102439                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 98554.102439                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 303369.800000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 303369.800000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 98574.653883                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 98574.653883                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 98574.653883                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 98574.653883                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
