/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [8:0] _02_;
  wire [9:0] _03_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [9:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [10:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire [18:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [8:0] celloutsig_0_23z;
  wire [6:0] celloutsig_0_24z;
  wire [9:0] celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [45:0] celloutsig_0_3z;
  wire celloutsig_0_44z;
  wire [3:0] celloutsig_0_45z;
  wire [14:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire [15:0] celloutsig_0_7z;
  wire [9:0] celloutsig_0_8z;
  wire [21:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_15z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [16:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_6z;
  wire [22:0] celloutsig_1_7z;
  wire [16:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~(in_data[161] & celloutsig_1_0z);
  assign celloutsig_0_32z = ~((celloutsig_0_17z[4] | celloutsig_0_23z[2]) & (celloutsig_0_0z[1] | celloutsig_0_0z[0]));
  assign celloutsig_0_44z = ~((celloutsig_0_19z[3] | celloutsig_0_32z) & (celloutsig_0_1z | celloutsig_0_25z[2]));
  assign celloutsig_1_10z = ~((celloutsig_1_3z | celloutsig_1_8z[12]) & (celloutsig_1_4z[2] | celloutsig_1_7z[19]));
  assign celloutsig_0_1z = in_data[12] | ~(in_data[51]);
  assign celloutsig_0_2z = celloutsig_0_1z | ~(celloutsig_0_0z[0]);
  assign celloutsig_0_21z = celloutsig_0_16z[5] | ~(celloutsig_0_5z);
  assign celloutsig_0_0z = in_data[54:52] + in_data[47:45];
  assign celloutsig_0_3z = { in_data[44:5], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z } + { in_data[85:41], celloutsig_0_1z };
  assign celloutsig_0_4z = { celloutsig_0_3z[37:24], celloutsig_0_1z } + { celloutsig_0_3z[29:17], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_4z = { celloutsig_1_2z[9:5], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z } + in_data[126:119];
  assign celloutsig_1_6z = { celloutsig_1_4z[0], celloutsig_1_1z, celloutsig_1_3z } + { celloutsig_1_2z[7:6], celloutsig_1_1z };
  assign celloutsig_1_8z = { celloutsig_1_2z[15:1], celloutsig_1_0z, celloutsig_1_0z } + { in_data[148:142], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_6z = { in_data[9:3], celloutsig_0_2z } + celloutsig_0_3z[31:24];
  assign celloutsig_0_8z = { celloutsig_0_4z[7:6], celloutsig_0_6z } + { celloutsig_0_4z[9:2], celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_9z = { celloutsig_0_6z[5:0], celloutsig_0_7z } + celloutsig_0_3z[43:22];
  assign celloutsig_0_11z = celloutsig_0_9z[15:6] + { in_data[54:46], celloutsig_0_10z };
  assign celloutsig_0_23z = { celloutsig_0_17z, celloutsig_0_20z } + { celloutsig_0_8z[1], _02_[7:3], _01_, celloutsig_0_5z, celloutsig_0_14z };
  assign celloutsig_0_25z = { celloutsig_0_8z[5:1], celloutsig_0_17z } + { celloutsig_0_16z[7], celloutsig_0_14z, celloutsig_0_24z, celloutsig_0_21z };
  reg [5:0] _23_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _23_ <= 6'h00;
    else _23_ <= { celloutsig_0_3z[42:38], celloutsig_0_2z };
  assign { _02_[7:3], _01_ } = _23_;
  reg [9:0] _24_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _24_ <= 10'h000;
    else _24_ <= { celloutsig_0_9z[16:8], celloutsig_0_5z };
  assign { _03_[9:3], _00_, _03_[1:0] } = _24_;
  assign celloutsig_0_5z = { in_data[93:88], celloutsig_0_1z } || in_data[39:33];
  assign celloutsig_0_10z = { celloutsig_0_7z[9:8], celloutsig_0_2z, celloutsig_0_4z } || celloutsig_0_3z[19:2];
  assign celloutsig_0_13z = { _02_[3], _01_, celloutsig_0_5z } || celloutsig_0_6z[5:3];
  assign celloutsig_1_2z = celloutsig_1_1z ? { in_data[133:118], 1'h1 } : in_data[182:166];
  assign celloutsig_0_7z = celloutsig_0_2z ? { in_data[62:54], 1'h1, celloutsig_0_0z, celloutsig_0_0z } : in_data[22:7];
  assign celloutsig_1_0z = in_data[187:170] !== in_data[116:99];
  assign celloutsig_0_45z = celloutsig_0_6z[7:4] | celloutsig_0_6z[7:4];
  assign celloutsig_1_15z = celloutsig_1_8z[7:2] | celloutsig_1_8z[5:0];
  assign celloutsig_0_17z = celloutsig_0_3z[23:19] | { celloutsig_0_11z[1:0], celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_14z };
  assign celloutsig_0_19z = { in_data[50:39], celloutsig_0_13z, _02_[7:3], _01_ } | { celloutsig_0_7z[9:1], celloutsig_0_11z };
  assign celloutsig_0_20z = celloutsig_0_8z[9:6] | celloutsig_0_3z[41:38];
  assign celloutsig_1_3z = | in_data[150:142];
  assign celloutsig_0_24z = in_data[59:53] >> _03_[9:3];
  assign celloutsig_1_7z = { in_data[110:107], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, 1'h0, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_0z } <<< { celloutsig_1_2z[2], 2'h0, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_1_18z = celloutsig_1_2z[14:10] <<< celloutsig_1_2z[15:11];
  assign celloutsig_0_16z = { celloutsig_0_9z[7:1], celloutsig_0_13z, celloutsig_0_0z } <<< { in_data[49], celloutsig_0_8z };
  assign celloutsig_1_19z = ~((celloutsig_1_15z[5] & celloutsig_1_8z[0]) | (celloutsig_1_10z & celloutsig_1_18z[2]));
  assign celloutsig_0_14z = ~((_02_[7] & celloutsig_0_11z[2]) | (celloutsig_0_13z & celloutsig_0_5z));
  assign { _02_[8], _02_[2:0] } = { celloutsig_0_8z[1], _01_, celloutsig_0_5z, celloutsig_0_14z };
  assign _03_[2] = _00_;
  assign { out_data[132:128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_44z, celloutsig_0_45z };
endmodule
