INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/RegisterNBit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterNBit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/MUX4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/ALUControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/BCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/RCANBit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RCANBit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2458] undeclared symbol x, assumed default net type wire [C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/Datapath.v:84]
INFO: [VRFC 10-2458] undeclared symbol y, assumed default net type wire [C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sources_1/imports/verilog/Datapath.v:169]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.srcs/sim_1/imports/simulations/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/John/Desktop/riscv-processor-clone/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
