{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1508336105098 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508336105100 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 18 16:15:04 2017 " "Processing started: Wed Oct 18 16:15:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508336105100 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508336105100 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off controlunit -c controlunit " "Command: quartus_map --read_settings_files=on --write_settings_files=off controlunit -c controlunit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508336105100 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1508336105339 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1508336105339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 controlunit " "Found entity 1: controlunit" {  } { { "controlunit.bdf" "" { Schematic "/home/tatenda/QuartusProjects/eee3064w_lab7_MVHADM001_NDXRON002/controlunit/controlunit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508336123139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508336123139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tatenda/QuartusProjects/eee3064w_lab7_MVHADM001_NDXRON002/decoder/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tatenda/QuartusProjects/eee3064w_lab7_MVHADM001_NDXRON002/decoder/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-behav " "Found design unit 1: decoder-behav" {  } { { "../decoder/decoder.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab7_MVHADM001_NDXRON002/decoder/decoder.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508336123745 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../decoder/decoder.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab7_MVHADM001_NDXRON002/decoder/decoder.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508336123745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508336123745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tatenda/QuartusProjects/eee3064w_lab7_MVHADM001_NDXRON002/program_counter/program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tatenda/QuartusProjects/eee3064w_lab7_MVHADM001_NDXRON002/program_counter/program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-behave " "Found design unit 1: program_counter-behave" {  } { { "../program_counter/program_counter.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab7_MVHADM001_NDXRON002/program_counter/program_counter.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508336123746 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "../program_counter/program_counter.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab7_MVHADM001_NDXRON002/program_counter/program_counter.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508336123746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508336123746 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controlunit " "Elaborating entity \"controlunit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1508336123814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst " "Elaborating entity \"decoder\" for hierarchy \"decoder:inst\"" {  } { { "controlunit.bdf" "inst" { Schematic "/home/tatenda/QuartusProjects/eee3064w_lab7_MVHADM001_NDXRON002/controlunit/controlunit.bdf" { { 120 240 488 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508336123817 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C decoder.vhd(83) " "VHDL Process Statement warning at decoder.vhd(83): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder/decoder.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab7_MVHADM001_NDXRON002/decoder/decoder.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508336123818 "|controlunit|decoder:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C decoder.vhd(89) " "VHDL Process Statement warning at decoder.vhd(89): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder/decoder.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab7_MVHADM001_NDXRON002/decoder/decoder.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508336123818 "|controlunit|decoder:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z decoder.vhd(95) " "VHDL Process Statement warning at decoder.vhd(95): signal \"Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder/decoder.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab7_MVHADM001_NDXRON002/decoder/decoder.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508336123818 "|controlunit|decoder:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z decoder.vhd(102) " "VHDL Process Statement warning at decoder.vhd(102): signal \"Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder/decoder.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab7_MVHADM001_NDXRON002/decoder/decoder.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508336123818 "|controlunit|decoder:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "N decoder.vhd(108) " "VHDL Process Statement warning at decoder.vhd(108): signal \"N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder/decoder.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab7_MVHADM001_NDXRON002/decoder/decoder.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508336123818 "|controlunit|decoder:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "N decoder.vhd(114) " "VHDL Process Statement warning at decoder.vhd(114): signal \"N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../decoder/decoder.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab7_MVHADM001_NDXRON002/decoder/decoder.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508336123818 "|controlunit|decoder:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:inst1 " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:inst1\"" {  } { { "controlunit.bdf" "inst1" { Schematic "/home/tatenda/QuartusProjects/eee3064w_lab7_MVHADM001_NDXRON002/controlunit/controlunit.bdf" { { 208 632 896 320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508336123819 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "17 16 program_counter.vhd(54) " "VHDL expression error at program_counter.vhd(54): expression has 17 elements, but must have 16 elements" {  } { { "../program_counter/program_counter.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab7_MVHADM001_NDXRON002/program_counter/program_counter.vhd" 54 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1508336123822 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "program_counter:inst1 " "Can't elaborate user hierarchy \"program_counter:inst1\"" {  } { { "controlunit.bdf" "inst1" { Schematic "/home/tatenda/QuartusProjects/eee3064w_lab7_MVHADM001_NDXRON002/controlunit/controlunit.bdf" { { 208 632 896 320 "inst1" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508336123822 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "949 " "Peak virtual memory: 949 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508336123952 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 18 16:15:23 2017 " "Processing ended: Wed Oct 18 16:15:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508336123952 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508336123952 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508336123952 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1508336123952 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1508336124116 ""}
