classdef Arria10SoCHPS<soc.intelcomp.IntelComponentBase
    properties
    end

    methods
        function obj=Arria10SoCHPS(varargin)

            obj.Configuration={...
            'memPS_addr','0x00000000',...
            'memPS_range','0',...
            'topEntity','system_top',...
            };

            if nargin>0
                obj.Configuration=varargin;
            end

            obj.addAXI4Master('hps.h2f_axi_master','reg','sys');

            if str2num(obj.Configuration.hasMemPS)
                obj.addAXI4Slave('hps.f2sdram0_data','memPS','memPS',obj.Configuration.memPS_addr);
                obj.addClk('hps.f2sdram0_clock','MemPSClk');
                obj.addRst('hps.f2sdram0_reset','MemPSRstn');
                F2SDRAM0_ENABLED='1';
            else
                F2SDRAM0_ENABLED='0';
            end

            obj.Instance=[...
            'add_instance hps altera_arria10_hps\n',...
            'set_instance_parameter_value hps {BOOT_FROM_FPGA_Enable} {0}\n',...
            'set_instance_parameter_value hps {BSEL} {1}\n',...
            'set_instance_parameter_value hps {BSEL_EN} {0}\n',...
            'set_instance_parameter_value hps {CLK_EMACA_SOURCE} {1}\n',...
            'set_instance_parameter_value hps {CLK_EMACB_SOURCE} {1}\n',...
            'set_instance_parameter_value hps {CLK_EMAC_PTP_SOURCE} {1}\n',...
            'set_instance_parameter_value hps {CLK_GPIO_SOURCE} {1}\n',...
            'set_instance_parameter_value hps {CLK_HMC_PLL_SOURCE} {0}\n',...
            'set_instance_parameter_value hps {CLK_MAIN_PLL_SOURCE2} {0}\n',...
            'set_instance_parameter_value hps {CLK_MPU_CNT} {0}\n',...
            'set_instance_parameter_value hps {CLK_MPU_SOURCE} {0}\n',...
            'set_instance_parameter_value hps {CLK_NOC_CNT} {0}\n',...
            'set_instance_parameter_value hps {CLK_NOC_SOURCE} {0}\n',...
            'set_instance_parameter_value hps {CLK_PERI_PLL_SOURCE2} {0}\n',...
            'set_instance_parameter_value hps {CLK_S2F_USER0_SOURCE} {0}\n',...
            'set_instance_parameter_value hps {CLK_S2F_USER1_SOURCE} {0}\n',...
            'set_instance_parameter_value hps {CLK_SDMMC_SOURCE} {1}\n',...
            'set_instance_parameter_value hps {CM_Mode} {N/A}\n',...
            'set_instance_parameter_value hps {CM_PinMuxing} {Unused}\n',...
            'set_instance_parameter_value hps {CTI_Enable} {0}\n',...
            'set_instance_parameter_value hps {CUSTOM_MPU_CLK} {800}\n',...
            'set_instance_parameter_value hps {DEBUG_APB_Enable} {0}\n',...
            'set_instance_parameter_value hps {DISABLE_PERI_PLL} {0}\n',...
            'set_instance_parameter_value hps {DMA_Enable} {No No No No No No No No}\n',...
            'set_instance_parameter_value hps {EMAC0_CLK} {250}\n',...
            'set_instance_parameter_value hps {EMAC0_Mode} {RGMII_with_MDIO}\n',...
            'set_instance_parameter_value hps {EMAC0_PTP} {0}\n',...
            'set_instance_parameter_value hps {EMAC0_PinMuxing} {IO}\n',...
            'set_instance_parameter_value hps {EMAC0_SWITCH_Enable} {0}\n',...
            'set_instance_parameter_value hps {EMAC1_CLK} {250}\n',...
            'set_instance_parameter_value hps {EMAC1_Mode} {N/A}\n',...
            'set_instance_parameter_value hps {EMAC1_PTP} {0}\n',...
            'set_instance_parameter_value hps {EMAC1_PinMuxing} {Unused}\n',...
            'set_instance_parameter_value hps {EMAC1_SWITCH_Enable} {0}\n',...
            'set_instance_parameter_value hps {EMAC2_CLK} {250}\n',...
            'set_instance_parameter_value hps {EMAC2_Mode} {N/A}\n',...
            'set_instance_parameter_value hps {EMAC2_PTP} {0}\n',...
            'set_instance_parameter_value hps {EMAC2_PinMuxing} {Unused}\n',...
            'set_instance_parameter_value hps {EMAC2_SWITCH_Enable} {0}\n',...
            'set_instance_parameter_value hps {EMAC_PTP_REF_CLK} {100}\n',...
            'set_instance_parameter_value hps {EMIF_BYPASS_CHECK} {0}\n',...
            'set_instance_parameter_value hps {EMIF_CONDUIT_Enable} {1}\n',...
            'set_instance_parameter_value hps {F2H_COLD_RST_Enable} {0}\n',...
            'set_instance_parameter_value hps {F2H_DBG_RST_Enable} {0}\n',...
            'set_instance_parameter_value hps {F2H_FREE_CLK_Enable} {0}\n',...
            'set_instance_parameter_value hps {F2H_FREE_CLK_FREQ} {200}\n',...
            'set_instance_parameter_value hps {F2H_WARM_RST_Enable} {0}\n',...
            'set_instance_parameter_value hps {F2SDRAM0_ENABLED} {',F2SDRAM0_ENABLED,'}\n',...
            'set_instance_parameter_value hps {F2SDRAM1_ENABLED} {0}\n',...
            'set_instance_parameter_value hps {F2SDRAM2_DELAY} {4}\n',...
            'set_instance_parameter_value hps {F2SDRAM2_ENABLED} {0}\n',...
            'set_instance_parameter_value hps {F2SDRAM_ADDRESS_WIDTH} {32}\n',...
            'set_instance_parameter_value hps {F2SDRAM_PORT_CONFIG} {5}\n',...
            'set_instance_parameter_value hps {F2SDRAM_READY_LATENCY} {1}\n',...
            'set_instance_parameter_value hps {F2SINTERRUPT_Enable} {1}\n',...
            'set_instance_parameter_value hps {F2S_Width} {0}\n',...
            'set_instance_parameter_value hps {FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC0_GTX_CLK} {100}\n',...
            'set_instance_parameter_value hps {FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC0_MD_CLK} {2.5}\n',...
            'set_instance_parameter_value hps {FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC1_GTX_CLK} {100}\n',...
            'set_instance_parameter_value hps {FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC1_MD_CLK} {2.5}\n',...
            'set_instance_parameter_value hps {FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC2_GTX_CLK} {100}\n',...
            'set_instance_parameter_value hps {FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC2_MD_CLK} {2.5}\n',...
            'set_instance_parameter_value hps {FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2C0_CLK} {100}\n',...
            'set_instance_parameter_value hps {FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2C1_CLK} {100}\n',...
            'set_instance_parameter_value hps {FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2CEMAC0_CLK} {100}\n',...
            'set_instance_parameter_value hps {FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2CEMAC1_CLK} {100}\n',...
            'set_instance_parameter_value hps {FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2CEMAC2_CLK} {100}\n',...
            'set_instance_parameter_value hps {FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_QSPI_SCLK_OUT} {100}\n',...
            'set_instance_parameter_value hps {FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SDMMC_CCLK} {100}\n',...
            'set_instance_parameter_value hps {FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SPIM0_SCLK_OUT} {100}\n',...
            'set_instance_parameter_value hps {FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SPIM1_SCLK_OUT} {100}\n',...
            'set_instance_parameter_value hps {GPIO_REF_CLK} {4}\n',...
            'set_instance_parameter_value hps {GP_Enable} {0}\n',...
            'set_instance_parameter_value hps {H2F_COLD_RST_Enable} {0}\n',...
            'set_instance_parameter_value hps {H2F_PENDING_RST_Enable} {0}\n',...
            'set_instance_parameter_value hps {H2F_USER0_CLK_Enable} {0}\n',...
            'set_instance_parameter_value hps {H2F_USER0_CLK_FREQ} {400}\n',...
            'set_instance_parameter_value hps {H2F_USER1_CLK_Enable} {0}\n',...
            'set_instance_parameter_value hps {H2F_USER1_CLK_FREQ} {400}\n',...
            'set_instance_parameter_value hps {HMC_PLL_REF_CLK} {800}\n',...
            'set_instance_parameter_value hps {HPS_DIV_GPIO_FREQ} {125}\n',...
            'set_instance_parameter_value hps {HPS_IO_Enable} {SDMMC:D0 SDMMC:CMD SDMMC:CCLK SDMMC:D1 SDMMC:D2 SDMMC:D3 NONE NONE SDMMC:D4 SDMMC:D5 SDMMC:D6 SDMMC:D7 UART1:TX UART1:RX USB0:CLK USB0:STP USB0:DIR USB0:DATA0 USB0:DATA1 USB0:NXT USB0:DATA2 USB0:DATA3 USB0:DATA4 USB0:DATA5 USB0:DATA6 USB0:DATA7 EMAC0:TX_CLK EMAC0:TX_CTL EMAC0:RX_CLK EMAC0:RX_CTL EMAC0:TXD0 EMAC0:TXD1 EMAC0:RXD0 EMAC0:RXD1 EMAC0:TXD2 EMAC0:TXD3 EMAC0:RXD2 EMAC0:RXD3 NONE NONE NONE NONE NONE GPIO NONE NONE NONE NONE MDIO0:MDIO MDIO0:MDC I2C1:SDA I2C1:SCL GPIO NONE GPIO GPIO NONE NONE NONE NONE NONE NONE}\n',...
            'set_instance_parameter_value hps {I2C0_Mode} {N/A}\n',...
            'set_instance_parameter_value hps {I2C0_PinMuxing} {Unused}\n',...
            'set_instance_parameter_value hps {I2C1_Mode} {default}\n',...
            'set_instance_parameter_value hps {I2C1_PinMuxing} {IO}\n',...
            'set_instance_parameter_value hps {I2CEMAC0_Mode} {N/A}\n',...
            'set_instance_parameter_value hps {I2CEMAC0_PinMuxing} {Unused}\n',...
            'set_instance_parameter_value hps {I2CEMAC1_Mode} {N/A}\n',...
            'set_instance_parameter_value hps {I2CEMAC1_PinMuxing} {Unused}\n',...
            'set_instance_parameter_value hps {I2CEMAC2_Mode} {N/A}\n',...
            'set_instance_parameter_value hps {I2CEMAC2_PinMuxing} {Unused}\n',...
            'set_instance_parameter_value hps {INTERNAL_OSCILLATOR_ENABLE} {60}\n',...
            'set_instance_parameter_value hps {JTAG_Enable} {0}\n',...
            'set_instance_parameter_value hps {L3_MAIN_FREE_CLK} {200}\n',...
            'set_instance_parameter_value hps {L4_SYS_FREE_CLK} {1}\n',...
            'set_instance_parameter_value hps {LWH2F_Enable} {0}\n',...
            'set_instance_parameter_value hps {MPU_CLK_VCCL} {1}\n',...
            'set_instance_parameter_value hps {MPU_EVENTS_Enable} {0}\n',...
            'set_instance_parameter_value hps {NAND_Mode} {N/A}\n',...
            'set_instance_parameter_value hps {NAND_PinMuxing} {Unused}\n',...
            'set_instance_parameter_value hps {NOCDIV_CS_ATCLK} {0}\n',...
            'set_instance_parameter_value hps {NOCDIV_CS_PDBGCLK} {1}\n',...
            'set_instance_parameter_value hps {NOCDIV_CS_TRACECLK} {1}\n',...
            'set_instance_parameter_value hps {NOCDIV_L4MAINCLK} {0}\n',...
            'set_instance_parameter_value hps {NOCDIV_L4MPCLK} {0}\n',...
            'set_instance_parameter_value hps {NOCDIV_L4SPCLK} {2}\n',...
            'set_instance_parameter_value hps {OVERIDE_PERI_PLL} {0}\n',...
            'set_instance_parameter_value hps {PERI_PLL_MANUAL_VCO_FREQ} {2000}\n',...
            'set_instance_parameter_value hps {PLL_CLK0} {Unused}\n',...
            'set_instance_parameter_value hps {PLL_CLK1} {Unused}\n',...
            'set_instance_parameter_value hps {PLL_CLK2} {Unused}\n',...
            'set_instance_parameter_value hps {PLL_CLK3} {Unused}\n',...
            'set_instance_parameter_value hps {PLL_CLK4} {Unused}\n',...
            'set_instance_parameter_value hps {QSPI_Mode} {N/A}\n',...
            'set_instance_parameter_value hps {QSPI_PinMuxing} {Unused}\n',...
            'set_instance_parameter_value hps {RUN_INTERNAL_BUILD_CHECKS} {0}\n',...
            'set_instance_parameter_value hps {S2FINTERRUPT_CLOCKPERIPHERAL_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2FINTERRUPT_CTI_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2FINTERRUPT_DMA_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2FINTERRUPT_EMAC0_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2FINTERRUPT_EMAC1_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2FINTERRUPT_EMAC2_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2FINTERRUPT_FPGAMANAGER_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2FINTERRUPT_GPIO_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2FINTERRUPT_HMC_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2FINTERRUPT_I2C0_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2FINTERRUPT_I2C1_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2FINTERRUPT_I2CEMAC0_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2FINTERRUPT_I2CEMAC1_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2FINTERRUPT_I2CEMAC2_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2FINTERRUPT_L4TIMER_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2FINTERRUPT_NAND_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2FINTERRUPT_QSPI_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2FINTERRUPT_SDMMC_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2FINTERRUPT_SPIM0_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2FINTERRUPT_SPIM1_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2FINTERRUPT_SPIS0_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2FINTERRUPT_SPIS1_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2FINTERRUPT_SYSTEMMANAGER_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2FINTERRUPT_SYSTIMER_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2FINTERRUPT_UART0_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2FINTERRUPT_UART1_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2FINTERRUPT_USB0_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2FINTERRUPT_USB1_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2FINTERRUPT_WATCHDOG_Enable} {0}\n',...
            'set_instance_parameter_value hps {S2F_Width} {1}\n',...
            'set_instance_parameter_value hps {SDMMC_Mode} {8-bit}\n',...
            'set_instance_parameter_value hps {SDMMC_PinMuxing} {IO}\n',...
            'set_instance_parameter_value hps {SDMMC_REF_CLK} {200}\n',...
            'set_instance_parameter_value hps {SECURITY_MODULE_Enable} {0}\n',...
            'set_instance_parameter_value hps {SPIM0_Mode} {N/A}\n',...
            'set_instance_parameter_value hps {SPIM0_PinMuxing} {Unused}\n',...
            'set_instance_parameter_value hps {SPIM1_Mode} {N/A}\n',...
            'set_instance_parameter_value hps {SPIM1_PinMuxing} {Unused}\n',...
            'set_instance_parameter_value hps {SPIS0_Mode} {N/A}\n',...
            'set_instance_parameter_value hps {SPIS0_PinMuxing} {Unused}\n',...
            'set_instance_parameter_value hps {SPIS1_Mode} {N/A}\n',...
            'set_instance_parameter_value hps {SPIS1_PinMuxing} {Unused}\n',...
            'set_instance_parameter_value hps {STM_Enable} {0}\n',...
            'set_instance_parameter_value hps {TESTIOCTRL_DEBUGCLKSEL} {16}\n',...
            'set_instance_parameter_value hps {TESTIOCTRL_MAINCLKSEL} {8}\n',...
            'set_instance_parameter_value hps {TESTIOCTRL_PERICLKSEL} {8}\n',...
            'set_instance_parameter_value hps {TEST_Enable} {0}\n',...
            'set_instance_parameter_value hps {TRACE_Mode} {N/A}\n',...
            'set_instance_parameter_value hps {TRACE_PinMuxing} {Unused}\n',...
            'set_instance_parameter_value hps {UART0_Mode} {N/A}\n',...
            'set_instance_parameter_value hps {UART0_PinMuxing} {Unused}\n',...
            'set_instance_parameter_value hps {UART1_Mode} {No_flow_control}\n',...
            'set_instance_parameter_value hps {UART1_PinMuxing} {IO}\n',...
            'set_instance_parameter_value hps {USB0_Mode} {default}\n',...
            'set_instance_parameter_value hps {USB0_PinMuxing} {IO}\n',...
            'set_instance_parameter_value hps {USB1_Mode} {N/A}\n',...
            'set_instance_parameter_value hps {USB1_PinMuxing} {Unused}\n',...
            'set_instance_parameter_value hps {USE_DEFAULT_MPU_CLK} {0}\n',...
            'set_instance_parameter_value hps {eosc1_clk_mhz} {25.0}\n',...
            'add_instance hps_emif altera_emif_a10_hps\n',...
            'set_instance_parameter_value hps_emif {BOARD_DDR3_AC_TO_CK_SKEW_NS} {0.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_DDR3_BRD_SKEW_WITHIN_AC_NS} {0.02}\n',...
            'set_instance_parameter_value hps_emif {BOARD_DDR3_BRD_SKEW_WITHIN_DQS_NS} {0.02}\n',...
            'set_instance_parameter_value hps_emif {BOARD_DDR3_DQS_TO_CK_SKEW_NS} {0.02}\n',...
            'set_instance_parameter_value hps_emif {BOARD_DDR3_IS_SKEW_WITHIN_AC_DESKEWED} {1}\n',...
            'set_instance_parameter_value hps_emif {BOARD_DDR3_IS_SKEW_WITHIN_DQS_DESKEWED} {0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_DDR3_MAX_CK_DELAY_NS} {0.6}\n',...
            'set_instance_parameter_value hps_emif {BOARD_DDR3_MAX_DQS_DELAY_NS} {0.6}\n',...
            'set_instance_parameter_value hps_emif {BOARD_DDR3_PKG_BRD_SKEW_WITHIN_AC_NS} {0.02}\n',...
            'set_instance_parameter_value hps_emif {BOARD_DDR3_PKG_BRD_SKEW_WITHIN_DQS_NS} {0.02}\n',...
            'set_instance_parameter_value hps_emif {BOARD_DDR3_SKEW_BETWEEN_DIMMS_NS} {0.05}\n',...
            'set_instance_parameter_value hps_emif {BOARD_DDR3_SKEW_BETWEEN_DQS_NS} {0.02}\n',...
            'set_instance_parameter_value hps_emif {BOARD_DDR3_USER_AC_ISI_NS} {0.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_DDR3_USER_AC_SLEW_RATE} {2.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_DDR3_USER_CK_SLEW_RATE} {4.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_DDR3_USER_RCLK_ISI_NS} {0.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_DDR3_USER_RCLK_SLEW_RATE} {5.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_DDR3_USER_RDATA_ISI_NS} {0.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_DDR3_USER_RDATA_SLEW_RATE} {2.5}\n',...
            'set_instance_parameter_value hps_emif {BOARD_DDR3_USER_WCLK_ISI_NS} {0.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_DDR3_USER_WCLK_SLEW_RATE} {4.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_DDR3_USER_WDATA_ISI_NS} {0.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_DDR3_USER_WDATA_SLEW_RATE} {2.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_DDR3_USE_DEFAULT_ISI_VALUES} {1}\n',...
            'set_instance_parameter_value hps_emif {BOARD_DDR3_USE_DEFAULT_SLEW_RATES} {1}\n',...
            'set_instance_parameter_value hps_emif {BOARD_DDR4_AC_TO_CK_SKEW_NS} {0.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_DDR4_BRD_SKEW_WITHIN_AC_NS} {0.02}\n',...
            'set_instance_parameter_value hps_emif {BOARD_DDR4_BRD_SKEW_WITHIN_DQS_NS} {0.02}\n',...
            'set_instance_parameter_value hps_emif {BOARD_DDR4_DQS_TO_CK_SKEW_NS} {0.02}\n',...
            'set_instance_parameter_value hps_emif {BOARD_DDR4_IS_SKEW_WITHIN_AC_DESKEWED} {0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_DDR4_IS_SKEW_WITHIN_DQS_DESKEWED} {1}\n',...
            'set_instance_parameter_value hps_emif {BOARD_DDR4_MAX_CK_DELAY_NS} {0.6}\n',...
            'set_instance_parameter_value hps_emif {BOARD_DDR4_MAX_DQS_DELAY_NS} {0.6}\n',...
            'set_instance_parameter_value hps_emif {BOARD_DDR4_PKG_BRD_SKEW_WITHIN_AC_NS} {0.02}\n',...
            'set_instance_parameter_value hps_emif {BOARD_DDR4_PKG_BRD_SKEW_WITHIN_DQS_NS} {0.02}\n',...
            'set_instance_parameter_value hps_emif {BOARD_DDR4_SKEW_BETWEEN_DIMMS_NS} {0.05}\n',...
            'set_instance_parameter_value hps_emif {BOARD_DDR4_SKEW_BETWEEN_DQS_NS} {0.02}\n',...
            'set_instance_parameter_value hps_emif {BOARD_DDR4_USER_AC_ISI_NS} {0.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_DDR4_USER_AC_SLEW_RATE} {2.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_DDR4_USER_CK_SLEW_RATE} {4.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_DDR4_USER_RCLK_ISI_NS} {0.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_DDR4_USER_RCLK_SLEW_RATE} {8.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_DDR4_USER_RDATA_ISI_NS} {0.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_DDR4_USER_RDATA_SLEW_RATE} {4.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_DDR4_USER_WCLK_ISI_NS} {0.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_DDR4_USER_WCLK_SLEW_RATE} {4.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_DDR4_USER_WDATA_ISI_NS} {0.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_DDR4_USER_WDATA_SLEW_RATE} {2.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_DDR4_USE_DEFAULT_ISI_VALUES} {1}\n',...
            'set_instance_parameter_value hps_emif {BOARD_DDR4_USE_DEFAULT_SLEW_RATES} {1}\n',...
            'set_instance_parameter_value hps_emif {BOARD_LPDDR3_AC_TO_CK_SKEW_NS} {0.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_LPDDR3_BRD_SKEW_WITHIN_AC_NS} {0.02}\n',...
            'set_instance_parameter_value hps_emif {BOARD_LPDDR3_BRD_SKEW_WITHIN_DQS_NS} {0.02}\n',...
            'set_instance_parameter_value hps_emif {BOARD_LPDDR3_DQS_TO_CK_SKEW_NS} {0.02}\n',...
            'set_instance_parameter_value hps_emif {BOARD_LPDDR3_IS_SKEW_WITHIN_AC_DESKEWED} {1}\n',...
            'set_instance_parameter_value hps_emif {BOARD_LPDDR3_IS_SKEW_WITHIN_DQS_DESKEWED} {0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_LPDDR3_MAX_CK_DELAY_NS} {0.6}\n',...
            'set_instance_parameter_value hps_emif {BOARD_LPDDR3_MAX_DQS_DELAY_NS} {0.6}\n',...
            'set_instance_parameter_value hps_emif {BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_AC_NS} {0.02}\n',...
            'set_instance_parameter_value hps_emif {BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_DQS_NS} {0.02}\n',...
            'set_instance_parameter_value hps_emif {BOARD_LPDDR3_SKEW_BETWEEN_DIMMS_NS} {0.05}\n',...
            'set_instance_parameter_value hps_emif {BOARD_LPDDR3_SKEW_BETWEEN_DQS_NS} {0.02}\n',...
            'set_instance_parameter_value hps_emif {BOARD_LPDDR3_USER_AC_ISI_NS} {0.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_LPDDR3_USER_AC_SLEW_RATE} {2.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_LPDDR3_USER_CK_SLEW_RATE} {4.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_LPDDR3_USER_RCLK_ISI_NS} {0.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_LPDDR3_USER_RCLK_SLEW_RATE} {4.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_LPDDR3_USER_RDATA_ISI_NS} {0.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_LPDDR3_USER_RDATA_SLEW_RATE} {2.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_LPDDR3_USER_WCLK_ISI_NS} {0.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_LPDDR3_USER_WCLK_SLEW_RATE} {4.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_LPDDR3_USER_WDATA_ISI_NS} {0.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_LPDDR3_USER_WDATA_SLEW_RATE} {2.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_LPDDR3_USE_DEFAULT_ISI_VALUES} {1}\n',...
            'set_instance_parameter_value hps_emif {BOARD_LPDDR3_USE_DEFAULT_SLEW_RATES} {1}\n',...
            'set_instance_parameter_value hps_emif {BOARD_QDR2_AC_TO_K_SKEW_NS} {0.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_QDR2_BRD_SKEW_WITHIN_AC_NS} {0.02}\n',...
            'set_instance_parameter_value hps_emif {BOARD_QDR2_BRD_SKEW_WITHIN_D_NS} {0.02}\n',...
            'set_instance_parameter_value hps_emif {BOARD_QDR2_BRD_SKEW_WITHIN_Q_NS} {0.02}\n',...
            'set_instance_parameter_value hps_emif {BOARD_QDR2_IS_SKEW_WITHIN_AC_DESKEWED} {1}\n',...
            'set_instance_parameter_value hps_emif {BOARD_QDR2_IS_SKEW_WITHIN_D_DESKEWED} {0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_QDR2_IS_SKEW_WITHIN_Q_DESKEWED} {0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_QDR2_MAX_K_DELAY_NS} {0.6}\n',...
            'set_instance_parameter_value hps_emif {BOARD_QDR2_PKG_BRD_SKEW_WITHIN_AC_NS} {0.02}\n',...
            'set_instance_parameter_value hps_emif {BOARD_QDR2_PKG_BRD_SKEW_WITHIN_D_NS} {0.02}\n',...
            'set_instance_parameter_value hps_emif {BOARD_QDR2_PKG_BRD_SKEW_WITHIN_Q_NS} {0.02}\n',...
            'set_instance_parameter_value hps_emif {BOARD_QDR2_USER_AC_ISI_NS} {0.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_QDR2_USER_AC_SLEW_RATE} {2.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_QDR2_USER_K_SLEW_RATE} {4.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_QDR2_USER_RCLK_ISI_NS} {0.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_QDR2_USER_RCLK_SLEW_RATE} {4.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_QDR2_USER_RDATA_ISI_NS} {0.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_QDR2_USER_RDATA_SLEW_RATE} {2.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_QDR2_USER_WCLK_ISI_NS} {0.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_QDR2_USER_WDATA_ISI_NS} {0.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_QDR2_USER_WDATA_SLEW_RATE} {2.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_QDR2_USE_DEFAULT_ISI_VALUES} {1}\n',...
            'set_instance_parameter_value hps_emif {BOARD_QDR2_USE_DEFAULT_SLEW_RATES} {1}\n',...
            'set_instance_parameter_value hps_emif {BOARD_QDR4_AC_TO_CK_SKEW_NS} {0.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_QDR4_BRD_SKEW_WITHIN_AC_NS} {0.02}\n',...
            'set_instance_parameter_value hps_emif {BOARD_QDR4_BRD_SKEW_WITHIN_QK_NS} {0.02}\n',...
            'set_instance_parameter_value hps_emif {BOARD_QDR4_DK_TO_CK_SKEW_NS} {-0.02}\n',...
            'set_instance_parameter_value hps_emif {BOARD_QDR4_IS_SKEW_WITHIN_AC_DESKEWED} {1}\n',...
            'set_instance_parameter_value hps_emif {BOARD_QDR4_IS_SKEW_WITHIN_QK_DESKEWED} {1}\n',...
            'set_instance_parameter_value hps_emif {BOARD_QDR4_MAX_CK_DELAY_NS} {0.6}\n',...
            'set_instance_parameter_value hps_emif {BOARD_QDR4_MAX_DK_DELAY_NS} {0.6}\n',...
            'set_instance_parameter_value hps_emif {BOARD_QDR4_PKG_BRD_SKEW_WITHIN_AC_NS} {0.02}\n',...
            'set_instance_parameter_value hps_emif {BOARD_QDR4_PKG_BRD_SKEW_WITHIN_QK_NS} {0.02}\n',...
            'set_instance_parameter_value hps_emif {BOARD_QDR4_SKEW_BETWEEN_DIMMS_NS} {0.05}\n',...
            'set_instance_parameter_value hps_emif {BOARD_QDR4_SKEW_BETWEEN_DK_NS} {0.02}\n',...
            'set_instance_parameter_value hps_emif {BOARD_QDR4_USER_AC_ISI_NS} {0.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_QDR4_USER_AC_SLEW_RATE} {2.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_QDR4_USER_CK_SLEW_RATE} {4.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_QDR4_USER_RCLK_ISI_NS} {0.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_QDR4_USER_RCLK_SLEW_RATE} {5.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_QDR4_USER_RDATA_ISI_NS} {0.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_QDR4_USER_RDATA_SLEW_RATE} {2.5}\n',...
            'set_instance_parameter_value hps_emif {BOARD_QDR4_USER_WCLK_ISI_NS} {0.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_QDR4_USER_WCLK_SLEW_RATE} {4.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_QDR4_USER_WDATA_ISI_NS} {0.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_QDR4_USER_WDATA_SLEW_RATE} {2.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_QDR4_USE_DEFAULT_ISI_VALUES} {1}\n',...
            'set_instance_parameter_value hps_emif {BOARD_QDR4_USE_DEFAULT_SLEW_RATES} {1}\n',...
            'set_instance_parameter_value hps_emif {BOARD_RLD3_AC_TO_CK_SKEW_NS} {0.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_RLD3_BRD_SKEW_WITHIN_AC_NS} {0.02}\n',...
            'set_instance_parameter_value hps_emif {BOARD_RLD3_BRD_SKEW_WITHIN_QK_NS} {0.02}\n',...
            'set_instance_parameter_value hps_emif {BOARD_RLD3_DK_TO_CK_SKEW_NS} {-0.02}\n',...
            'set_instance_parameter_value hps_emif {BOARD_RLD3_IS_SKEW_WITHIN_AC_DESKEWED} {1}\n',...
            'set_instance_parameter_value hps_emif {BOARD_RLD3_IS_SKEW_WITHIN_QK_DESKEWED} {0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_RLD3_MAX_CK_DELAY_NS} {0.6}\n',...
            'set_instance_parameter_value hps_emif {BOARD_RLD3_MAX_DK_DELAY_NS} {0.6}\n',...
            'set_instance_parameter_value hps_emif {BOARD_RLD3_PKG_BRD_SKEW_WITHIN_AC_NS} {0.02}\n',...
            'set_instance_parameter_value hps_emif {BOARD_RLD3_PKG_BRD_SKEW_WITHIN_QK_NS} {0.02}\n',...
            'set_instance_parameter_value hps_emif {BOARD_RLD3_SKEW_BETWEEN_DIMMS_NS} {0.05}\n',...
            'set_instance_parameter_value hps_emif {BOARD_RLD3_SKEW_BETWEEN_DK_NS} {0.02}\n',...
            'set_instance_parameter_value hps_emif {BOARD_RLD3_USER_AC_ISI_NS} {0.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_RLD3_USER_AC_SLEW_RATE} {2.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_RLD3_USER_CK_SLEW_RATE} {4.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_RLD3_USER_RCLK_ISI_NS} {0.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_RLD3_USER_RCLK_SLEW_RATE} {7.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_RLD3_USER_RDATA_ISI_NS} {0.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_RLD3_USER_RDATA_SLEW_RATE} {3.5}\n',...
            'set_instance_parameter_value hps_emif {BOARD_RLD3_USER_WCLK_ISI_NS} {0.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_RLD3_USER_WCLK_SLEW_RATE} {4.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_RLD3_USER_WDATA_ISI_NS} {0.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_RLD3_USER_WDATA_SLEW_RATE} {2.0}\n',...
            'set_instance_parameter_value hps_emif {BOARD_RLD3_USE_DEFAULT_ISI_VALUES} {1}\n',...
            'set_instance_parameter_value hps_emif {BOARD_RLD3_USE_DEFAULT_SLEW_RATES} {1}\n',...
            'set_instance_parameter_value hps_emif {CTRL_DDR3_ADDR_ORDER_ENUM} {DDR3_CTRL_ADDR_ORDER_CS_R_B_C}\n',...
            'set_instance_parameter_value hps_emif {CTRL_DDR3_AUTO_POWER_DOWN_CYCS} {32}\n',...
            'set_instance_parameter_value hps_emif {CTRL_DDR3_AUTO_POWER_DOWN_EN} {0}\n',...
            'set_instance_parameter_value hps_emif {CTRL_DDR3_AUTO_PRECHARGE_EN} {0}\n',...
            'set_instance_parameter_value hps_emif {CTRL_DDR3_AVL_PROTOCOL_ENUM} {CTRL_AVL_PROTOCOL_ST}\n',...
            'set_instance_parameter_value hps_emif {CTRL_DDR3_ECC_AUTO_CORRECTION_EN} {0}\n',...
            'set_instance_parameter_value hps_emif {CTRL_DDR3_ECC_EN} {0}\n',...
            'set_instance_parameter_value hps_emif {CTRL_DDR3_MMR_EN} {0}\n',...
            'set_instance_parameter_value hps_emif {CTRL_DDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS} {0}\n',...
            'set_instance_parameter_value hps_emif {CTRL_DDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS} {0}\n',...
            'set_instance_parameter_value hps_emif {CTRL_DDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS} {0}\n',...
            'set_instance_parameter_value hps_emif {CTRL_DDR3_REORDER_EN} {1}\n',...
            'set_instance_parameter_value hps_emif {CTRL_DDR3_SELF_REFRESH_EN} {0}\n',...
            'set_instance_parameter_value hps_emif {CTRL_DDR3_STARVE_LIMIT} {10}\n',...
            'set_instance_parameter_value hps_emif {CTRL_DDR3_USER_PRIORITY_EN} {0}\n',...
            'set_instance_parameter_value hps_emif {CTRL_DDR3_USER_REFRESH_EN} {0}\n',...
            'set_instance_parameter_value hps_emif {CTRL_DDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS} {0}\n',...
            'set_instance_parameter_value hps_emif {CTRL_DDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS} {0}\n',...
            'set_instance_parameter_value hps_emif {CTRL_DDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS} {0}\n',...
            'set_instance_parameter_value hps_emif {CTRL_DDR4_ADDR_ORDER_ENUM} {DDR4_CTRL_ADDR_ORDER_CS_R_B_C_BG}\n',...
            'set_instance_parameter_value hps_emif {CTRL_DDR4_AUTO_POWER_DOWN_CYCS} {32}\n',...
            'set_instance_parameter_value hps_emif {CTRL_DDR4_AUTO_POWER_DOWN_EN} {0}\n',...
            'set_instance_parameter_value hps_emif {CTRL_DDR4_AUTO_PRECHARGE_EN} {0}\n',...
            'set_instance_parameter_value hps_emif {CTRL_DDR4_AVL_PROTOCOL_ENUM} {CTRL_AVL_PROTOCOL_ST}\n',...
            'set_instance_parameter_value hps_emif {CTRL_DDR4_ECC_AUTO_CORRECTION_EN} {0}\n',...
            'set_instance_parameter_value hps_emif {CTRL_DDR4_ECC_EN} {0}\n',...
            'set_instance_parameter_value hps_emif {CTRL_DDR4_MMR_EN} {0}\n',...
            'set_instance_parameter_value hps_emif {CTRL_DDR4_RD_TO_RD_DIFF_CHIP_DELTA_CYCS} {0}\n',...
            'set_instance_parameter_value hps_emif {CTRL_DDR4_RD_TO_WR_DIFF_CHIP_DELTA_CYCS} {0}\n',...
            'set_instance_parameter_value hps_emif {CTRL_DDR4_RD_TO_WR_SAME_CHIP_DELTA_CYCS} {0}\n',...
            'set_instance_parameter_value hps_emif {CTRL_DDR4_REORDER_EN} {1}\n',...
            'set_instance_parameter_value hps_emif {CTRL_DDR4_SELF_REFRESH_EN} {0}\n',...
            'set_instance_parameter_value hps_emif {CTRL_DDR4_STARVE_LIMIT} {10}\n',...
            'set_instance_parameter_value hps_emif {CTRL_DDR4_USER_PRIORITY_EN} {0}\n',...
            'set_instance_parameter_value hps_emif {CTRL_DDR4_USER_REFRESH_EN} {0}\n',...
            'set_instance_parameter_value hps_emif {CTRL_DDR4_WR_TO_RD_DIFF_CHIP_DELTA_CYCS} {0}\n',...
            'set_instance_parameter_value hps_emif {CTRL_DDR4_WR_TO_RD_SAME_CHIP_DELTA_CYCS} {0}\n',...
            'set_instance_parameter_value hps_emif {CTRL_DDR4_WR_TO_WR_DIFF_CHIP_DELTA_CYCS} {0}\n',...
            'set_instance_parameter_value hps_emif {CTRL_LPDDR3_ADDR_ORDER_ENUM} {LPDDR3_CTRL_ADDR_ORDER_CS_R_B_C}\n',...
            'set_instance_parameter_value hps_emif {CTRL_LPDDR3_AUTO_POWER_DOWN_CYCS} {32}\n',...
            'set_instance_parameter_value hps_emif {CTRL_LPDDR3_AUTO_POWER_DOWN_EN} {0}\n',...
            'set_instance_parameter_value hps_emif {CTRL_LPDDR3_AUTO_PRECHARGE_EN} {0}\n',...
            'set_instance_parameter_value hps_emif {CTRL_LPDDR3_AVL_PROTOCOL_ENUM} {CTRL_AVL_PROTOCOL_ST}\n',...
            'set_instance_parameter_value hps_emif {CTRL_LPDDR3_MMR_EN} {0}\n',...
            'set_instance_parameter_value hps_emif {CTRL_LPDDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS} {0}\n',...
            'set_instance_parameter_value hps_emif {CTRL_LPDDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS} {0}\n',...
            'set_instance_parameter_value hps_emif {CTRL_LPDDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS} {0}\n',...
            'set_instance_parameter_value hps_emif {CTRL_LPDDR3_REORDER_EN} {1}\n',...
            'set_instance_parameter_value hps_emif {CTRL_LPDDR3_SELF_REFRESH_EN} {0}\n',...
            'set_instance_parameter_value hps_emif {CTRL_LPDDR3_STARVE_LIMIT} {10}\n',...
            'set_instance_parameter_value hps_emif {CTRL_LPDDR3_USER_PRIORITY_EN} {0}\n',...
            'set_instance_parameter_value hps_emif {CTRL_LPDDR3_USER_REFRESH_EN} {0}\n',...
            'set_instance_parameter_value hps_emif {CTRL_LPDDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS} {0}\n',...
            'set_instance_parameter_value hps_emif {CTRL_LPDDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS} {0}\n',...
            'set_instance_parameter_value hps_emif {CTRL_LPDDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS} {0}\n',...
            'set_instance_parameter_value hps_emif {CTRL_QDR2_AVL_ENABLE_POWER_OF_TWO_BUS} {0}\n',...
            'set_instance_parameter_value hps_emif {CTRL_QDR2_AVL_MAX_BURST_COUNT} {4}\n',...
            'set_instance_parameter_value hps_emif {CTRL_QDR2_AVL_PROTOCOL_ENUM} {CTRL_AVL_PROTOCOL_MM}\n',...
            'set_instance_parameter_value hps_emif {CTRL_QDR4_ADD_RAW_TURNAROUND_DELAY_CYC} {0}\n',...
            'set_instance_parameter_value hps_emif {CTRL_QDR4_ADD_WAR_TURNAROUND_DELAY_CYC} {0}\n',...
            'set_instance_parameter_value hps_emif {CTRL_QDR4_AVL_ENABLE_POWER_OF_TWO_BUS} {0}\n',...
            'set_instance_parameter_value hps_emif {CTRL_QDR4_AVL_MAX_BURST_COUNT} {4}\n',...
            'set_instance_parameter_value hps_emif {CTRL_QDR4_AVL_PROTOCOL_ENUM} {CTRL_AVL_PROTOCOL_MM}\n',...
            'set_instance_parameter_value hps_emif {CTRL_RLD2_AVL_PROTOCOL_ENUM} {CTRL_AVL_PROTOCOL_MM}\n',...
            'set_instance_parameter_value hps_emif {CTRL_RLD3_ADDR_ORDER_ENUM} {RLD3_CTRL_ADDR_ORDER_CS_R_B_C}\n',...
            'set_instance_parameter_value hps_emif {CTRL_RLD3_AVL_PROTOCOL_ENUM} {CTRL_AVL_PROTOCOL_MM}\n',...
            'set_instance_parameter_value hps_emif {DIAG_BOARD_DELAY_CONFIG_STR} {}\n',...
            'set_instance_parameter_value hps_emif {DIAG_DDR3_ABSTRACT_PHY} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_DDR3_BYPASS_DEFAULT_PATTERN} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_DDR3_BYPASS_REPEAT_STAGE} {1}\n',...
            'set_instance_parameter_value hps_emif {DIAG_DDR3_BYPASS_STRESS_STAGE} {1}\n',...
            'set_instance_parameter_value hps_emif {DIAG_DDR3_BYPASS_USER_STAGE} {1}\n',...
            'set_instance_parameter_value hps_emif {DIAG_DDR3_CAL_ADDR0} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_DDR3_CAL_ADDR1} {8}\n',...
            'set_instance_parameter_value hps_emif {DIAG_DDR3_CAL_ENABLE_NON_DES} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_DDR3_CAL_FULL_CAL_ON_RESET} {1}\n',...
            'set_instance_parameter_value hps_emif {DIAG_DDR3_CA_LEVEL_EN} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_DDR3_EFFICIENCY_MONITOR} {EFFMON_MODE_DISABLED}\n',...
            'set_instance_parameter_value hps_emif {DIAG_DDR3_EXPORT_SEQ_AVALON_MASTER} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_DDR3_EXPORT_SEQ_AVALON_SLAVE} {CAL_DEBUG_EXPORT_MODE_DISABLED}\n',...
            'set_instance_parameter_value hps_emif {DIAG_DDR3_EX_DESIGN_ISSP_EN} {1}\n',...
            'set_instance_parameter_value hps_emif {DIAG_DDR3_EX_DESIGN_NUM_OF_SLAVES} {1}\n',...
            'set_instance_parameter_value hps_emif {DIAG_DDR3_EX_DESIGN_SEPARATE_RZQS} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_DDR3_INTERFACE_ID} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_DDR3_SEPARATE_READ_WRITE_ITFS} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_DDR3_SIM_CAL_MODE_ENUM} {SIM_CAL_MODE_SKIP}\n',...
            'set_instance_parameter_value hps_emif {DIAG_DDR3_TG_BE_PATTERN_LENGTH} {8}\n',...
            'set_instance_parameter_value hps_emif {DIAG_DDR3_TG_DATA_PATTERN_LENGTH} {8}\n',...
            'set_instance_parameter_value hps_emif {DIAG_DDR3_USE_TG_AVL_2} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_DDR4_ABSTRACT_PHY} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_DDR4_BYPASS_DEFAULT_PATTERN} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_DDR4_BYPASS_REPEAT_STAGE} {1}\n',...
            'set_instance_parameter_value hps_emif {DIAG_DDR4_BYPASS_STRESS_STAGE} {1}\n',...
            'set_instance_parameter_value hps_emif {DIAG_DDR4_BYPASS_USER_STAGE} {1}\n',...
            'set_instance_parameter_value hps_emif {DIAG_DDR4_CAL_ADDR0} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_DDR4_CAL_ADDR1} {8}\n',...
            'set_instance_parameter_value hps_emif {DIAG_DDR4_CAL_ENABLE_NON_DES} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_DDR4_CAL_FULL_CAL_ON_RESET} {1}\n',...
            'set_instance_parameter_value hps_emif {DIAG_DDR4_EFFICIENCY_MONITOR} {EFFMON_MODE_DISABLED}\n',...
            'set_instance_parameter_value hps_emif {DIAG_DDR4_EXPORT_SEQ_AVALON_MASTER} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_DDR4_EXPORT_SEQ_AVALON_SLAVE} {CAL_DEBUG_EXPORT_MODE_DISABLED}\n',...
            'set_instance_parameter_value hps_emif {DIAG_DDR4_EX_DESIGN_ISSP_EN} {1}\n',...
            'set_instance_parameter_value hps_emif {DIAG_DDR4_EX_DESIGN_NUM_OF_SLAVES} {1}\n',...
            'set_instance_parameter_value hps_emif {DIAG_DDR4_EX_DESIGN_SEPARATE_RZQS} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_DDR4_INTERFACE_ID} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_DDR4_SEPARATE_READ_WRITE_ITFS} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_DDR4_SIM_CAL_MODE_ENUM} {SIM_CAL_MODE_SKIP}\n',...
            'set_instance_parameter_value hps_emif {DIAG_DDR4_SKIP_CA_DESKEW} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_DDR4_SKIP_CA_LEVEL} {1}\n',...
            'set_instance_parameter_value hps_emif {DIAG_DDR4_SKIP_VREF_CAL} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_DDR4_TG_BE_PATTERN_LENGTH} {8}\n',...
            'set_instance_parameter_value hps_emif {DIAG_DDR4_TG_DATA_PATTERN_LENGTH} {8}\n',...
            'set_instance_parameter_value hps_emif {DIAG_DDR4_USE_TG_AVL_2} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_ECLIPSE_DEBUG} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_ENABLE_HPS_EMIF_DEBUG} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_ENABLE_JTAG_UART} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_ENABLE_JTAG_UART_HEX} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_EXPORT_VJI} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_EXPOSE_DFT_SIGNALS} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_EXTRA_CONFIGS} {}\n',...
            'set_instance_parameter_value hps_emif {DIAG_EXT_DOCS} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_EX_DESIGN_ADD_TEST_EMIFS} {}\n',...
            'set_instance_parameter_value hps_emif {DIAG_EX_DESIGN_SEPARATE_RESETS} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_FAST_SIM_OVERRIDE} {FAST_SIM_OVERRIDE_DEFAULT}\n',...
            'set_instance_parameter_value hps_emif {DIAG_LPDDR3_ABSTRACT_PHY} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_LPDDR3_BYPASS_DEFAULT_PATTERN} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_LPDDR3_BYPASS_REPEAT_STAGE} {1}\n',...
            'set_instance_parameter_value hps_emif {DIAG_LPDDR3_BYPASS_STRESS_STAGE} {1}\n',...
            'set_instance_parameter_value hps_emif {DIAG_LPDDR3_BYPASS_USER_STAGE} {1}\n',...
            'set_instance_parameter_value hps_emif {DIAG_LPDDR3_EFFICIENCY_MONITOR} {EFFMON_MODE_DISABLED}\n',...
            'set_instance_parameter_value hps_emif {DIAG_LPDDR3_EXPORT_SEQ_AVALON_MASTER} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_LPDDR3_EXPORT_SEQ_AVALON_SLAVE} {CAL_DEBUG_EXPORT_MODE_DISABLED}\n',...
            'set_instance_parameter_value hps_emif {DIAG_LPDDR3_EX_DESIGN_ISSP_EN} {1}\n',...
            'set_instance_parameter_value hps_emif {DIAG_LPDDR3_EX_DESIGN_NUM_OF_SLAVES} {1}\n',...
            'set_instance_parameter_value hps_emif {DIAG_LPDDR3_EX_DESIGN_SEPARATE_RZQS} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_LPDDR3_INTERFACE_ID} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_LPDDR3_SEPARATE_READ_WRITE_ITFS} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_LPDDR3_SIM_CAL_MODE_ENUM} {SIM_CAL_MODE_SKIP}\n',...
            'set_instance_parameter_value hps_emif {DIAG_LPDDR3_SKIP_CA_DESKEW} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_LPDDR3_SKIP_CA_LEVEL} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_LPDDR3_TG_BE_PATTERN_LENGTH} {8}\n',...
            'set_instance_parameter_value hps_emif {DIAG_LPDDR3_TG_DATA_PATTERN_LENGTH} {8}\n',...
            'set_instance_parameter_value hps_emif {DIAG_LPDDR3_USE_TG_AVL_2} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_QDR2_ABSTRACT_PHY} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_QDR2_BYPASS_DEFAULT_PATTERN} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_QDR2_BYPASS_REPEAT_STAGE} {1}\n',...
            'set_instance_parameter_value hps_emif {DIAG_QDR2_BYPASS_STRESS_STAGE} {1}\n',...
            'set_instance_parameter_value hps_emif {DIAG_QDR2_BYPASS_USER_STAGE} {1}\n',...
            'set_instance_parameter_value hps_emif {DIAG_QDR2_EFFICIENCY_MONITOR} {EFFMON_MODE_DISABLED}\n',...
            'set_instance_parameter_value hps_emif {DIAG_QDR2_EXPORT_SEQ_AVALON_MASTER} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_QDR2_EXPORT_SEQ_AVALON_SLAVE} {CAL_DEBUG_EXPORT_MODE_DISABLED}\n',...
            'set_instance_parameter_value hps_emif {DIAG_QDR2_EX_DESIGN_ISSP_EN} {1}\n',...
            'set_instance_parameter_value hps_emif {DIAG_QDR2_EX_DESIGN_NUM_OF_SLAVES} {1}\n',...
            'set_instance_parameter_value hps_emif {DIAG_QDR2_EX_DESIGN_SEPARATE_RZQS} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_QDR2_INTERFACE_ID} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_QDR2_SEPARATE_READ_WRITE_ITFS} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_QDR2_SIM_CAL_MODE_ENUM} {SIM_CAL_MODE_SKIP}\n',...
            'set_instance_parameter_value hps_emif {DIAG_QDR2_TG_BE_PATTERN_LENGTH} {8}\n',...
            'set_instance_parameter_value hps_emif {DIAG_QDR2_TG_DATA_PATTERN_LENGTH} {8}\n',...
            'set_instance_parameter_value hps_emif {DIAG_QDR2_USE_TG_AVL_2} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_QDR4_ABSTRACT_PHY} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_QDR4_BYPASS_DEFAULT_PATTERN} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_QDR4_BYPASS_REPEAT_STAGE} {1}\n',...
            'set_instance_parameter_value hps_emif {DIAG_QDR4_BYPASS_STRESS_STAGE} {1}\n',...
            'set_instance_parameter_value hps_emif {DIAG_QDR4_BYPASS_USER_STAGE} {1}\n',...
            'set_instance_parameter_value hps_emif {DIAG_QDR4_EFFICIENCY_MONITOR} {EFFMON_MODE_DISABLED}\n',...
            'set_instance_parameter_value hps_emif {DIAG_QDR4_EXPORT_SEQ_AVALON_MASTER} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_QDR4_EXPORT_SEQ_AVALON_SLAVE} {CAL_DEBUG_EXPORT_MODE_DISABLED}\n',...
            'set_instance_parameter_value hps_emif {DIAG_QDR4_EX_DESIGN_ISSP_EN} {1}\n',...
            'set_instance_parameter_value hps_emif {DIAG_QDR4_EX_DESIGN_NUM_OF_SLAVES} {1}\n',...
            'set_instance_parameter_value hps_emif {DIAG_QDR4_EX_DESIGN_SEPARATE_RZQS} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_QDR4_INTERFACE_ID} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_QDR4_SEPARATE_READ_WRITE_ITFS} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_QDR4_SIM_CAL_MODE_ENUM} {SIM_CAL_MODE_SKIP}\n',...
            'set_instance_parameter_value hps_emif {DIAG_QDR4_SKIP_VREF_CAL} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_QDR4_TG_BE_PATTERN_LENGTH} {8}\n',...
            'set_instance_parameter_value hps_emif {DIAG_QDR4_TG_DATA_PATTERN_LENGTH} {8}\n',...
            'set_instance_parameter_value hps_emif {DIAG_QDR4_USE_TG_AVL_2} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_RLD2_ABSTRACT_PHY} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_RLD2_BYPASS_DEFAULT_PATTERN} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_RLD2_BYPASS_REPEAT_STAGE} {1}\n',...
            'set_instance_parameter_value hps_emif {DIAG_RLD2_BYPASS_STRESS_STAGE} {1}\n',...
            'set_instance_parameter_value hps_emif {DIAG_RLD2_BYPASS_USER_STAGE} {1}\n',...
            'set_instance_parameter_value hps_emif {DIAG_RLD2_EFFICIENCY_MONITOR} {EFFMON_MODE_DISABLED}\n',...
            'set_instance_parameter_value hps_emif {DIAG_RLD2_EXPORT_SEQ_AVALON_MASTER} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_RLD2_EXPORT_SEQ_AVALON_SLAVE} {CAL_DEBUG_EXPORT_MODE_DISABLED}\n',...
            'set_instance_parameter_value hps_emif {DIAG_RLD2_EX_DESIGN_ISSP_EN} {1}\n',...
            'set_instance_parameter_value hps_emif {DIAG_RLD2_EX_DESIGN_NUM_OF_SLAVES} {1}\n',...
            'set_instance_parameter_value hps_emif {DIAG_RLD2_EX_DESIGN_SEPARATE_RZQS} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_RLD2_INTERFACE_ID} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_RLD2_SEPARATE_READ_WRITE_ITFS} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_RLD2_SIM_CAL_MODE_ENUM} {SIM_CAL_MODE_SKIP}\n',...
            'set_instance_parameter_value hps_emif {DIAG_RLD2_TG_BE_PATTERN_LENGTH} {8}\n',...
            'set_instance_parameter_value hps_emif {DIAG_RLD2_TG_DATA_PATTERN_LENGTH} {8}\n',...
            'set_instance_parameter_value hps_emif {DIAG_RLD2_USE_TG_AVL_2} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_RLD3_ABSTRACT_PHY} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_RLD3_BYPASS_DEFAULT_PATTERN} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_RLD3_BYPASS_REPEAT_STAGE} {1}\n',...
            'set_instance_parameter_value hps_emif {DIAG_RLD3_BYPASS_STRESS_STAGE} {1}\n',...
            'set_instance_parameter_value hps_emif {DIAG_RLD3_BYPASS_USER_STAGE} {1}\n',...
            'set_instance_parameter_value hps_emif {DIAG_RLD3_EFFICIENCY_MONITOR} {EFFMON_MODE_DISABLED}\n',...
            'set_instance_parameter_value hps_emif {DIAG_RLD3_EXPORT_SEQ_AVALON_MASTER} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_RLD3_EXPORT_SEQ_AVALON_SLAVE} {CAL_DEBUG_EXPORT_MODE_DISABLED}\n',...
            'set_instance_parameter_value hps_emif {DIAG_RLD3_EX_DESIGN_ISSP_EN} {1}\n',...
            'set_instance_parameter_value hps_emif {DIAG_RLD3_EX_DESIGN_NUM_OF_SLAVES} {1}\n',...
            'set_instance_parameter_value hps_emif {DIAG_RLD3_EX_DESIGN_SEPARATE_RZQS} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_RLD3_INTERFACE_ID} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_RLD3_SEPARATE_READ_WRITE_ITFS} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_RLD3_SIM_CAL_MODE_ENUM} {SIM_CAL_MODE_SKIP}\n',...
            'set_instance_parameter_value hps_emif {DIAG_RLD3_TG_BE_PATTERN_LENGTH} {8}\n',...
            'set_instance_parameter_value hps_emif {DIAG_RLD3_TG_DATA_PATTERN_LENGTH} {8}\n',...
            'set_instance_parameter_value hps_emif {DIAG_RLD3_USE_TG_AVL_2} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_RS232_UART_BAUDRATE} {57600}\n',...
            'set_instance_parameter_value hps_emif {DIAG_SIM_REGTEST_MODE} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_SOFT_NIOS_CLOCK_FREQUENCY} {100}\n',...
            'set_instance_parameter_value hps_emif {DIAG_SOFT_NIOS_MODE} {SOFT_NIOS_MODE_DISABLED}\n',...
            'set_instance_parameter_value hps_emif {DIAG_SYNTH_FOR_SIM} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_TG_AVL_2_EXPORT_CFG_INTERFACE} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_TG_AVL_2_NUM_CFG_INTERFACES} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_TIMING_REGTEST_MODE} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_USE_BOARD_DELAY_MODEL} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_USE_RS232_UART} {0}\n',...
            'set_instance_parameter_value hps_emif {DIAG_VERBOSE_IOAUX} {0}\n',...
            'set_instance_parameter_value hps_emif {EX_DESIGN_GUI_DDR3_GEN_SIM} {1}\n',...
            'set_instance_parameter_value hps_emif {EX_DESIGN_GUI_DDR3_GEN_SYNTH} {1}\n',...
            'set_instance_parameter_value hps_emif {EX_DESIGN_GUI_DDR3_HDL_FORMAT} {HDL_FORMAT_VERILOG}\n',...
            'set_instance_parameter_value hps_emif {EX_DESIGN_GUI_DDR3_PREV_PRESET} {TARGET_DEV_KIT_NONE}\n',...
            'set_instance_parameter_value hps_emif {EX_DESIGN_GUI_DDR3_SEL_DESIGN} {AVAIL_EX_DESIGNS_GEN_DESIGN}\n',...
            'set_instance_parameter_value hps_emif {EX_DESIGN_GUI_DDR3_TARGET_DEV_KIT} {TARGET_DEV_KIT_NONE}\n',...
            'set_instance_parameter_value hps_emif {EX_DESIGN_GUI_DDR4_GEN_SIM} {1}\n',...
            'set_instance_parameter_value hps_emif {EX_DESIGN_GUI_DDR4_GEN_SYNTH} {1}\n',...
            'set_instance_parameter_value hps_emif {EX_DESIGN_GUI_DDR4_HDL_FORMAT} {HDL_FORMAT_VERILOG}\n',...
            'set_instance_parameter_value hps_emif {EX_DESIGN_GUI_DDR4_PREV_PRESET} {TARGET_DEV_KIT_NONE}\n',...
            'set_instance_parameter_value hps_emif {EX_DESIGN_GUI_DDR4_SEL_DESIGN} {AVAIL_EX_DESIGNS_GEN_DESIGN}\n',...
            'set_instance_parameter_value hps_emif {EX_DESIGN_GUI_DDR4_TARGET_DEV_KIT} {TARGET_DEV_KIT_NONE}\n',...
            'set_instance_parameter_value hps_emif {EX_DESIGN_GUI_LPDDR3_GEN_SIM} {1}\n',...
            'set_instance_parameter_value hps_emif {EX_DESIGN_GUI_LPDDR3_GEN_SYNTH} {1}\n',...
            'set_instance_parameter_value hps_emif {EX_DESIGN_GUI_LPDDR3_HDL_FORMAT} {HDL_FORMAT_VERILOG}\n',...
            'set_instance_parameter_value hps_emif {EX_DESIGN_GUI_LPDDR3_PREV_PRESET} {TARGET_DEV_KIT_NONE}\n',...
            'set_instance_parameter_value hps_emif {EX_DESIGN_GUI_LPDDR3_SEL_DESIGN} {AVAIL_EX_DESIGNS_GEN_DESIGN}\n',...
            'set_instance_parameter_value hps_emif {EX_DESIGN_GUI_LPDDR3_TARGET_DEV_KIT} {TARGET_DEV_KIT_NONE}\n',...
            'set_instance_parameter_value hps_emif {EX_DESIGN_GUI_QDR2_GEN_SIM} {1}\n',...
            'set_instance_parameter_value hps_emif {EX_DESIGN_GUI_QDR2_GEN_SYNTH} {1}\n',...
            'set_instance_parameter_value hps_emif {EX_DESIGN_GUI_QDR2_HDL_FORMAT} {HDL_FORMAT_VERILOG}\n',...
            'set_instance_parameter_value hps_emif {EX_DESIGN_GUI_QDR2_PREV_PRESET} {TARGET_DEV_KIT_NONE}\n',...
            'set_instance_parameter_value hps_emif {EX_DESIGN_GUI_QDR2_SEL_DESIGN} {AVAIL_EX_DESIGNS_GEN_DESIGN}\n',...
            'set_instance_parameter_value hps_emif {EX_DESIGN_GUI_QDR2_TARGET_DEV_KIT} {TARGET_DEV_KIT_NONE}\n',...
            'set_instance_parameter_value hps_emif {EX_DESIGN_GUI_QDR4_GEN_SIM} {1}\n',...
            'set_instance_parameter_value hps_emif {EX_DESIGN_GUI_QDR4_GEN_SYNTH} {1}\n',...
            'set_instance_parameter_value hps_emif {EX_DESIGN_GUI_QDR4_HDL_FORMAT} {HDL_FORMAT_VERILOG}\n',...
            'set_instance_parameter_value hps_emif {EX_DESIGN_GUI_QDR4_PREV_PRESET} {TARGET_DEV_KIT_NONE}\n',...
            'set_instance_parameter_value hps_emif {EX_DESIGN_GUI_QDR4_SEL_DESIGN} {AVAIL_EX_DESIGNS_GEN_DESIGN}\n',...
            'set_instance_parameter_value hps_emif {EX_DESIGN_GUI_QDR4_TARGET_DEV_KIT} {TARGET_DEV_KIT_NONE}\n',...
            'set_instance_parameter_value hps_emif {EX_DESIGN_GUI_RLD2_GEN_SIM} {1}\n',...
            'set_instance_parameter_value hps_emif {EX_DESIGN_GUI_RLD2_GEN_SYNTH} {1}\n',...
            'set_instance_parameter_value hps_emif {EX_DESIGN_GUI_RLD2_HDL_FORMAT} {HDL_FORMAT_VERILOG}\n',...
            'set_instance_parameter_value hps_emif {EX_DESIGN_GUI_RLD2_PREV_PRESET} {TARGET_DEV_KIT_NONE}\n',...
            'set_instance_parameter_value hps_emif {EX_DESIGN_GUI_RLD2_SEL_DESIGN} {AVAIL_EX_DESIGNS_GEN_DESIGN}\n',...
            'set_instance_parameter_value hps_emif {EX_DESIGN_GUI_RLD2_TARGET_DEV_KIT} {TARGET_DEV_KIT_NONE}\n',...
            'set_instance_parameter_value hps_emif {EX_DESIGN_GUI_RLD3_GEN_SIM} {1}\n',...
            'set_instance_parameter_value hps_emif {EX_DESIGN_GUI_RLD3_GEN_SYNTH} {1}\n',...
            'set_instance_parameter_value hps_emif {EX_DESIGN_GUI_RLD3_HDL_FORMAT} {HDL_FORMAT_VERILOG}\n',...
            'set_instance_parameter_value hps_emif {EX_DESIGN_GUI_RLD3_PREV_PRESET} {TARGET_DEV_KIT_NONE}\n',...
            'set_instance_parameter_value hps_emif {EX_DESIGN_GUI_RLD3_SEL_DESIGN} {AVAIL_EX_DESIGNS_GEN_DESIGN}\n',...
            'set_instance_parameter_value hps_emif {EX_DESIGN_GUI_RLD3_TARGET_DEV_KIT} {TARGET_DEV_KIT_NONE}\n',...
            'set_instance_parameter_value hps_emif {INTERNAL_TESTING_MODE} {0}\n',...
            'set_instance_parameter_value hps_emif {IS_ED_SLAVE} {0}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_ALERT_N_DQS_GROUP} {0}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_ALERT_N_PLACEMENT_ENUM} {DDR3_ALERT_N_PLACEMENT_AC_LANES}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_ASR_ENUM} {DDR3_ASR_MANUAL}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_ATCL_ENUM} {DDR3_ATCL_DISABLED}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_BANK_ADDR_WIDTH} {3}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_BL_ENUM} {DDR3_BL_BL8}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_BT_ENUM} {DDR3_BT_SEQUENTIAL}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_CKE_PER_DIMM} {1}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_CK_WIDTH} {1}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_COL_ADDR_WIDTH} {10}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_DISCRETE_CS_WIDTH} {1}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_DISCRETE_MIRROR_ADDRESSING_EN} {0}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_DLL_EN} {1}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_DM_EN} {1}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_DQ_PER_DQS} {8}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_DQ_WIDTH} {32}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_DRV_STR_ENUM} {DDR3_DRV_STR_RZQ_7}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_FORMAT_ENUM} {MEM_FORMAT_UDIMM}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_HIDE_ADV_MR_SETTINGS} {1}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_LRDIMM_EXTENDED_CONFIG} {000000000000000000}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_MIRROR_ADDRESSING_EN} {1}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_NUM_OF_DIMMS} {1}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_PD_ENUM} {DDR3_PD_OFF}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_RANKS_PER_DIMM} {1}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_RDIMM_CONFIG} {0000000000000000}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_ROW_ADDR_WIDTH} {15}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_RTT_NOM_ENUM} {DDR3_RTT_NOM_ODT_DISABLED}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_RTT_WR_ENUM} {DDR3_RTT_WR_RZQ_4}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_R_ODT0_1X1} {off}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_R_ODT0_2X2} {off off}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_R_ODT0_4X2} {off off on on}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_R_ODT0_4X4} {off off off off}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_R_ODT1_2X2} {off off}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_R_ODT1_4X2} {on on off off}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_R_ODT1_4X4} {off off on on}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_R_ODT2_4X4} {off off off off}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_R_ODT3_4X4} {on on off off}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_R_ODTN_1X1} {Rank\\ 0}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_R_ODTN_2X2} {Rank\\ 0 Rank\\ 1}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_R_ODTN_4X2} {Rank\\ 0 Rank\\ 1 Rank\\ 2 Rank\\ 3}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_R_ODTN_4X4} {Rank\\ 0 Rank\\ 1 Rank\\ 2 Rank\\ 3}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_SPEEDBIN_ENUM} {DDR3_SPEEDBIN_2133}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_SRT_ENUM} {DDR3_SRT_NORMAL}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_TCL} {14}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_TDH_DC_MV} {100}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_TDH_PS} {55}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_TDQSCK_PS} {180}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_TDQSQ_PS} {75}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_TDQSS_CYC} {0.27}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_TDSH_CYC} {0.18}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_TDSS_CYC} {0.18}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_TDS_AC_MV} {135}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_TDS_PS} {53}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_TFAW_NS} {25.0}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_TIH_DC_MV} {100}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_TIH_PS} {95}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_TINIT_US} {500}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_TIS_AC_MV} {135}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_TIS_PS} {60}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_TMRD_CK_CYC} {4}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_TQH_CYC} {0.38}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_TQSH_CYC} {0.4}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_TRAS_NS} {33.0}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_TRCD_NS} {13.09}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_TREFI_US} {7.8}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_TRFC_NS} {160.0}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_TRP_NS} {13.09}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_TRRD_CYC} {6}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_TRTP_CYC} {8}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_TWLH_PS} {125.0}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_TWLS_PS} {125.0}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_TWR_NS} {15.0}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_TWTR_CYC} {8}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_USE_DEFAULT_ODT} {1}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_WTCL} {10}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_W_ODT0_1X1} {on}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_W_ODT0_2X2} {on off}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_W_ODT0_4X2} {off off on on}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_W_ODT0_4X4} {on on off off}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_W_ODT1_2X2} {off on}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_W_ODT1_4X2} {on on off off}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_W_ODT1_4X4} {off off on on}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_W_ODT2_4X4} {off off on on}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_W_ODT3_4X4} {on on off off}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_W_ODTN_1X1} {Rank\\ 0}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_W_ODTN_2X2} {Rank\\ 0 Rank\\ 1}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_W_ODTN_4X2} {Rank\\ 0 Rank\\ 1 Rank\\ 2 Rank\\ 3}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR3_W_ODTN_4X4} {Rank\\ 0 Rank\\ 1 Rank\\ 2 Rank\\ 3}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_AC_PARITY_LATENCY} {DDR4_AC_PARITY_LATENCY_DISABLE}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_AC_PERSISTENT_ERROR} {0}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_ALERT_N_AC_LANE} {0}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_ALERT_N_AC_PIN} {0}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_ALERT_N_DQS_GROUP} {3}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_ALERT_N_PLACEMENT_ENUM} {DDR4_ALERT_N_PLACEMENT_DATA_LANES}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_ALERT_PAR_EN} {1}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_ASR_ENUM} {DDR4_ASR_MANUAL_NORMAL}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_ATCL_ENUM} {DDR4_ATCL_DISABLED}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_BANK_ADDR_WIDTH} {2}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_BANK_GROUP_WIDTH} {1}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_BL_ENUM} {DDR4_BL_BL8}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_BT_ENUM} {DDR4_BT_SEQUENTIAL}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_CAL_MODE} {0}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_CHIP_ID_WIDTH} {0}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_CKE_PER_DIMM} {1}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_CK_WIDTH} {1}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_COL_ADDR_WIDTH} {10}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_DB_DQ_DRV_ENUM} {DDR4_DB_DRV_STR_RZQ_7}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_DB_RTT_NOM_ENUM} {DDR4_DB_RTT_NOM_ODT_DISABLED}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_DB_RTT_PARK_ENUM} {DDR4_DB_RTT_PARK_ODT_DISABLED}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_DB_RTT_WR_ENUM} {DDR4_DB_RTT_WR_RZQ_3}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_DEFAULT_VREFOUT} {1}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_DISCRETE_CS_WIDTH} {1}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_DISCRETE_MIRROR_ADDRESSING_EN} {0}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_DLL_EN} {1}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_DM_EN} {1}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_DQ_PER_DQS} {8}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_DQ_WIDTH} {32}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_DRV_STR_ENUM} {DDR4_DRV_STR_RZQ_7}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_FINE_GRANULARITY_REFRESH} {DDR4_FINE_REFRESH_FIXED_1X}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_FORMAT_ENUM} {MEM_FORMAT_UDIMM}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_GEARDOWN} {DDR4_GEARDOWN_HR}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_HIDE_ADV_MR_SETTINGS} {1}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_INTERNAL_VREFDQ_MONITOR} {0}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_LRDIMM_ODT_LESS_BS} {1}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_LRDIMM_ODT_LESS_BS_PARK_OHM} {240}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_LRDIMM_VREFDQ_VALUE} {}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_MAX_POWERDOWN} {0}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_MIRROR_ADDRESSING_EN} {1}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_MPR_READ_FORMAT} {DDR4_MPR_READ_FORMAT_SERIAL}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_NUM_OF_DIMMS} {1}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_ODT_IN_POWERDOWN} {1}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_PER_DRAM_ADDR} {0}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_RANKS_PER_DIMM} {1}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_RCD_CA_IBT_ENUM} {DDR4_RCD_CA_IBT_100}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_RCD_CKE_IBT_ENUM} {DDR4_RCD_CKE_IBT_100}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_RCD_CS_IBT_ENUM} {DDR4_RCD_CS_IBT_100}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_RCD_ODT_IBT_ENUM} {DDR4_RCD_ODT_IBT_100}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_READ_DBI} {1}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_READ_PREAMBLE} {2}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_READ_PREAMBLE_TRAINING} {0}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_ROW_ADDR_WIDTH} {15}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_RTT_NOM_ENUM} {DDR4_RTT_NOM_RZQ_6}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_RTT_PARK} {DDR4_RTT_PARK_ODT_DISABLED}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_RTT_WR_ENUM} {DDR4_RTT_WR_ODT_DISABLED}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_R_ODT0_1X1} {off}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_R_ODT0_2X2} {off off}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_R_ODT0_4X2} {off off on on}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_R_ODT0_4X4} {off off off off}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_R_ODT1_2X2} {off off}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_R_ODT1_4X2} {on on off off}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_R_ODT1_4X4} {off off on on}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_R_ODT2_4X4} {off off off off}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_R_ODT3_4X4} {on on off off}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_R_ODTN_1X1} {Rank\\ 0}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_R_ODTN_2X2} {Rank\\ 0 Rank\\ 1}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_R_ODTN_4X2} {Rank\\ 0 Rank\\ 1 Rank\\ 2 Rank\\ 3}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_R_ODTN_4X4} {Rank\\ 0 Rank\\ 1 Rank\\ 2 Rank\\ 3}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_SELF_RFSH_ABORT} {0}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_SPD_133_RCD_DB_VENDOR_LSB} {0}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_SPD_134_RCD_DB_VENDOR_MSB} {0}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_SPD_135_RCD_REV} {0}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_SPD_137_RCD_CA_DRV} {101}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_SPD_138_RCD_CK_DRV} {5}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_SPD_139_DB_REV} {0}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_SPD_140_DRAM_VREFDQ_R0} {29}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_SPD_141_DRAM_VREFDQ_R1} {29}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_SPD_142_DRAM_VREFDQ_R2} {29}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_SPD_143_DRAM_VREFDQ_R3} {29}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_SPD_144_DB_VREFDQ} {37}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_SPD_145_DB_MDQ_DRV} {21}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_SPD_148_DRAM_DRV} {0}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_SPD_149_DRAM_RTT_WR_NOM} {20}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_SPD_152_DRAM_RTT_PARK} {39}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_SPEEDBIN_ENUM} {DDR4_SPEEDBIN_2666}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_TCCD_L_CYC} {6}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_TCCD_S_CYC} {4}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_TCL} {20}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_TDIVW_DJ_CYC} {0.1}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_TDIVW_TOTAL_UI} {0.2}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_TDQSCK_PS} {165}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_TDQSQ_PS} {66}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_TDQSQ_UI} {0.16}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_TDQSS_CYC} {0.27}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_TDSH_CYC} {0.18}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_TDSS_CYC} {0.18}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_TDVWP_UI} {0.72}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_TEMP_CONTROLLED_RFSH_ENA} {0}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_TEMP_CONTROLLED_RFSH_RANGE} {DDR4_TEMP_CONTROLLED_RFSH_NORMAL}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_TEMP_SENSOR_READOUT} {0}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_TFAW_NS} {30.0}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_TIH_DC_MV} {75}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_TIH_PS} {95}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_TINIT_US} {500}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_TIS_AC_MV} {100}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_TIS_PS} {60}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_TMRD_CK_CYC} {8}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_TQH_CYC} {0.38}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_TQH_UI} {0.76}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_TQSH_CYC} {0.38}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_TRAS_NS} {32.0}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_TRCD_NS} {14.25}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_TREFI_US} {7.8}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_TRFC_NS} {260.0}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_TRP_NS} {14.25}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_TRRD_L_CYC} {8}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_TRRD_S_CYC} {7}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_TWLH_PS} {108.0}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_TWLS_PS} {108.0}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_TWR_NS} {15.0}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_TWTR_L_CYC} {10}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_TWTR_S_CYC} {4}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_USER_VREFDQ_TRAINING_RANGE} {DDR4_VREFDQ_TRAINING_RANGE_1}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_USER_VREFDQ_TRAINING_VALUE} {56.0}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_USE_DEFAULT_ODT} {1}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_VDIVW_TOTAL} {136}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_WRITE_CRC} {0}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_WRITE_DBI} {0}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_WRITE_PREAMBLE} {1}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_WTCL} {18}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_W_ODT0_1X1} {on}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_W_ODT0_2X2} {on off}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_W_ODT0_4X2} {off off on on}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_W_ODT0_4X4} {on on off off}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_W_ODT1_2X2} {off on}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_W_ODT1_4X2} {on on off off}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_W_ODT1_4X4} {off off on on}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_W_ODT2_4X4} {off off on on}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_W_ODT3_4X4} {on on off off}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_W_ODTN_1X1} {Rank\\ 0}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_W_ODTN_2X2} {Rank\\ 0 Rank\\ 1}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_W_ODTN_4X2} {Rank\\ 0 Rank\\ 1 Rank\\ 2 Rank\\ 3}\n',...
            'set_instance_parameter_value hps_emif {MEM_DDR4_W_ODTN_4X4} {Rank\\ 0 Rank\\ 1 Rank\\ 2 Rank\\ 3}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_BANK_ADDR_WIDTH} {3}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_BL} {LPDDR3_BL_BL8}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_CK_WIDTH} {1}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_COL_ADDR_WIDTH} {10}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_DATA_LATENCY} {LPDDR3_DL_RL12_WL6}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_DISCRETE_CS_WIDTH} {1}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_DM_EN} {1}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_DQODT} {LPDDR3_DQODT_DISABLE}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_DQ_WIDTH} {32}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_DRV_STR} {LPDDR3_DRV_STR_40D_40U}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_PDODT} {LPDDR3_PDODT_DISABLED}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_ROW_ADDR_WIDTH} {15}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_R_ODT0_1X1} {off}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_R_ODT0_2X2} {off off}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_R_ODT0_4X4} {off off off off}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_R_ODT1_2X2} {off off}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_R_ODT1_4X4} {off off off off}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_R_ODT2_4X4} {off off off off}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_R_ODT3_4X4} {off off off off}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_R_ODTN_1X1} {Rank\\ 0}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_R_ODTN_2X2} {Rank\\ 0 Rank\\ 1}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_R_ODTN_4X4} {Rank\\ 0 Rank\\ 1 Rank\\ 2 Rank\\ 3}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_SPEEDBIN_ENUM} {LPDDR3_SPEEDBIN_1600}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_TDH_DC_MV} {100}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_TDH_PS} {100}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_TDQSCKDL} {614}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_TDQSQ_PS} {135}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_TDQSS_CYC} {1.25}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_TDSH_CYC} {0.2}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_TDSS_CYC} {0.2}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_TDS_AC_MV} {150}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_TDS_PS} {75}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_TFAW_NS} {50.0}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_TIH_DC_MV} {100}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_TIH_PS} {100}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_TINIT_US} {500}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_TIS_AC_MV} {150}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_TIS_PS} {75}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_TMRR_CK_CYC} {4}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_TMRW_CK_CYC} {10}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_TQH_CYC} {0.38}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_TQSH_CYC} {0.38}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_TRAS_NS} {42.5}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_TRCD_NS} {18.0}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_TREFI_US} {3.9}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_TRFC_NS} {210.0}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_TRP_NS} {18.0}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_TRRD_CYC} {8}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_TRTP_CYC} {6}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_TWLH_PS} {175.0}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_TWLS_PS} {175.0}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_TWR_NS} {15.0}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_TWTR_CYC} {6}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_USE_DEFAULT_ODT} {1}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_W_ODT0_1X1} {on}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_W_ODT0_2X2} {on on}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_W_ODT0_4X4} {on on on on}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_W_ODT1_2X2} {off off}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_W_ODT1_4X4} {off off off off}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_W_ODT2_4X4} {off off off off}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_W_ODT3_4X4} {off off off off}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_W_ODTN_1X1} {Rank\\ 0}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_W_ODTN_2X2} {Rank\\ 0 Rank\\ 1}\n',...
            'set_instance_parameter_value hps_emif {MEM_LPDDR3_W_ODTN_4X4} {Rank\\ 0 Rank\\ 1 Rank\\ 2 Rank\\ 3}\n',...
            'set_instance_parameter_value hps_emif {MEM_QDR2_ADDR_WIDTH} {19}\n',...
            'set_instance_parameter_value hps_emif {MEM_QDR2_BL} {4}\n',...
            'set_instance_parameter_value hps_emif {MEM_QDR2_BWS_EN} {1}\n',...
            'set_instance_parameter_value hps_emif {MEM_QDR2_DATA_PER_DEVICE} {36}\n',...
            'set_instance_parameter_value hps_emif {MEM_QDR2_INTERNAL_JITTER_NS} {0.08}\n',...
            'set_instance_parameter_value hps_emif {MEM_QDR2_SPEEDBIN_ENUM} {QDR2_SPEEDBIN_633}\n',...
            'set_instance_parameter_value hps_emif {MEM_QDR2_TCCQO_NS} {0.45}\n',...
            'set_instance_parameter_value hps_emif {MEM_QDR2_TCQDOH_NS} {-0.09}\n',...
            'set_instance_parameter_value hps_emif {MEM_QDR2_TCQD_NS} {0.09}\n',...
            'set_instance_parameter_value hps_emif {MEM_QDR2_TCQH_NS} {0.71}\n',...
            'set_instance_parameter_value hps_emif {MEM_QDR2_THA_NS} {0.18}\n',...
            'set_instance_parameter_value hps_emif {MEM_QDR2_THD_NS} {0.18}\n',...
            'set_instance_parameter_value hps_emif {MEM_QDR2_TRL_CYC} {2.5}\n',...
            'set_instance_parameter_value hps_emif {MEM_QDR2_TSA_NS} {0.23}\n',...
            'set_instance_parameter_value hps_emif {MEM_QDR2_TSD_NS} {0.23}\n',...
            'set_instance_parameter_value hps_emif {MEM_QDR2_WIDTH_EXPANDED} {0}\n',...
            'set_instance_parameter_value hps_emif {MEM_QDR4_AC_ODT_MODE_ENUM} {QDR4_ODT_25_PCT}\n',...
            'set_instance_parameter_value hps_emif {MEM_QDR4_ADDR_INV_ENA} {0}\n',...
            'set_instance_parameter_value hps_emif {MEM_QDR4_ADDR_WIDTH} {21}\n',...
            'set_instance_parameter_value hps_emif {MEM_QDR4_CK_ODT_MODE_ENUM} {QDR4_ODT_25_PCT}\n',...
            'set_instance_parameter_value hps_emif {MEM_QDR4_DATA_INV_ENA} {1}\n',...
            'set_instance_parameter_value hps_emif {MEM_QDR4_DATA_ODT_MODE_ENUM} {QDR4_ODT_25_PCT}\n',...
            'set_instance_parameter_value hps_emif {MEM_QDR4_DQ_PER_PORT_PER_DEVICE} {36}\n',...
            'set_instance_parameter_value hps_emif {MEM_QDR4_PD_OUTPUT_DRIVE_MODE_ENUM} {QDR4_OUTPUT_DRIVE_25_PCT}\n',...
            'set_instance_parameter_value hps_emif {MEM_QDR4_PU_OUTPUT_DRIVE_MODE_ENUM} {QDR4_OUTPUT_DRIVE_25_PCT}\n',...
            'set_instance_parameter_value hps_emif {MEM_QDR4_SPEEDBIN_ENUM} {QDR4_SPEEDBIN_2133}\n',...
            'set_instance_parameter_value hps_emif {MEM_QDR4_TASH_PS} {170}\n',...
            'set_instance_parameter_value hps_emif {MEM_QDR4_TCKDK_MAX_PS} {150}\n',...
            'set_instance_parameter_value hps_emif {MEM_QDR4_TCKDK_MIN_PS} {-150}\n',...
            'set_instance_parameter_value hps_emif {MEM_QDR4_TCKQK_MAX_PS} {225}\n',...
            'set_instance_parameter_value hps_emif {MEM_QDR4_TCSH_PS} {170}\n',...
            'set_instance_parameter_value hps_emif {MEM_QDR4_TISH_PS} {150}\n',...
            'set_instance_parameter_value hps_emif {MEM_QDR4_TQH_CYC} {0.4}\n',...
            'set_instance_parameter_value hps_emif {MEM_QDR4_TQKQ_MAX_PS} {75}\n',...
            'set_instance_parameter_value hps_emif {MEM_QDR4_WIDTH_EXPANDED} {0}\n',...
            'set_instance_parameter_value hps_emif {MEM_RLD2_ADDR_WIDTH} {21}\n',...
            'set_instance_parameter_value hps_emif {MEM_RLD2_BANK_ADDR_WIDTH} {3}\n',...
            'set_instance_parameter_value hps_emif {MEM_RLD2_BL} {4}\n',...
            'set_instance_parameter_value hps_emif {MEM_RLD2_CONFIG_ENUM} {RLD2_CONFIG_TRC_8_TRL_8_TWL_9}\n',...
            'set_instance_parameter_value hps_emif {MEM_RLD2_DM_EN} {1}\n',...
            'set_instance_parameter_value hps_emif {MEM_RLD2_DQ_PER_DEVICE} {9}\n',...
            'set_instance_parameter_value hps_emif {MEM_RLD2_DRIVE_IMPEDENCE_ENUM} {RLD2_DRIVE_IMPEDENCE_INTERNAL_50}\n',...
            'set_instance_parameter_value hps_emif {MEM_RLD2_ODT_MODE_ENUM} {RLD2_ODT_ON}\n',...
            'set_instance_parameter_value hps_emif {MEM_RLD2_REFRESH_INTERVAL_US} {0.24}\n',...
            'set_instance_parameter_value hps_emif {MEM_RLD2_SPEEDBIN_ENUM} {RLD2_SPEEDBIN_18}\n',...
            'set_instance_parameter_value hps_emif {MEM_RLD2_TAH_NS} {0.3}\n',...
            'set_instance_parameter_value hps_emif {MEM_RLD2_TAS_NS} {0.3}\n',...
            'set_instance_parameter_value hps_emif {MEM_RLD2_TCKDK_MAX_NS} {0.3}\n',...
            'set_instance_parameter_value hps_emif {MEM_RLD2_TCKDK_MIN_NS} {-0.3}\n',...
            'set_instance_parameter_value hps_emif {MEM_RLD2_TCKH_CYC} {0.45}\n',...
            'set_instance_parameter_value hps_emif {MEM_RLD2_TCKQK_MAX_NS} {0.2}\n',...
            'set_instance_parameter_value hps_emif {MEM_RLD2_TDH_NS} {0.17}\n',...
            'set_instance_parameter_value hps_emif {MEM_RLD2_TDS_NS} {0.17}\n',...
            'set_instance_parameter_value hps_emif {MEM_RLD2_TQKH_HCYC} {0.9}\n',...
            'set_instance_parameter_value hps_emif {MEM_RLD2_TQKQ_MAX_NS} {0.12}\n',...
            'set_instance_parameter_value hps_emif {MEM_RLD2_TQKQ_MIN_NS} {-0.12}\n',...
            'set_instance_parameter_value hps_emif {MEM_RLD2_WIDTH_EXPANDED} {0}\n',...
            'set_instance_parameter_value hps_emif {MEM_RLD3_ADDR_WIDTH} {20}\n',...
            'set_instance_parameter_value hps_emif {MEM_RLD3_AREF_PROTOCOL_ENUM} {RLD3_AREF_BAC}\n',...
            'set_instance_parameter_value hps_emif {MEM_RLD3_BANK_ADDR_WIDTH} {4}\n',...
            'set_instance_parameter_value hps_emif {MEM_RLD3_BL} {2}\n',...
            'set_instance_parameter_value hps_emif {MEM_RLD3_DATA_LATENCY_MODE_ENUM} {RLD3_DL_RL16_WL17}\n',...
            'set_instance_parameter_value hps_emif {MEM_RLD3_DEPTH_EXPANDED} {0}\n',...
            'set_instance_parameter_value hps_emif {MEM_RLD3_DM_EN} {1}\n',...
            'set_instance_parameter_value hps_emif {MEM_RLD3_DQ_PER_DEVICE} {36}\n',...
            'set_instance_parameter_value hps_emif {MEM_RLD3_ODT_MODE_ENUM} {RLD3_ODT_40}\n',...
            'set_instance_parameter_value hps_emif {MEM_RLD3_OUTPUT_DRIVE_MODE_ENUM} {RLD3_OUTPUT_DRIVE_40}\n',...
            'set_instance_parameter_value hps_emif {MEM_RLD3_SPEEDBIN_ENUM} {RLD3_SPEEDBIN_093E}\n',...
            'set_instance_parameter_value hps_emif {MEM_RLD3_TCKDK_MAX_CYC} {0.27}\n',...
            'set_instance_parameter_value hps_emif {MEM_RLD3_TCKDK_MIN_CYC} {-0.27}\n',...
            'set_instance_parameter_value hps_emif {MEM_RLD3_TCKQK_MAX_PS} {135}\n',...
            'set_instance_parameter_value hps_emif {MEM_RLD3_TDH_DC_MV} {100}\n',...
            'set_instance_parameter_value hps_emif {MEM_RLD3_TDH_PS} {5}\n',...
            'set_instance_parameter_value hps_emif {MEM_RLD3_TDS_AC_MV} {150}\n',...
            'set_instance_parameter_value hps_emif {MEM_RLD3_TDS_PS} {-30}\n',...
            'set_instance_parameter_value hps_emif {MEM_RLD3_TIH_DC_MV} {100}\n',...
            'set_instance_parameter_value hps_emif {MEM_RLD3_TIH_PS} {65}\n',...
            'set_instance_parameter_value hps_emif {MEM_RLD3_TIS_AC_MV} {150}\n',...
            'set_instance_parameter_value hps_emif {MEM_RLD3_TIS_PS} {85}\n',...
            'set_instance_parameter_value hps_emif {MEM_RLD3_TQH_CYC} {0.38}\n',...
            'set_instance_parameter_value hps_emif {MEM_RLD3_TQKQ_MAX_PS} {75}\n',...
            'set_instance_parameter_value hps_emif {MEM_RLD3_T_RC_MODE_ENUM} {RLD3_TRC_9}\n',...
            'set_instance_parameter_value hps_emif {MEM_RLD3_WIDTH_EXPANDED} {0}\n',...
            'set_instance_parameter_value hps_emif {MEM_RLD3_WRITE_PROTOCOL_ENUM} {RLD3_WRITE_1BANK}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR3_CAL_ADDR0} {0}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR3_CAL_ADDR1} {8}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR3_CAL_ENABLE_NON_DES} {0}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR3_CONFIG_ENUM} {CONFIG_PHY_AND_HARD_CTRL}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR3_CORE_CLKS_SHARING_ENUM} {CORE_CLKS_SHARING_DISABLED}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR3_DEFAULT_IO} {1}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR3_DEFAULT_REF_CLK_FREQ} {1}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR3_HPS_ENABLE_EARLY_RELEASE} {0}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR3_IO_VOLTAGE} {1.5}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR3_MEM_CLK_FREQ_MHZ} {1066.667}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR3_RATE_ENUM} {RATE_HALF}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR3_REF_CLK_JITTER_PS} {10.0}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR3_USER_AC_IO_STD_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR3_USER_AC_MODE_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR3_USER_AC_SLEW_RATE_ENUM} {SLEW_RATE_FAST}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR3_USER_AUTO_STARTING_VREFIN_EN} {1}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR3_USER_CK_IO_STD_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR3_USER_CK_MODE_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR3_USER_CK_SLEW_RATE_ENUM} {SLEW_RATE_FAST}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR3_USER_DATA_IN_MODE_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR3_USER_DATA_IO_STD_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR3_USER_DATA_OUT_MODE_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR3_USER_PERIODIC_OCT_RECAL_ENUM} {PERIODIC_OCT_RECAL_AUTO}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR3_USER_PING_PONG_EN} {0}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR3_USER_PLL_REF_CLK_IO_STD_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR3_USER_REF_CLK_FREQ_MHZ} {-1.0}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR3_USER_RZQ_IO_STD_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR3_USER_STARTING_VREFIN} {70.0}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR4_CONFIG_ENUM} {CONFIG_PHY_AND_HARD_CTRL}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR4_CORE_CLKS_SHARING_ENUM} {CORE_CLKS_SHARING_DISABLED}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR4_DEFAULT_IO} {0}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR4_DEFAULT_REF_CLK_FREQ} {0}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR4_HPS_ENABLE_EARLY_RELEASE} {1}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR4_IO_VOLTAGE} {1.2}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR4_MEM_CLK_FREQ_MHZ} {1066.667}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR4_RATE_ENUM} {RATE_HALF}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR4_REF_CLK_JITTER_PS} {10.0}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR4_USER_AC_IO_STD_ENUM} {IO_STD_SSTL_12}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR4_USER_AC_MODE_ENUM} {OUT_OCT_40_CAL}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR4_USER_AC_SLEW_RATE_ENUM} {SLEW_RATE_FAST}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR4_USER_AUTO_STARTING_VREFIN_EN} {1}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR4_USER_CK_IO_STD_ENUM} {IO_STD_SSTL_12}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR4_USER_CK_MODE_ENUM} {OUT_OCT_40_CAL}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR4_USER_CK_SLEW_RATE_ENUM} {SLEW_RATE_FAST}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR4_USER_DATA_IN_MODE_ENUM} {IN_OCT_60_CAL}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR4_USER_DATA_IO_STD_ENUM} {IO_STD_POD_12}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR4_USER_DATA_OUT_MODE_ENUM} {OUT_OCT_34_CAL}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR4_USER_PERIODIC_OCT_RECAL_ENUM} {PERIODIC_OCT_RECAL_AUTO}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR4_USER_PING_PONG_EN} {0}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR4_USER_PLL_REF_CLK_IO_STD_ENUM} {IO_STD_LVDS}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR4_USER_REF_CLK_FREQ_MHZ} {133.333}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR4_USER_RZQ_IO_STD_ENUM} {IO_STD_CMOS_12}\n',...
            'set_instance_parameter_value hps_emif {PHY_DDR4_USER_STARTING_VREFIN} {70.0}\n',...
            'set_instance_parameter_value hps_emif {PHY_LPDDR3_CONFIG_ENUM} {CONFIG_PHY_AND_HARD_CTRL}\n',...
            'set_instance_parameter_value hps_emif {PHY_LPDDR3_CORE_CLKS_SHARING_ENUM} {CORE_CLKS_SHARING_DISABLED}\n',...
            'set_instance_parameter_value hps_emif {PHY_LPDDR3_DEFAULT_IO} {1}\n',...
            'set_instance_parameter_value hps_emif {PHY_LPDDR3_DEFAULT_REF_CLK_FREQ} {1}\n',...
            'set_instance_parameter_value hps_emif {PHY_LPDDR3_HPS_ENABLE_EARLY_RELEASE} {0}\n',...
            'set_instance_parameter_value hps_emif {PHY_LPDDR3_IO_VOLTAGE} {1.2}\n',...
            'set_instance_parameter_value hps_emif {PHY_LPDDR3_MEM_CLK_FREQ_MHZ} {800.0}\n',...
            'set_instance_parameter_value hps_emif {PHY_LPDDR3_RATE_ENUM} {RATE_HALF}\n',...
            'set_instance_parameter_value hps_emif {PHY_LPDDR3_REF_CLK_JITTER_PS} {10.0}\n',...
            'set_instance_parameter_value hps_emif {PHY_LPDDR3_USER_AC_IO_STD_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_LPDDR3_USER_AC_MODE_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_LPDDR3_USER_AC_SLEW_RATE_ENUM} {SLEW_RATE_FAST}\n',...
            'set_instance_parameter_value hps_emif {PHY_LPDDR3_USER_AUTO_STARTING_VREFIN_EN} {1}\n',...
            'set_instance_parameter_value hps_emif {PHY_LPDDR3_USER_CK_IO_STD_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_LPDDR3_USER_CK_MODE_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_LPDDR3_USER_CK_SLEW_RATE_ENUM} {SLEW_RATE_FAST}\n',...
            'set_instance_parameter_value hps_emif {PHY_LPDDR3_USER_DATA_IN_MODE_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_LPDDR3_USER_DATA_IO_STD_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_LPDDR3_USER_DATA_OUT_MODE_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_LPDDR3_USER_PERIODIC_OCT_RECAL_ENUM} {PERIODIC_OCT_RECAL_AUTO}\n',...
            'set_instance_parameter_value hps_emif {PHY_LPDDR3_USER_PING_PONG_EN} {0}\n',...
            'set_instance_parameter_value hps_emif {PHY_LPDDR3_USER_PLL_REF_CLK_IO_STD_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_LPDDR3_USER_REF_CLK_FREQ_MHZ} {-1.0}\n',...
            'set_instance_parameter_value hps_emif {PHY_LPDDR3_USER_RZQ_IO_STD_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_LPDDR3_USER_STARTING_VREFIN} {70.0}\n',...
            'set_instance_parameter_value hps_emif {PHY_QDR2_CONFIG_ENUM} {CONFIG_PHY_AND_SOFT_CTRL}\n',...
            'set_instance_parameter_value hps_emif {PHY_QDR2_CORE_CLKS_SHARING_ENUM} {CORE_CLKS_SHARING_DISABLED}\n',...
            'set_instance_parameter_value hps_emif {PHY_QDR2_DEFAULT_IO} {1}\n',...
            'set_instance_parameter_value hps_emif {PHY_QDR2_DEFAULT_REF_CLK_FREQ} {1}\n',...
            'set_instance_parameter_value hps_emif {PHY_QDR2_HPS_ENABLE_EARLY_RELEASE} {0}\n',...
            'set_instance_parameter_value hps_emif {PHY_QDR2_IO_VOLTAGE} {1.5}\n',...
            'set_instance_parameter_value hps_emif {PHY_QDR2_MEM_CLK_FREQ_MHZ} {633.333}\n',...
            'set_instance_parameter_value hps_emif {PHY_QDR2_RATE_ENUM} {RATE_HALF}\n',...
            'set_instance_parameter_value hps_emif {PHY_QDR2_REF_CLK_JITTER_PS} {10.0}\n',...
            'set_instance_parameter_value hps_emif {PHY_QDR2_USER_AC_IO_STD_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_QDR2_USER_AC_MODE_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_QDR2_USER_AC_SLEW_RATE_ENUM} {SLEW_RATE_FAST}\n',...
            'set_instance_parameter_value hps_emif {PHY_QDR2_USER_AUTO_STARTING_VREFIN_EN} {1}\n',...
            'set_instance_parameter_value hps_emif {PHY_QDR2_USER_CK_IO_STD_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_QDR2_USER_CK_MODE_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_QDR2_USER_CK_SLEW_RATE_ENUM} {SLEW_RATE_FAST}\n',...
            'set_instance_parameter_value hps_emif {PHY_QDR2_USER_DATA_IN_MODE_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_QDR2_USER_DATA_IO_STD_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_QDR2_USER_DATA_OUT_MODE_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_QDR2_USER_PERIODIC_OCT_RECAL_ENUM} {PERIODIC_OCT_RECAL_AUTO}\n',...
            'set_instance_parameter_value hps_emif {PHY_QDR2_USER_PING_PONG_EN} {0}\n',...
            'set_instance_parameter_value hps_emif {PHY_QDR2_USER_PLL_REF_CLK_IO_STD_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_QDR2_USER_REF_CLK_FREQ_MHZ} {-1.0}\n',...
            'set_instance_parameter_value hps_emif {PHY_QDR2_USER_RZQ_IO_STD_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_QDR2_USER_STARTING_VREFIN} {70.0}\n',...
            'set_instance_parameter_value hps_emif {PHY_QDR4_CONFIG_ENUM} {CONFIG_PHY_AND_SOFT_CTRL}\n',...
            'set_instance_parameter_value hps_emif {PHY_QDR4_CORE_CLKS_SHARING_ENUM} {CORE_CLKS_SHARING_DISABLED}\n',...
            'set_instance_parameter_value hps_emif {PHY_QDR4_DEFAULT_IO} {1}\n',...
            'set_instance_parameter_value hps_emif {PHY_QDR4_DEFAULT_REF_CLK_FREQ} {1}\n',...
            'set_instance_parameter_value hps_emif {PHY_QDR4_HPS_ENABLE_EARLY_RELEASE} {0}\n',...
            'set_instance_parameter_value hps_emif {PHY_QDR4_IO_VOLTAGE} {1.2}\n',...
            'set_instance_parameter_value hps_emif {PHY_QDR4_MEM_CLK_FREQ_MHZ} {1066.667}\n',...
            'set_instance_parameter_value hps_emif {PHY_QDR4_RATE_ENUM} {RATE_QUARTER}\n',...
            'set_instance_parameter_value hps_emif {PHY_QDR4_REF_CLK_JITTER_PS} {10.0}\n',...
            'set_instance_parameter_value hps_emif {PHY_QDR4_USER_AC_IO_STD_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_QDR4_USER_AC_MODE_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_QDR4_USER_AC_SLEW_RATE_ENUM} {SLEW_RATE_FAST}\n',...
            'set_instance_parameter_value hps_emif {PHY_QDR4_USER_AUTO_STARTING_VREFIN_EN} {1}\n',...
            'set_instance_parameter_value hps_emif {PHY_QDR4_USER_CK_IO_STD_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_QDR4_USER_CK_MODE_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_QDR4_USER_CK_SLEW_RATE_ENUM} {SLEW_RATE_FAST}\n',...
            'set_instance_parameter_value hps_emif {PHY_QDR4_USER_DATA_IN_MODE_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_QDR4_USER_DATA_IO_STD_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_QDR4_USER_DATA_OUT_MODE_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_QDR4_USER_PERIODIC_OCT_RECAL_ENUM} {PERIODIC_OCT_RECAL_AUTO}\n',...
            'set_instance_parameter_value hps_emif {PHY_QDR4_USER_PING_PONG_EN} {0}\n',...
            'set_instance_parameter_value hps_emif {PHY_QDR4_USER_PLL_REF_CLK_IO_STD_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_QDR4_USER_REF_CLK_FREQ_MHZ} {-1.0}\n',...
            'set_instance_parameter_value hps_emif {PHY_QDR4_USER_RZQ_IO_STD_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_QDR4_USER_STARTING_VREFIN} {70.0}\n',...
            'set_instance_parameter_value hps_emif {PHY_RLD2_CONFIG_ENUM} {CONFIG_PHY_AND_SOFT_CTRL}\n',...
            'set_instance_parameter_value hps_emif {PHY_RLD2_CORE_CLKS_SHARING_ENUM} {CORE_CLKS_SHARING_DISABLED}\n',...
            'set_instance_parameter_value hps_emif {PHY_RLD2_DEFAULT_IO} {1}\n',...
            'set_instance_parameter_value hps_emif {PHY_RLD2_DEFAULT_REF_CLK_FREQ} {1}\n',...
            'set_instance_parameter_value hps_emif {PHY_RLD2_HPS_ENABLE_EARLY_RELEASE} {0}\n',...
            'set_instance_parameter_value hps_emif {PHY_RLD2_IO_VOLTAGE} {1.8}\n',...
            'set_instance_parameter_value hps_emif {PHY_RLD2_MEM_CLK_FREQ_MHZ} {533.333}\n',...
            'set_instance_parameter_value hps_emif {PHY_RLD2_RATE_ENUM} {RATE_HALF}\n',...
            'set_instance_parameter_value hps_emif {PHY_RLD2_REF_CLK_JITTER_PS} {10.0}\n',...
            'set_instance_parameter_value hps_emif {PHY_RLD2_USER_AC_IO_STD_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_RLD2_USER_AC_MODE_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_RLD2_USER_AC_SLEW_RATE_ENUM} {SLEW_RATE_FAST}\n',...
            'set_instance_parameter_value hps_emif {PHY_RLD2_USER_AUTO_STARTING_VREFIN_EN} {1}\n',...
            'set_instance_parameter_value hps_emif {PHY_RLD2_USER_CK_IO_STD_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_RLD2_USER_CK_MODE_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_RLD2_USER_CK_SLEW_RATE_ENUM} {SLEW_RATE_FAST}\n',...
            'set_instance_parameter_value hps_emif {PHY_RLD2_USER_DATA_IN_MODE_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_RLD2_USER_DATA_IO_STD_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_RLD2_USER_DATA_OUT_MODE_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_RLD2_USER_PERIODIC_OCT_RECAL_ENUM} {PERIODIC_OCT_RECAL_AUTO}\n',...
            'set_instance_parameter_value hps_emif {PHY_RLD2_USER_PING_PONG_EN} {0}\n',...
            'set_instance_parameter_value hps_emif {PHY_RLD2_USER_PLL_REF_CLK_IO_STD_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_RLD2_USER_REF_CLK_FREQ_MHZ} {-1.0}\n',...
            'set_instance_parameter_value hps_emif {PHY_RLD2_USER_RZQ_IO_STD_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_RLD2_USER_STARTING_VREFIN} {70.0}\n',...
            'set_instance_parameter_value hps_emif {PHY_RLD3_CONFIG_ENUM} {CONFIG_PHY_ONLY}\n',...
            'set_instance_parameter_value hps_emif {PHY_RLD3_CORE_CLKS_SHARING_ENUM} {CORE_CLKS_SHARING_DISABLED}\n',...
            'set_instance_parameter_value hps_emif {PHY_RLD3_DEFAULT_IO} {1}\n',...
            'set_instance_parameter_value hps_emif {PHY_RLD3_DEFAULT_REF_CLK_FREQ} {1}\n',...
            'set_instance_parameter_value hps_emif {PHY_RLD3_HPS_ENABLE_EARLY_RELEASE} {0}\n',...
            'set_instance_parameter_value hps_emif {PHY_RLD3_IO_VOLTAGE} {1.2}\n',...
            'set_instance_parameter_value hps_emif {PHY_RLD3_MEM_CLK_FREQ_MHZ} {1066.667}\n',...
            'set_instance_parameter_value hps_emif {PHY_RLD3_RATE_ENUM} {RATE_QUARTER}\n',...
            'set_instance_parameter_value hps_emif {PHY_RLD3_REF_CLK_JITTER_PS} {10.0}\n',...
            'set_instance_parameter_value hps_emif {PHY_RLD3_USER_AC_IO_STD_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_RLD3_USER_AC_MODE_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_RLD3_USER_AC_SLEW_RATE_ENUM} {SLEW_RATE_FAST}\n',...
            'set_instance_parameter_value hps_emif {PHY_RLD3_USER_AUTO_STARTING_VREFIN_EN} {1}\n',...
            'set_instance_parameter_value hps_emif {PHY_RLD3_USER_CK_IO_STD_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_RLD3_USER_CK_MODE_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_RLD3_USER_CK_SLEW_RATE_ENUM} {SLEW_RATE_FAST}\n',...
            'set_instance_parameter_value hps_emif {PHY_RLD3_USER_DATA_IN_MODE_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_RLD3_USER_DATA_IO_STD_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_RLD3_USER_DATA_OUT_MODE_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_RLD3_USER_PERIODIC_OCT_RECAL_ENUM} {PERIODIC_OCT_RECAL_AUTO}\n',...
            'set_instance_parameter_value hps_emif {PHY_RLD3_USER_PING_PONG_EN} {0}\n',...
            'set_instance_parameter_value hps_emif {PHY_RLD3_USER_PLL_REF_CLK_IO_STD_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_RLD3_USER_REF_CLK_FREQ_MHZ} {-1.0}\n',...
            'set_instance_parameter_value hps_emif {PHY_RLD3_USER_RZQ_IO_STD_ENUM} {unset}\n',...
            'set_instance_parameter_value hps_emif {PHY_RLD3_USER_STARTING_VREFIN} {70.0}\n',...
            'set_instance_parameter_value hps_emif {PLL_ADD_EXTRA_CLKS} {0}\n',...
            'set_instance_parameter_value hps_emif {PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_5} {50.0}\n',...
            'set_instance_parameter_value hps_emif {PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_6} {50.0}\n',...
            'set_instance_parameter_value hps_emif {PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_7} {50.0}\n',...
            'set_instance_parameter_value hps_emif {PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_8} {50.0}\n',...
            'set_instance_parameter_value hps_emif {PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_5} {100.0}\n',...
            'set_instance_parameter_value hps_emif {PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_6} {100.0}\n',...
            'set_instance_parameter_value hps_emif {PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_7} {100.0}\n',...
            'set_instance_parameter_value hps_emif {PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_8} {100.0}\n',...
            'set_instance_parameter_value hps_emif {PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_5} {0.0}\n',...
            'set_instance_parameter_value hps_emif {PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_6} {0.0}\n',...
            'set_instance_parameter_value hps_emif {PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_7} {0.0}\n',...
            'set_instance_parameter_value hps_emif {PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_8} {0.0}\n',...
            'set_instance_parameter_value hps_emif {PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_5} {0.0}\n',...
            'set_instance_parameter_value hps_emif {PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_6} {0.0}\n',...
            'set_instance_parameter_value hps_emif {PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_7} {0.0}\n',...
            'set_instance_parameter_value hps_emif {PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_8} {0.0}\n',...
            'set_instance_parameter_value hps_emif {PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_5} {50.0}\n',...
            'set_instance_parameter_value hps_emif {PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_6} {50.0}\n',...
            'set_instance_parameter_value hps_emif {PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_7} {50.0}\n',...
            'set_instance_parameter_value hps_emif {PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_8} {50.0}\n',...
            'set_instance_parameter_value hps_emif {PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_5} {100.0}\n',...
            'set_instance_parameter_value hps_emif {PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_6} {100.0}\n',...
            'set_instance_parameter_value hps_emif {PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_7} {100.0}\n',...
            'set_instance_parameter_value hps_emif {PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_8} {100.0}\n',...
            'set_instance_parameter_value hps_emif {PLL_EXTRA_CLK_DESIRED_PHASE_GUI_5} {0.0}\n',...
            'set_instance_parameter_value hps_emif {PLL_EXTRA_CLK_DESIRED_PHASE_GUI_6} {0.0}\n',...
            'set_instance_parameter_value hps_emif {PLL_EXTRA_CLK_DESIRED_PHASE_GUI_7} {0.0}\n',...
            'set_instance_parameter_value hps_emif {PLL_EXTRA_CLK_DESIRED_PHASE_GUI_8} {0.0}\n',...
            'set_instance_parameter_value hps_emif {PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_0} {0}\n',...
            'set_instance_parameter_value hps_emif {PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_1} {0}\n',...
            'set_instance_parameter_value hps_emif {PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_2} {0}\n',...
            'set_instance_parameter_value hps_emif {PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_3} {0}\n',...
            'set_instance_parameter_value hps_emif {PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_4} {0}\n',...
            'set_instance_parameter_value hps_emif {PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_5} {0}\n',...
            'set_instance_parameter_value hps_emif {PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_6} {0}\n',...
            'set_instance_parameter_value hps_emif {PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_7} {0}\n',...
            'set_instance_parameter_value hps_emif {PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_8} {0}\n',...
            'set_instance_parameter_value hps_emif {PLL_USER_NUM_OF_EXTRA_CLKS} {0}\n',...
            'set_instance_parameter_value hps_emif {PROTOCOL_ENUM} {PROTOCOL_DDR4}\n',...
            'set_instance_parameter_value hps_emif {SHORT_QSYS_INTERFACE_NAMES} {1}\n',...
            'add_interface pll_ref_clk clock sink\n',...
            'set_interface_property pll_ref_clk EXPORT_OF hps_emif.pll_ref_clk\n',...
            'add_interface mem conduit end\n',...
            'set_interface_property mem EXPORT_OF hps_emif.mem\n',...
            'add_interface oct conduit end\n',...
            'set_interface_property oct EXPORT_OF hps_emif.oct\n',...
            'add_connection clk_50M.clk_reset hps_emif.global_reset_n\n',...
            'add_connection hps.emif hps_emif.hps_emif\n',...
            'add_interface hps_io conduit end\n',...
            'set_interface_property hps_io EXPORT_OF hps.hps_io\n',...
            'add_connection altera_pll.outclk0 hps.h2f_axi_clock\n',...
            'add_connection clk_50M.clk_reset hps.h2f_axi_reset\n\n',...
            ];
            obj.Constraint=[...
            'set_location_assignment PIN_F23 -to mem_mem_a[16]\n',...
            'set_location_assignment PIN_F24 -to mem_mem_a[15]\n',...
            'set_location_assignment PIN_G25 -to mem_mem_a[14]\n',...
            'set_location_assignment PIN_G26 -to mem_mem_a[13]\n',...
            'set_location_assignment PIN_F26 -to mem_mem_a[12]\n',...
            'set_location_assignment PIN_D24 -to mem_mem_a[11]\n',...
            'set_location_assignment PIN_C24 -to mem_mem_a[10]\n',...
            'set_location_assignment PIN_E23 -to mem_mem_a[9]\n',...
            'set_location_assignment PIN_D23 -to mem_mem_a[8]\n',...
            'set_location_assignment PIN_C23 -to mem_mem_a[7]\n',...
            'set_location_assignment PIN_B24 -to mem_mem_a[5]\n',...
            'set_location_assignment PIN_B22 -to mem_mem_a[6]\n',...
            'set_location_assignment PIN_C25 -to mem_mem_a[4]\n',...
            'set_location_assignment PIN_C21 -to mem_mem_a[3]\n',...
            'set_location_assignment PIN_C22 -to mem_mem_a[2]\n',...
            'set_location_assignment PIN_C26 -to mem_mem_a[1]\n',...
            'set_location_assignment PIN_B26 -to mem_mem_a[0]\n',...
            'set_location_assignment PIN_AJ26 -to mem_mem_dq[31]\n',...
            'set_location_assignment PIN_AJ23 -to mem_mem_dq[30]\n',...
            'set_location_assignment PIN_AJ24 -to mem_mem_dq[29]\n',...
            'set_location_assignment PIN_AF25 -to mem_mem_dq[28]\n',...
            'set_location_assignment PIN_AF24 -to mem_mem_dq[27]\n',...
            'set_location_assignment PIN_AG25 -to mem_mem_dq[26]\n',...
            'set_location_assignment PIN_AH23 -to mem_mem_dq[25]\n',...
            'set_location_assignment PIN_AH24 -to mem_mem_dq[24]\n',...
            'set_location_assignment PIN_AV27 -to mem_mem_dq[23]\n',...
            'set_location_assignment PIN_AV28 -to mem_mem_dq[22]\n',...
            'set_location_assignment PIN_AW24 -to mem_mem_dq[21]\n',...
            'set_location_assignment PIN_AV24 -to mem_mem_dq[20]\n',...
            'set_location_assignment PIN_AW28 -to mem_mem_dq[19]\n',...
            'set_location_assignment PIN_AV23 -to mem_mem_dq[18]\n',...
            'set_location_assignment PIN_AU27 -to mem_mem_dq[17]\n',...
            'set_location_assignment PIN_AU28 -to mem_mem_dq[16]\n',...
            'set_location_assignment PIN_AU26 -to mem_mem_dq[15]\n',...
            'set_location_assignment PIN_AU24 -to mem_mem_dq[14]\n',...
            'set_location_assignment PIN_AP25 -to mem_mem_dq[13]\n',...
            'set_location_assignment PIN_AT23 -to mem_mem_dq[12]\n',...
            'set_location_assignment PIN_AR25 -to mem_mem_dq[11]\n',...
            'set_location_assignment PIN_AR26 -to mem_mem_dq[10]\n',...
            'set_location_assignment PIN_AT26 -to mem_mem_dq[9]\n',...
            'set_location_assignment PIN_AP23 -to mem_mem_dq[8]\n',...
            'set_location_assignment PIN_AK23 -to mem_mem_dq[7]\n',...
            'set_location_assignment PIN_AL23 -to mem_mem_dq[5]\n',...
            'set_location_assignment PIN_AL26 -to mem_mem_dq[6]\n',...
            'set_location_assignment PIN_AK26 -to mem_mem_dq[4]\n',...
            'set_location_assignment PIN_AM24 -to mem_mem_dq[3]\n',...
            'set_location_assignment PIN_AN23 -to mem_mem_dq[2]\n',...
            'set_location_assignment PIN_AN24 -to mem_mem_dq[1]\n',...
            'set_location_assignment PIN_AP26 -to mem_mem_dq[0]\n',...
            'set_location_assignment PIN_AJ25 -to mem_mem_dqs_n[3]\n',...
            'set_location_assignment PIN_AK25 -to mem_mem_dqs[3]\n',...
            'set_location_assignment PIN_AW25 -to mem_mem_dqs_n[2]\n',...
            'set_location_assignment PIN_AW26 -to mem_mem_dqs[2]\n',...
            'set_location_assignment PIN_AT24 -to mem_mem_dqs_n[1]\n',...
            'set_location_assignment PIN_AT25 -to mem_mem_dqs[1]\n',...
            'set_location_assignment PIN_AL25 -to mem_mem_dqs_n[0]\n',...
            'set_location_assignment PIN_AM25 -to mem_mem_dqs[0]\n',...
            'set_location_assignment PIN_F25 -to pll_ref_clk_clk\n',...
            'set_location_assignment PIN_G24 -to "pll_ref_clk_clk(n)"\n',...
            'set_instance_assignment -name IO_STANDARD LVDS -to pll_ref_clk_clk\n',...
            'set_instance_assignment -name IO_STANDARD LVDS -to "pll_ref_clk_clk(n)"\n',...
            'set_location_assignment PIN_E26 -to oct_oct_rzqin\n',...
            'set_location_assignment PIN_H24 -to mem_mem_ba[1]\n',...
            'set_location_assignment PIN_E25 -to mem_mem_ba[0]\n',...
            'set_location_assignment PIN_AH25 -to mem_mem_dbi_n[3]\n',...
            'set_location_assignment PIN_AV26 -to mem_mem_dbi_n[2]\n',...
            'set_location_assignment PIN_AU25 -to mem_mem_dbi_n[1]\n',...
            'set_location_assignment PIN_AN26 -to mem_mem_dbi_n[0]\n',...
            'set_location_assignment PIN_E22 -to hps_io_hps_io_phery_usb0_DATA7\n',...
            'set_location_assignment PIN_E21 -to hps_io_hps_io_phery_usb0_DATA6\n',...
            'set_location_assignment PIN_D20 -to hps_io_hps_io_phery_usb0_DATA5\n',...
            'set_location_assignment PIN_D21 -to hps_io_hps_io_phery_usb0_DATA4\n',...
            'set_location_assignment PIN_C18 -to hps_io_hps_io_phery_usb0_DATA3\n',...
            'set_location_assignment PIN_C17 -to hps_io_hps_io_phery_usb0_DATA2\n',...
            'set_location_assignment PIN_E17 -to hps_io_hps_io_phery_usb0_DATA1\n',...
            'set_location_assignment PIN_D19 -to hps_io_hps_io_phery_usb0_DATA0\n',...
            'set_location_assignment PIN_J24 -to mem_mem_bg\n',...
            'set_location_assignment PIN_B21 -to mem_mem_act_n[0]\n',...
            'set_location_assignment PIN_A24 -to mem_mem_cke[0]\n',...
            'set_location_assignment PIN_A22 -to mem_mem_cs_n[0]\n',...
            'set_location_assignment PIN_AG24 -to mem_mem_alert_n[0]\n',...
            'set_location_assignment PIN_A18 -to mem_mem_par[0]\n',...
            'set_location_assignment PIN_A19 -to mem_mem_reset_n[0]\n',...
            'set_location_assignment PIN_B20 -to mem_mem_ck[0]\n',...
            'set_location_assignment PIN_B19 -to mem_mem_ck_n[0]\n',...
            'set_location_assignment PIN_A26 -to mem_mem_odt[0]\n',...
            'set_location_assignment PIN_D18 -to hps_io_hps_io_phery_usb0_CLK\n',...
            'set_location_assignment PIN_C19 -to hps_io_hps_io_phery_usb0_DIR\n',...
            'set_location_assignment PIN_F17 -to hps_io_hps_io_phery_usb0_NXT\n',...
            'set_location_assignment PIN_E18 -to hps_io_hps_io_phery_usb0_STP\n',...
            'set_location_assignment PIN_J20 -to hps_io_hps_io_gpio_gpio1_io5\n',...
            'set_location_assignment PIN_N20 -to hps_io_hps_io_gpio_gpio1_io14\n',...
            'set_location_assignment PIN_K23 -to hps_io_hps_io_gpio_gpio1_io16\n',...
            'set_location_assignment PIN_L23 -to hps_io_hps_io_gpio_gpio1_io17\n',...
            'set_location_assignment PIN_K21 -to hps_io_hps_io_phery_emac0_MDIO\n',...
            'set_location_assignment PIN_K20 -to hps_io_hps_io_phery_emac0_MDC\n',...
            'set_location_assignment PIN_H18 -to hps_io_hps_io_phery_emac0_TX_CLK\n',...
            'set_location_assignment PIN_G20 -to hps_io_hps_io_phery_emac0_RXD0\n',...
            'set_location_assignment PIN_G21 -to hps_io_hps_io_phery_emac0_RXD1\n',...
            'set_location_assignment PIN_F22 -to hps_io_hps_io_phery_emac0_RXD2\n',...
            'set_location_assignment PIN_G22 -to hps_io_hps_io_phery_emac0_RXD3\n',...
            'set_location_assignment PIN_F18 -to hps_io_hps_io_phery_emac0_RX_CLK\n',...
            'set_location_assignment PIN_G17 -to hps_io_hps_io_phery_emac0_RX_CTL\n',...
            'set_location_assignment PIN_E20 -to hps_io_hps_io_phery_emac0_TXD0\n',...
            'set_location_assignment PIN_F20 -to hps_io_hps_io_phery_emac0_TXD1\n',...
            'set_location_assignment PIN_F19 -to hps_io_hps_io_phery_emac0_TXD2\n',...
            'set_location_assignment PIN_G19 -to hps_io_hps_io_phery_emac0_TXD3\n',...
            'set_location_assignment PIN_H19 -to hps_io_hps_io_phery_emac0_TX_CTL\n',...
            'set_location_assignment PIN_M20 -to hps_io_hps_io_phery_i2c1_SCL\n',...
'set_location_assignment PIN_L20 -to hps_io_hps_io_phery_i2c1_SDA\n\n'...
            ];
        end
    end

end