# (C) Copyright 2024 Axelera AI B.V.
# All Rights Reserved
# *** Axelera AI Confidential ***

package:
  name: ai_core_mvm_uvm_tb
  description: "ai_core_mvm verification UVM testbench"
  authors:
    - "timir.soni@axelera.ai"

dependencies:
  aic_common          :  { path: "../../../../aic_common/default/rtl" }
  europa_asic_pkg     :  { path: "../../../../../impl/europa/asic/rtl/pkg/" }
  mvm                 :  { path: "../../../default/rtl/"  }  # call in DUT RTL
  ai_core_mvm_uvm_common:  { path: "../uvm/common/"    }  # AI Core MVM Verification testcases
  ai_core_mvm_uvm_test:  { path: "../uvm/tests/"    }  # AI Core MVM Verification testcases
  imc_bank_dumper     :  { path: "../imc_bank_dumper" }
  axi4pc              :  { path: "../../../../../dv/axi4pc"           }             # Axi protocol checker binding
  axi_pkg             :  { path: "../../../axi/default/rtl" }
  dv_common_rtl       :  { path: "../../../../../dv/common/rtl" } 
  
sources:
  - target: simulation
    include_dirs:
      - .
    files:
      - mvm_power_surge_check_intf.sv
      - mvm_utils_filter_intf.sv
      - mvm_if.sv
      - hdl_top.sv
