module partsel_00921(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input signed [31:0] x1;
  input [31:0] x2;
  input [31:0] x3;
  wire signed [3:26] x4;
  wire signed [26:2] x5;
  wire signed [28:1] x6;
  wire [28:6] x7;
  wire [29:2] x8;
  wire signed [5:26] x9;
  wire signed [29:2] x10;
  wire signed [31:5] x11;
  wire signed [31:4] x12;
  wire signed [5:30] x13;
  wire signed [4:30] x14;
  wire signed [31:2] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire signed [31:0] y1;
  wire signed [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [4:24] p0 = 151254158;
  localparam [25:2] p1 = 184084939;
  localparam [29:3] p2 = 667008856;
  localparam signed [7:24] p3 = 280838180;
  assign x4 = (p3[10 +: 1] + p3[14]);
  assign x5 = x3[19 + s3];
  assign x6 = x2[16 +: 3];
  assign x7 = x6;
  assign x8 = x7[0 + s0 +: 7];
  assign x9 = (x0[23] + (x1 | p1));
  assign x10 = x3[0 + s3 +: 5];
  assign x11 = {x8[20 -: 4], p3[29 + s0 -: 6]};
  assign x12 = {{2{(({2{x2[21 -: 4]}} & (!ctrl[1] || ctrl[2] && ctrl[1] ? x3[8 + s3] : (p0[24 + s3 +: 4] | x5[9 + s3]))) ^ p1)}}, p2[12 -: 1]};
  assign x13 = {x9, (p2[10 + s0 +: 5] & x5[15 + s0])};
  assign x14 = {(ctrl[3] || ctrl[1] && ctrl[0] ? p3[9 +: 2] : x7[11 +: 3]), x4[9 + s3]};
  assign x15 = (!ctrl[1] || ctrl[3] && !ctrl[3] ? (!ctrl[2] || ctrl[1] || !ctrl[3] ? ((!ctrl[2] || ctrl[0] && !ctrl[0] ? {p0, x7[12 + s3]} : p2[19]) + p2) : x5) : ({2{(x14[11 + s1 +: 1] ^ (((p3[22] ^ p0[5 + s1 -: 2]) + p1[16 + s2]) ^ p3))}} - p3[22]));
  assign y0 = (((({p1[4 + s3 -: 5], p1[12]} ^ (ctrl[3] && !ctrl[1] && ctrl[1] ? x10[3 + s3 +: 7] : p2[17 -: 3])) - (!ctrl[3] && !ctrl[1] && ctrl[1] ? x8 : {2{p1[17 + s2]}})) ^ x8[12 +: 3]) & p1[10 + s2 +: 4]);
  assign y1 = ((!ctrl[3] && !ctrl[1] && !ctrl[1] ? x7 : ((p1[9 +: 1] + (p3[12] + p1[12 -: 4])) | (p2[27 + s2 -: 8] | (x4[13 -: 4] + p0[21 -: 2])))) & {2{x2}});
  assign y2 = x7[11 + s0];
  assign y3 = p3[28 + s2 -: 4];
endmodule
