INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rey Messon/Desktop/procesador_mips/project_15/project_15.srcs/sim_1/new/tb_procesador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_procesador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rey Messon/Desktop/procesador_mips/project_15/project_15.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
