{"vcs1":{"timestamp_begin":1711849441.804159904, "rt":0.61, "ut":0.11, "st":0.06}}
{"vcselab":{"timestamp_begin":1711849442.467933709, "rt":1.30, "ut":0.16, "st":0.04}}
{"link":{"timestamp_begin":1711849443.821369812, "rt":0.49, "ut":0.08, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711849441.571946477}
{"VCS_COMP_START_TIME": 1711849441.571946477}
{"VCS_COMP_END_TIME": 1711849444.373225706}
{"VCS_USER_OPTIONS": "-sverilog data_worker.sv data_worker_tb.sv"}
{"vcs1": {"peak_mem": 244020}}
{"stitch_vcselab": {"peak_mem": 129296}}
