

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_70_3'
================================================================
* Date:           Sun Sep 15 02:00:24 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_iris
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.212 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.130 us|  0.130 us|   13|   13|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_70_3  |       11|       11|        10|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   7|      -|      -|    -|
|Expression       |        -|   -|      0|     45|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   1|      0|    123|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     36|    -|
|Register         |        -|   -|    384|     64|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   8|    384|    268|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   8|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_10s_16s_24_1_1_U26  |mul_10s_16s_24_1_1  |        0|   1|  0|   6|    0|
    |mux_3_2_10_1_1_U25      |mux_3_2_10_1_1      |        0|   0|  0|  13|    0|
    |mux_3_2_10_1_1_U32      |mux_3_2_10_1_1      |        0|   0|  0|  13|    0|
    |mux_3_2_6_1_1_U33       |mux_3_2_6_1_1       |        0|   0|  0|  13|    0|
    |mux_3_2_9_1_1_U24       |mux_3_2_9_1_1       |        0|   0|  0|  13|    0|
    |mux_3_2_9_1_1_U27       |mux_3_2_9_1_1       |        0|   0|  0|  13|    0|
    |mux_3_2_9_1_1_U28       |mux_3_2_9_1_1       |        0|   0|  0|  13|    0|
    |mux_3_2_9_1_1_U29       |mux_3_2_9_1_1       |        0|   0|  0|  13|    0|
    |mux_3_2_9_1_1_U30       |mux_3_2_9_1_1       |        0|   0|  0|  13|    0|
    |mux_3_2_9_1_1_U31       |mux_3_2_9_1_1       |        0|   0|  0|  13|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   1|  0| 123|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_10s_16s_24ns_24_4_1_U40  |mac_muladd_10s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_9s_16s_24ns_24_4_1_U34   |mac_muladd_9s_16s_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_9s_16s_24ns_24_4_1_U35   |mac_muladd_9s_16s_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_9s_16s_24ns_24_4_1_U36   |mac_muladd_9s_16s_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_9s_16s_24ns_24_4_1_U37   |mac_muladd_9s_16s_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_9s_16s_24ns_24_4_1_U38   |mac_muladd_9s_16s_24ns_24_4_1   |  i0 + i1 * i2|
    |mac_muladd_9s_16s_24ns_24_4_1_U39   |mac_muladd_9s_16s_24ns_24_4_1   |  i0 + i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln70_fu_249_p2         |         +|   0|  0|  10|           2|           1|
    |layer2_output_4_fu_529_p2  |         +|   0|  0|  23|          16|          16|
    |icmp_ln70_fu_243_p2        |      icmp|   0|  0|  10|           2|           2|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  45|          21|          21|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    2|          4|
    |i_fu_118                 |   9|          2|    2|          4|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    6|         12|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |i_1_reg_684                       |   2|   0|    2|          0|
    |i_fu_118                          |   2|   0|    2|          0|
    |icmp_ln70_reg_696                 |   1|   0|    1|          0|
    |layer2_output_1_fu_126            |  16|   0|   16|          0|
    |layer2_output_2_fu_130            |  16|   0|   16|          0|
    |layer2_output_fu_122              |  16|   0|   16|          0|
    |sext_ln75_2_cast_reg_669          |  24|   0|   24|          0|
    |sext_ln75_3_cast_reg_664          |  24|   0|   24|          0|
    |sext_ln75_4_cast_reg_659          |  24|   0|   24|          0|
    |sext_ln75_5_cast_reg_654          |  24|   0|   24|          0|
    |sext_ln75_6_cast_reg_649          |  24|   0|   24|          0|
    |sext_ln75_7_cast_reg_644          |  24|   0|   24|          0|
    |sext_ln75_cast_reg_679            |  24|   0|   24|          0|
    |tmp_s_reg_705                     |  16|   0|   16|          0|
    |i_1_reg_684                       |  64|  32|    2|          0|
    |icmp_ln70_reg_696                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 384|  64|  259|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+----------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_70_3|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_70_3|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_70_3|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_70_3|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_70_3|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_70_3|  return value|
|sext_ln75                   |   in|   16|     ap_none|                                sext_ln75|        scalar|
|sext_ln75_1                 |   in|   16|     ap_none|                              sext_ln75_1|        scalar|
|sext_ln75_2                 |   in|   16|     ap_none|                              sext_ln75_2|        scalar|
|sext_ln75_3                 |   in|   16|     ap_none|                              sext_ln75_3|        scalar|
|sext_ln75_4                 |   in|   16|     ap_none|                              sext_ln75_4|        scalar|
|sext_ln75_5                 |   in|   16|     ap_none|                              sext_ln75_5|        scalar|
|sext_ln75_6                 |   in|   16|     ap_none|                              sext_ln75_6|        scalar|
|sext_ln75_7                 |   in|   16|     ap_none|                              sext_ln75_7|        scalar|
|layer2_output_2_out         |  out|   16|      ap_vld|                      layer2_output_2_out|       pointer|
|layer2_output_2_out_ap_vld  |  out|    1|      ap_vld|                      layer2_output_2_out|       pointer|
|layer2_output_1_out         |  out|   16|      ap_vld|                      layer2_output_1_out|       pointer|
|layer2_output_1_out_ap_vld  |  out|    1|      ap_vld|                      layer2_output_1_out|       pointer|
|layer2_output_out           |  out|   16|      ap_vld|                        layer2_output_out|       pointer|
|layer2_output_out_ap_vld    |  out|    1|      ap_vld|                        layer2_output_out|       pointer|
+----------------------------+-----+-----+------------+-----------------------------------------+--------------+

