#ifndef _GFH_MC_H
#define _GFH_MC_H 1

#define DDR4_MC_BASE_ADDR				0x21000000

#define ID_REG						(DDR4_MC_BASE_ADDR + 0x0)
#define SECURE_CONFIG					(DDR4_MC_BASE_ADDR + 0x4)

#define PAGED_REG_SEL__TZ_REGION_SEL_bp 16
#define PAGED_REG_SEL__TZ_REGION_SEL_bw 3
#define PAGED_REG_SEL__TZ_REGION_SEL_bm 0x70000
#define PAGED_REG_SEL__FSP_OP_SEL_bp 12
#define PAGED_REG_SEL__FSP_OP_SEL_bw 2
#define PAGED_REG_SEL__FSP_OP_SEL_bm 0x3000
#define PAGED_REG_SEL__MEM_REGION_SEL_bp 8
#define PAGED_REG_SEL__MEM_REGION_SEL_bw 1
#define PAGED_REG_SEL__MEM_REGION_SEL_bm 0x100
#define PAGED_REG_SEL__CHCS_CONFIG_CH_SEL_bp 4
#define PAGED_REG_SEL__CHCS_CONFIG_CH_SEL_bw 1
#define PAGED_REG_SEL__CHCS_CONFIG_CH_SEL_bm 0x10
#define PAGED_REG_SEL__CHCS_CONFIG_CS_SEL_bp 0
#define PAGED_REG_SEL__CHCS_CONFIG_CS_SEL_bw 2
#define PAGED_REG_SEL__CHCS_CONFIG_CS_SEL_bm 0x3
#define PAGED_REG_SEL					(DDR4_MC_BASE_ADDR + 0x8)

#define ADDRESS_MAP0__ADDR_AREA_LENGTH_bp		0
#define ADDRESS_MAP0__ADDR_AREA_LENGTH_bm		0x1f
#define ADDRESS_MAP0__CHIP_SELECT_NUMB_bp		12
#define ADDRESS_MAP0__CHIP_SELECT_NUMB_bw		2
#define ADDRESS_MAP0__CHIP_SELECT_NUMB_bm		0x3000
#define ADDRESS_MAP0					(DDR4_MC_BASE_ADDR + 0x640)
#define ADDRESS_MAP1					(DDR4_MC_BASE_ADDR + 0x644)

#define REGION_ADDR_HASH_CONFIG0__BANK_ADDR_HASH_EN_bp	0
#define REGION_ADDR_HASH_CONFIG0__BANK_ADDR_HASH_EN_bw	1
#define REGION_ADDR_HASH_CONFIG0__BANK_ADDR_HASH_EN_bm	0x1
#define REGION_ADDR_HASH_CONFIG0 0x65C
#define REGION_ADDR_HASH_CONFIG1__BG_ADDR_B0_HASH_EN_bp 0
#define REGION_ADDR_HASH_CONFIG1__BG_ADDR_B0_HASH_EN_bw 1
#define REGION_ADDR_HASH_CONFIG1__BG_ADDR_B0_HASH_EN_bm 0x1
#define REGION_ADDR_HASH_CONFIG1 0x660
#define REGION_ADDR_HASH_CONFIG2__BG_ADDR_B1_HASH_EN_bp 0
#define REGION_ADDR_HASH_CONFIG2__BG_ADDR_B1_HASH_EN_bw 1
#define REGION_ADDR_HASH_CONFIG2__BG_ADDR_B1_HASH_EN_bm 0x1
#define REGION_ADDR_HASH_CONFIG2 0x664
#define REGION_ADDR_HASH_CONFIG3 0x668
#define REGION_ADDR_HASH_CONFIG4 0x66C
#define REGION_ADDR_HASH_CONFIG5 0x670

#define REGION_ADDR_MAP_CONFIG0__ROW_ADDR_SEG0_WIDTH_bp 12
#define REGION_ADDR_MAP_CONFIG0__ROW_ADDR_SEG0_WIDTH_bw 5
#define REGION_ADDR_MAP_CONFIG0__ROW_ADDR_SEG0_WIDTH_bm 0x1f000
#define REGION_ADDR_MAP_CONFIG0__COL_ADDR_SEG1_WIDTH_bp 4
#define REGION_ADDR_MAP_CONFIG0__COL_ADDR_SEG1_WIDTH_bw 4
#define REGION_ADDR_MAP_CONFIG0__COL_ADDR_SEG1_WIDTH_bm 0xf0
#define REGION_ADDR_MAP_CONFIG0__COL_ADDR_SEG0_WIDTH_bp 0
#define REGION_ADDR_MAP_CONFIG0__COL_ADDR_SEG0_WIDTH_bw 4
#define REGION_ADDR_MAP_CONFIG0__COL_ADDR_SEG0_WIDTH_bm 0xf
#define REGION_ADDR_MAP_CONFIG0 0x648
#define REGION_ADDR_MAP_CONFIG1 0x64C
#define REGION_ADDR_MAP_CONFIG2 0x650
#define REGION_ADDR_MAP_CONFIG3 0x654
#define REGION_ADDR_MAP_CONFIG4__CS_ADDR_BITS_MAPPING_bp 0
#define REGION_ADDR_MAP_CONFIG4__CS_ADDR_BITS_MAPPING_bw 6
#define REGION_ADDR_MAP_CONFIG4__CS_ADDR_BITS_MAPPING_bm 0x3f
#define REGION_ADDR_MAP_CONFIG4 0x658

#define DEVICE_TYPE__DIMM_TYPE_bp 16
#define DEVICE_TYPE__DIMM_TYPE_bw 4
#define DEVICE_TYPE__DIMM_TYPE_bm 0xf0000
#define DEVICE_TYPE__DEVICE_DIE_DATA_WIDTH_bp 12
#define DEVICE_TYPE__DEVICE_DIE_DATA_WIDTH_bw 4
#define DEVICE_TYPE__DEVICE_DIE_DATA_WIDTH_bm 0xf000
#define DEVICE_TYPE__BURST_LENGTH_bp 8
#define DEVICE_TYPE__BURST_LENGTH_bw 4
#define DEVICE_TYPE__BURST_LENGTH_bm 0xf00
#define DEVICE_TYPE__DATA_WIDTH_bp 4
#define DEVICE_TYPE__DATA_WIDTH_bw 4
#define DEVICE_TYPE__DATA_WIDTH_bm 0xf0
#define DEVICE_TYPE__DRAM_TYPE_bp 0
#define DEVICE_TYPE__DRAM_TYPE_bw 4
#define DEVICE_TYPE__DRAM_TYPE_bm 0xf
#define DEVICE_TYPE 0x180

#define CH__R_A_S_CNTL__ECC_ENB_bp 0
#define CH__R_A_S_CNTL__ECC_ENB_bw 1
#define CH__R_A_S_CNTL__ECC_ENB_bm 0x1
#define CH__R_A_S_CNTL 0x100

#define CH_DEVICE_MODE__INVALID_CMD_PIN_LEVEL_bp 12
#define CH_DEVICE_MODE__INVALID_CMD_PIN_LEVEL_bw 1
#define CH_DEVICE_MODE__INVALID_CMD_PIN_LEVEL_bm 0x1000
#define CH_DEVICE_MODE__AUTO_REF_ENABLE_CS3_bp 11
#define CH_DEVICE_MODE__AUTO_REF_ENABLE_CS3_bw 1
#define CH_DEVICE_MODE__AUTO_REF_ENABLE_CS3_bm 0x800
#define CH_DEVICE_MODE__AUTO_REF_ENABLE_CS2_bp 10
#define CH_DEVICE_MODE__AUTO_REF_ENABLE_CS2_bw 1
#define CH_DEVICE_MODE__AUTO_REF_ENABLE_CS2_bm 0x400
#define CH_DEVICE_MODE__AUTO_REF_ENABLE_CS1_bp 9
#define CH_DEVICE_MODE__AUTO_REF_ENABLE_CS1_bw 1
#define CH_DEVICE_MODE__AUTO_REF_ENABLE_CS1_bm 0x200
#define CH_DEVICE_MODE__AUTO_REF_ENABLE_CS0_bp 8
#define CH_DEVICE_MODE__AUTO_REF_ENABLE_CS0_bw 1
#define CH_DEVICE_MODE__AUTO_REF_ENABLE_CS0_bm 0x100
#define CH_DEVICE_MODE__ZQC_AFTER_SR_bp 7
#define CH_DEVICE_MODE__ZQC_AFTER_SR_bw 1
#define CH_DEVICE_MODE__ZQC_AFTER_SR_bm 0x80
#define CH_DEVICE_MODE__OOO_REF_PER_BANK_ENABLE_bp 6
#define CH_DEVICE_MODE__OOO_REF_PER_BANK_ENABLE_bw 1
#define CH_DEVICE_MODE__OOO_REF_PER_BANK_ENABLE_bm 0x40
#define CH_DEVICE_MODE__REF_PER_BANK_ENABLE_bp 5
#define CH_DEVICE_MODE__REF_PER_BANK_ENABLE_bw 1
#define CH_DEVICE_MODE__REF_PER_BANK_ENABLE_bm 0x20
#define CH_DEVICE_MODE__PULL_IN_REF_ENABLE_bp 4
#define CH_DEVICE_MODE__PULL_IN_REF_ENABLE_bw 1
#define CH_DEVICE_MODE__PULL_IN_REF_ENABLE_bm 0x10
#define CH_DEVICE_MODE__SUBPHY_DATA_UPPER_MAP_ENB_bp 3
#define CH_DEVICE_MODE__SUBPHY_DATA_UPPER_MAP_ENB_bw 1
#define CH_DEVICE_MODE__SUBPHY_DATA_UPPER_MAP_ENB_bm 0x8
#define CH_DEVICE_MODE__PAUSE_INIT_bp 2
#define CH_DEVICE_MODE__PAUSE_INIT_bw 1
#define CH_DEVICE_MODE__PAUSE_INIT_bm 0x4
#define CH_DEVICE_MODE__MODE_3T_bp 1
#define CH_DEVICE_MODE__MODE_3T_bw 1
#define CH_DEVICE_MODE__MODE_3T_bm 0x2
#define CH_DEVICE_MODE__MODE_2T_bp 0
#define CH_DEVICE_MODE__MODE_2T_bw 1
#define CH_DEVICE_MODE__MODE_2T_bm 0x1
#define CH_DEVICE_MODE 0x184

#define CH_ODT_CTRL0__ODT_RD_EN_CS3_bp 28
#define CH_ODT_CTRL0__ODT_RD_EN_CS3_bw 4
#define CH_ODT_CTRL0__ODT_RD_EN_CS3_bm 0xf0000000
#define CH_ODT_CTRL0__ODT_RD_EN_CS2_bp 24
#define CH_ODT_CTRL0__ODT_RD_EN_CS2_bw 4
#define CH_ODT_CTRL0__ODT_RD_EN_CS2_bm 0xf000000
#define CH_ODT_CTRL0__ODT_RD_EN_CS1_bp 20
#define CH_ODT_CTRL0__ODT_RD_EN_CS1_bw 4
#define CH_ODT_CTRL0__ODT_RD_EN_CS1_bm 0xf00000
#define CH_ODT_CTRL0__ODT_RD_EN_CS0_bp 16
#define CH_ODT_CTRL0__ODT_RD_EN_CS0_bw 4
#define CH_ODT_CTRL0__ODT_RD_EN_CS0_bm 0xf0000
#define CH_ODT_CTRL0__ODT_WR_EN_CS3_bp 12
#define CH_ODT_CTRL0__ODT_WR_EN_CS3_bw 4
#define CH_ODT_CTRL0__ODT_WR_EN_CS3_bm 0xf000
#define CH_ODT_CTRL0__ODT_WR_EN_CS2_bp 8
#define CH_ODT_CTRL0__ODT_WR_EN_CS2_bw 4
#define CH_ODT_CTRL0__ODT_WR_EN_CS2_bm 0xf00
#define CH_ODT_CTRL0__ODT_WR_EN_CS1_bp 4
#define CH_ODT_CTRL0__ODT_WR_EN_CS1_bw 4
#define CH_ODT_CTRL0__ODT_WR_EN_CS1_bm 0xf0
#define CH_ODT_CTRL0__ODT_WR_EN_CS0_bp 0
#define CH_ODT_CTRL0__ODT_WR_EN_CS0_bw 4
#define CH_ODT_CTRL0__ODT_WR_EN_CS0_bm 0xf
#define CH_ODT_CTRL0 0x80

#define CHCS_DEVICE_CONFIG_ODT__DQ_ODT_bp 0
#define CHCS_DEVICE_CONFIG_ODT__DQ_ODT_bw 3
#define CHCS_DEVICE_CONFIG_ODT__DQ_ODT_bm 0x7
#define CHCS_DEVICE_CONFIG_ODT 0x19C

#define CH_DEVICE_CONFIG0__NRTP_bp 28
#define CH_DEVICE_CONFIG0__NRTP_bw 4
#define CH_DEVICE_CONFIG0__NRTP_bm 0xf0000000
#define CH_DEVICE_CONFIG0__WL_bp 20
#define CH_DEVICE_CONFIG0__WL_bw 8
#define CH_DEVICE_CONFIG0__WL_bm 0xff00000
#define CH_DEVICE_CONFIG0__NWR_bp 12
#define CH_DEVICE_CONFIG0__NWR_bw 7
#define CH_DEVICE_CONFIG0__NWR_bm 0x7f000
#define CH_DEVICE_CONFIG0__RL_bp 4
#define CH_DEVICE_CONFIG0__RL_bw 8
#define CH_DEVICE_CONFIG0__RL_bm 0xff0
#define CH_DEVICE_CONFIG0__WL_LOW_bp 1
#define CH_DEVICE_CONFIG0__WL_LOW_bw 1
#define CH_DEVICE_CONFIG0__WL_LOW_bm 0x2
#define CH_DEVICE_CONFIG0__WL_SETB_bp 0
#define CH_DEVICE_CONFIG0__WL_SETB_bw 1
#define CH_DEVICE_CONFIG0__WL_SETB_bm 0x1
#define CH_DEVICE_CONFIG0 0x188

#define CH_DEVICE_CONFIG1 0x18C
#define CH_DEVICE_CONFIG2 0x190

#define CH_DEVICE_DDR4_CONFIG0__HPPR_bp 1
#define CH_DEVICE_DDR4_CONFIG0__HPPR_bw 1
#define CH_DEVICE_DDR4_CONFIG0__HPPR_bm 0x80000000
#define CH_DEVICE_DDR4_CONFIG0__SPPR_bp 0
#define CH_DEVICE_DDR4_CONFIG0__SPPR_bw 1
#define CH_DEVICE_DDR4_CONFIG0__SPPR_bm 0x40000000
#define CH_DEVICE_DDR4_CONFIG0__INTERNAL_VREF_MON_bp 9
#define CH_DEVICE_DDR4_CONFIG0__INTERNAL_VREF_MON_bw 1
#define CH_DEVICE_DDR4_CONFIG0__INTERNAL_VREF_MON_bm 0x20000000
#define CH_DEVICE_DDR4_CONFIG0__TEMP_REF_MODE_bp 8
#define CH_DEVICE_DDR4_CONFIG0__TEMP_REF_MODE_bw 1
#define CH_DEVICE_DDR4_CONFIG0__TEMP_REF_MODE_bm 0x10000000
#define CH_DEVICE_DDR4_CONFIG0__TEMP_REF_RANGE_bp 7
#define CH_DEVICE_DDR4_CONFIG0__TEMP_REF_RANGE_bw 1
#define CH_DEVICE_DDR4_CONFIG0__TEMP_REF_RANGE_bm 0x8000000
#define CH_DEVICE_DDR4_CONFIG0__MPD_MODE_bp 6
#define CH_DEVICE_DDR4_CONFIG0__MPD_MODE_bw 1
#define CH_DEVICE_DDR4_CONFIG0__MPD_MODE_bm 0x4000000
#define CH_DEVICE_DDR4_CONFIG0__MPR_FORMAT_bp 24
#define CH_DEVICE_DDR4_CONFIG0__MPR_FORMAT_bw 2
#define CH_DEVICE_DDR4_CONFIG0__MPR_FORMAT_bm 0x3000000
#define CH_DEVICE_DDR4_CONFIG0__WRCRC_DM_LATENCY_bp 20
#define CH_DEVICE_DDR4_CONFIG0__WRCRC_DM_LATENCY_bw 3
#define CH_DEVICE_DDR4_CONFIG0__WRCRC_DM_LATENCY_bm 0x700000
#define CH_DEVICE_DDR4_CONFIG0__REF_MODE_bp 16
#define CH_DEVICE_DDR4_CONFIG0__REF_MODE_bw 3
#define CH_DEVICE_DDR4_CONFIG0__REF_MODE_bm 0x70000
#define CH_DEVICE_DDR4_CONFIG0__TEMP_OUT_bp 5
#define CH_DEVICE_DDR4_CONFIG0__TEMP_OUT_bw 1
#define CH_DEVICE_DDR4_CONFIG0__TEMP_OUT_bm 0x8000
#define CH_DEVICE_DDR4_CONFIG0__PDA_ENABLE_bp 4
#define CH_DEVICE_DDR4_CONFIG0__PDA_ENABLE_bw 1
#define CH_DEVICE_DDR4_CONFIG0__PDA_ENABLE_bm 0x4000
#define CH_DEVICE_DDR4_CONFIG0__GEARDOWN_MODE_bp 3
#define CH_DEVICE_DDR4_CONFIG0__GEARDOWN_MODE_bw 1
#define CH_DEVICE_DDR4_CONFIG0__GEARDOWN_MODE_bm 0x2000
#define CH_DEVICE_DDR4_CONFIG0__MPR_OP_bp 2
#define CH_DEVICE_DDR4_CONFIG0__MPR_OP_bw 1
#define CH_DEVICE_DDR4_CONFIG0__MPR_OP_bm 0x1000
#define CH_DEVICE_DDR4_CONFIG0__MPR_PAGE_bp 10
#define CH_DEVICE_DDR4_CONFIG0__MPR_PAGE_bw 2
#define CH_DEVICE_DDR4_CONFIG0__MPR_PAGE_bm 0xc00
#define CH_DEVICE_DDR4_CONFIG0__LP_ASR_bp 8
#define CH_DEVICE_DDR4_CONFIG0__LP_ASR_bw 2
#define CH_DEVICE_DDR4_CONFIG0__LP_ASR_bm 0x300
#define CH_DEVICE_DDR4_CONFIG0__WRCRC_EN_bp 7
#define CH_DEVICE_DDR4_CONFIG0__WRCRC_EN_bw 1
#define CH_DEVICE_DDR4_CONFIG0__WRCRC_EN_bm 0x80
#define CH_DEVICE_DDR4_CONFIG0__QOFF_bp 6
#define CH_DEVICE_DDR4_CONFIG0__QOFF_bw 1
#define CH_DEVICE_DDR4_CONFIG0__QOFF_bm 0x40
#define CH_DEVICE_DDR4_CONFIG0__DRV_CTRL_bp 4
#define CH_DEVICE_DDR4_CONFIG0__DRV_CTRL_bw 2
#define CH_DEVICE_DDR4_CONFIG0__DRV_CTRL_bm 0x30
#define CH_DEVICE_DDR4_CONFIG0__TDQS_ENABLE_bp 3
#define CH_DEVICE_DDR4_CONFIG0__TDQS_ENABLE_bw 1
#define CH_DEVICE_DDR4_CONFIG0__TDQS_ENABLE_bm 0x8
#define CH_DEVICE_DDR4_CONFIG0__DLL_ENABLE_bp 2
#define CH_DEVICE_DDR4_CONFIG0__DLL_ENABLE_bw 1
#define CH_DEVICE_DDR4_CONFIG0__DLL_ENABLE_bm 0x4
#define CH_DEVICE_DDR4_CONFIG0__DLL_RESET_bp 1
#define CH_DEVICE_DDR4_CONFIG0__DLL_RESET_bw 1
#define CH_DEVICE_DDR4_CONFIG0__DLL_RESET_bm 0x2
#define CH_DEVICE_DDR4_CONFIG0__TM_bp 0
#define CH_DEVICE_DDR4_CONFIG0__TM_bw 1
#define CH_DEVICE_DDR4_CONFIG0__TM_bm 0x1
#define CH_DEVICE_DDR4_CONFIG0 0x1C0

#define CH_DEVICE_DDR4_CONFIG1__TCCD_L_bp 16
#define CH_DEVICE_DDR4_CONFIG1__TCCD_L_bw 4
#define CH_DEVICE_DDR4_CONFIG1__TCCD_L_bm 0xf0000
#define CH_DEVICE_DDR4_CONFIG1__DQ_VREF_ENABLE_bp 2
#define CH_DEVICE_DDR4_CONFIG1__DQ_VREF_ENABLE_bw 1
#define CH_DEVICE_DDR4_CONFIG1__DQ_VREF_ENABLE_bm 0x1000
#define CH_DEVICE_DDR4_CONFIG1__CA_PERSISTENT_ERR_bp 1
#define CH_DEVICE_DDR4_CONFIG1__CA_PERSISTENT_ERR_bw 1
#define CH_DEVICE_DDR4_CONFIG1__CA_PERSISTENT_ERR_bm 0x800
#define CH_DEVICE_DDR4_CONFIG1__ODT_BFF_DEAC_bp 0
#define CH_DEVICE_DDR4_CONFIG1__ODT_BFF_DEAC_bw 1
#define CH_DEVICE_DDR4_CONFIG1__ODT_BFF_DEAC_bm 0x400
#define CH_DEVICE_DDR4_CONFIG1__CA_ERR_CLR_bp 9
#define CH_DEVICE_DDR4_CONFIG1__CA_ERR_CLR_bw 1
#define CH_DEVICE_DDR4_CONFIG1__CA_ERR_CLR_bm 0x200
#define CH_DEVICE_DDR4_CONFIG1__CRC_ERR_CLR_bp 8
#define CH_DEVICE_DDR4_CONFIG1__CRC_ERR_CLR_bw 1
#define CH_DEVICE_DDR4_CONFIG1__CRC_ERR_CLR_bm 0x100
#define CH_DEVICE_DDR4_CONFIG1__CA_PARITY_bp 4
#define CH_DEVICE_DDR4_CONFIG1__CA_PARITY_bw 4
#define CH_DEVICE_DDR4_CONFIG1__CA_PARITY_bm 0xf0
#define CH_DEVICE_DDR4_CONFIG1__CAL_MODE_bp 0
#define CH_DEVICE_DDR4_CONFIG1__CAL_MODE_bw 4
#define CH_DEVICE_DDR4_CONFIG1__CAL_MODE_bm 0xf
#define CH_DEVICE_DDR4_CONFIG1 0x1C4

#define CH__D_R_A_M_TIMING_INIT0__TPW_RESET_bp 20
#define CH__D_R_A_M_TIMING_INIT0__TPW_RESET_bw 12
#define CH__D_R_A_M_TIMING_INIT0__TPW_RESET_bm 0xfff00000
#define CH__D_R_A_M_TIMING_INIT0__TINIT1_bp 0
#define CH__D_R_A_M_TIMING_INIT0__TINIT1_bw 20
#define CH__D_R_A_M_TIMING_INIT0__TINIT1_bm 0xfffff
#define CH__D_R_A_M_TIMING_INIT0 0x340

#define CH__D_R_A_M_TIMING_INIT1__TINIT3_bp 8
#define CH__D_R_A_M_TIMING_INIT1__TINIT3_bw 24
#define CH__D_R_A_M_TIMING_INIT1__TINIT3_bm 0xffffff00
#define CH__D_R_A_M_TIMING_INIT1__TINIT2_bp 0
#define CH__D_R_A_M_TIMING_INIT1__TINIT2_bw 6
#define CH__D_R_A_M_TIMING_INIT1__TINIT2_bm 0x3f
#define CH__D_R_A_M_TIMING_INIT1 0x344

#define CH__D_R_A_M_TIMING_INIT2__TINIT5_bp 8
#define CH__D_R_A_M_TIMING_INIT2__TINIT5_bw 13
#define CH__D_R_A_M_TIMING_INIT2__TINIT5_bm 0x1fff00
#define CH__D_R_A_M_TIMING_INIT2__TINIT4_bp 0
#define CH__D_R_A_M_TIMING_INIT2__TINIT4_bw 5
#define CH__D_R_A_M_TIMING_INIT2__TINIT4_bm 0x1f
#define CH__D_R_A_M_TIMING_INIT2 0x348

#define CH__D_R_A_M_TIMING_ZQC0__TZQCAL_bp 20
#define CH__D_R_A_M_TIMING_ZQC0__TZQCAL_bw 12
#define CH__D_R_A_M_TIMING_ZQC0__TZQCAL_bm 0xfff00000
#define CH__D_R_A_M_TIMING_ZQC0__TZQLAT_bp 8
#define CH__D_R_A_M_TIMING_ZQC0__TZQLAT_bw 10
#define CH__D_R_A_M_TIMING_ZQC0__TZQLAT_bm 0x3ff00
#define CH__D_R_A_M_TIMING_ZQC0__TZQRESET_bp 0
#define CH__D_R_A_M_TIMING_ZQC0__TZQRESET_bw 8
#define CH__D_R_A_M_TIMING_ZQC0__TZQRESET_bm 0xff
#define CH__D_R_A_M_TIMING_ZQC0 0x34C

#define CH__D_R_A_M_TIMING_MR0__TMRWPD_bp 24
#define CH__D_R_A_M_TIMING_MR0__TMRWPD_bw 6
#define CH__D_R_A_M_TIMING_MR0__TMRWPD_bm 0x3f000000
#define CH__D_R_A_M_TIMING_MR0__TMRD_bp 16
#define CH__D_R_A_M_TIMING_MR0__TMRD_bw 8
#define CH__D_R_A_M_TIMING_MR0__TMRD_bm 0xff0000
#define CH__D_R_A_M_TIMING_MR0__TMRW_bp 8
#define CH__D_R_A_M_TIMING_MR0__TMRW_bw 8
#define CH__D_R_A_M_TIMING_MR0__TMRW_bm 0xff00
#define CH__D_R_A_M_TIMING_MR0__TMRR_bp 0
#define CH__D_R_A_M_TIMING_MR0__TMRR_bw 8
#define CH__D_R_A_M_TIMING_MR0__TMRR_bm 0xff
#define CH__D_R_A_M_TIMING_MR0 0x354

#define CH__D_R_A_M_TIMING_CORE0__TRC_bp 24
#define CH__D_R_A_M_TIMING_CORE0__TRC_bw 8
#define CH__D_R_A_M_TIMING_CORE0__TRC_bm 0xff000000
#define CH__D_R_A_M_TIMING_CORE0__TRCD_bp 16
#define CH__D_R_A_M_TIMING_CORE0__TRCD_bw 8
#define CH__D_R_A_M_TIMING_CORE0__TRCD_bm 0xff0000
#define CH__D_R_A_M_TIMING_CORE0__TRAS_bp 8
#define CH__D_R_A_M_TIMING_CORE0__TRAS_bw 8
#define CH__D_R_A_M_TIMING_CORE0__TRAS_bm 0xff00
#define CH__D_R_A_M_TIMING_CORE0__TFAW_bp 0
#define CH__D_R_A_M_TIMING_CORE0__TFAW_bw 8
#define CH__D_R_A_M_TIMING_CORE0__TFAW_bm 0xff
#define CH__D_R_A_M_TIMING_CORE0 0x35C

#define CH__D_R_A_M_TIMING_CORE1__TRTP_bp 24
#define CH__D_R_A_M_TIMING_CORE1__TRTP_bw 5
#define CH__D_R_A_M_TIMING_CORE1__TRTP_bm 0x1f000000
#define CH__D_R_A_M_TIMING_CORE1__TWR_bp 16
#define CH__D_R_A_M_TIMING_CORE1__TWR_bw 7
#define CH__D_R_A_M_TIMING_CORE1__TWR_bm 0x7f0000
#define CH__D_R_A_M_TIMING_CORE1__TWTR_bp 8
#define CH__D_R_A_M_TIMING_CORE1__TWTR_bw 6
#define CH__D_R_A_M_TIMING_CORE1__TWTR_bm 0x3f00
#define CH__D_R_A_M_TIMING_CORE1__TRRD_bp 0
#define CH__D_R_A_M_TIMING_CORE1__TRRD_bw 5
#define CH__D_R_A_M_TIMING_CORE1__TRRD_bm 0x1f
#define CH__D_R_A_M_TIMING_CORE1 0x360

#define CH__D_R_A_M_TIMING_CORE2 0x364
#define CH__D_R_A_M_TIMING_CORE2__TPPD_bp 28
#define CH__D_R_A_M_TIMING_CORE2__TPPD_bw 4
#define CH__D_R_A_M_TIMING_CORE2__TPPD_bm 0xf0000000
#define CH__D_R_A_M_TIMING_CORE2__TDQSCK_bp 24
#define CH__D_R_A_M_TIMING_CORE2__TDQSCK_bw 4
#define CH__D_R_A_M_TIMING_CORE2__TDQSCK_bm 0xf000000
#define CH__D_R_A_M_TIMING_CORE2__TRPPB_bp 16
#define CH__D_R_A_M_TIMING_CORE2__TRPPB_bw 6
#define CH__D_R_A_M_TIMING_CORE2__TRPPB_bm 0x3f0000
#define CH__D_R_A_M_TIMING_CORE2__TRPAB_bp 8
#define CH__D_R_A_M_TIMING_CORE2__TRPAB_bw 6
#define CH__D_R_A_M_TIMING_CORE2__TRPAB_bm 0x3f00
#define CH__D_R_A_M_TIMING_CORE2__TCCD_bp 0
#define CH__D_R_A_M_TIMING_CORE2__TCCD_bw 5
#define CH__D_R_A_M_TIMING_CORE2__TCCD_bm 0x1f

#define CH__D_R_A_M_TIMING_CORE3__TRTW1_bp 20
#define CH__D_R_A_M_TIMING_CORE3__TRTW1_bw 6
#define CH__D_R_A_M_TIMING_CORE3__TRTW1_bm 0x3f00000
#define CH__D_R_A_M_TIMING_CORE3__TWTR1_bp 12
#define CH__D_R_A_M_TIMING_CORE3__TWTR1_bw 7
#define CH__D_R_A_M_TIMING_CORE3__TWTR1_bm 0x7f000
#define CH__D_R_A_M_TIMING_CORE3__TCCD1_bp 8
#define CH__D_R_A_M_TIMING_CORE3__TCCD1_bw 4
#define CH__D_R_A_M_TIMING_CORE3__TCCD1_bm 0xf00
#define CH__D_R_A_M_TIMING_CORE3__TRRD1_bp 0
#define CH__D_R_A_M_TIMING_CORE3__TRRD1_bw 5
#define CH__D_R_A_M_TIMING_CORE3__TRRD1_bm 0x1f
#define CH__D_R_A_M_TIMING_CORE3 0x368

#define CH__D_R_A_M_TIMING_CORE4 0x36C

#define CH__D_R_A_M_TIMING_REF0__TREFI_bp 16
#define CH__D_R_A_M_TIMING_REF0__TREFI_bw 14
#define CH__D_R_A_M_TIMING_REF0__TREFI_bm 0x3fff0000
#define CH__D_R_A_M_TIMING_REF0__TRFC_bp 0
#define CH__D_R_A_M_TIMING_REF0__TRFC_bw 12
#define CH__D_R_A_M_TIMING_REF0__TRFC_bm 0xfff
#define CH__D_R_A_M_TIMING_REF0 0x388

#define CH__D_R_A_M_TIMING_SR0__TFC_bp 20
#define CH__D_R_A_M_TIMING_SR0__TFC_bw 12
#define CH__D_R_A_M_TIMING_SR0__TFC_bm 0xfff00000
#define CH__D_R_A_M_TIMING_SR0__TSR_bp 12
#define CH__D_R_A_M_TIMING_SR0__TSR_bw 6
#define CH__D_R_A_M_TIMING_SR0__TSR_bm 0x3f000
#define CH__D_R_A_M_TIMING_SR0__TXSR_bp 0
#define CH__D_R_A_M_TIMING_SR0__TXSR_bw 11
#define CH__D_R_A_M_TIMING_SR0__TXSR_bm 0x7ff
#define CH__D_R_A_M_TIMING_SR0 0x398

#define CH__D_R_A_M_TIMING_PD0__TCKCKEH_bp 24
#define CH__D_R_A_M_TIMING_PD0__TCKCKEH_bw 5
#define CH__D_R_A_M_TIMING_PD0__TCKCKEH_bm 0x1f000000
#define CH__D_R_A_M_TIMING_PD0__TCKE_bp 16
#define CH__D_R_A_M_TIMING_PD0__TCKE_bw 5
#define CH__D_R_A_M_TIMING_PD0__TCKE_bm 0x1f0000
#define CH__D_R_A_M_TIMING_PD0__TCMDCKE_bp 12
#define CH__D_R_A_M_TIMING_PD0__TCMDCKE_bw 3
#define CH__D_R_A_M_TIMING_PD0__TCMDCKE_bm 0x7000
#define CH__D_R_A_M_TIMING_PD0__TCKELCK_bp 7
#define CH__D_R_A_M_TIMING_PD0__TCKELCK_bw 5
#define CH__D_R_A_M_TIMING_PD0__TCKELCK_bm 0xf80
#define CH__D_R_A_M_TIMING_PD0__TXP_bp 0
#define CH__D_R_A_M_TIMING_PD0__TXP_bw 5
#define CH__D_R_A_M_TIMING_PD0__TXP_bm 0x1f
#define CH__D_R_A_M_TIMING_PD0 0x3A0

#define CH__D_R_A_M_TIMING_ODT0 0x3B8
#define CH__D_R_A_M_TIMING_MISC0 0x3C4

#define CH__D_R_A_M_TIMING_MISC1__RDCRC_LATENCY_ADDER_bp 28
#define CH__D_R_A_M_TIMING_MISC1__RDCRC_LATENCY_ADDER_bw 4
#define CH__D_R_A_M_TIMING_MISC1__RDCRC_LATENCY_ADDER_bm 0xf0000000
#define CH__D_R_A_M_TIMING_MISC1__TMRD_PDA_bp 20
#define CH__D_R_A_M_TIMING_MISC1__TMRD_PDA_bw 6
#define CH__D_R_A_M_TIMING_MISC1__TMRD_PDA_bm 0x3f00000
#define CH__D_R_A_M_TIMING_MISC1__TMPRR_bp 16
#define CH__D_R_A_M_TIMING_MISC1__TMPRR_bw 2
#define CH__D_R_A_M_TIMING_MISC1__TMPRR_bm 0x30000
#define CH__D_R_A_M_TIMING_MISC1__TMPX_LH_bp 8
#define CH__D_R_A_M_TIMING_MISC1__TMPX_LH_bw 5
#define CH__D_R_A_M_TIMING_MISC1__TMPX_LH_bm 0x1f00
#define CH__D_R_A_M_TIMING_MISC1__TCPDED_bp 0
#define CH__D_R_A_M_TIMING_MISC1__TCPDED_bw 6
#define CH__D_R_A_M_TIMING_MISC1__TCPDED_bm 0x3f
#define CH__D_R_A_M_TIMING_MISC1 0x3C8

#define CH__D_R_A_M_TIMING_OFFSPEC0__WR2RD_DELAY_bp 24
#define CH__D_R_A_M_TIMING_OFFSPEC0__WR2RD_DELAY_bw 6
#define CH__D_R_A_M_TIMING_OFFSPEC0__WR2RD_DELAY_bm 0x3f000000
#define CH__D_R_A_M_TIMING_OFFSPEC0__WR2WR_DELAY_bp 16
#define CH__D_R_A_M_TIMING_OFFSPEC0__WR2WR_DELAY_bw 6
#define CH__D_R_A_M_TIMING_OFFSPEC0__WR2WR_DELAY_bm 0x3f0000
#define CH__D_R_A_M_TIMING_OFFSPEC0__RD2WR_DELAY_bp 8
#define CH__D_R_A_M_TIMING_OFFSPEC0__RD2WR_DELAY_bw 5
#define CH__D_R_A_M_TIMING_OFFSPEC0__RD2WR_DELAY_bm 0x1f00
#define CH__D_R_A_M_TIMING_OFFSPEC0__RD2RD_DELAY_bp 0
#define CH__D_R_A_M_TIMING_OFFSPEC0__RD2RD_DELAY_bw 6
#define CH__D_R_A_M_TIMING_OFFSPEC0__RD2RD_DELAY_bm 0x3f
#define CH__D_R_A_M_TIMING_OFFSPEC0 0x3D0

#define CH__D_R_A_M_TIMING_OFFSPEC1 0x3D4

#define CH__D_R_A_M_TIMING_RETRY__RETRY_DELAY_RD_bp 8
#define CH__D_R_A_M_TIMING_RETRY__RETRY_DELAY_RD_bw 7
#define CH__D_R_A_M_TIMING_RETRY__RETRY_DELAY_RD_bm 0x7f00
#define CH__D_R_A_M_TIMING_RETRY__RETRY_DELAY_WR_bp 0
#define CH__D_R_A_M_TIMING_RETRY__RETRY_DELAY_WR_bw 7
#define CH__D_R_A_M_TIMING_RETRY__RETRY_DELAY_WR_bm 0x7f
#define CH__D_R_A_M_TIMING_RETRY 0x3D8

#define CH__D_R_A_M_TIMING_PPR0__TPGM_bp 0
#define CH__D_R_A_M_TIMING_PPR0__TPGM_bw 32
#define CH__D_R_A_M_TIMING_PPR0__TPGM_bm 0xffffffff
#define CH__D_R_A_M_TIMING_PPR0 0x3DC

#define CH__D_R_A_M_TIMING_PPR1__TPGMPST_bp 8
#define CH__D_R_A_M_TIMING_PPR1__TPGMPST_bw 18
#define CH__D_R_A_M_TIMING_PPR1__TPGMPST_bm 0x3ffff00
#define CH__D_R_A_M_TIMING_PPR1__TPGM_EXIT_bp 0
#define CH__D_R_A_M_TIMING_PPR1__TPGM_EXIT_bw 7
#define CH__D_R_A_M_TIMING_PPR1__TPGM_EXIT_bm 0x7f
#define CH__D_R_A_M_TIMING_PPR1 0x3E0

#define CH__D_R_A_M_TIMING_GEARDOWN__TCMD_GEAR_bp 8
#define CH__D_R_A_M_TIMING_GEARDOWN__TCMD_GEAR_bw 6
#define CH__D_R_A_M_TIMING_GEARDOWN__TCMD_GEAR_bm 0x3f00
#define CH__D_R_A_M_TIMING_GEARDOWN__TSYNC_GEAR_bp 0
#define CH__D_R_A_M_TIMING_GEARDOWN__TSYNC_GEAR_bw 6
#define CH__D_R_A_M_TIMING_GEARDOWN__TSYNC_GEAR_bm 0x3f
#define CH__D_R_A_M_TIMING_GEARDOWN 0x3E4

#define CH__F0_R_C0__F0RC5X_bp 24
#define CH__F0_R_C0__F0RC5X_bw 8
#define CH__F0_R_C0__F0RC5X_bm 0xff000000
#define CH__F0_R_C0__F0RC1X_bp 16
#define CH__F0_R_C0__F0RC1X_bw 8
#define CH__F0_R_C0__F0RC1X_bm 0xff0000
#define CH__F0_R_C0__F0RC0F_bp 12
#define CH__F0_R_C0__F0RC0F_bw 4
#define CH__F0_R_C0__F0RC0F_bm 0xf000
#define CH__F0_R_C0__F0RC05_bp 8
#define CH__F0_R_C0__F0RC05_bw 4
#define CH__F0_R_C0__F0RC05_bm 0xf00
#define CH__F0_R_C0__F0RC04_bp 4
#define CH__F0_R_C0__F0RC04_bw 4
#define CH__F0_R_C0__F0RC04_bm 0xf0
#define CH__F0_R_C0__F0RC03_bp 0
#define CH__F0_R_C0__F0RC03_bw 4
#define CH__F0_R_C0__F0RC03_bm 0xf
#define CH__F0_R_C0 0x504

#define CH__F0_R_C2__F0RC0A_bp 28
#define CH__F0_R_C2__F0RC0A_bw 4
#define CH__F0_R_C2__F0RC0A_bm 0xf0000000
#define CH__F0_R_C2__F0RC09_bp 24
#define CH__F0_R_C2__F0RC09_bw 4
#define CH__F0_R_C2__F0RC09_bm 0xf000000
#define CH__F0_R_C2__F0RC08_bp 20
#define CH__F0_R_C2__F0RC08_bw 4
#define CH__F0_R_C2__F0RC08_bm 0xf00000
#define CH__F0_R_C2__F0RC07_bp 16
#define CH__F0_R_C2__F0RC07_bw 4
#define CH__F0_R_C2__F0RC07_bm 0xf0000
#define CH__F0_R_C2__F0RC06_bp 12
#define CH__F0_R_C2__F0RC06_bw 4
#define CH__F0_R_C2__F0RC06_bm 0xf000
#define CH__F0_R_C2__F0RC02_bp 8
#define CH__F0_R_C2__F0RC02_bw 4
#define CH__F0_R_C2__F0RC02_bm 0xf00
#define CH__F0_R_C2__F0RC01_bp 4
#define CH__F0_R_C2__F0RC01_bw 4
#define CH__F0_R_C2__F0RC01_bm 0xf0
#define CH__F0_R_C2__F0RC00_bp 0
#define CH__F0_R_C2__F0RC00_bw 4
#define CH__F0_R_C2__F0RC00_bm 0xf
#define CH__F0_R_C2 0x50C

#define CH__F0_R_C3__F0RC2X_bp 24
#define CH__F0_R_C3__F0RC2X_bw 8
#define CH__F0_R_C3__F0RC2X_bm 0xff000000
#define CH__F0_R_C3__F0RC0E_bp 12
#define CH__F0_R_C3__F0RC0E_bw 4
#define CH__F0_R_C3__F0RC0E_bm 0xf000
#define CH__F0_R_C3__F0RC0D_bp 8
#define CH__F0_R_C3__F0RC0D_bw 4
#define CH__F0_R_C3__F0RC0D_bm 0xf00
#define CH__F0_R_C3__F0RC0C_bp 4
#define CH__F0_R_C3__F0RC0C_bw 4
#define CH__F0_R_C3__F0RC0C_bm 0xf0
#define CH__F0_R_C3__F0RC0B_bp 0
#define CH__F0_R_C3__F0RC0B_bw 4
#define CH__F0_R_C3__F0RC0B_bm 0xf
#define CH__F0_R_C3 0x510

#define CH__R_C_D_TIMING0__TPDM_bp 28
#define CH__R_C_D_TIMING0__TPDM_bw 3
#define CH__R_C_D_TIMING0__TPDM_bm 0x70000000
#define CH__R_C_D_TIMING0__TINDIS_bp 24
#define CH__R_C_D_TIMING0__TINDIS_bw 4
#define CH__R_C_D_TIMING0__TINDIS_bm 0xf000000
#define CH__R_C_D_TIMING0__TMRC_bp 16
#define CH__R_C_D_TIMING0__TMRC_bw 6
#define CH__R_C_D_TIMING0__TMRC_bm 0x3f0000
#define CH__R_C_D_TIMING0__TMRD_L2_bp 8
#define CH__R_C_D_TIMING0__TMRD_L2_bw 7
#define CH__R_C_D_TIMING0__TMRD_L2_bm 0x7f00
#define CH__R_C_D_TIMING0__TMRD_L_bp 0
#define CH__R_C_D_TIMING0__TMRD_L_bw 6
#define CH__R_C_D_TIMING0__TMRD_L_bm 0x3f
#define CH__R_C_D_TIMING0 0x57C

#define CH__R_C_D_TIMING1__TFIXEDOUTPUT_bp 16
#define CH__R_C_D_TIMING1__TFIXEDOUTPUT_bw 5
#define CH__R_C_D_TIMING1__TFIXEDOUTPUT_bm 0x1f0000
#define CH__R_C_D_TIMING1__TCKEV_bp 8
#define CH__R_C_D_TIMING1__TCKEV_bw 5
#define CH__R_C_D_TIMING1__TCKEV_bm 0x1f00
#define CH__R_C_D_TIMING1__TCKOFF_bp 0
#define CH__R_C_D_TIMING1__TCKOFF_bw 6
#define CH__R_C_D_TIMING1__TCKOFF_bm 0x3f
#define CH__R_C_D_TIMING1 0x580

#define CH__R_C_D_TIMING2__TPDM_WR_bp 28
#define CH__R_C_D_TIMING2__TPDM_WR_bw 3
#define CH__R_C_D_TIMING2__TPDM_WR_bm 0x70000000
#define CH__R_C_D_TIMING2__TPDM_RD_bp 24
#define CH__R_C_D_TIMING2__TPDM_RD_bw 3
#define CH__R_C_D_TIMING2__TPDM_RD_bm 0x7000000
#define CH__R_C_D_TIMING2__TODU_bp 15
#define CH__R_C_D_TIMING2__TODU_bw 9
#define CH__R_C_D_TIMING2__TODU_bm 0xff8000
#define CH__R_C_D_TIMING2__TSTAB_bp 0
#define CH__R_C_D_TIMING2__TSTAB_bw 14
#define CH__R_C_D_TIMING2__TSTAB_bm 0x3fff
#define CH__R_C_D_TIMING2 0x584

#define CH__D_F_I_PHY_CNTL0__TPHY_WRCSGAP_bp 20
#define CH__D_F_I_PHY_CNTL0__TPHY_WRCSGAP_bw 4
#define CH__D_F_I_PHY_CNTL0__TPHY_WRCSGAP_bm 0xf00000
#define CH__D_F_I_PHY_CNTL0__TPHY_WRDATA_bp 16
#define CH__D_F_I_PHY_CNTL0__TPHY_WRDATA_bw 4
#define CH__D_F_I_PHY_CNTL0__TPHY_WRDATA_bm 0xf0000
#define CH__D_F_I_PHY_CNTL0__TPHY_WRLAT_bp 8
#define CH__D_F_I_PHY_CNTL0__TPHY_WRLAT_bw 8
#define CH__D_F_I_PHY_CNTL0__TPHY_WRLAT_bm 0xff00
#define CH__D_F_I_PHY_CNTL0__TPHY_WRCSLAT_bp 0
#define CH__D_F_I_PHY_CNTL0__TPHY_WRCSLAT_bw 8
#define CH__D_F_I_PHY_CNTL0__TPHY_WRCSLAT_bm 0xff
#define CH__D_F_I_PHY_CNTL0 0x30C

#define CH__D_F_I_PHY_CNTL1__TPHY_RDCSGAP_bp 20
#define CH__D_F_I_PHY_CNTL1__TPHY_RDCSGAP_bw 4
#define CH__D_F_I_PHY_CNTL1__TPHY_RDCSGAP_bm 0xf00000
#define CH__D_F_I_PHY_CNTL1__TPHY_RDLAT_bp 16
#define CH__D_F_I_PHY_CNTL1__TPHY_RDLAT_bw 4
#define CH__D_F_I_PHY_CNTL1__TPHY_RDLAT_bm 0xf0000
#define CH__D_F_I_PHY_CNTL1__TRDDATA_EN_bp 8
#define CH__D_F_I_PHY_CNTL1__TRDDATA_EN_bw 8
#define CH__D_F_I_PHY_CNTL1__TRDDATA_EN_bm 0xff00
#define CH__D_F_I_PHY_CNTL1__TPHY_RDCSLAT_bp 0
#define CH__D_F_I_PHY_CNTL1__TPHY_RDCSLAT_bw 8
#define CH__D_F_I_PHY_CNTL1__TPHY_RDCSLAT_bm 0xff
#define CH__D_F_I_PHY_CNTL1 0x310

#define D_F_I_PHY_CNTL2__TINIT_COMPLETE_bp 24
#define D_F_I_PHY_CNTL2__TINIT_COMPLETE_bw 8
#define D_F_I_PHY_CNTL2__TINIT_COMPLETE_bm 0xff000000
#define D_F_I_PHY_CNTL2__TINIT_START_bp 16
#define D_F_I_PHY_CNTL2__TINIT_START_bw 8
#define D_F_I_PHY_CNTL2__TINIT_START_bm 0xff0000
#define D_F_I_PHY_CNTL2__DFI_DRAM_CLK_DISABLE_bp 5
#define D_F_I_PHY_CNTL2__DFI_DRAM_CLK_DISABLE_bw 1
#define D_F_I_PHY_CNTL2__DFI_DRAM_CLK_DISABLE_bm 0x8000
#define D_F_I_PHY_CNTL2__TCMD_LAT_bp 10
#define D_F_I_PHY_CNTL2__TCMD_LAT_bw 4
#define D_F_I_PHY_CNTL2__TCMD_LAT_bm 0x3c00
#define D_F_I_PHY_CNTL2__DFI_FREQUENCY_bp 5
#define D_F_I_PHY_CNTL2__DFI_FREQUENCY_bw 5
#define D_F_I_PHY_CNTL2__DFI_FREQUENCY_bm 0x3e0
#define D_F_I_PHY_CNTL2__DFI_FREQ_FSP_bp 3
#define D_F_I_PHY_CNTL2__DFI_FREQ_FSP_bw 2
#define D_F_I_PHY_CNTL2__DFI_FREQ_FSP_bm 0x18
#define D_F_I_PHY_CNTL2__DFI_BOOT_STATE_bp 1
#define D_F_I_PHY_CNTL2__DFI_BOOT_STATE_bw 2
#define D_F_I_PHY_CNTL2__DFI_BOOT_STATE_bm 0x6
#define D_F_I_PHY_CNTL2__DFI_INDEPENDENT_BOOT_EN_bp 0
#define D_F_I_PHY_CNTL2__DFI_INDEPENDENT_BOOT_EN_bw 1
#define D_F_I_PHY_CNTL2__DFI_INDEPENDENT_BOOT_EN_bm 0x1
#define D_F_I_PHY_CNTL2 0x314

#define MISC_CNTL__SELF_REFRESH_RANK_CNTL_bp 16
#define MISC_CNTL__SELF_REFRESH_RANK_CNTL_bw 2
#define MISC_CNTL__SELF_REFRESH_RANK_CNTL_bm 0x30000
#define MISC_CNTL__EXCLUSIVE_MON_DISABLE_bp 5
#define MISC_CNTL__EXCLUSIVE_MON_DISABLE_bw 1
#define MISC_CNTL__EXCLUSIVE_MON_DISABLE_bm 0x8000
#define MISC_CNTL__READ_DC_ENB_bp 3
#define MISC_CNTL__READ_DC_ENB_bw 1
#define MISC_CNTL__READ_DC_ENB_bm 0x2000
#define MISC_CNTL__WRITE_DC_ENB_bp 2
#define MISC_CNTL__WRITE_DC_ENB_bw 1
#define MISC_CNTL__WRITE_DC_ENB_bm 0x1000
#define MISC_CNTL__WRITE_1_ENB_bp 1
#define MISC_CNTL__WRITE_1_ENB_bw 1
#define MISC_CNTL__WRITE_1_ENB_bm 0x800
#define MISC_CNTL__AXI_SAME_ID_ORDER_EN_bp 0
#define MISC_CNTL__AXI_SAME_ID_ORDER_EN_bw 1
#define MISC_CNTL__AXI_SAME_ID_ORDER_EN_bm 0x400
#define MISC_CNTL__AXI_SAME_ADDR_ORDER_EN_bp 9
#define MISC_CNTL__AXI_SAME_ADDR_ORDER_EN_bw 1
#define MISC_CNTL__AXI_SAME_ADDR_ORDER_EN_bm 0x200
#define MISC_CNTL__READ_DATA_INTERLEAVE_DISABLE_bp 8
#define MISC_CNTL__READ_DATA_INTERLEAVE_DISABLE_bw 1
#define MISC_CNTL__READ_DATA_INTERLEAVE_DISABLE_bm 0x100
#define MISC_CNTL__WRITE_X_ENB_bp 7
#define MISC_CNTL__WRITE_X_ENB_bw 1
#define MISC_CNTL__WRITE_X_ENB_bm 0x80
#define MISC_CNTL__START_REFRESH_AFTER_WR_bp 6
#define MISC_CNTL__START_REFRESH_AFTER_WR_bw 1
#define MISC_CNTL__START_REFRESH_AFTER_WR_bm 0x40
#define MISC_CNTL__AXI_INTF_MUX_STARV_VALUE_bp 2
#define MISC_CNTL__AXI_INTF_MUX_STARV_VALUE_bw 4
#define MISC_CNTL__AXI_INTF_MUX_STARV_VALUE_bm 0x3c
#define MISC_CNTL__DDR_WRAPPING_BURST_ENB_bp 1
#define MISC_CNTL__DDR_WRAPPING_BURST_ENB_bw 1
#define MISC_CNTL__DDR_WRAPPING_BURST_ENB_bm 0x2
#define MISC_CNTL__AUTO_PRECHARGE_ENB_bp 0
#define MISC_CNTL__AUTO_PRECHARGE_ENB_bw 1
#define MISC_CNTL__AUTO_PRECHARGE_ENB_bm 0x1
#define MISC_CNTL 0x40

#define RW_ARBITER_CNTL__DISABLE_ALMOST_EMPTY_STALL_bp 7
#define RW_ARBITER_CNTL__DISABLE_ALMOST_EMPTY_STALL_bw 1
#define RW_ARBITER_CNTL__DISABLE_ALMOST_EMPTY_STALL_bm 0x20000
#define RW_ARBITER_CNTL__FORCE_READ_SERVE_COUNT_bp 8
#define RW_ARBITER_CNTL__FORCE_READ_SERVE_COUNT_bw 9
#define RW_ARBITER_CNTL__FORCE_READ_SERVE_COUNT_bm 0x1ff00
#define RW_ARBITER_CNTL__DRAIN_LEVEL_bp 3
#define RW_ARBITER_CNTL__DRAIN_LEVEL_bw 2
#define RW_ARBITER_CNTL__DRAIN_LEVEL_bm 0x18
#define RW_ARBITER_CNTL__DRAIN_TRIGGER_THRESHOLD_bp 1
#define RW_ARBITER_CNTL__DRAIN_TRIGGER_THRESHOLD_bw 2
#define RW_ARBITER_CNTL__DRAIN_TRIGGER_THRESHOLD_bm 0x6
#define RW_ARBITER_CNTL__AUTO_DRAIN_ENB_bp 0
#define RW_ARBITER_CNTL__AUTO_DRAIN_ENB_bw 1
#define RW_ARBITER_CNTL__AUTO_DRAIN_ENB_bm 0x1
#define RW_ARBITER_CNTL 0x50

#define READ_CNTL__ROB_STARV_TIMER_VALUE_INIT_bp 12
#define READ_CNTL__ROB_STARV_TIMER_VALUE_INIT_bw 4
#define READ_CNTL__ROB_STARV_TIMER_VALUE_INIT_bm 0xf000
#define READ_CNTL__RCP_STARV_TIMER_VALUE_INIT_bp 4
#define READ_CNTL__RCP_STARV_TIMER_VALUE_INIT_bw 7
#define READ_CNTL__RCP_STARV_TIMER_VALUE_INIT_bm 0x7f0
#define READ_CNTL__ROB_STARVATION_CNTL_ENB_bp 1
#define READ_CNTL__ROB_STARVATION_CNTL_ENB_bw 1
#define READ_CNTL__ROB_STARVATION_CNTL_ENB_bm 0x2
#define READ_CNTL__RCP_STARVATION_CNTL_ENB_bp 0
#define READ_CNTL__RCP_STARVATION_CNTL_ENB_bw 1
#define READ_CNTL__RCP_STARVATION_CNTL_ENB_bm 0x1
#define READ_CNTL 0x54

#define CLK_GATING_CNTL__MC_CLK_GATING_DISABLE_bp 0
#define CLK_GATING_CNTL__MC_CLK_GATING_DISABLE_bw 1
#define CLK_GATING_CNTL__MC_CLK_GATING_DISABLE_bm 0x1
#define CLK_GATING_CNTL 0x25C

#define D_F_I_USER_CMD0__DFI_CMD0_CH_SEL_bp 28
#define D_F_I_USER_CMD0__DFI_CMD0_CH_SEL_bw 2
#define D_F_I_USER_CMD0__DFI_CMD0_CH_SEL_bm 0x30000000
#define D_F_I_USER_CMD0__DFI_DISCONNECT_ERROR_bp 9
#define D_F_I_USER_CMD0__DFI_DISCONNECT_ERROR_bw 1
#define D_F_I_USER_CMD0__DFI_DISCONNECT_ERROR_bm 0x200
#define D_F_I_USER_CMD0__DFI_PHYUPD_DISCONNECT_REQ_bp 8
#define D_F_I_USER_CMD0__DFI_PHYUPD_DISCONNECT_REQ_bw 1
#define D_F_I_USER_CMD0__DFI_PHYUPD_DISCONNECT_REQ_bm 0x100
#define D_F_I_USER_CMD0__DFI_CTRLUPD_DISCONNECT_REQ_bp 7
#define D_F_I_USER_CMD0__DFI_CTRLUPD_DISCONNECT_REQ_bw 1
#define D_F_I_USER_CMD0__DFI_CTRLUPD_DISCONNECT_REQ_bm 0x80
#define D_F_I_USER_CMD0__DFI_PHYMSTR_DISCONNECT_REQ_bp 6
#define D_F_I_USER_CMD0__DFI_PHYMSTR_DISCONNECT_REQ_bw 1
#define D_F_I_USER_CMD0__DFI_PHYMSTR_DISCONNECT_REQ_bm 0x40
#define D_F_I_USER_CMD0__DFI_LP_CTRL_REQ_bp 5
#define D_F_I_USER_CMD0__DFI_LP_CTRL_REQ_bw 1
#define D_F_I_USER_CMD0__DFI_LP_CTRL_REQ_bm 0x20
#define D_F_I_USER_CMD0__DFI_LP_DATA_REQ_bp 4
#define D_F_I_USER_CMD0__DFI_LP_DATA_REQ_bw 1
#define D_F_I_USER_CMD0__DFI_LP_DATA_REQ_bm 0x10
#define D_F_I_USER_CMD0__DFI_CTRLUPD_REQ_bp 3
#define D_F_I_USER_CMD0__DFI_CTRLUPD_REQ_bw 1
#define D_F_I_USER_CMD0__DFI_CTRLUPD_REQ_bm 0x8
#define D_F_I_USER_CMD0__PHY_CALIBRATE_REQ_bp 2
#define D_F_I_USER_CMD0__PHY_CALIBRATE_REQ_bw 1
#define D_F_I_USER_CMD0__PHY_CALIBRATE_REQ_bm 0x4
#define D_F_I_USER_CMD0__DFI_DFC_REQ_bp 1
#define D_F_I_USER_CMD0__DFI_DFC_REQ_bw 1
#define D_F_I_USER_CMD0__DFI_DFC_REQ_bm 0x2
#define D_F_I_USER_CMD0__DFI_INIT_REQ_bp 0
#define D_F_I_USER_CMD0__DFI_INIT_REQ_bw 1
#define D_F_I_USER_CMD0__DFI_INIT_REQ_bm 0x1
#define D_F_I_USER_CMD0 0x304

#define CH_DDR_STATUS_OVERWRITE__OVR_FSP_OP_CS3_bp 8
#define CH_DDR_STATUS_OVERWRITE__OVR_FSP_OP_CS3_bw 1
#define CH_DDR_STATUS_OVERWRITE__OVR_FSP_OP_CS3_bm 0x10000000
#define CH_DDR_STATUS_OVERWRITE__OVR_MPD_STATE_CS3_bp 7
#define CH_DDR_STATUS_OVERWRITE__OVR_MPD_STATE_CS3_bw 1
#define CH_DDR_STATUS_OVERWRITE__OVR_MPD_STATE_CS3_bm 0x8000000
#define CH_DDR_STATUS_OVERWRITE__OVR_PD_STATE_CS3_bp 6
#define CH_DDR_STATUS_OVERWRITE__OVR_PD_STATE_CS3_bw 1
#define CH_DDR_STATUS_OVERWRITE__OVR_PD_STATE_CS3_bm 0x4000000
#define CH_DDR_STATUS_OVERWRITE__OVR_SR_STATE_CS3_bp 5
#define CH_DDR_STATUS_OVERWRITE__OVR_SR_STATE_CS3_bw 1
#define CH_DDR_STATUS_OVERWRITE__OVR_SR_STATE_CS3_bm 0x2000000
#define CH_DDR_STATUS_OVERWRITE__OVR_INIT_DONE_CS3_bp 4
#define CH_DDR_STATUS_OVERWRITE__OVR_INIT_DONE_CS3_bw 1
#define CH_DDR_STATUS_OVERWRITE__OVR_INIT_DONE_CS3_bm 0x1000000
#define CH_DDR_STATUS_OVERWRITE__OVR_FSP_OP_CS2_bp 0
#define CH_DDR_STATUS_OVERWRITE__OVR_FSP_OP_CS2_bw 1
#define CH_DDR_STATUS_OVERWRITE__OVR_FSP_OP_CS2_bm 0x100000
#define CH_DDR_STATUS_OVERWRITE__OVR_MPD_STATE_CS2_bp 9
#define CH_DDR_STATUS_OVERWRITE__OVR_MPD_STATE_CS2_bw 1
#define CH_DDR_STATUS_OVERWRITE__OVR_MPD_STATE_CS2_bm 0x80000
#define CH_DDR_STATUS_OVERWRITE__OVR_PD_STATE_CS2_bp 8
#define CH_DDR_STATUS_OVERWRITE__OVR_PD_STATE_CS2_bw 1
#define CH_DDR_STATUS_OVERWRITE__OVR_PD_STATE_CS2_bm 0x40000
#define CH_DDR_STATUS_OVERWRITE__OVR_SR_STATE_CS2_bp 7
#define CH_DDR_STATUS_OVERWRITE__OVR_SR_STATE_CS2_bw 1
#define CH_DDR_STATUS_OVERWRITE__OVR_SR_STATE_CS2_bm 0x20000
#define CH_DDR_STATUS_OVERWRITE__OVR_INIT_DONE_CS2_bp 6
#define CH_DDR_STATUS_OVERWRITE__OVR_INIT_DONE_CS2_bw 1
#define CH_DDR_STATUS_OVERWRITE__OVR_INIT_DONE_CS2_bm 0x10000
#define CH_DDR_STATUS_OVERWRITE__OVR_FSP_OP_CS1_bp 2
#define CH_DDR_STATUS_OVERWRITE__OVR_FSP_OP_CS1_bw 1
#define CH_DDR_STATUS_OVERWRITE__OVR_FSP_OP_CS1_bm 0x1000
#define CH_DDR_STATUS_OVERWRITE__OVR_MPD_STATE_CS1_bp 1
#define CH_DDR_STATUS_OVERWRITE__OVR_MPD_STATE_CS1_bw 1
#define CH_DDR_STATUS_OVERWRITE__OVR_MPD_STATE_CS1_bm 0x800
#define CH_DDR_STATUS_OVERWRITE__OVR_PD_STATE_CS1_bp 0
#define CH_DDR_STATUS_OVERWRITE__OVR_PD_STATE_CS1_bw 1
#define CH_DDR_STATUS_OVERWRITE__OVR_PD_STATE_CS1_bm 0x400
#define CH_DDR_STATUS_OVERWRITE__OVR_SR_STATE_CS1_bp 9
#define CH_DDR_STATUS_OVERWRITE__OVR_SR_STATE_CS1_bw 1
#define CH_DDR_STATUS_OVERWRITE__OVR_SR_STATE_CS1_bm 0x200
#define CH_DDR_STATUS_OVERWRITE__OVR_INIT_DONE_CS1_bp 8
#define CH_DDR_STATUS_OVERWRITE__OVR_INIT_DONE_CS1_bw 1
#define CH_DDR_STATUS_OVERWRITE__OVR_INIT_DONE_CS1_bm 0x100
#define CH_DDR_STATUS_OVERWRITE__OVR_FSP_OP_CS0_bp 4
#define CH_DDR_STATUS_OVERWRITE__OVR_FSP_OP_CS0_bw 1
#define CH_DDR_STATUS_OVERWRITE__OVR_FSP_OP_CS0_bm 0x10
#define CH_DDR_STATUS_OVERWRITE__OVR_MPD_STATE_CS0_bp 3
#define CH_DDR_STATUS_OVERWRITE__OVR_MPD_STATE_CS0_bw 1
#define CH_DDR_STATUS_OVERWRITE__OVR_MPD_STATE_CS0_bm 0x8
#define CH_DDR_STATUS_OVERWRITE__OVR_PD_STATE_CS0_bp 2
#define CH_DDR_STATUS_OVERWRITE__OVR_PD_STATE_CS0_bw 1
#define CH_DDR_STATUS_OVERWRITE__OVR_PD_STATE_CS0_bm 0x4
#define CH_DDR_STATUS_OVERWRITE__OVR_SR_STATE_CS0_bp 1
#define CH_DDR_STATUS_OVERWRITE__OVR_SR_STATE_CS0_bw 1
#define CH_DDR_STATUS_OVERWRITE__OVR_SR_STATE_CS0_bm 0x2
#define CH_DDR_STATUS_OVERWRITE__OVR_INIT_DONE_CS0_bp 0
#define CH_DDR_STATUS_OVERWRITE__OVR_INIT_DONE_CS0_bw 1
#define CH_DDR_STATUS_OVERWRITE__OVR_INIT_DONE_CS0_bm 0x1
#define CH_DDR_STATUS_OVERWRITE 0x268

#define USER_CMD__USER_CMD_CH_SEL_bp 0
#define USER_CMD__USER_CMD_CH_SEL_bw 1
#define USER_CMD__USER_CMD_CH_SEL_bm 0x40000000
#define USER_CMD__USER_CMD_CS_SEL_bp 28
#define USER_CMD__USER_CMD_CS_SEL_bw 2
#define USER_CMD__USER_CMD_CS_SEL_bm 0x30000000
#define USER_CMD__PCHG_ALL_REQ_bp 7
#define USER_CMD__PCHG_ALL_REQ_bw 1
#define USER_CMD__PCHG_ALL_REQ_bm 0x8000000
#define USER_CMD__WS_FS_REQ_bp 6
#define USER_CMD__WS_FS_REQ_bw 1
#define USER_CMD__WS_FS_REQ_bm 0x4000000
#define USER_CMD__SR_PD_REQ_bp 5
#define USER_CMD__SR_PD_REQ_bw 1
#define USER_CMD__SR_PD_REQ_bm 0x2000000
#define USER_CMD__TRR_REQ_bp 4
#define USER_CMD__TRR_REQ_bw 1
#define USER_CMD__TRR_REQ_bm 0x1000000
#define USER_CMD__NOP_REQ_bp 3
#define USER_CMD__NOP_REQ_bw 1
#define USER_CMD__NOP_REQ_bm 0x800000
#define USER_CMD__MPD_REQ_bp 2
#define USER_CMD__MPD_REQ_bw 1
#define USER_CMD__MPD_REQ_bm 0x400000
#define USER_CMD__SR_REQ_bp 1
#define USER_CMD__SR_REQ_bw 1
#define USER_CMD__SR_REQ_bm 0x200000
#define USER_CMD__PPD_REQ_bp 0
#define USER_CMD__PPD_REQ_bw 1
#define USER_CMD__PPD_REQ_bm 0x100000
#define USER_CMD__APD_REQ_bp 9
#define USER_CMD__APD_REQ_bw 1
#define USER_CMD__APD_REQ_bm 0x80000
#define USER_CMD__PS_ENTER_bp 8
#define USER_CMD__PS_ENTER_bw 1
#define USER_CMD__PS_ENTER_bm 0x40000
#define USER_CMD__MRW_REQ_bp 7
#define USER_CMD__MRW_REQ_bw 1
#define USER_CMD__MRW_REQ_bm 0x20000
#define USER_CMD__MRR_REQ_bp 6
#define USER_CMD__MRR_REQ_bw 1
#define USER_CMD__MRR_REQ_bm 0x10000
#define USER_CMD__MR_ADDR_bp 8
#define USER_CMD__MR_ADDR_bw 8
#define USER_CMD__MR_ADDR_bm 0xff00
#define USER_CMD__DEVICE_SEL_bp 0
#define USER_CMD__DEVICE_SEL_bw 5
#define USER_CMD__DEVICE_SEL_bm 0x1f
#define USER_CMD 0x1A4

#define CH__D_R_A_M_POWER_STATUS 0x280

#define CH_REQ_CMD__WB_DRAIN_REQ_bp 2
#define CH_REQ_CMD__WB_DRAIN_REQ_bw 1
#define CH_REQ_CMD__WB_DRAIN_REQ_bm 0x4
#define CH_REQ_CMD__INIT_CONT_REQ_bp 1
#define CH_REQ_CMD__INIT_CONT_REQ_bw 1
#define CH_REQ_CMD__INIT_CONT_REQ_bm 0x2
#define CH_REQ_CMD__DRAM_INIT_REQ_bp 0
#define CH_REQ_CMD__DRAM_INIT_REQ_bw 1
#define CH_REQ_CMD__DRAM_INIT_REQ_bm 0x1
#define CH_REQ_CMD 0x58


#endif
