export ZEBU_FPGA_SRC_DIR=/home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/backend_default/U0/M0/IF.src
export ZEBU_FPGA_ORIGINAL_DIR=/home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/backend_default/U0/M0/IF.Original
export ZEBU_FPGA_MODULE_DIR=/home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/backend_default/U0/M0
