// Seed: 3301091702
module module_0 (
    output supply1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    output wor id_3,
    output wire id_4,
    output wand id_5,
    output wand id_6
    , id_8
);
  logic [1 : 1] id_9 = -1;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input tri0 id_1,
    input tri1 id_2,
    input tri id_3,
    output supply1 id_4,
    input wire id_5,
    input tri1 id_6,
    output logic id_7
);
  module_0 modCall_1 (
      id_0,
      id_5,
      id_5,
      id_0,
      id_0,
      id_4,
      id_0
  );
  always id_7 = -1 ^ 1;
endmodule
