
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 20000
Simulation Instructions: 50000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs dpc3_traces/631.deepsjeng_s-928B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
SPP-DEV original prefetcher

Warmup complete CPU 0 instructions: 20001 cycles: 5160 (Simulation time: 0 hr 0 min 0 sec) 

Finished CPU 0 instructions: 50001 cycles: 51142 cumulative IPC: 0.97769 (Simulation time: 0 hr 0 min 0 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.97769 instructions: 50001 cycles: 51142
cpu0_DTLB TOTAL     ACCESS:       9212  HIT:       9193  MISS:         19
cpu0_DTLB LOAD      ACCESS:       6073  HIT:       6054  MISS:         19
cpu0_DTLB RFO       ACCESS:       3139  HIT:       3139  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 397.789 cycles
cpu0_ITLB TOTAL     ACCESS:       4328  HIT:       4328  MISS:          0
cpu0_ITLB LOAD      ACCESS:       4328  HIT:       4328  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       4359  HIT:       4337  MISS:         22
cpu0_L1I LOAD      ACCESS:       4359  HIT:       4337  MISS:         22
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 124.364 cycles
cpu0_STLB TOTAL     ACCESS:         19  HIT:          2  MISS:         17
cpu0_STLB LOAD      ACCESS:         19  HIT:          2  MISS:         17
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 432.294 cycles
cpu0_L1D TOTAL     ACCESS:      13455  HIT:      13363  MISS:         92
cpu0_L1D LOAD      ACCESS:       7111  HIT:       7052  MISS:         59
cpu0_L1D RFO       ACCESS:       6324  HIT:       6309  MISS:         15
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:         20  HIT:          2  MISS:         18
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 192.348 cycles
cpu0_L2C TOTAL     ACCESS:        119  HIT:          5  MISS:        114
cpu0_L2C LOAD      ACCESS:         81  HIT:          0  MISS:         81
cpu0_L2C RFO       ACCESS:         15  HIT:          0  MISS:         15
cpu0_L2C PREFETCH  ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:         18  HIT:          0  MISS:         18
cpu0_L2C PREFETCH  REQUESTED:         23  ISSUED:         23  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 168.43 cycles
LLC TOTAL     ACCESS:        130  HIT:         10  MISS:        120
LLC LOAD      ACCESS:         81  HIT:          8  MISS:         73
LLC RFO       ACCESS:         15  HIT:          0  MISS:         15
LLC PREFETCH  ACCESS:         16  HIT:          2  MISS:         14
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:         18  HIT:          0  MISS:         18
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 157.042 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         14  ROW_BUFFER_MISS:        105
 DBUS AVG_CONGESTED_CYCLE:    3.87195
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 88.9974% MPKI: 16.8993 Average ROB Occupancy at Mispredict: 41.3337
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.139997
BRANCH_INDIRECT: 0.0399992
BRANCH_CONDITIONAL: 16.1197
BRANCH_DIRECT_CALL: 0.319994
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.279994

