    ____  ____
   /   /\/   /
  /___/  \  /    VENDOR      : Xilinx Inc.
  \   \   \/     VERSION     : 14.5 (P.58f)
   \   \         APPLICATION : /media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/compxlib
   /   /         CONTENTS    : Compilation Log
  /___/   /\     FILENAME    : compxlib.log
  \   \  /  \    
   \___\/\___\

Release 14.5 - /media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/compxlib 14.5 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Processing command line ...
Reading the compxlib configuration file - 'compxlib.cfg' ...
Library Source Paths => '/media/storage/opt/xilinx/14.5/ISE_DS/ISE'
Current Working Directory => '/media/data/git/jcfpga/ROMSEQ'
Compilation Mode = FAST
Execute Mode = ON
Scheduling library installation & compilation for architectures: spartan6

Scheduling library installation & compilation for libraries: simprim unisim xilinxcorelib

Signature:-
------------------------------------------------------------------------------
/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/compxlib -s questa -l all -p /opt/mentor/2015-16/RHELx86/QUESTA-SV-AFV_10.4c-5/questasim/bin -arch spartan6 -lib unisim -lib simprim -lib xilinxcorelib -intstyle ise 
------------------------------------------------------------------------------

Setting up the simulator 'questasim' for compilation ...
The executable path is set to '/opt/mentor/2015-16/RHELx86/QUESTA-SV-AFV_10.4c-5/questasim/bin' ...
Setting up the source libraries for simulator 'questasim' ...



Compiling Xilinx HDL Libraries for 'questasim' simulator
QuestaSim-64 vlog 10.4c_5 Compiler 2015.11 Nov 14 2015
Language => 'vhdl,verilog'
The modelsim.ini file not found, create it.
Output directory => '/media/storage/opt/xilinx/14.5/ISE_DS/ISE'


Library verilog.secureip will not be compiled, because precompiled info is up to date.
compxlib[verilog.secureip]: 0 error(s), 0 warning(s), 14.29 % complete



Library vhdl.unisim:vhdl.unimacro will not be compiled, because precompiled info is up to date.

Library vhdl.unisim:vhdl.secureip_vhdl_unisim will not be compiled, because precompiled info is up to date.

Library vhdl.unisim will not be compiled, because precompiled info is up to date.
compxlib[vhdl.unisim]: 0 error(s), 1 warning(s), 28.57 % complete



Library verilog.unisim:verilog.unimacro will not be compiled, because precompiled info is up to date.

Library verilog.unisim will not be compiled, because precompiled info is up to date.
compxlib[verilog.unisim]: 0 error(s), 2 warning(s), 42.86 % complete



Library vhdl.simprim:vhdl.secureip_vhdl_simprim will not be compiled, because precompiled info is up to date.

Library vhdl.simprim will not be compiled, because precompiled info is up to date.
compxlib[vhdl.simprim]: 0 error(s), 1 warning(s), 57.14 % complete



Library verilog.simprim will not be compiled, because precompiled info is up to date.
compxlib[verilog.simprim]: 0 error(s), 2 warning(s), 71.43 % complete



Library vhdl.xilinxcorelib will not be compiled, because precompiled info is up to date.
compxlib[vhdl.xilinxcorelib]: 0 error(s), 357 warning(s), 85.71 % complete



Library verilog.xilinxcorelib will not be compiled, because precompiled info is up to date.
compxlib[verilog.xilinxcorelib]: 0 error(s), 4 warning(s), 100.00 % complete


Setup file '/media/storage/opt/xilinx/14.5/ISE_DS/ISE/verilog/questasim/10.4c_5/lin64/modelsim.ini' exists, no copying from 'modelsim.ini' ...
