INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/CompArch/CPU-Azathoth/CPU-Azathoth.sim/sim_1/synth/timing/cpu_div_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-311] analyzing module IMEM_dist
INFO: [VRFC 10-311] analyzing module azathoth
INFO: [VRFC 10-311] analyzing module cpu_div
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-311] analyzing module DMEM_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module DMEM_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module DMEM_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module DMEM_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module DMEM_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module DMEM_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module IMEM_dist_dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module IMEM_dist_dist_mem_gen_v8_0_10_synth
INFO: [VRFC 10-311] analyzing module IMEM_dist_rom
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/CompArch/CPU-Azathoth/CPU-Azathoth.srcs/sim_1/new/cpu_div_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_div_tb
