//`timescale 1ns / 1ps
////////////////////////////////////////////////////////////////////////////////////
//// Company: 
//// Engineer: 
//// 
//// Create Date: 27.02.2024 09:53:01
//// Design Name: 
//// Module Name: testing
//// Project Name: 
//// Target Devices: 
//// Tool Versions: 
//// Description: 
//// 
//// Dependencies: 
//// 
//// Revision:
//// Revision 0.01 - File Created
//// Additional Comments:
//// 
////////////////////////////////////////////////////////////////////////////////////


//module testing(
//    input [5:0] A,
//    input [5:0] B,
//    input sel,
//    output c_out,
//    output overflow,
//    output [5:0] sum
//    );
    
//endmodule

//module test_bench;
//    reg [5:0] A, B;
//    reg sel;
//    wire c_out, overflow;
//    wire [5:0] sum;
//    wire SW13, SW14, SW15, X;

    
////    six_bit_ripple_adder tb(
////        .x(A),
////        .y(B),
////        .sel(sel),
////        .overflow(overflow),
////        .c_out(c_out),
////        .sum(sum)
////    );
    
//    fxn fb (
//        .SW13(SW13),
//        .SW14(SW14),
//        .SW15(SW15),
//        .A(A),
//        .B(B),
//        .X(X)
//    );

//initial begin

////    A = 6'b000011;
////    B = 6'b000100;
////    $display("answer %d", X);
//end

//endmodule
