#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Dec  6 14:01:24 2024
# Process ID: 28244
# Current directory: D:/Yolo_FPGA/Sobel
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21588 D:\Yolo_FPGA\Sobel\Sobel.xpr
# Log file: D:/Yolo_FPGA/Sobel/vivado.log
# Journal file: D:/Yolo_FPGA/Sobel\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Yolo_FPGA/Sobel/Sobel.xpr
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Reset_Pin {false} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Use_Dout_Reset {false}] [get_ips fifo_generator_0]
generate_target all [get_files  D:/Yolo_FPGA/Sobel/Sobel.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files D:/Yolo_FPGA/Sobel/Sobel.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
reset_run fifo_generator_0_synth_1
launch_runs fifo_generator_0_synth_1 -jobs 10
wait_on_run fifo_generator_0_synth_1
export_simulation -of_objects [get_files D:/Yolo_FPGA/Sobel/Sobel.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -directory D:/Yolo_FPGA/Sobel/Sobel.ip_user_files/sim_scripts -ip_user_files_dir D:/Yolo_FPGA/Sobel/Sobel.ip_user_files -ipstatic_source_dir D:/Yolo_FPGA/Sobel/Sobel.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Yolo_FPGA/Sobel/Sobel.cache/compile_simlib/modelsim} {questa=D:/Yolo_FPGA/Sobel/Sobel.cache/compile_simlib/questa} {riviera=D:/Yolo_FPGA/Sobel/Sobel.cache/compile_simlib/riviera} {activehdl=D:/Yolo_FPGA/Sobel/Sobel.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 10
wait_on_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
launch_simulation -mode post-implementation -type timing
source Image_Processor_tb.tcl
run 100 ms
close_sim
launch_simulation -mode post-implementation -type timing
source Image_Processor_tb.tcl
run 100 ms
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
open_run synth_1 -name synth_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
launch_runs impl_1 -jobs 10
wait_on_run impl_1
close_sim
current_design impl_1
close_design
launch_simulation -mode post-implementation -type timing
source Image_Processor_tb.tcl
close_sim
launch_simulation -mode post-implementation -type timing
source Image_Processor_tb.tcl
run 100 ms
