NDFramePage.OnPageTitleLoaded("File:mvau_stream/mvau_stream_control_block.sv","mvau_stream_control_block.sv");NDSummary.OnSummaryLoaded("File:mvau_stream/mvau_stream_control_block.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","AlwaysCOMB"],["Sequential Always Blocks","AlwaysFF"],["Groups","Group"],["Module","Module"],["Signals","Signal"]],[[400,0,2,"Module","Module"],[401,0,3,"<span class=\"Qualifier\">MVAU Streaming Block Control Unit (mvau_stream_control_block.</span>&#8203;sv)","MVAU_Streaming_Block_Control_Unit"],[402,0,2,"Signals","Signals"],[403,0,4,"inp_active","inp_active"],[404,0,4,"do_mvau_stream","do_mvau_stream"],[405,0,4,"sf_full","sf_full"],[406,0,4,"ap_start","ap_start"],[407,0,4,"halt_mvau_stream","halt_mvau_stream"],[408,0,2,"Sequential Always Blocks","Sequential_Always_Blocks"],[409,0,1,"SF_CNT","SF_CNT"],[410,0,1,"DLY_WAIT_READY","DLY_WAIT_READY"],[411,0,2,"Signals","Signals(2)"],[412,0,4,"State variables","State_variables"],[413,0,4,"nf_clr","nf_clr"],[414,0,4,"nf_zero","nf_zero"],[415,0,4,"nf_cnt","nf_cnt"],[416,0,4,"nf_full","nf_full"],[417,0,2,"Sequential Always Blocks","Sequential_Always_Blocks(2)"],[418,0,1,"PRES_STATE","PRES_STATE"],[419,0,2,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[420,0,0,"NEXT_STATE","NEXT_STATE"],[421,0,0,"STATE_OUT","STATE_OUT"],[422,0,2,"Sequential Always Blocks","Sequential_Always_Blocks(3)"],[423,0,1,"NF_CLR","NF_CLR"],[424,0,1,"WRDY","WRDY"],[425,0,1,"NF_CNT","NF_CNT"],[426,0,1,"SF_CNT","SF_CNT(2)"],[427,0,1,"AP_START","AP_START"],[428,0,1,"SF_CLR","SF_CLR"]]);