Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Jun 11 15:22:57 2025
| Host         : Asus-Vivobook running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xck26
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1201 |
|    Minimum number of control sets                        |  1001 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |   200 |
| Unused register locations in slices containing registers |  1491 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1201 |
| >= 0 to < 4        |   242 |
| >= 4 to < 6        |   103 |
| >= 6 to < 8        |    65 |
| >= 8 to < 10       |    99 |
| >= 10 to < 12      |   118 |
| >= 12 to < 14      |    64 |
| >= 14 to < 16      |    25 |
| >= 16              |   485 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4568 |         1077 |
| No           | No                    | Yes                    |             164 |           62 |
| No           | Yes                   | No                     |            2383 |          832 |
| Yes          | No                    | No                     |           11023 |         1669 |
| Yes          | No                    | Yes                    |             178 |           50 |
| Yes          | Yes                   | No                     |            9893 |         1844 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                                       Clock Signal                                                                                      |                                                                                                                                        Enable Signal                                                                                                                                       |                                                                                                                                   Set/Reset Signal                                                                                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/CTRL_s_axi_U/ap_sync_reg_Block_entry1_proc_U0_ap_ready_reg                                                                                                                                                                                               | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_smc/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_smc/inst/s01_nodes/s01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_smc/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/int_ovrlayId[7]_i_1_n_5                                                                                                                                                                                                                          | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_gamma_lut_0/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_213_2_fu_90/E[0]                                                                                                                                                             | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/int_dpDynamicRange[7]_i_1_n_5                                                                                                                                                                                                                    | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId[7]_i_1_n_5                                                                                                                                                                                                                          | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateVerContStart[15]_i_1_n_5                                                                                                                                                                                                               | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_537/E[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/frp_pipeline_valid_U/valid_out[19]                                                                                                                            | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/DPtpgBarArray_U/genblk1[18].v2_reg[18]                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/frp_pipeline_valid_U/valid_out[19]                                                                                                                            | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/DPtpgBarArray_U/genblk1[18].v2_reg[18]_0                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/phecc_start_d1                                                                                                                                                                                                                    | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/SR[0]                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff[2]                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/wr_addr[7]_i_1_n_0                                                                                                                                                                                                    | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/PS_0/clk_wiz_1/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_div4clk_i_2_n_0                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_div4clk_i_1_n_0                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                                            | design_1_i/vision_system_0/inst/centroid_inst/SR[0]                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/frp_pipeline_valid_U/valid_out[19]                                                                                                                            | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/DPtpgBarSelYuv_709_v_U/q0_reg[2]                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/start_for_MultiPixStream2AXIvideo_U0_U/mOutPtr[1]_i_1__0_n_5                                                                                                                                                                      | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/vision_system_0/inst/centroid_inst_med/podziel_m10/inst/FSM_onehot_state[3]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_subdone                                                                            |                                                                                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/vision_system_0/inst/centroid_inst_med/podziel_m01/inst/FSM_onehot_state[3]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                                                                           | design_1_i/PS_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/vision_system_0/inst/centroid_inst/podziel_m10/inst/FSM_onehot_state[3]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/PS_0/clk_wiz_1/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3                                                                                                                 |                2 |              2 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                2 |              2 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                              |                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                                            | design_1_i/vision_system_0/inst/centroid_inst_med/SR[0]                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/crc_partial_reg_0[0]                                                                                                                                                                                                              | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                              |                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                                             | design_1_i/PS_0/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_inf0/errsotsynchs_i1                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                        | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                               |                1 |              2 |         2.00 |
|  design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/E[0]                                                                                                                                                                                                                  | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff[2]                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/xpm_single_17/syncstages_ff[2]                                                                                                                                                                                        | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff[2]                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                        | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                        | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_gamma_lut_0/inst/CTRL_s_axi_U/int_ier10_out                                                                                                                                                                                                                              | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_gamma_lut_0/inst/CTRL_s_axi_U/int_height[15]_i_1_n_4                                                                                                                                                                                                                     | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_inf1/errsotsynchs_i1                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_gamma_lut_0/inst/start_for_MultiPixStream2AXIvideo_U0_U/mOutPtr[1]_i_1_n_4                                                                                                                                                                                               | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                       | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg0                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                              | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/vision_system_0/inst/centroid_inst/podziel_m01/inst/FSM_onehot_state[3]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/int_ier10_out                                                                                                                                                                                                                                    | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/empty                                                                                                                                                                 |                2 |              2 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContStart[15]_i_1_n_5                                                                                                                                                                                                               | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/PS_0/clk_wiz_1/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/E[0]                                                                                       | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg_1[0]                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/PS_0/clk_wiz_1/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/lp_state_sync0_i/E[0]                                                                                                                   | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/SR[0]                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | design_1_i/PS_0/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[1]_i_1_n_0                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/frp_pipeline_valid_U/valid_out[19]                                                                                                                            | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/DPtpgBarArray_U/q0_reg[1]_2                                                                                                                            |                2 |              2 |         1.00 |
|  design_1_i/PS_0/clk_wiz_1/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/E[0]                                                                                       | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg_1[0]                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/PS_0/clk_wiz_1/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/SR[0]                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.liv_data[63]_i_1_n_0                                                                                                                                                                               | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/ap_CS_fsm_state3                                                                                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/empty_127_reg_622                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/start_for_DebayerRandBatG_U0_U/mOutPtr[1]_i_1__3_n_3                                                                                                                                                                                          | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/start_for_DebayerRatBorBatR_U0_U/mOutPtr[1]_i_1__1_n_3                                                                                                                                                                                        | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/crc_trig_d1                                                                                                                                                                                                                       | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_185_2_fu_94/E[0]                                                                                                                                                              | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/ZipperRemoval_U0/grp_ZipperRemoval_Pipeline_VITIS_LOOP_1056_2_fu_100/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_subdone                                                                                                                | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config[1]_i_1_n_0                                                                                                                                                                                                | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/bayer_phase_assign_channel_U/mOutPtr[1]_i_1__8_n_3                                                                                                                                                                                                       | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/bayer_phase_assign_channel_U/E[0]                                                                                                                                                                                                                        | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/start_for_MultiPixStream2AXIvideo_U0_U/mOutPtr[1]_i_1__9_n_3                                                                                                                                                                                             | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/ecc_cdc/p_0_in                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/ecc_cdc/dest_hsdata_en                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/empty_n_reg_0[0]                                                                                                                                                                                                         | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/buf_data[0][172]_i_1_n_0                                                                                                                                                                                            | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/buf_data[1][172]_i_1_n_0                                                                                                                                                                                            | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/CTRL_s_axi_U/int_ier[1]_i_1_n_3                                                                                                                                                                                                                          | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/axis_dconverter/axis_conv_inst/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_2_n_0                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/axis_dconverter/axis_conv_inst/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_0                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                    |                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/op_inf/mdt_tr                                                                                                                                                                                                                       | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/axis_dconverter/axis_conv_inst/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_0                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/op_inf/sband_tact0                                                                                                                                                                                                                  | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_flush_db2_reg                               | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/is_zero_r_reg_0[0]                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/op_inf/mdt_tr                                                                                                                                                                                                                       | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/skid_buffer[1057]_i_2_n_0                                                                                                                                                                                              | design_1_i/PS_0/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/E[0]                                                                                                                                                                                                             | design_1_i/PS_0/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_advance_pipe_data16_out                                                                                                                                          | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_dre_tvalid_i_i_1_n_0                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/E[0]                                                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                           | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                              | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                     |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                              | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INCLUDE_DRE.lsig_pushreg_full                                                                                                | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_cntl_accept                                                                                                                  | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                                             | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/ld_btt_cntr_reg10                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                                                | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                    |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                     | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_cmd_full0                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                     | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_eop_sent_reg_reg[0]                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                     | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_sm_ld_dre_cmd_reg[0]                                                                                |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                          |                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                         |                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/E[0]                                                                                                                                                                                                                              | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2_fu_144/E[0]                                                                                                                                                                  | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2_fu_144/full_n_reg[0]                                                                                                                                                         | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2_fu_172/ap_CS_fsm_reg[3][0]                                                                                                                                               | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_flush_db1_i_1_n_0                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/v_demosaic_0/inst/AXIvideo2MultiBayer_U0/ap_sync_reg_Block_entry1_proc_U0_ap_ready_reg                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/mem_wdata_i[3]                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/scndry_out                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db2_reg                                                                                                   |                2 |              2 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/MultiPixStream2AXIvideo_U0/ap_CS_fsm_reg[3]_1                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[1]_i_1_n_0                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/int_ap_start_reg                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/pre_byt_cnt2                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/s2mm_soft_reset_clr                                                                                                                                                      |                2 |              2 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/mm2s_soft_reset_clr                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ch2_dly_fast_cnt0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ch1_dly_fast_cnt0                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/AXIvideo2MultiPixStream_U0/grp_v_tpgHlsDataFlow_fu_339_ap_start_reg_reg                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                3 |              3 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                3 |              3 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                                                                                                  | design_1_i/PS_0/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                                                                                                   | design_1_i/PS_0/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                                       | design_1_i/PS_0/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/FSM_sequential_dmacntrl_cs[2]_i_1__0_n_0                                                                                                                                                                   | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                                          | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                3 |              3 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__1_n_0                                                                                                                                                        | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/FSM_sequential_dmacntrl_cs[2]_i_1_n_0                                                                                                                                                                          | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/flow_control_loop_pipe_sequential_init_U/icmp_ln273_fu_947_p2                                                                                                                       |                                                                                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/tpgBarSelRgb_b_U/genblk1[18].v2_reg[18]                                                                                                                       |                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/ap_CS_fsm_reg[3]_9[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/ap_CS_fsm_reg[3]_8[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/ap_CS_fsm_reg[3]_7[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                         |                2 |              3 |         1.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/cur_dtype_pxls_i_1_n_0                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                       |                1 |              3 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/xpm_arst_03_i_1_n_0                                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_3[0]                                                                               | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                     |                2 |              3 |         1.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                               |                1 |              3 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/p_19_in                                                                                                                                                                                                               | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1_n_0                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]_i_1_n_0                                                                                                                                                           | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/crc_start_d1_reg[0]                                                                                                                                                                                                               | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/int_colorFormat[7]_i_1_n_5                                                                                                                                                                                                                       | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                           | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2[2]_i_1_n_0                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                                       | design_1_i/PS_0/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                          |                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                3 |              3 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.res_data[63]_i_1_n_0                                                                                                                                                                               | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.resi_wdth[7]_i_1_n_0                                                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/ecc_done                                                                                                                                                                                                                         | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                        |                3 |              3 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                     | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                    |                3 |              3 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/flow_control_loop_pipe_sequential_init_U/valid_in                                                                                                             |                                                                                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0                                                                                                                                                                                      | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/ap_NS_fsm[1]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                                                                                                   | design_1_i/PS_0/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln520_reg_5189_pp0_iter15_reg_reg[0]_1[0]                                                                                                                |                                                                                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                               | design_1_i/PS_0/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/ap_CS_fsm_reg[3][0]                                                                                                                                                                 | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                            | design_1_i/PS_0/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                                                                                                              | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                                                                                                  | design_1_i/PS_0/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/pktnppi_fifo_rst_reg_0                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                               |                2 |              3 |         1.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                                                                                                   | design_1_i/PS_0/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                                                                                                  | design_1_i/PS_0/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out[2]_i_1_n_0                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/state                                                                                                                                                                                                                  | design_1_i/PS_0/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln1027_reg_5193_pp0_iter16_reg_reg[0]_2[0]                                                                                                               |                                                                                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln1027_reg_5193_pp0_iter16_reg_reg[0]_1[0]                                                                                                               |                                                                                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_1__0_n_0                                                                     |                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                            | design_1_i/PS_0/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_1_n_0                                                                        |                                                                                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FREE_RUN_MODE.frame_sync_out_reg                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state                                                                                                                                                                                                                 | design_1_i/PS_0/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/ap_sync_reg_tpgBackground_U0_ap_ready_reg_0[0]                                                                                                                |                                                                                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/pll0_clkout0_out |                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                   | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/CTRL_s_axi_U/int_width[15]_i_1_n_3                                                                                                                                                                                                                       | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/ap_CS_fsm_reg[3]_11[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  design_1_i/PS_0/clk_wiz_1/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_rx_rst_logic/core_rst_sync_i/s_level_out_d3                                                                                                                                         |                2 |              3 |         1.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/state                                                                                                                                                                                                                  | design_1_i/PS_0/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/RX_1500M.line_buffer/line_buf/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/CTRL_s_axi_U/int_height[15]_i_1_n_3                                                                                                                                                                                                                      | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/PS_0/clk_wiz_1/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_bs_rst_dphy_inst/sync_flop_1                                                                        |                1 |              3 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/syncstages_ff_reg[2][0]                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/PS_0/clk_wiz_1/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/phy_rdy_sync_i/E[0]                                                                                                                                   | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/PS_0/clk_wiz_1/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_rx_rst_logic/mmcm_lock_sync_i/E[0]                                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_rx_rst_logic/core_rst_sync_i/s_level_out_d3                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                            | design_1_i/PS_0/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_gamma_lut_0/inst/CTRL_s_axi_U/int_width[15]_i_1_n_4                                                                                                                                                                                                                      | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                                                                                                 | design_1_i/PS_0/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/vc_en[15]_i_1_n_0                                                                                                                                                                                                     | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |                4 |              4 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/p_19_in                                                                                                                                                                                                               | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/tpgBarSelYuv_v_U/tpgBarSelYuv_v_ce0                                                                                                                           |                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                |                3 |              4 |         1.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                          | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                          | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2_fu_144/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg                                                                                                  | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                 | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                     | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | design_1_i/PS_0/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/axis_dconverter/axis_conv_inst/inst/areset_r                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                                                    | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                          | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                       | design_1_i/PS_0/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                          | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/rst_ps8_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/xCount_V_1[9]_i_2_n_5                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/xCount_V_1[9]                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/op_inf/sband_tr2                                                                                                                                                                                                                    | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/op_inf/vfb_cnt[3]_i_1_n_0                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  design_1_i/PS_0/clk_wiz_1/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_00_r_i_1__1_n_0                                                                  |                1 |              4 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                      | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/PS_0/clk_wiz_1/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync0_i/E[0]                                                                      | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3                                                                                                                                                     |                3 |              4 |         1.33 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_int1                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  design_1_i/PS_0/clk_wiz_1/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync0_i/E[0]                                                                      | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/PS_0/clk_wiz_1/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_00_r_i_1__0_n_0                                                                  |                1 |              4 |         4.00 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                                                                                                                         | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/PS_0/clk_wiz_1/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/lp_11_r                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/PS_0/clk_wiz_1/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/EXT_LPF/lpf_int                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_gamma_lut_0/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_213_2_fu_90/E[0]                                                                                                                                                             | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/lp_data                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/PS_0/clk_wiz_1/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg_1[0]                                                                                                                            |                3 |              4 |         1.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/int_passthruStartY[15]_i_1_n_5                                                                                                                                                                                                                   | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                       | design_1_i/PS_0/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/int_passthruStartX[15]_i_1_n_5                                                                                                                                                                                                                   | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                    | design_1_i/PS_0/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/vfb_fifo_dis_done                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairX[15]_i_1_n_5                                                                                                                                                                                                                       | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                        |                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairY[15]_i_1_n_5                                                                                                                                                                                                                       | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                     |                4 |              4 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                       |                1 |              4 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/LP_CNTS[0].lp_data[0]_i_2_n_0                                                                                                                                                                                                     | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/lp_data                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/phecc_start_d1                                                                                                                                                                                                                    | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                       | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                      | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/diwc_valid_int                                                                                                                                                                                                                   | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/diwc_valid                                                                                                                                                                                                                       | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/syncstages_ff_reg[2][0]                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/RX_1500M.line_buffer/line_buf/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                                                                                        |                4 |              5 |         1.25 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2_fu_172/ap_block_pp0_stage0_subdone                                                                                                                                       | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                    |                4 |              5 |         1.25 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[1]                                                                                                                    | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                  | design_1_i/PS_0/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                  | design_1_i/PS_0/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/ap_CS_fsm_reg[3]_14[0]                                                                                                                                        | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/CTRL_s_axi_U/int_width[15]_i_1_n_3                                                                                                                                                                                                                       | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/PS_0/clk_wiz_1/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_1__0_n_0                                                                                | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                |                4 |              5 |         1.25 |
|  design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/CTRL_s_axi_U/int_height[15]_i_1_n_3                                                                                                                                                                                                                      | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                                                       | design_1_i/PS_0/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_gamma_lut_0/inst/Gamma_U0/grp_Gamma_Pipeline_VITIS_LOOP_282_4_fu_106/ap_CS_fsm_reg[3][0]                                                                                                                                                                                 | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/PS_0/clk_wiz_1/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt[4]_i_1_n_0                                                                                   | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/PS_0/clk_wiz_1/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/lp_st_cnt[4]_i_1__1_n_0                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/CTRL_s_axi_U/int_bayer_phase[15]_i_1_n_3                                                                                                                                                                                                                 | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                      |                3 |              5 |         1.67 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_2_n_0                                                                                                                                  | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/prmry_resetn_i_reg_0[0]                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/int_colorFormat[7]_i_1_n_5                                                                                                                                                                                                                       | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                     |                3 |              5 |         1.67 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[4]_i_1_n_0                                                                                                                                                    | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.resi_wdth[7]_i_2_n_0                                                                                                                                                                               | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.resi_wdth[7]_i_1_n_0                                                                                                                                                                        |                3 |              5 |         1.67 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/flow_control_loop_pipe_sequential_init_U/valid_in                                                                                                             | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/select_ln507_cast_reg_1494_reg[2]                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/crc_start_d1_reg[0]                                                                                                                                                                                                               | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                     |                3 |              5 |         1.67 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                4 |              5 |         1.25 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                    | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                                                   |                3 |              5 |         1.67 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/s_fsync_d2_reg_0[0]                                                                                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                              | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/dm_prev_frame_number0                                                                                                                                                                                           | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                          |                4 |              5 |         1.25 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |                5 |              5 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/E[0]                                                                                                                                                                                                       | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                                               | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                                                    | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/E[0]                                                                                                                                                                                                                | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/initial_frame_reg[0]                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                               | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                2 |              5 |         2.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/SS[0]                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/PS_0/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/PS_0/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | design_1_i/PS_0/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                        | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                          | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/rst_ps8_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                           | design_1_i/PS_0/rst_ps8_0_100M/U0/SEQ/seq_clr                                                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                               | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/prmry_in                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                               | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/prmry_in                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/PS_0/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | design_1_i/PS_0/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                        | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U/fifo_rdPtr[5]_i_1_n_5                                                                                                                          | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/pf_imgG_U/fifo_rdPtr[5]_i_1_n_3                                                                                                                                                     | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                            | design_1_i/PS_0/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/yCount_V_10                                                                                                                                                   | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                4 |              6 |         1.50 |
|  design_1_i/PS_0/clk_wiz_1/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                       | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/SEQ/seq_clr                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                5 |              6 |         1.20 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/wr_addr[7]_i_1_n_0                                                                                                                                                                                                    | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/CTRL_s_axi_U/waddr                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                          |                3 |              6 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/control/pkt_valid                                                                                                                                                                                                                      | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                     |                4 |              6 |         1.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/p_2_out[69]                                                                                                                                                                                                                     | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                      |                3 |              6 |         2.00 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                         | design_1_i/PS_0/proc_sys_reset_0/U0/SEQ/seq_clr                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/ap_CS_fsm_reg[3]_0[0]                                                                                                                                         | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                      |                3 |              6 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/phecc_done                                                                                                                                                                                                                       | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/xCount_V_1[9]_i_2_n_5                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/xCount_V_1[0]                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]_0[0]                  | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                2 |              7 |         3.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |                4 |              7 |         1.75 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorR[15]_i_1_n_5                                                                                                                                                                                                                        | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                     |                3 |              7 |         2.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/int_field_id[15]_i_1_n_5                                                                                                                                                                                                                         | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                     |                4 |              7 |         1.75 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                     |                3 |              7 |         2.33 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                                                         | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |                4 |              7 |         1.75 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                                       | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg[0]                                                                                              |                3 |              7 |         2.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/int_ovrlayId[7]_i_1_n_5                                                                                                                                                                                                                          | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                     |                5 |              7 |         1.40 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/int_passthruEndX[15]_i_1_n_5                                                                                                                                                                                                                     | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                     |                5 |              7 |         1.40 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/int_dpDynamicRange[7]_i_1_n_5                                                                                                                                                                                                                    | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                     |                5 |              7 |         1.40 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                                 |                                                                                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/int_height[15]_i_1_n_5                                                                                                                                                                                                                           | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                     |                3 |              7 |         2.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorG[15]_i_1_n_5                                                                                                                                                                                                                        | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                     |                5 |              7 |         1.40 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg_1[0]                                                                                                                                              |                1 |              7 |         7.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/scndry_out                                                                                                                                                               |                4 |              7 |         1.75 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateVerContDelta[15]_i_1_n_5                                                                                                                                                                                                               | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                     |                6 |              7 |         1.17 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorB[15]_i_1_n_5                                                                                                                                                                                                                        | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                     |                5 |              7 |         1.40 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId[7]_i_1_n_5                                                                                                                                                                                                                          | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                     |                5 |              7 |         1.40 |
|  design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/pll0_clkout0_out |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/SR[0]                                                                      |                1 |              7 |         7.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                5 |              7 |         1.40 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                      |                6 |              7 |         1.17 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                5 |              7 |         1.40 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1_n_0                                                                                                                                            |                2 |              7 |         3.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                 |                6 |              7 |         1.17 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn                                                                                                                                                                         |                3 |              7 |         2.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/ZipperRemoval_U0/grp_ZipperRemoval_Pipeline_VITIS_LOOP_1056_2_fu_100/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                                 | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/E[0]                                                                                    | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/en_hs_lpn_sync_r                                                                 |                4 |              8 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                       | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                                                 | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                                               | design_1_i/PS_0/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/int_width[15]_i_1_n_5                                                                                                                                                                                                                            | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/int_width[15]_i_1_n_5                                                                                                                                                                                                                            | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2__0_n_0                                                                                                                                                                                 | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[2][0]                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/gen_wr_a.gen_word_narrow.mem_reg_bram_0_0[0]                                                                                                                                                             | design_1_i/PS_0/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                                 | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[5]                                                     | design_1_i/PS_0/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18][0]                                                   |                1 |              8 |         8.00 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/vision_system_0/inst/centroid_inst_med/podziel_m10/inst/lat_cnt                                                                                                                                                                                                                 | design_1_i/vision_system_0/inst/centroid_inst_med/podziel_m10/inst/lat_cnt0_1                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/vision_system_0/inst/centroid_inst_med/podziel_m10/inst/i[7]_i_1_n_0                                                                                                                                                                                                            | design_1_i/vision_system_0/inst/centroid_inst_med/podziel_m10/inst/i0_0                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_4[0]                                                                                                                                                                                         | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                       | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                |                1 |              8 |         8.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                                                                                     | design_1_i/PS_0/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                     | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/vision_system_0/inst/centroid_inst/podziel_m01/inst/lat_cnt                                                                                                                                                                                                                     | design_1_i/vision_system_0/inst/centroid_inst/podziel_m01/inst/lat_cnt0_1                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/int_boxSize[15]_i_1_n_5                                                                                                                                                                                                                          | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                     |                7 |              8 |         1.14 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/int_boxSize[15]_i_1_n_5                                                                                                                                                                                                                          | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/vision_system_0/inst/centroid_inst_med/podziel_m01/inst/i[7]_i_1_n_0                                                                                                                                                                                                            | design_1_i/vision_system_0/inst/centroid_inst_med/podziel_m01/inst/i0_0                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/PS_0/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/vision_system_0/inst/centroid_inst/podziel_m01/inst/i[7]_i_1_n_0                                                                                                                                                                                                                | design_1_i/vision_system_0/inst/centroid_inst/podziel_m01/inst/i0_0                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/PS_0/clk_wiz_1/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt[7]_i_2__0_n_0                                                                   | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt[7]_i_1__0_n_0                                                            |                2 |              8 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                           | design_1_i/PS_0/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/lx_info                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/PS_0/clk_wiz_1/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/sel                                                                                        | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt[7]_i_1_n_0                                                               |                2 |              8 |         4.00 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/vision_system_0/inst/centroid_inst_med/podziel_m01/inst/lat_cnt                                                                                                                                                                                                                 | design_1_i/vision_system_0/inst/centroid_inst_med/podziel_m01/inst/lat_cnt0_1                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/vision_system_0/inst/centroid_inst/podziel_m10/inst/i[7]_i_1_n_0                                                                                                                                                                                                                | design_1_i/vision_system_0/inst/centroid_inst/podziel_m10/inst/i0_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/E[0]                                                                                                                                                                                                       | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_1[0]                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/vision_system_0/inst/centroid_inst/podziel_m10/inst/lat_cnt                                                                                                                                                                                                                     | design_1_i/vision_system_0/inst/centroid_inst/podziel_m10/inst/lat_cnt0_1                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                 |                8 |              8 |         1.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/E[0]                                                                                    | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/en_hs_lpn_sync_r                                                                 |                3 |              8 |         2.67 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/ap_CS_fsm_reg[3]_0[0]                                                                                                                                                                                            | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/select_ln214_reg_1582                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/int_dpYUVCoef[7]_i_1_n_5                                                                                                                                                                                                                         | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                     |                6 |              8 |         1.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/int_enableInput[7]_i_1_n_5                                                                                                                                                                                                                       | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId_reg[7]_1                                                                                                                                                                                                                            | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/waddr                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/mac_muladd_16ns_8ns_23ns_24_4_1_U67/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/CEA1                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/g_reg_5430[9]_i_1_n_5                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_AXI_DMA_INTRPT/E[0]                                                                                                                                                                                                                                        | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg_0[0]                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/CTRL_s_axi_U/int_width[15]_i_1_n_3                                                                                                                                                                                                                       | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/CTRL_s_axi_U/int_height[15]_i_1_n_3                                                                                                                                                                                                                      | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]                                                     | design_1_i/PS_0/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18][0]                                                   |                1 |              8 |         8.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/E[0]                                                                                                                                                          | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/outpix_val_V_65_reg_5922                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/zonePlateVAddr0                                                                                                                                               |                                                                                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/zonePlateVAddr0                                                                                                                                               | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/ap_CS_fsm_reg[3]_16                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                           | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/int_passthruEndY[15]_i_1_n_5                                                                                                                                                                                                                     | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/int_passthruEndY[15]_i_1_n_5                                                                                                                                                                                                                     | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                     |                6 |              8 |         1.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/crc_start_d1_reg[1]                                                                                                                                                                                                               | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/ecc_done                                                                                                                                                                                                                         | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                     |                6 |              8 |         1.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/flow_control_loop_pipe_sequential_init_U/valid_in                                                                                                             | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId_reg[2]_1[0]                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/int_maskId[7]_i_1_n_5                                                                                                                                                                                                                            | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0                                                                                                                                                                                      | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en[15]_i_1_n_5                                                                                                                                                                                                                    | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en[15]_i_1_n_5                                                                                                                                                                                                                    | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                           | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1_n_0                                                                                                                                                                               | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/int_motionSpeed[7]_i_1_n_5                                                                                                                                                                                                                       | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0                                                                                                                        | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                                           |                3 |              9 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                    |                5 |              9 |         1.80 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                                                                                        | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                                           |                4 |              9 |         2.25 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                                                                        | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                                           |                3 |              9 |         3.00 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_1[0]                                                                                     |                2 |              9 |         4.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                                                                        | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                           |                3 |              9 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_flush_db2_reg_0[0]                          | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0                                                                    |                4 |              9 |         2.25 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                     | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                5 |              9 |         1.80 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                 | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                4 |              9 |         2.25 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                        |                                                                                                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                   |                                                                                                                                                                                                                                                                                     |                1 |              9 |         9.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_flush_db2_reg_1[0]                          | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0_n_0                                                                    |                3 |              9 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                                    | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0                                                                    |                4 |              9 |         2.25 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                                    | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0                                                                    |                2 |              9 |         4.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                             | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                1 |              9 |         9.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                             | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                3 |              9 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                       | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                2 |              9 |         4.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                       |                                                                                                                                                                                                                                                                                     |                1 |              9 |         9.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/int_height[15]_i_1_n_5                                                                                                                                                                                                                           | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                     |                4 |              9 |         2.25 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateVerContDelta[15]_i_1_n_5                                                                                                                                                                                                               | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                     |                6 |              9 |         1.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorB[15]_i_1_n_5                                                                                                                                                                                                                        | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                     |                5 |              9 |         1.80 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorG[15]_i_1_n_5                                                                                                                                                                                                                        | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                     |                7 |              9 |         1.29 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/int_field_id[15]_i_1_n_5                                                                                                                                                                                                                         | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                     |                4 |              9 |         2.25 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/int_passthruEndX[15]_i_1_n_5                                                                                                                                                                                                                     | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                     |                6 |              9 |         1.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorR[15]_i_1_n_5                                                                                                                                                                                                                        | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                     |                7 |              9 |         1.29 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |                5 |              9 |         1.80 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |                4 |              9 |         2.25 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                                                                          | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                                             |                3 |             10 |         3.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                                      | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0                                                                      |                3 |             10 |         3.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/tpgBackground_U0_ap_ready                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/rampVal_20                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                     |                4 |             10 |         2.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                                                                          | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                                             |                4 |             10 |         2.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                      |                5 |             10 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                              |                1 |             10 |        10.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                                      | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0                                                                      |                4 |             10 |         2.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/op_inf/vfb_data[9]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                     |                4 |             10 |         2.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/rampVal_10                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                     |                4 |             10 |         2.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/hdata0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                     |                5 |             10 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/ap_CS_fsm_reg[3]_5[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/ap_CS_fsm_reg[3]_6[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                                      | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0                                                                      |                4 |             10 |         2.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/mul_mul_16ns_5ns_21_4_1_U71/design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_10_U/CEA1                                                                        | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/b_reg_5463[14]_i_1_n_5                                                                                                                                 |                5 |             10 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                              |                2 |             10 |         5.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/mac_muladd_16ns_8ns_23ns_24_4_1_U67/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/CEA1                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/r_reg_5424[12]_i_1_n_5                                                                                                                                 |                2 |             10 |         5.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/yCount_V0                                                                                                                                                     | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/flow_control_loop_pipe_sequential_init_U/int_bckgndId_reg[3][0]                                                                                        |                2 |             10 |         5.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/AXIvideo2MultiBayer_U0/regslice_both_s_axis_video_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                           |                                                                                                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                5 |             10 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2_fu_172/p_0_0_01073_22295_ph_i_reg_502                                                                                                                                    |                                                                                                                                                                                                                                                                                     |                5 |             10 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                |                2 |             10 |         5.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/xCount_V[9]_i_2_n_5                                                                                                                                           | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/yCount_V_30                                                                                                                                                   | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/flow_control_loop_pipe_sequential_init_U/icmp_ln1027_reg_5193_reg[0][0]                                                                                |                3 |             10 |         3.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/yCount_V_2[9]_i_2_n_5                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/flow_control_loop_pipe_sequential_init_U/icmp_ln1404_reg_1660_reg[0][0]                                                                                |                2 |             10 |         5.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/AXIvideo2MultiBayer_U0/grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_210/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                           |                                                                                                                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                |                2 |             10 |         5.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/AXIvideo2MultiBayer_U0/grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_183/flow_control_loop_pipe_sequential_init_U/push                                                                                                                                  |                                                                                                                                                                                                                                                                                     |                1 |             10 |        10.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/AXIvideo2MultiBayer_U0/regslice_both_s_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                           |                                                                                                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2_fu_172/pix_val_V_3_reg_566                                                                                                                                               |                                                                                                                                                                                                                                                                                     |                5 |             10 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                                                                          | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                                             |                3 |             10 |         3.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_5[0]                                                                                              | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                                         |                3 |             10 |         3.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_4[0]                                                                                              | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                                                                                   |                3 |             10 |         3.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_2[0]                                                                                              | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_fwft.empty_fwft_i_reg[0]                                                                                                  |                3 |             10 |         3.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_3[0]                                                                                              | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0[0]                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                       | design_1_i/PS_0/v_demosaic_0/inst/CTRL_s_axi_U/rdata[15]_i_1_n_3                                                                                                                                                                                                                    |                6 |             10 |         1.67 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/ap_CS_fsm_reg[3][0]                                                                                                                                           |                                                                                                                                                                                                                                                                                     |                6 |             10 |         1.67 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/ap_CS_fsm_reg[3]_15[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                     |                5 |             10 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/ap_CS_fsm_reg[3]_2[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                     |                6 |             10 |         1.67 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/ap_CS_fsm_reg[3]_3[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                     |                4 |             10 |         2.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/ap_CS_fsm_reg[3]_4[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                     |                4 |             10 |         2.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                              |                2 |             10 |         5.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                              |                2 |             10 |         5.00 |
|  design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/pkt_fifo_wdata[19]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                     |                5 |             10 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                              |                3 |             10 |         3.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_strb_reg_out_reg[0][0]                      | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg_1[0]                                                                                 |                2 |             10 |         5.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/p_3_in                                                                                                                                                                                                              | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_strb_reg_out_reg[1][0]                      | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg_0[0]                                                                                 |                2 |             10 |         5.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[3][0]                                 | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg_2[0]                                                                                 |                2 |             10 |         5.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                4 |             10 |         2.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                              |                3 |             10 |         3.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/ap_sync_reg_tpgBackground_U0_ap_ready_reg[0]                                                                                                                  |                                                                                                                                                                                                                                                                                     |                5 |             10 |         2.00 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                           |                1 |             10 |        10.00 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                             |                5 |             10 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_gamma_lut_0/inst/Gamma_U0/grp_Gamma_Pipeline_VITIS_LOOP_270_1_fu_90/flow_control_loop_pipe_sequential_init_U/i_fu_521                                                                                                                                                    |                                                                                                                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/g_1_reg_735                                                                                                                                                                         |                                                                                                                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf0                                                                                                                                                                                                                       | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff[2]                                                                                                                                                                                                    |                5 |             10 |         2.00 |
|  design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf1                                                                                                                                                                                                                       | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff[2]                                                                                                                                                                                                    |                6 |             10 |         1.67 |
|  design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/p_0_in                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/buf2                                                                                                                                                                                                                       | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff[2]                                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                              |                1 |             10 |        10.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                |                1 |             10 |        10.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                                                          |                                                                                                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/grp_reg_ap_uint_10_s_fu_2159/E[0]                                                                                                                             | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/flow_control_loop_pipe_sequential_init_U/icmp_ln1428_reg_5227_reg[0][0]                                                                                |                2 |             10 |         5.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                            | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                  |                3 |             10 |         3.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/xCount_V_3[9]_i_2_n_5                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/flow_control_loop_pipe_sequential_init_U/int_bckgndId_reg[3]_0[0]                                                                                      |                2 |             10 |         5.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                |                5 |             10 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                              |                1 |             10 |        10.00 |
|  design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/pkt_fifo_wdata[29]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/pkt_fifo_wdata[39]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_gamma_lut_0/inst/Gamma_U0/grp_Gamma_Pipeline_VITIS_LOOP_282_4_fu_106_ap_start_reg0                                                                                                                                                                                       | design_1_i/PS_0/v_gamma_lut_0/inst/Gamma_U0/ap_NS_fsm13_out                                                                                                                                                                                                                         |                3 |             11 |         3.67 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/vision_system_0/inst/vis_centroid_inst/y_pos[10]_i_1_n_0                                                                                                                                                                                                                        | design_1_i/vision_system_0/inst/converter/inst/delay_sync/vsync_out                                                                                                                                                                                                                 |                3 |             11 |         3.67 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/AXIvideo2MultiBayer_U0/grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_183/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                                                     |                4 |             11 |         2.75 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/ap_CS_fsm[2]_i_1__3_n_3                                                                                                                                                                                                  | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/push_0                                                                                                                                                                                                            |                3 |             11 |         3.67 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/lshr_ln1_reg_53090                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                1 |             11 |        11.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/AXIvideo2MultiBayer_U0/grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_183/flow_control_loop_pipe_sequential_init_U/grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_183_ap_start_reg_reg_1[0]                                                              | design_1_i/PS_0/v_demosaic_0/inst/AXIvideo2MultiBayer_U0/grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_183/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                          |                2 |             11 |         5.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/E[0]                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                     |                4 |             11 |         2.75 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state5                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                     |                3 |             11 |         3.67 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_gamma_lut_0/inst/Gamma_U0/grp_Gamma_Pipeline_VITIS_LOOP_270_1_fu_90/flow_control_loop_pipe_sequential_init_U/i_fu_520                                                                                                                                                    |                                                                                                                                                                                                                                                                                     |                4 |             11 |         2.75 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/xBar_V[10]_i_2_n_5                                                                                                                                            | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/flow_control_loop_pipe_sequential_init_U/int_bckgndId_reg[3]_2[0]                                                                                      |                2 |             11 |         5.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/ap_CS_fsm_state2                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                     |                4 |             11 |         2.75 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/CTRL_s_axi_U/int_bayer_phase[15]_i_1_n_3                                                                                                                                                                                                                 | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                     |                6 |             11 |         1.83 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/AXIvideo2MultiBayer_U0/axi_data_2_lcssa_reg_130[9]_i_1_n_3                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                     |                4 |             11 |         2.75 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/vision_system_0/inst/vis_centroid_inst_med/y_pos[10]_i_1__0_n_0                                                                                                                                                                                                                 | design_1_i/vision_system_0/inst/median5x5_mod/delay_m/dina[0]                                                                                                                                                                                                                       |                3 |             11 |         3.67 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/AXIvideo2MultiBayer_U0/ap_CS_fsm_state7                                                                                                                                                                                                                  | design_1_i/PS_0/v_demosaic_0/inst/AXIvideo2MultiBayer_U0/ap_NS_fsm15_out                                                                                                                                                                                                            |                2 |             11 |         5.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/add_ln1244_reg_52660                                                                                                                                          |                                                                                                                                                                                                                                                                                     |                4 |             11 |         2.75 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/mm2s_hrd_resetn                                                                                                                                                          |                3 |             11 |         3.67 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                      |                3 |             11 |         3.67 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/AXIvideo2MultiBayer_U0/ap_CS_fsm_state5                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |                2 |             11 |         5.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_gamma_lut_0/inst/Gamma_U0/grp_Gamma_Pipeline_VITIS_LOOP_282_4_fu_106/flow_control_loop_pipe_sequential_init_U/full_n_reg[0]                                                                                                                                              | design_1_i/PS_0/v_gamma_lut_0/inst/Gamma_U0/grp_Gamma_Pipeline_VITIS_LOOP_282_4_fu_106/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                               |                3 |             11 |         3.67 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_CS_fsm_state2                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                     |                4 |             11 |         2.75 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/vision_system_0/inst/centroid_inst_med/podziel_m01/inst/qv                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                     |                4 |             11 |         2.75 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state2                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                     |                2 |             11 |         5.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state4                                                                                                                                                                                       | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/MultiPixStream2AXIvideo_U0/ap_NS_fsm13_out                                                                                                                                                                                 |                2 |             11 |         5.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/AXIvideo2MultiPixStream_U0/i_4_reg_4210                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                     |                2 |             11 |         5.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state7                                                                                                                                                                                       | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/AXIvideo2MultiPixStream_U0/SR[0]                                                                                                                                                                                           |                2 |             11 |         5.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155/j_fu_1080                                                                                                                                 | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155/ap_NS_fsm19_out                                                                                                                    |                3 |             11 |         3.67 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2_fu_144/flow_control_loop_pipe_sequential_init_U/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2_fu_144_ap_start_reg_reg_1[0]                                                   | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2_fu_144/flow_control_loop_pipe_sequential_init_U/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2_fu_144_ap_start_reg_reg_0[0]                                            |                4 |             11 |         2.75 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                   | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                           |                3 |             11 |         3.67 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/vision_system_0/inst/centroid_inst_med/podziel_m10/inst/rv_reg                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |                4 |             11 |         2.75 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/vision_system_0/inst/centroid_inst_med/podziel_m10/inst/qv                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                     |                4 |             11 |         2.75 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/vision_system_0/inst/centroid_inst_med/podziel_m01/inst/rv_reg                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |                4 |             11 |         2.75 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_CS_fsm[2]_i_1__4_n_3                                                                                                                                                                                                    | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/SR[0]                                                                                                                                                                                                               |                2 |             11 |         5.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                              |                4 |             11 |         2.75 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2_fu_144/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_0[0]                                                                                             |                                                                                                                                                                                                                                                                                     |                3 |             11 |         3.67 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/vision_system_0/inst/centroid_inst/podziel_m10/inst/rv_reg                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                     |                3 |             11 |         3.67 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state7                                                                                                                                                                                                             | design_1_i/PS_0/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/ap_NS_fsm15_out                                                                                                                                                                                                       |                2 |             11 |         5.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/s2mm_hrd_resetn                                                                                                                                                          |                2 |             11 |         5.50 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/vision_system_0/inst/centroid_inst/podziel_m01/inst/qv                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                     |                4 |             11 |         2.75 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/vision_system_0/inst/centroid_inst/podziel_m10/inst/qv                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                     |                3 |             11 |         3.67 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/vision_system_0/inst/centroid_inst/podziel_m01/inst/rv_reg                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                     |                4 |             11 |         2.75 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                      |                4 |             11 |         2.75 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_179/flow_control_loop_pipe_sequential_init_U/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_179_ap_start_reg_reg_0[0]                                                 | design_1_i/PS_0/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_179/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                 |                3 |             11 |         3.67 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/flow_control_loop_pipe_sequential_init_U/icmp_ln273_reg_3878_reg[0]_i_1_0[0]                                                                                                        |                                                                                                                                                                                                                                                                                     |                3 |             11 |         3.67 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2_fu_172/flow_control_loop_pipe_sequential_init_U/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2_fu_172_ap_start_reg_reg_1[0]                                             | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2_fu_172/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                                                         |                2 |             11 |         5.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2_fu_172/flow_control_loop_pipe_sequential_init_U/add_ln585_reg_504_reg[7][0]                                                                                              |                                                                                                                                                                                                                                                                                     |                4 |             11 |         2.75 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/int_passthruStartX[15]_i_1_n_5                                                                                                                                                                                                                   | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                     |                5 |             12 |         2.40 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                     |                7 |             12 |         1.71 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                      |                6 |             12 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/int_passthruStartY[15]_i_1_n_5                                                                                                                                                                                                                   | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                     |                5 |             12 |         2.40 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairX[15]_i_1_n_5                                                                                                                                                                                                                       | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                     |                7 |             12 |         1.71 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                                     |                6 |             12 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/axis_dconverter/axis_conv_inst/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                                                                                                                              |                                                                                                                                                                                                                                                                                     |                6 |             12 |         2.00 |
|  design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                                 |                                                                                                                                                                                                                                                                                     |                1 |             12 |        12.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                     |                7 |             12 |         1.71 |
|  design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                       | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                |                3 |             12 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.liv_data[63]_i_1_n_0                                                                                                                                                                               | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                      |                4 |             12 |         3.00 |
|  design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                                 |                                                                                                                                                                                                                                                                                     |                1 |             12 |        12.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | design_1_i/PS_0/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | design_1_i/PS_0/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                     | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                4 |             12 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                |                4 |             12 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/vc_en[15]_i_1_n_0                                                                                                                                                                                                     | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                      |                7 |             12 |         1.71 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                      |                6 |             12 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairY[15]_i_1_n_5                                                                                                                                                                                                                       | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                     |                9 |             12 |         1.33 |
|  design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                       | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                |                3 |             12 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                              |                5 |             12 |         2.40 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                              |                3 |             12 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                |                2 |             12 |         6.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | design_1_i/PS_0/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                   | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                              |                3 |             12 |         4.00 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count                                                                                                                                                                                                                 | design_1_i/PS_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count[11]_i_1_n_0                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp54_in                                                                                                                                                                                                                        | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | design_1_i/PS_0/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count                                                                                                                                                                                                                          | design_1_i/PS_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[11]_i_1_n_0                                                                                                                                                                                                       |                2 |             12 |         6.00 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                                    | design_1_i/PS_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[11]_i_1_n_0                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                     | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                4 |             12 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/tpgBarSelYuv_y_U/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                     |                6 |             12 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                           | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                     |                8 |             12 |         1.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                           | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                4 |             12 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                        | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                6 |             12 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                     |                6 |             12 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                              |                5 |             12 |         2.40 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                     |                5 |             12 |         2.40 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                                     |                7 |             12 |         1.71 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                     |                4 |             13 |         3.25 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_gamma_lut_0/inst/CTRL_s_axi_U/aw_hs                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                     |                6 |             13 |         2.17 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                                            | design_1_i/vision_system_0/inst/median5x5_mod/long_delay/position0_inferred__0/i__carry_n_3                                                                                                                                                                                         |                3 |             13 |         4.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/m_axis_tdata[63]_i_2_n_0                                                                                                                                                                                                        | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                      |                6 |             13 |         2.17 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/axis_beat_smpld                                                                                                                                                                                                                 | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0                                                                                                                                                                                  |                2 |             13 |         6.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                                                    | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |                5 |             13 |         2.60 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                                           | design_1_i/PS_0/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[12]_i_1_n_0                                                                                                                                                                                                           |                3 |             13 |         4.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                                                    | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                5 |             13 |         2.60 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_gamma_lut_0/inst/CTRL_s_axi_U/int_width[15]_i_1_n_4                                                                                                                                                                                                                      | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                      |                5 |             13 |         2.60 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                      |                7 |             13 |         1.86 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                       |                6 |             13 |         2.17 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/ier[31]_i_1_n_0                                                                                                                                                                                                       | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                      |                5 |             13 |         2.60 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                     |                7 |             13 |         1.86 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_1__0_n_0                                                                                                                                                                                  | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                3 |             13 |         4.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                      |                4 |             13 |         3.25 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                4 |             13 |         3.25 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/frp_pipeline_valid_U/valid_out[2]                                                                                                                             |                                                                                                                                                                                                                                                                                     |                5 |             13 |         2.60 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                      |                4 |             13 |         3.25 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |                3 |             13 |         4.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/crc_trig_d1                                                                                                                                                                                                                       | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                        |                4 |             14 |         3.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2_fu_172/flow_control_loop_pipe_sequential_init_U/tmp_11_reg_2239_pp0_iter5_reg_reg[0]__0_0[0]                                                                             |                                                                                                                                                                                                                                                                                     |                8 |             14 |         1.75 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2_fu_144/flow_control_loop_pipe_sequential_init_U/p_2_in                                                                                                                       |                                                                                                                                                                                                                                                                                     |                4 |             14 |         3.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                      |                9 |             14 |         1.56 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContStart[15]_i_1_n_5                                                                                                                                                                                                               | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                     |               10 |             14 |         1.40 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2_fu_144/ret_V_64_reg_22050                                                                                                                                                    |                                                                                                                                                                                                                                                                                     |                2 |             14 |         7.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                                             | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FREE_RUN_MODE.frame_sync_out_reg_0[0]                                                                                                                                                                     |                4 |             14 |         3.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                      |                6 |             14 |         2.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                   |                                                                                                                                                                                                                                                                                     |                5 |             14 |         2.80 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/E[0]                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/prmry_resetn_i_reg_0[0]                                                                                                                                                                                       |                5 |             14 |         2.80 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                                |                                                                                                                                                                                                                                                                                     |                2 |             14 |         7.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_gamma_lut_0/inst/CTRL_s_axi_U/int_height[15]_i_1_n_4                                                                                                                                                                                                                     | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                      |                6 |             14 |         2.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                6 |             14 |         2.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                               | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                3 |             14 |         4.67 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                       | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                5 |             15 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                      | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                4 |             15 |         3.75 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                 | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                     |                4 |             15 |         3.75 |
|  design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/en_hs_lpn_sync_r                                                                 |                6 |             15 |         2.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateVerContStart[15]_i_1_n_5                                                                                                                                                                                                               | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                     |                7 |             15 |         2.14 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I/E[0]                                                                                                                                                                                                                          | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/SR[0]                                                                                                                                                                                    |                3 |             15 |         5.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/ier[31]_i_1_n_0                                                                                                                                                                                                       | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                     |                5 |             15 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/CTRL_s_axi_U/ap_sync_reg_Block_entry1_proc_U0_ap_ready_reg                                                                                                                                                                                               | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                     |                6 |             15 |         2.50 |
|  design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/en_hs_lpn_sync_r                                                                 |                6 |             15 |         2.50 |
|  design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                      | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                          |                3 |             15 |         5.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/mul_ln1311_reg_57070                                                                                                                                          |                                                                                                                                                                                                                                                                                     |                5 |             15 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                    |                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                                                    | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_0                                                                                                                                | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                2 |             16 |         8.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[15]_i_1_n_0                                                                                                                                | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                5 |             16 |         3.20 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_reg_0[0]                                                                                          | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                                           | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                2 |             16 |         8.00 |
|  design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_gamma_lut_0/inst/CTRL_s_axi_U/rdata[31]_i_2_n_4                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                     |               10 |             16 |         1.60 |
|  design_1_i/PS_0/clk_wiz_1/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_rx_rst_logic/time_out_counter                                                                                                                                                              | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_rx_rst_logic/reset_timer_r                                                                                                                                                          |                3 |             16 |         5.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc1[31]_i_1_n_0                                                                                                                                                                                             | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/phi_mul_fu_5420                                                                                                                                               | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                  |                2 |             16 |         8.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/ZipperRemoval_U0/ap_NS_fsm[2]                                                                                                                                                                                                                            | design_1_i/PS_0/v_demosaic_0/inst/ZipperRemoval_U0/ap_NS_fsm12_out                                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                           | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                6 |             16 |         2.67 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_0                                                                                                                                                             | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state2                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/ap_CS_fsm_reg[3]_10[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_185_2_fu_94/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[2][0]                                                                                                      | design_1_i/PS_0/v_demosaic_0/inst/start_for_MultiPixStream2AXIvideo_U0_U/SR[0]                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_185_2_fu_94/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                     | design_1_i/PS_0/v_demosaic_0/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_185_2_fu_94/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                             |                3 |             16 |         5.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/cur_lp_wc_lte4_i_1_n_0                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/ap_NS_fsm[2]                                                                                                                                                                                                     | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/ap_NS_fsm111_out                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/ap_CS_fsm_state2                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/frp_pipeline_valid_U/valid_out[2]                                                                                                                             | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1846                                                                                                          |                5 |             16 |         3.20 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                             |                                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_gamma_lut_0/inst/CTRL_s_axi_U/int_video_format[15]_i_1_n_4                                                                                                                                                                                                               | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/p_0_in__0__0[31]                                                                                                                                                                                                      | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/lp_count_pulse_0                                                                                                                                                                                                      | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/lp_count_pulse_1                                                                                                                                                                                                      | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/lp_count_pulse_2                                                                                                                                                                                                      | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_gamma_lut_0/inst/CTRL_s_axi_U/rdata[31]_i_2_n_4                                                                                                                                                                                                                          | design_1_i/PS_0/v_gamma_lut_0/inst/CTRL_s_axi_U/rdata[31]_i_1_n_4                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/lp_count_pulse_3                                                                                                                                                                                                      | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_gamma_lut_0/inst/MultiPixStream2AXIvideo_U0/ap_CS_fsm_reg[1]_0[1]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_537/ap_ce_reg                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                                           |                                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_gamma_lut_0/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_213_2_fu_90/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[2][0]                                                                                                     | design_1_i/PS_0/v_gamma_lut_0/inst/start_for_MultiPixStream2AXIvideo_U0_U/SR[0]                                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_gamma_lut_0/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_213_2_fu_90/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                    | design_1_i/PS_0/v_gamma_lut_0/inst/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_213_2_fu_90/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                            |                3 |             16 |         5.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc2[31]_i_1_n_0                                                                                                                                                                                             | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/cur_byte_cnt[15]_i_2_n_0                                                                                                                                                                                                          | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/cur_byte_cnt[15]_i_1_n_0                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContDelta[15]_i_1_n_5                                                                                                                                                                                                               | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                                                    | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                8 |             16 |         2.00 |
|  design_1_i/PS_0/clk_wiz_1/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_rst_inst/sync_flop_1                                                                                |                8 |             16 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/diwc_valid_int                                                                                                                                                                                                                   | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/byte_cnt_reg[15]_i_1_n_0                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/diwc_valid_int                                                                                                                                                                                                                   | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/ecc_done                                                                                                                                                                                                                         | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                 |                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                                                    | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |                7 |             16 |         2.29 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                                                    | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |                7 |             16 |         2.29 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc3[31]_i_1_n_0                                                                                                                                                                                             | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_reg_0[0]                                                                                          | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |               13 |             16 |         1.23 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/MultiPixStream2AXIvideo_U0/ap_CS_fsm_reg[0]_0[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                     |                3 |             17 |         5.67 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                                    | design_1_i/PS_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in                                                                                                                                                                                                                    |                5 |             17 |         3.40 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/ap_CS_fsm_reg[3]_0[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                     |                5 |             17 |         3.40 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/ZipperRemoval_U0/grp_ZipperRemoval_Pipeline_VITIS_LOOP_1056_2_fu_100/flow_control_loop_pipe_sequential_init_U/grp_ZipperRemoval_Pipeline_VITIS_LOOP_1056_2_fu_100_ap_start_reg_reg_2[0]                                                                  | design_1_i/PS_0/v_demosaic_0/inst/ZipperRemoval_U0/grp_ZipperRemoval_Pipeline_VITIS_LOOP_1056_2_fu_100/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                                                                           |                3 |             17 |         5.67 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/ap_CS_fsm_state3                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                     |                3 |             17 |         5.67 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/y_fu_760                                                                                                                                                                                                                          | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/push                                                                                                                                                                                                                       |                3 |             17 |         5.67 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_gamma_lut_0/inst/MultiPixStream2AXIvideo_U0/ap_CS_fsm_reg[1]_0[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                     |                3 |             17 |         5.67 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/ZipperRemoval_U0/ap_CS_fsm_state1                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                     |                3 |             17 |         5.67 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                     |                7 |             18 |         2.57 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/ap_CS_fsm_state3                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                     |                8 |             18 |         2.25 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/ap_CS_fsm_state3                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |                6 |             18 |         3.00 |
|  design_1_i/PS_0/clk_wiz_1/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3                                                                                                                                                     |               12 |             19 |         1.58 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                        |                                                                                                                                                                                                                                                                                     |                2 |             19 |         9.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2_fu_172/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                     |                                                                                                                                                                                                                                                                                     |               10 |             20 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/op_inf/sband_tk_r_0                                                                                                                                                                                                                 | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                     |                4 |             20 |         5.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2_fu_172/ap_phi_reg_pp0_iter4_en_rgd_V_1_reg_7240                                                                                                                          |                                                                                                                                                                                                                                                                                     |                8 |             20 |         2.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                          |                                                                                                                                                                                                                                                                                     |                2 |             20 |        10.00 |
|  design_1_i/PS_0/clk_wiz_1/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/timeout_cntr                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/timeout_cntr_rst                                                                                              |                3 |             20 |         6.67 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/vision_system_0/inst/centroid_inst/y_pos[20]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/vision_system_0/inst/converter/inst/delay_sync/vsync_out                                                                                                                                                                                                                 |                5 |             21 |         4.20 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                   | design_1_i/PS_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                        |                5 |             21 |         4.20 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/vision_system_0/inst/centroid_inst_med/y_pos[20]_i_1__0_n_0                                                                                                                                                                                                                     | design_1_i/vision_system_0/inst/median5x5_mod/delay_m/dina[0]                                                                                                                                                                                                                       |                5 |             21 |         4.20 |
|  design_1_i/PS_0/clk_wiz_1/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/lp_state_sync1_i/cl_rx_state_reg[1]_0                                                                                                   | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_div4clk_i_1_n_0                                                                                                     |                3 |             21 |         7.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[5]                                                     | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |                7 |             21 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/AXIvideo2MultiBayer_U0/ap_CS_fsm_state4                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |                5 |             22 |         4.40 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/AXIvideo2MultiBayer_U0/grp_reg_unsigned_short_s_fu_254/ap_ce_reg                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                     |                7 |             22 |         3.14 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/AXIvideo2MultiBayer_U0/Q[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                     |               10 |             22 |         2.20 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc1[15]_i_1_n_0                                                                                                                                                                                             | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |                9 |             22 |         2.44 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc2[15]_i_1_n_0                                                                                                                                                                                             | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |               11 |             22 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc15[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |               10 |             22 |         2.20 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                                          | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                                                   |                3 |             22 |         7.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc14[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |               11 |             22 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc13[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |                9 |             22 |         2.44 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc3[15]_i_1_n_0                                                                                                                                                                                             | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |               10 |             22 |         2.20 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc12[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |                9 |             22 |         2.44 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_5[0]                                                                                                                                                                                         | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               14 |             22 |         1.57 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc11[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |               10 |             22 |         2.20 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc10[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |               13 |             22 |         1.69 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/phecc_start_d1                                                                                                                                                                                                                    | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                     |               10 |             22 |         2.20 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc0[15]_i_1_n_0                                                                                                                                                                                             | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |               10 |             22 |         2.20 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc4[15]_i_1_n_0                                                                                                                                                                                             | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |                9 |             22 |         2.44 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc5[15]_i_1_n_0                                                                                                                                                                                             | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |               10 |             22 |         2.20 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc6[15]_i_1_n_0                                                                                                                                                                                             | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |               13 |             22 |         1.69 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/AXIvideo2MultiPixStream_U0/grp_reg_unsigned_short_s_fu_253/ap_ce_reg                                                                                                                                                              |                                                                                                                                                                                                                                                                                     |                6 |             22 |         3.67 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc7[15]_i_1_n_0                                                                                                                                                                                             | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |               13 |             22 |         1.69 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc9[15]_i_1_n_0                                                                                                                                                                                             | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |                9 |             22 |         2.44 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc8[15]_i_1_n_0                                                                                                                                                                                             | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |               12 |             22 |         1.83 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                                  | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                           |                3 |             22 |         7.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/Q[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                     |                8 |             22 |         2.75 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                   |                                                                                                                                                                                                                                                                                     |                3 |             22 |         7.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state4                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                     |                7 |             22 |         3.14 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]                                                     | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                9 |             22 |         2.44 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2_fu_144/ret_V_60_reg_21310                                                                                                                                                    |                                                                                                                                                                                                                                                                                     |                4 |             22 |         5.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_gamma_lut_0/inst/Gamma_U0/ap_CS_fsm_state2                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                     |                8 |             22 |         2.75 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/grp_reg_unsigned_short_s_fu_250/ap_ce_reg                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                     |                7 |             22 |         3.14 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state2                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                     |                7 |             23 |         3.29 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                       |                                                                                                                                                                                                                                                                                     |                2 |             23 |        11.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/m_axis_tdata[63]_i_2_n_0                                                                                                                                                                                                        | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                      |               12 |             23 |         1.92 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                9 |             24 |         2.67 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_332[0]                                                                                                                                                                                       | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               15 |             24 |         1.60 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2_fu_172/ap_phi_reg_pp0_iter6_b_1_reg_7890                                                                                                                                 |                                                                                                                                                                                                                                                                                     |                7 |             24 |         3.43 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                   | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                    |                8 |             24 |         3.00 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_329[0]                                                                                                                                                                                       | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               12 |             24 |         2.00 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                                                         | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               14 |             24 |         1.71 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                        | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                    |                7 |             24 |         3.43 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                5 |             24 |         4.80 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199/flow_control_loop_pipe_sequential_init_U/push                                                                                                   |                                                                                                                                                                                                                                                                                     |                3 |             24 |         8.00 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                                                         | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               13 |             24 |         1.85 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_1[0]                                                                                            |                                                                                                                                                                                                                                                                                     |               12 |             24 |         2.00 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                                                         | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               12 |             24 |         2.00 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                                                         | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               15 |             24 |         1.60 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2_fu_172/ret_V_20_reg_24830                                                                                                                                                |                                                                                                                                                                                                                                                                                     |                5 |             24 |         4.80 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                        |                8 |             24 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                              | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                          |                6 |             24 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                                                     |               12 |             24 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                         | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                          |                7 |             24 |         3.43 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.liv_data[63]_i_1_n_0                                                                                                                                                                               | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                      |               10 |             24 |         2.40 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/E[0]                                                                                                                                                                                                                  | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |               10 |             24 |         2.40 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_227/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                            |                                                                                                                                                                                                                                                                                     |                9 |             24 |         2.67 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/RX_1500M.line_buffer/line_buf/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                             | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/RX_1500M.line_buffer/line_buf/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                                                                                        |                9 |             24 |         2.67 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/control/pkt_valid                                                                                                                                                                                                                      | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                     |                8 |             24 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2_fu_144/ret_V_38_reg_21810                                                                                                                                                    |                                                                                                                                                                                                                                                                                     |                8 |             24 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                           | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                        |                6 |             24 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                5 |             24 |         4.80 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                5 |             24 |         4.80 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_330[0]                                                                                                                                                                                       | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               12 |             24 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                                                     |                9 |             24 |         2.67 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_333[0]                                                                                                                                                                                       | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               14 |             24 |         1.71 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                              | design_1_i/PS_0/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                7 |             24 |         3.43 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                                                         | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               13 |             24 |         1.85 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/frp_pipeline_valid_U/valid_out[20]                                                                                                                            |                                                                                                                                                                                                                                                                                     |               15 |             24 |         1.60 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/buf_data[0][172]_i_1_n_0                                                                                                                                                                                            | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                      |                7 |             24 |         3.43 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                      |               11 |             24 |         2.18 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_331[0]                                                                                                                                                                                       | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               17 |             24 |         1.41 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/push                                                                                                                                                          |                                                                                                                                                                                                                                                                                     |                3 |             24 |         8.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/ap_CS_fsm_reg[3]_1[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                     |                3 |             24 |         8.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/outpix_val_V_12_reg_5785[9]_i_1_n_5                                                                                                                           |                                                                                                                                                                                                                                                                                     |               14 |             24 |         1.71 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                              | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               14 |             24 |         1.71 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/add_ln1257_1_reg_56370                                                                                                                                        |                                                                                                                                                                                                                                                                                     |                4 |             24 |         6.00 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                                                         | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               15 |             24 |         1.60 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                     |                5 |             24 |         4.80 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                     |                5 |             24 |         4.80 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                                                         | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               12 |             24 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/regslice_both_s_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                     |                8 |             24 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/regslice_both_s_axis_video_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                     |                8 |             24 |         3.00 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                                                         | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               14 |             24 |         1.71 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                                                         | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               14 |             24 |         1.71 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                                            | sw_IBUF[3]_inst/O                                                                                                                                                                                                                                                                   |                8 |             24 |         3.00 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                                                      | design_1_i/PS_0/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                              |                7 |             24 |         3.43 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                                                         | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               12 |             24 |         2.00 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                                                         | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               13 |             24 |         1.85 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/outpix_val_V_45_reg_1961                                                                                                                                      |                                                                                                                                                                                                                                                                                     |               10 |             24 |         2.40 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/ap_CS_fsm_reg[3]_13[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                     |               10 |             24 |         2.40 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][38]_0[0]                                                                                                                                                                                         | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               18 |             25 |         1.39 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_199/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[0][0]                                                                             |                                                                                                                                                                                                                                                                                     |               12 |             25 |         2.08 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                     |               11 |             25 |         2.27 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/buf_data[1][172]_i_1_n_0                                                                                                                                                                                            | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                      |                7 |             25 |         3.57 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/icmp_ln394_reg_3934_pp0_iter6_reg                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |                6 |             25 |         4.17 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/AXIvideo2MultiPixStream_U0/axi_data_2_lcssa_reg_146[29]_i_1_n_5                                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/buf_data[1][172]_i_1_n_0                                                                                                                                                                                            | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                      |                8 |             25 |         3.12 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                     |               12 |             25 |         2.08 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                           | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                    |                5 |             26 |         5.20 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en                                                                                                                                                        | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_2[0]                                                                                                                                                                                               |                4 |             26 |         6.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/SR[0]                                                                                                                                                                                                                    |               13 |             26 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                            | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_2[0]                                                                                                                                                                                               |                4 |             26 |         6.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/E[1]                                                                                                                                                                                                                  | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |               10 |             26 |         2.60 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/icmp_ln394_reg_3934_pp0_iter15_reg                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |                7 |             26 |         3.71 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/pf_ovrlayYUV_U/write_enable                                                                                                                                   |                                                                                                                                                                                                                                                                                     |                5 |             26 |         5.20 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.liv_data[63]_i_1_n_0                                                                                                                                                                               | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                     |               10 |             26 |         2.60 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/p_0_in                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |                9 |             26 |         2.89 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/dest_req                                                                                                                                                                                                 | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |                8 |             26 |         3.25 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/dest_hsdata_en                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                     |                9 |             26 |         2.89 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/ap_NS_fsm[2]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                     |               12 |             27 |         2.25 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/p_3_in                                                                                                                                                                                                              | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                     |               11 |             27 |         2.45 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/buf_data[0][172]_i_1_n_0                                                                                                                                                                                            | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                      |                8 |             27 |         3.38 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/p_3_in                                                                                                                                                                                                              | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                      |               10 |             27 |         2.70 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/cur_lp_vc0                                                                                                                                                                                                                      | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/cur_lp_wc_lte4_i_1_n_0                                                                                                                                                                                                   |                5 |             27 |         5.40 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                                                                     |                6 |             28 |         4.67 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                     |               10 |             28 |         2.80 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                                     |                3 |             28 |         9.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                                                                     |                6 |             28 |         4.67 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/buf_data[0][172]_i_1_n_0                                                                                                                                                                                            | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                     |                8 |             28 |         3.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/m_axis_tdata[63]_i_2_n_0                                                                                                                                                                                                        | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                     |                6 |             28 |         4.67 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                                     |                3 |             28 |         9.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                                     |                3 |             29 |         9.67 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/frp_pipeline_valid_U/valid_out[1]                                                                                                                             |                                                                                                                                                                                                                                                                                     |               12 |             29 |         2.42 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/buf_data[1][172]_i_1_n_0                                                                                                                                                                                            | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                     |                9 |             29 |         3.22 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0                                                                                                                                                                                        | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/m_axis_aresetn_1                                                                                                                                                                                                          |                4 |             29 |         7.25 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                                                                     |                7 |             29 |         4.14 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                                                                     |                9 |             29 |         3.22 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                                     |                3 |             29 |         9.67 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_gamma_lut_0/inst/MultiPixStream2AXIvideo_U0/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                      |                                                                                                                                                                                                                                                                                     |                4 |             30 |         7.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/regslice_both_s_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                      |                                                                                                                                                                                                                                                                                     |               11 |             30 |         2.73 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/regslice_both_s_axis_video_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                      |                                                                                                                                                                                                                                                                                     |               10 |             30 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/ZipperRemoval_U0/grp_ZipperRemoval_Pipeline_VITIS_LOOP_1056_2_fu_100/flow_control_loop_pipe_sequential_init_U/grp_ZipperRemoval_Pipeline_VITIS_LOOP_1056_2_fu_100_ap_start_reg_reg[0]                                                                    |                                                                                                                                                                                                                                                                                     |                8 |             30 |         3.75 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2_fu_144/PixBufVal_val_V_20_reg_19800                                                                                                                                          |                                                                                                                                                                                                                                                                                     |               11 |             30 |         2.73 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2_fu_144/pix_val_V_7_reg_431                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |                9 |             30 |         3.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_gamma_lut_0/inst/Gamma_U0/grp_Gamma_Pipeline_VITIS_LOOP_282_4_fu_106/push                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                     |                2 |             30 |        15.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2_fu_144/ce1                                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |               13 |             30 |         2.31 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                      |               11 |             30 |         2.73 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2_fu_144/flow_control_loop_pipe_sequential_init_U/icmp_ln836_reg_1933_pp0_iter1_reg_reg[0][0]                                                                                  |                                                                                                                                                                                                                                                                                     |               17 |             30 |         1.76 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/MultiPixStream2AXIvideo_U0/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                       |                                                                                                                                                                                                                                                                                     |               10 |             30 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/MultiPixStream2AXIvideo_U0/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                       |                                                                                                                                                                                                                                                                                     |                9 |             30 |         3.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_179/flow_control_loop_pipe_sequential_init_U/push                                                                                                                         |                                                                                                                                                                                                                                                                                     |                2 |             30 |        15.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_206/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                  |                                                                                                                                                                                                                                                                                     |               10 |             30 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/ZipperRemoval_U0/grp_ZipperRemoval_Pipeline_VITIS_LOOP_1056_2_fu_100/rhs_1_reg_7150                                                                                                                                                                      |                                                                                                                                                                                                                                                                                     |               12 |             30 |         2.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_gamma_lut_0/inst/MultiPixStream2AXIvideo_U0/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                      |                                                                                                                                                                                                                                                                                     |                5 |             30 |         6.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/frp_pipeline_valid_U/valid_out[14]                                                                                                                            |                                                                                                                                                                                                                                                                                     |                9 |             31 |         3.44 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/axi_data_2_lcssa_reg_126[29]_i_1_n_4                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                     |               10 |             31 |         3.10 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/frp_pipeline_valid_U/valid_out[10]                                                                                                                            |                                                                                                                                                                                                                                                                                     |                9 |             31 |         3.44 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/frp_pipeline_valid_U/valid_out[3]                                                                                                                             |                                                                                                                                                                                                                                                                                     |               13 |             31 |         2.38 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/frp_pipeline_valid_U/valid_out[16]                                                                                                                            |                                                                                                                                                                                                                                                                                     |               10 |             31 |         3.10 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                        | design_1_i/PS_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                              |                7 |             31 |         4.43 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/frp_pipeline_valid_U/valid_out[8]                                                                                                                             |                                                                                                                                                                                                                                                                                     |               11 |             31 |         2.82 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/frp_pipeline_valid_U/valid_out[13]                                                                                                                            |                                                                                                                                                                                                                                                                                     |               10 |             31 |         3.10 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/frp_pipeline_valid_U/valid_out[4]                                                                                                                             |                                                                                                                                                                                                                                                                                     |               12 |             31 |         2.58 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_537/E[0]                                                                                                                                                                                                                          | design_1_i/PS_0/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_537/count_new_0_reg_328                                                                                                                                                                                                    |                4 |             31 |         7.75 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/frp_pipeline_valid_U/valid_out[9]                                                                                                                             |                                                                                                                                                                                                                                                                                     |                9 |             31 |         3.44 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                     |                4 |             31 |         7.75 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_gamma_lut_0/inst/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_179/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                         |                                                                                                                                                                                                                                                                                     |               12 |             31 |         2.58 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/frp_pipeline_valid_U/valid_out[6]                                                                                                                             |                                                                                                                                                                                                                                                                                     |                9 |             31 |         3.44 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/frp_pipeline_valid_U/valid_out[12]                                                                                                                            |                                                                                                                                                                                                                                                                                     |               12 |             31 |         2.58 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/frp_pipeline_valid_U/valid_out[17]                                                                                                                            |                                                                                                                                                                                                                                                                                     |               11 |             31 |         2.82 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/frp_pipeline_valid_U/valid_out[11]                                                                                                                            |                                                                                                                                                                                                                                                                                     |               10 |             31 |         3.10 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/frp_pipeline_valid_U/valid_out[5]                                                                                                                             |                                                                                                                                                                                                                                                                                     |               12 |             31 |         2.58 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/frp_pipeline_valid_U/valid_out[7]                                                                                                                             |                                                                                                                                                                                                                                                                                     |                9 |             31 |         3.44 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/frp_pipeline_valid_U/valid_out[15]                                                                                                                            |                                                                                                                                                                                                                                                                                     |               10 |             31 |         3.10 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0                                                                                                                                                                                      | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[7]                                                                                                                    | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |               22 |             32 |         1.45 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_3[0]                                                                                                                  | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                            |               16 |             32 |         2.00 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                                                         | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               12 |             32 |         2.67 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_4[0]                                                                                                                  | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                            |               15 |             32 |         2.13 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_8[0]                                                                                                                                                                                         | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               13 |             32 |         2.46 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                                                    | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |               23 |             32 |         1.39 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                                            | design_1_i/vision_system_0/inst/centroid_inst_med/podziel_m10/inst/i0_0                                                                                                                                                                                                             |                7 |             32 |         4.57 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                                                         | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               14 |             32 |         2.29 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_6[0]                                                                                                                                                                                         | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               14 |             32 |         2.29 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/control/E[0]                                                                                                                                                                                                                           | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                        |               15 |             32 |         2.13 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                                            | design_1_i/vision_system_0/inst/centroid_inst/podziel_m01/inst/i0_0                                                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0                                                                                                                                                                                            | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                        |               15 |             32 |         2.13 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                                            | design_1_i/vision_system_0/inst/centroid_inst_med/podziel_m01/inst/i0_0                                                                                                                                                                                                             |                7 |             32 |         4.57 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                                            | design_1_i/vision_system_0/inst/centroid_inst/podziel_m10/inst/i0_0                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[6]                                                                                                                    | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |               16 |             32 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                            |               19 |             32 |         1.68 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                                                         | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               16 |             32 |         2.00 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                                                         | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               12 |             32 |         2.67 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                            |               17 |             32 |         1.88 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_3[0]                                                                                                                                                                                         | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               11 |             32 |         2.91 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][39]_0[0]                                                                                                                                                                                         | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               11 |             32 |         2.91 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                                                         | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               11 |             32 |         2.91 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]_0                                                                                                                                                                           |               15 |             32 |         2.13 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                                                         | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               11 |             32 |         2.91 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                                                         | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               12 |             32 |         2.67 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]                                                                                                                                                                                           |               15 |             32 |         2.13 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_7[0]                                                                                                                                                                                         | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               11 |             32 |         2.91 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/push_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/vision_system_0/inst/converter/inst/delay_sync/de_out                                                                                                                                                                                                                           | design_1_i/vision_system_0/inst/converter/inst/delay_sync/vsync_out                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                                           | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |                4 |             32 |         8.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[7]                                                                                                                    | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |               14 |             32 |         2.29 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1__0_n_0                                                                                                                                                                    | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                4 |             32 |         8.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                                                                    | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |               18 |             32 |         1.78 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/mac_muladd_16ns_8ns_23ns_24_4_1_U67/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/CEA1                                                         |                                                                                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/pf_imgG_U/write_enable                                                                                                                                                              |                                                                                                                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/vision_system_0/inst/median5x5_mod/D35_reg[2]_0                                                                                                                                                                                                                                 | design_1_i/vision_system_0/inst/median5x5_mod/delay_m/dina[0]                                                                                                                                                                                                                       |                7 |             32 |         4.57 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/count0                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                                                   | design_1_i/PS_0/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                                        |                4 |             32 |         8.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_537/count_new_0_reg_328                                                                                                                                                                                                           | design_1_i/PS_0/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_537/s                                                                                                                                                                                                                      |                4 |             32 |         8.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_4[0]                                                                                                                  | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                            |               17 |             32 |         1.88 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_3[0]                                                                                                                  | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                            |               18 |             32 |         1.78 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                            |               17 |             32 |         1.88 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                            |               18 |             32 |         1.78 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                                                    | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |               23 |             32 |         1.39 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/ZipperRemoval_U0/grp_ZipperRemoval_Pipeline_VITIS_LOOP_1056_2_fu_100/b_V_reg_7690                                                                                                                                                                        |                                                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                             | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                7 |             32 |         4.57 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                      | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/bayer_phase_assign_channel_U/U_design_1_v_demosaic_0_0_fifo_w16_d2_S_x_ShiftReg/push                                                                                                                                                                     |                                                                                                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/s_axi_rdata[31]_i_2_n_0                                                                                                                                                                                               | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/s_axi_rdata[31]_i_1_n_0                                                                                                                                                                                        |               16 |             32 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                               |                                                                                                                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                     |                2 |             32 |        16.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]_0[0]                  |                                                                                                                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/push                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                           | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                                                    |                6 |             32 |         5.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/lbuf_blk_wen_i                                                                                                                                                                                                 |               15 |             33 |         2.20 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0                                                                                                                                                                                      | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                      |               12 |             33 |         2.75 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                   |               15 |             33 |         2.20 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                7 |             33 |         4.71 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                                     |                3 |             34 |        11.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                                                     |                6 |             34 |         5.67 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                                     |                3 |             34 |        11.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                9 |             34 |         3.78 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                                     |                3 |             34 |        11.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/MultiPixStream2AXIvideo_U0/Q[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |                7 |             34 |         4.86 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                                                     |                5 |             34 |         6.80 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                                     |                3 |             34 |        11.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                                                                     |                7 |             35 |         5.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                                     |                7 |             35 |         5.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |               14 |             35 |         2.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                     |               13 |             35 |         2.69 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                                     |                6 |             35 |         5.83 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                                                                     |                7 |             35 |         5.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                           | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                   |                4 |             35 |         8.75 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                          | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                         |                5 |             36 |         7.20 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/RX_1500M.line_buffer/line_buf/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                                        | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/RX_1500M.line_buffer/line_buf/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                                                                                        |                9 |             36 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                               | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                       |               10 |             36 |         3.60 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/ZipperRemoval_U0/grp_ZipperRemoval_Pipeline_VITIS_LOOP_1056_2_fu_100/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_subdone                                                                                                                |                                                                                                                                                                                                                                                                                     |               17 |             36 |         2.12 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                     |                8 |             36 |         4.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/sig_m_valid_dup_reg[0]                                                                                                       | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                                      |                6 |             36 |         6.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                     |                7 |             36 |         5.14 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                                 | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                                      |                6 |             36 |         6.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/ZipperRemoval_U0/ap_NS_fsm[2]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |               13 |             37 |         2.85 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/ZipperRemoval_U0/grp_ZipperRemoval_Pipeline_VITIS_LOOP_1056_2_fu_100/icmp_ln1056_reg_703_pp0_iter1_reg_reg[0]_0[0]                                                                                                                                       | design_1_i/PS_0/v_demosaic_0/inst/ZipperRemoval_U0/ap_NS_fsm12_out                                                                                                                                                                                                                  |                9 |             37 |         4.11 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                 | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                          |                7 |             37 |         5.29 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/ZipperRemoval_U0/grp_ZipperRemoval_Pipeline_VITIS_LOOP_1056_2_fu_100/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                     |                8 |             37 |         4.62 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0[0]                                                                     | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |               10 |             38 |         3.80 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                      |                9 |             38 |         4.22 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/Q[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                     |               13 |             38 |         2.92 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0[0]                                                                               | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |               10 |             38 |         3.80 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/Q[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                     |                8 |             38 |         4.75 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                     |                7 |             39 |         5.57 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                               |                                                                                                                                                                                                                                                                                     |                3 |             39 |        13.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/ap_phi_reg_pp0_iter21_outpix_val_V_39_reg_18461100_out                                                                                                        |                                                                                                                                                                                                                                                                                     |                6 |             39 |         6.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                     |                7 |             39 |         5.57 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                     |                7 |             40 |         5.71 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                     |               15 |             40 |         2.67 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                7 |             40 |         5.71 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                                                                  |                                                                                                                                                                                                                                                                                     |                3 |             40 |        13.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                    | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                         |                5 |             40 |         8.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2_fu_172/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2_fu_172_lineBuffer_val_V_i_ce0                                                                                     |                                                                                                                                                                                                                                                                                     |               15 |             40 |         2.67 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                     |                7 |             40 |         5.71 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                     |                7 |             40 |         5.71 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                                               | design_1_i/PS_0/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                       |               17 |             40 |         2.35 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                7 |             41 |         5.86 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                     |                7 |             41 |         5.86 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/op_inf/sband_tk_r_0                                                                                                                                                                                                                 | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                      |                8 |             42 |         5.25 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                            | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                         |                6 |             42 |         7.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/axis_dconverter/axis_conv_inst/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                                                                                              |                                                                                                                                                                                                                                                                                     |               15 |             42 |         2.80 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/mem_wdata[63]_i_1_n_0                                                                                                                                                                                                      |               11 |             42 |         3.82 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                     |               20 |             43 |         2.15 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                      | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                      |                5 |             43 |         8.60 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.res_data[63]_i_1_n_0                                                                                                                                                                               | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                      |               16 |             44 |         2.75 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/frp_pipeline_valid_U/valid_out[18]                                                                                                                            |                                                                                                                                                                                                                                                                                     |               16 |             45 |         2.81 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_smc/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                                                                            |               14 |             45 |         3.21 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                               | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                    |                6 |             47 |         7.83 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                                    | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |                8 |             48 |         6.00 |
|  design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                     |                3 |             48 |        16.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0                                                                                                                                                             | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |               10 |             48 |         4.80 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                      |               18 |             49 |         2.72 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                  |                                                                                                                                                                                                                                                                                     |                4 |             50 |        12.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                                     |               16 |             50 |         3.12 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/frp_pipeline_valid_U/valid_out[1]                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |               19 |             50 |         2.63 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/PixBufVal_val_V_26_fu_2500                                                                                                                                                          |                                                                                                                                                                                                                                                                                     |               22 |             50 |         2.27 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg[0]                                                                                                               | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_1[0]                                                                                                                                                                               |                9 |             50 |         5.56 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                   | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                                                         |               10 |             50 |         5.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2_fu_172/enable_V_7_reg_24590                                                                                                                                              |                                                                                                                                                                                                                                                                                     |               14 |             50 |         3.57 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                  |                                                                                                                                                                                                                                                                                     |                4 |             51 |        12.75 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                     |               11 |             52 |         4.73 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                     |               15 |             52 |         3.47 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                     |               16 |             52 |         3.25 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                     |               20 |             52 |         2.60 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                     |               10 |             52 |         5.20 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                     |               19 |             52 |         2.74 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                     |               10 |             52 |         5.20 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                     |               11 |             52 |         4.73 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/vision_system_0/inst/centroid_inst/podziel_m10/inst/dividend_reg_2                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                     |               11 |             53 |         4.82 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/vision_system_0/inst/centroid_inst_med/podziel_m01/inst/dividend_reg_2                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                     |               15 |             53 |         3.53 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/prmry_in                                                                                                                                                                                                                                 |               18 |             53 |         2.94 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/vision_system_0/inst/centroid_inst_med/podziel_m10/inst/dividend_reg_2                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                     |               12 |             53 |         4.42 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/vision_system_0/inst/centroid_inst/podziel_m01/inst/dividend_reg_2                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                     |               12 |             53 |         4.42 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                     |                9 |             54 |         6.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                     |                9 |             54 |         6.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                     |               19 |             54 |         2.84 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/icmp_ln1261_reg_56570                                                                                                                                         |                                                                                                                                                                                                                                                                                     |               11 |             54 |         4.91 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.res_data[63]_i_1_n_0                                                                                                                                                                               | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                     |               17 |             54 |         3.18 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                     |               12 |             54 |         4.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                     |               12 |             54 |         4.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |               16 |             56 |         3.50 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |               14 |             56 |         4.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/frp_pipeline_valid_U/valid_out[19]                                                                                                                            |                                                                                                                                                                                                                                                                                     |               20 |             58 |         2.90 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                      |               19 |             60 |         3.16 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/push_1                                                                                                                                                                              |                                                                                                                                                                                                                                                                                     |               23 |             60 |         2.61 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2_fu_144/push                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |               18 |             60 |         3.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2_fu_172/flow_control_loop_pipe_sequential_init_U/icmp_ln588_reg_2196_pp0_iter1_reg_reg[0][0]                                                                              |                                                                                                                                                                                                                                                                                     |               30 |             60 |         2.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2_fu_172/push                                                                                                                                                              |                                                                                                                                                                                                                                                                                     |               19 |             60 |         3.16 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2_fu_172/PixBufVal_val_V_3_reg_22800                                                                                                                                       |                                                                                                                                                                                                                                                                                     |               25 |             60 |         2.40 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/ZipperRemoval_U0/grp_ZipperRemoval_Pipeline_VITIS_LOOP_1056_2_fu_100/push                                                                                                                                                                                |                                                                                                                                                                                                                                                                                     |               20 |             60 |         3.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                      |               20 |             61 |         3.05 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504/tmp_6_reg_53840                                                                                                                                               |                                                                                                                                                                                                                                                                                     |               15 |             62 |         4.13 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                     |                                                                                                                                                                                                                                                                                     |               13 |             64 |         4.92 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                 |                                                                                                                                                                                                                                                                                     |               13 |             64 |         4.92 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                                                                                         |               32 |             65 |         2.03 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_2_n_0                                                                                                                                                                                              | design_1_i/PS_0/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_1_n_0                                                                                                                                                                                       |               23 |             66 |         2.87 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/ap_CS_fsm_state1                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |               14 |             66 |         4.71 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                     |               25 |             67 |         2.68 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |               24 |             68 |         2.83 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                                                     |               27 |             69 |         2.56 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                                                     |               21 |             69 |         3.29 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                                                     |               27 |             69 |         2.56 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                                                     |               21 |             69 |         3.29 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2_fu_172/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg[0]                                                                                           |                                                                                                                                                                                                                                                                                     |               18 |             70 |         3.89 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                7 |             70 |        10.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                                                     |               12 |             72 |         6.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                             |                                                                                                                                                                                                                                                                                     |               13 |             72 |         5.54 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                     |               10 |             73 |         7.30 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                     |               10 |             73 |         7.30 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2_fu_144/ret_V_31_reg_21200                                                                                                                                                    |                                                                                                                                                                                                                                                                                     |               15 |             73 |         4.87 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                8 |             77 |         9.62 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                            | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |               18 |             78 |         4.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                | design_1_i/PS_0/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |               18 |             78 |         4.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                     |               21 |             78 |         3.71 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                        |               26 |             80 |         3.08 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2_fu_172/agdiff_V_1_reg_24280                                                                                                                                              |                                                                                                                                                                                                                                                                                     |               22 |             80 |         3.64 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_339/tpgBackground_U0/ap_CS_fsm_reg[3]_0[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |               32 |             81 |         2.53 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/grant_i_reg[1]_0                                                                                                                                     |                7 |             83 |        11.86 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/vision_system_0/inst/centroid_inst/eof                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                     |               24 |             85 |         3.54 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/vision_system_0/inst/median5x5_mod/delay_m/E[0]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                     |               19 |             85 |         4.47 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/vision_system_0/inst/centroid_inst/acc_m01/m000                                                                                                                                                                                                                                 | design_1_i/vision_system_0/inst/centroid_inst/eof_d                                                                                                                                                                                                                                 |               11 |             85 |         7.73 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/vision_system_0/inst/median5x5_mod/m000                                                                                                                                                                                                                                         | design_1_i/vision_system_0/inst/centroid_inst_med/eof_d                                                                                                                                                                                                                             |               11 |             85 |         7.73 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                      |               39 |             87 |         2.23 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/PS_0/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                8 |             89 |        11.12 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/PS_0/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                8 |             89 |        11.12 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2_fu_144/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                         |                                                                                                                                                                                                                                                                                     |               23 |             90 |         3.91 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                     |               31 |             91 |         2.94 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                                                     |                6 |             96 |        16.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                                                     |                6 |             96 |        16.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                                                     |                6 |             96 |        16.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                                                     |                6 |             96 |        16.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                     |               35 |            102 |         2.91 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               66 |            112 |         1.70 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/rst_ps8_0_100M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                      |               34 |            117 |         3.44 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2_fu_144/ap_CS_fsm_reg[3][0]                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |               44 |            120 |         2.73 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1186]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                     |               18 |            131 |         7.28 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                     |               18 |            131 |         7.28 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_CS_fsm[2]_i_1__4_n_3                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                     |               57 |            137 |         2.40 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                                                                     | design_1_i/PS_0/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |               13 |            139 |        10.69 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                               | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |               37 |            141 |         3.81 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                   | design_1_i/PS_0/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |               39 |            141 |         3.62 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |               13 |            143 |        11.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                     |               20 |            145 |         7.25 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                     |               20 |            145 |         7.25 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                                    | design_1_i/PS_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                                                                                                                                                                  |               28 |            145 |         5.18 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[0]                                                                                                    |               15 |            148 |         9.87 |
|  design_1_i/PS_0/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |               44 |            149 |         3.39 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/frp_pipeline_valid_U/valid_out[2]                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |               47 |            150 |         3.19 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/flow_control_loop_pipe_sequential_init_U/icmp_ln273_reg_3878_pp0_iter1_reg_reg[0][0]                                                                                                |                                                                                                                                                                                                                                                                                     |               55 |            150 |         2.73 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2_fu_172/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                     |               52 |            150 |         2.88 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2_fu_144/WEA[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                     |               56 |            150 |         2.68 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |               13 |            151 |        11.62 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/ap_CS_fsm[2]_i_1__3_n_3                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |               62 |            153 |         2.47 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/PS_0/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |               15 |            154 |        10.27 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                                     |               10 |            160 |        16.00 |
|  design_1_i/PS_0/clk_wiz_1/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |               40 |            165 |         4.12 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs2_int[16][31]                                                                                                                                                                                                                      | design_1_i/PS_0/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                                                   |               49 |            173 |         3.53 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                                     |               11 |            176 |        16.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                                     |               11 |            176 |        16.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/icmp_ln394_reg_3934_pp0_iter4_reg                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |               31 |            184 |         5.94 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                                     |               12 |            184 |        15.33 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2_fu_172/WEA[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |               64 |            190 |         2.97 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                     |               20 |            200 |        10.00 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/y_fu_760                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                     |               78 |            201 |         2.58 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/icmp_ln394_reg_3934_pp0_iter2_reg                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |               40 |            202 |         5.05 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/K_V_12_reg_41030                                                                                                                                                                    |                                                                                                                                                                                                                                                                                     |               53 |            246 |         4.64 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/icmp_ln394_reg_3934_pp0_iter3_reg                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |               44 |            256 |         5.82 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2_fu_144/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg                                                                                                  |                                                                                                                                                                                                                                                                                     |               88 |            306 |         3.48 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/PS_0/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2_fu_172/ap_block_pp0_stage0_subdone                                                                                                                                       |                                                                                                                                                                                                                                                                                     |               96 |            357 |         3.72 |
|  design_1_i/PS_0/clk_wiz_0/inst/clk_out1                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |              303 |           1324 |         4.37 |
|  design_1_i/PS_0/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |              745 |           3330 |         4.47 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


