Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/vivado/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9906438ee537497f9296ade98e12215d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot M3_tb_behav xil_defaultlib.M3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'HMASTERM0' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/new/ARM_SOC_TOP.v:512]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'HMASTERM1' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/new/ARM_SOC_TOP.v:527]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'HMASTERM2' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/new/ARM_SOC_TOP.v:542]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'HMASTERM3' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/new/ARM_SOC_TOP.v:557]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'HMASTERM4' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/new/ARM_SOC_TOP.v:572]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'HMASTERS0' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/new/ARM_SOC_TOP.v:685]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'HMASTERM0' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/new/ARM_SOC_TOP.v:700]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'HMASTERM1' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/new/ARM_SOC_TOP.v:715]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'HADDR' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/new/ARM_SOC_TOP.v:750]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'HADDR' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/new/ARM_SOC_TOP.v:920]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'HADDR' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/new/ARM_SOC_TOP.v:967]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 12 for port 'PADDR' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/new/ARM_SOC_TOP.v:1036]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 12 for port 'paddr' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/new/ARM_SOC_TOP.v:1059]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'HADDR' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/new/ARM_SOC_TOP.v:1141]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'HRESP' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/new/ARM_SOC_TOP.v:1149]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
