# do actividad08_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/jorozco/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/jorozco/Documentos/semArq/actividad08 {/home/jorozco/Documentos/semArq/actividad08/memoriaAsin.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:08:07 on Mar 27,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/jorozco/Documentos/semArq/actividad08" /home/jorozco/Documentos/semArq/actividad08/memoriaAsin.v 
# -- Compiling module memoriaAsin
# 
# Top level modules:
# 	memoriaAsin
# End time: 07:08:07 on Mar 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/jorozco/Documentos/semArq/actividad08 {/home/jorozco/Documentos/semArq/actividad08/memoriaSin.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:08:07 on Mar 27,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/jorozco/Documentos/semArq/actividad08" /home/jorozco/Documentos/semArq/actividad08/memoriaSin.v 
# -- Compiling module memoriaSin
# 
# Top level modules:
# 	memoriaSin
# End time: 07:08:08 on Mar 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/jorozco/Documentos/semArq/actividad08 {/home/jorozco/Documentos/semArq/actividad08/actividad08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:08:08 on Mar 27,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/jorozco/Documentos/semArq/actividad08" /home/jorozco/Documentos/semArq/actividad08/actividad08.v 
# -- Compiling module actividad08
# 
# Top level modules:
# 	actividad08
# End time: 07:08:08 on Mar 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/jorozco/Documentos/semArq/actividad08 {/home/jorozco/Documentos/semArq/actividad08/actividad08_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:08:08 on Mar 27,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/jorozco/Documentos/semArq/actividad08" /home/jorozco/Documentos/semArq/actividad08/actividad08_tb.v 
# -- Compiling module actividad08_tb
# 
# Top level modules:
# 	actividad08_tb
# End time: 07:08:08 on Mar 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxv_ver -L rtl_work -L work -voptargs="+acc"  actividad08_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxv_ver -L rtl_work -L work -voptargs=""+acc"" actividad08_tb 
# Start time: 07:08:08 on Mar 27,2020
# Loading work.actividad08_tb
# Loading work.actividad08
# Loading work.memoriaSin
# Loading work.memoriaAsin
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Break key hit
# Simulation stop requested.
# End time: 07:12:51 on Mar 27,2020, Elapsed time: 0:04:43
# Errors: 0, Warnings: 1
