// Seed: 1638317678
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    input wor id_2,
    input supply0 id_3,
    output tri id_4,
    output supply1 id_5
);
  wire id_7;
  assign id_5 = id_0;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output tri id_0
    , id_9,
    output wor id_1,
    input wand id_2,
    input wand id_3,
    output supply1 id_4,
    input uwire id_5,
    output tri1 id_6,
    output supply1 id_7
);
  wand id_10, id_11, id_12;
  module_0 modCall_1 (
      id_10,
      id_3,
      id_3,
      id_11,
      id_1,
      id_4
  );
  assign id_6 = 1, id_11 = id_9 & 1;
  tri1 id_13, id_14;
  always #1 id_14 = 1;
  uwire id_15, id_16, id_17;
  tri0 id_18, id_19;
  assign id_7 = 1;
  assign id_9 = id_14;
  tri id_20, id_21, id_22, id_23, id_24;
  assign id_1.id_21 = 1;
  assign id_19 = id_17;
  wire id_25;
  assign (supply1, strong0) id_6 = id_10;
  assign id_16 = id_21;
  id_26(
      id_13, id_3 & 1, 1 - 1
  );
  assign id_11 = id_12 - 1;
  wire id_27;
endmodule
