$date
	Tue Aug 30 22:24:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module iiitb_sd_fsm_tb $end
$var wire 1 ! detector_out $end
$var reg 1 " clock $end
$var reg 1 # reset $end
$var reg 1 $ sequence_in $end
$scope module uut $end
$var wire 1 " clock $end
$var wire 1 # reset $end
$var wire 1 $ sequence_in $end
$var reg 3 % current_state [2:0] $end
$var reg 1 ! detector_out $end
$var reg 3 & next_state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
0$
1#
0"
0!
$end
#5000
1"
#10000
0"
0#
#15000
1"
#20000
b1 &
0"
1$
#25000
b1 %
1"
#30000
b11 &
0"
0$
#35000
b0 &
b11 %
1"
#40000
b10 &
0"
1$
#45000
b110 &
b10 %
1"
#50000
0"
#55000
b111 &
b110 %
1"
#60000
0"
#65000
1!
b1 &
b111 %
1"
#70000
b11 &
0"
0$
#75000
0!
b0 &
b11 %
1"
#80000
0"
#85000
b0 %
1"
#90000
0"
#95000
1"
#100000
0"
#105000
1"
#110000
0"
#115000
1"
#120000
0"
#125000
1"
#130000
0"
#135000
1"
#140000
0"
#145000
1"
#150000
0"
#155000
1"
#160000
0"
#165000
1"
#170000
0"
#175000
1"
#180000
0"
#185000
1"
#190000
0"
#195000
1"
#200000
0"
