// Seed: 2780430640
module module_0 (
    input tri0 id_0
);
  wire  id_2;
  logic id_3;
  wire  id_4;
  assign id_3 = -1;
  tri  id_5;
  wire id_6;
  ;
  assign id_5 = -1'b0;
endmodule
module module_1 #(
    parameter id_12 = 32'd5
) (
    output wand id_0,
    output wire id_1,
    output supply1 id_2,
    output supply0 id_3,
    input tri0 id_4,
    input supply0 id_5,
    output wand id_6,
    output tri id_7,
    input supply0 id_8,
    output wor id_9,
    output wand id_10,
    output supply1 id_11,
    input tri0 _id_12,
    input uwire id_13
    , id_17,
    output tri0 id_14,
    input wand id_15
);
  wire [id_12 : 1] id_18;
  module_0 modCall_1 (id_4);
  assign modCall_1.id_5 = 0;
endmodule
