{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1551145144261 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551145144406 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 25 20:39:03 2019 " "Processing started: Mon Feb 25 20:39:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551145144406 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551145144406 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off board -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off board -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551145144406 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1551145147757 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1551145147757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/lab-4/top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/lab-4/top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-STR " "Found design unit 1: top_level-STR" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551145212683 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551145212683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551145212683 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"52440415\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" gray2.vhd(84) " "VHDL syntax error at gray2.vhd(84) near text \"52440415\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/gray2.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/gray2.vhd" 84 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551145212752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/lab-4/gray2.vhd 0 0 " "Found 0 design units, including 0 entities, in source file //vmware-host/shared folders/github/digital-design/lab-4/gray2.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551145212771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/lab-4/decoder7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/lab-4/decoder7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder7seg-BHV " "Found design unit 1: decoder7seg-BHV" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/decoder7seg.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/decoder7seg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551145212830 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder7seg " "Found entity 1: decoder7seg" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/decoder7seg.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/decoder7seg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551145212830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551145212830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/lab-4/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/lab-4/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-default " "Found design unit 1: counter-default" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/counter.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551145212934 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/counter.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551145212934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551145212934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/lab-4/clk_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/lab-4/clk_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_gen-default " "Found design unit 1: clk_gen-default" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/clk_gen.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/clk_gen.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551145213067 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/clk_gen.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/clk_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551145213067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551145213067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/lab-4/clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/lab-4/clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-BHV " "Found design unit 1: clk_div-BHV" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/clk_div.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/clk_div.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551145213141 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/clk_div.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/clk_div.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551145213141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551145213141 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551145213764 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb 25 20:40:13 2019 " "Processing ended: Mon Feb 25 20:40:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551145213764 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:10 " "Elapsed time: 00:01:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551145213764 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551145213764 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1551145213764 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1551145214933 ""}
