// Seed: 1294951708
module module_0;
  supply0 id_1;
  assign id_3 = id_1;
  wire id_4;
  wire id_5;
endmodule
module module_1;
  assign id_1 = id_1;
  assign id_1 = 1;
  reg id_2, id_3;
  always id_3 = #1 1'b0;
  reg  id_4;
  tri1 id_5 = id_2 + 1;
  always #1 begin : LABEL_0
    assert (id_3);
    id_6(1'b0 == id_1, 1, 1, id_4 & 1 & 1'b0, 1, 1);
    foreach (id_7[1, 1]) id_8;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  id_9 :
  assert property (@(posedge 1) id_4)
  else $display(id_5);
  assign id_3 = id_9;
  tri1 id_10;
  assign id_3 = ~id_10;
endmodule
