{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1495453840594 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495453840594 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 22 13:50:40 2017 " "Processing started: Mon May 22 13:50:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495453840594 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1495453840594 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off modularMultiplier -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off modularMultiplier -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1495453840594 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1495453842148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhd 20 10 " "Found 20 design units, including 10 entities, in source file test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlClk-control " "Found design unit 1: controlClk-control" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495453844383 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 test-modMult2 " "Found design unit 2: test-modMult2" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495453844383 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 modMultCell-modMult " "Found design unit 3: modMultCell-modMult" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 198 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495453844383 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 fullAdder-add " "Found design unit 4: fullAdder-add" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 307 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495453844383 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 shift_register-shiftRight " "Found design unit 5: shift_register-shiftRight" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 327 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495453844383 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 ListR-getR " "Found design unit 6: ListR-getR" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 361 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495453844383 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 ListB-getB " "Found design unit 7: ListB-getB" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 394 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495453844383 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 ListQ-getQ " "Found design unit 8: ListQ-getQ" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 423 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495453844383 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 dflipflop-flip " "Found design unit 9: dflipflop-flip" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 451 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495453844383 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 hexDisp-display " "Found design unit 10: hexDisp-display" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 473 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495453844383 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlClk " "Found entity 1: controlClk" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495453844383 ""} { "Info" "ISGN_ENTITY_NAME" "2 test " "Found entity 2: test" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495453844383 ""} { "Info" "ISGN_ENTITY_NAME" "3 modMultCell " "Found entity 3: modMultCell" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495453844383 ""} { "Info" "ISGN_ENTITY_NAME" "4 fullAdder " "Found entity 4: fullAdder" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 297 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495453844383 ""} { "Info" "ISGN_ENTITY_NAME" "5 shift_register " "Found entity 5: shift_register" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 319 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495453844383 ""} { "Info" "ISGN_ENTITY_NAME" "6 ListR " "Found entity 6: ListR" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 352 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495453844383 ""} { "Info" "ISGN_ENTITY_NAME" "7 ListB " "Found entity 7: ListB" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 386 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495453844383 ""} { "Info" "ISGN_ENTITY_NAME" "8 ListQ " "Found entity 8: ListQ" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 415 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495453844383 ""} { "Info" "ISGN_ENTITY_NAME" "9 dflipflop " "Found entity 9: dflipflop" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 443 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495453844383 ""} { "Info" "ISGN_ENTITY_NAME" "10 hexDisp " "Found entity 10: hexDisp" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 465 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495453844383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495453844383 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1495453844633 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "A test.vhd(58) " "VHDL Signal Declaration warning at test.vhd(58): used explicit default value for signal \"A\" because signal was never assigned a value" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 58 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1495453844742 "|test"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "B test.vhd(59) " "VHDL Signal Declaration warning at test.vhd(59): used explicit default value for signal \"B\" because signal was never assigned a value" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 59 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1495453844742 "|test"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "M test.vhd(60) " "VHDL Signal Declaration warning at test.vhd(60): used explicit default value for signal \"M\" because signal was never assigned a value" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 60 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1495453844742 "|test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "controlClk controlClk:cntlr A:control " "Elaborating entity \"controlClk\" using architecture \"A:control\" for hierarchy \"controlClk:cntlr\"" {  } { { "test.vhd" "cntlr" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 65 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495453845227 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i test.vhd(16) " "VHDL Process Statement warning at test.vhd(16): signal \"i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495453845242 "|test|controlClk:cntlr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "modMultCell modMultCell:stCell A:modmult " "Elaborating entity \"modMultCell\" using architecture \"A:modmult\" for hierarchy \"modMultCell:stCell\"" {  } { { "test.vhd" "stCell" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 73 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495453845273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "fullAdder modMultCell:stCell\|fullAdder:add1 A:add " "Elaborating entity \"fullAdder\" using architecture \"A:add\" for hierarchy \"modMultCell:stCell\|fullAdder:add1\"" {  } { { "test.vhd" "add1" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 216 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495453845336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "dflipflop modMultCell:stCell\|dflipflop:flipS A:flip " "Elaborating entity \"dflipflop\" using architecture \"A:flip\" for hierarchy \"modMultCell:stCell\|dflipflop:flipS\"" {  } { { "test.vhd" "flipS" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 253 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495453845398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ListB ListB:BFF0 A:getb " "Elaborating entity \"ListB\" using architecture \"A:getb\" for hierarchy \"ListB:BFF0\"" {  } { { "test.vhd" "BFF0" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 132 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495453845508 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i test.vhd(400) " "VHDL Process Statement warning at test.vhd(400): signal \"i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 400 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495453845555 "|test|ListB:BFF0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "L test.vhd(401) " "VHDL Process Statement warning at test.vhd(401): signal \"L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 401 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495453845555 "|test|ListB:BFF0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i test.vhd(401) " "VHDL Process Statement warning at test.vhd(401): signal \"i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 401 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495453845555 "|test|ListB:BFF0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ListQ ListQ:QFF0 A:getq " "Elaborating entity \"ListQ\" using architecture \"A:getq\" for hierarchy \"ListQ:QFF0\"" {  } { { "test.vhd" "QFF0" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 138 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495453845602 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i test.vhd(428) " "VHDL Process Statement warning at test.vhd(428): signal \"i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 428 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495453845602 "|test|ListQ:QFF0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d test.vhd(429) " "VHDL Process Statement warning at test.vhd(429): signal \"d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 429 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495453845602 "|test|ListQ:QFF0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ListR ListR:R0 A:getr " "Elaborating entity \"ListR\" using architecture \"A:getr\" for hierarchy \"ListR:R0\"" {  } { { "test.vhd" "R0" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 144 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495453845648 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i test.vhd(366) " "VHDL Process Statement warning at test.vhd(366): signal \"i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 366 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495453845648 "|test|ListR:R0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S test.vhd(368) " "VHDL Process Statement warning at test.vhd(368): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 368 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495453845648 "|test|ListR:R0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i test.vhd(369) " "VHDL Process Statement warning at test.vhd(369): signal \"i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 369 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495453845648 "|test|ListR:R0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S test.vhd(371) " "VHDL Process Statement warning at test.vhd(371): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 371 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495453845648 "|test|ListR:R0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "shift_register shift_register:RES0 A:shiftright " "Elaborating entity \"shift_register\" using architecture \"A:shiftright\" for hierarchy \"shift_register:RES0\"" {  } { { "test.vhd" "RES0" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 151 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495453845727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "hexDisp hexDisp:HE0 A:display " "Elaborating entity \"hexDisp\" using architecture \"A:display\" for hierarchy \"hexDisp:HE0\"" {  } { { "test.vhd" "HE0" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 159 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495453846133 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i test.vhd(478) " "VHDL Process Statement warning at test.vhd(478): signal \"i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 478 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495453846133 "|test|hexDisp:HE0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "N test.vhd(479) " "VHDL Process Statement warning at test.vhd(479): signal \"N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 479 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495453846133 "|test|hexDisp:HE0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX test.vhd(476) " "VHDL Process Statement warning at test.vhd(476): inferring latch(es) for signal or variable \"HEX\", which holds its previous value in one or more paths through the process" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1495453846133 "|test|hexDisp:HE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX\[0\] test.vhd(476) " "Inferred latch for \"HEX\[0\]\" at test.vhd(476)" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495453846133 "|test|hexDisp:HE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX\[1\] test.vhd(476) " "Inferred latch for \"HEX\[1\]\" at test.vhd(476)" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495453846133 "|test|hexDisp:HE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX\[2\] test.vhd(476) " "Inferred latch for \"HEX\[2\]\" at test.vhd(476)" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495453846133 "|test|hexDisp:HE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX\[3\] test.vhd(476) " "Inferred latch for \"HEX\[3\]\" at test.vhd(476)" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495453846133 "|test|hexDisp:HE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX\[4\] test.vhd(476) " "Inferred latch for \"HEX\[4\]\" at test.vhd(476)" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495453846133 "|test|hexDisp:HE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX\[5\] test.vhd(476) " "Inferred latch for \"HEX\[5\]\" at test.vhd(476)" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495453846133 "|test|hexDisp:HE0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX\[6\] test.vhd(476) " "Inferred latch for \"HEX\[6\]\" at test.vhd(476)" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495453846133 "|test|hexDisp:HE0"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1495453847633 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexDisp:HE0\|HEX\[3\] hexDisp:HE0\|HEX\[0\] " "Duplicate LATCH primitive \"hexDisp:HE0\|HEX\[3\]\" merged with LATCH primitive \"hexDisp:HE0\|HEX\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495453847773 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexDisp:HE0\|HEX\[4\] hexDisp:HE0\|HEX\[0\] " "Duplicate LATCH primitive \"hexDisp:HE0\|HEX\[4\]\" merged with LATCH primitive \"hexDisp:HE0\|HEX\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495453847773 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexDisp:HE0\|HEX\[5\] hexDisp:HE0\|HEX\[0\] " "Duplicate LATCH primitive \"hexDisp:HE0\|HEX\[5\]\" merged with LATCH primitive \"hexDisp:HE0\|HEX\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495453847773 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexDisp:HE1\|HEX\[3\] hexDisp:HE1\|HEX\[0\] " "Duplicate LATCH primitive \"hexDisp:HE1\|HEX\[3\]\" merged with LATCH primitive \"hexDisp:HE1\|HEX\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495453847773 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexDisp:HE1\|HEX\[4\] hexDisp:HE1\|HEX\[0\] " "Duplicate LATCH primitive \"hexDisp:HE1\|HEX\[4\]\" merged with LATCH primitive \"hexDisp:HE1\|HEX\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495453847773 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexDisp:HE1\|HEX\[5\] hexDisp:HE1\|HEX\[0\] " "Duplicate LATCH primitive \"hexDisp:HE1\|HEX\[5\]\" merged with LATCH primitive \"hexDisp:HE1\|HEX\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495453847773 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexDisp:HE2\|HEX\[3\] hexDisp:HE2\|HEX\[0\] " "Duplicate LATCH primitive \"hexDisp:HE2\|HEX\[3\]\" merged with LATCH primitive \"hexDisp:HE2\|HEX\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495453847773 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexDisp:HE2\|HEX\[4\] hexDisp:HE2\|HEX\[0\] " "Duplicate LATCH primitive \"hexDisp:HE2\|HEX\[4\]\" merged with LATCH primitive \"hexDisp:HE2\|HEX\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495453847773 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexDisp:HE2\|HEX\[5\] hexDisp:HE2\|HEX\[0\] " "Duplicate LATCH primitive \"hexDisp:HE2\|HEX\[5\]\" merged with LATCH primitive \"hexDisp:HE2\|HEX\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495453847773 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexDisp:HE3\|HEX\[3\] hexDisp:HE3\|HEX\[0\] " "Duplicate LATCH primitive \"hexDisp:HE3\|HEX\[3\]\" merged with LATCH primitive \"hexDisp:HE3\|HEX\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495453847773 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexDisp:HE3\|HEX\[4\] hexDisp:HE3\|HEX\[0\] " "Duplicate LATCH primitive \"hexDisp:HE3\|HEX\[4\]\" merged with LATCH primitive \"hexDisp:HE3\|HEX\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495453847773 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexDisp:HE3\|HEX\[5\] hexDisp:HE3\|HEX\[0\] " "Duplicate LATCH primitive \"hexDisp:HE3\|HEX\[5\]\" merged with LATCH primitive \"hexDisp:HE3\|HEX\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495453847773 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexDisp:HE4\|HEX\[3\] hexDisp:HE4\|HEX\[0\] " "Duplicate LATCH primitive \"hexDisp:HE4\|HEX\[3\]\" merged with LATCH primitive \"hexDisp:HE4\|HEX\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495453847773 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexDisp:HE4\|HEX\[4\] hexDisp:HE4\|HEX\[0\] " "Duplicate LATCH primitive \"hexDisp:HE4\|HEX\[4\]\" merged with LATCH primitive \"hexDisp:HE4\|HEX\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495453847773 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexDisp:HE4\|HEX\[5\] hexDisp:HE4\|HEX\[0\] " "Duplicate LATCH primitive \"hexDisp:HE4\|HEX\[5\]\" merged with LATCH primitive \"hexDisp:HE4\|HEX\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495453847773 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexDisp:HE5\|HEX\[3\] hexDisp:HE5\|HEX\[0\] " "Duplicate LATCH primitive \"hexDisp:HE5\|HEX\[3\]\" merged with LATCH primitive \"hexDisp:HE5\|HEX\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495453847773 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexDisp:HE5\|HEX\[4\] hexDisp:HE5\|HEX\[0\] " "Duplicate LATCH primitive \"hexDisp:HE5\|HEX\[4\]\" merged with LATCH primitive \"hexDisp:HE5\|HEX\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495453847773 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexDisp:HE5\|HEX\[5\] hexDisp:HE5\|HEX\[0\] " "Duplicate LATCH primitive \"hexDisp:HE5\|HEX\[5\]\" merged with LATCH primitive \"hexDisp:HE5\|HEX\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495453847773 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexDisp:HE6\|HEX\[3\] hexDisp:HE6\|HEX\[0\] " "Duplicate LATCH primitive \"hexDisp:HE6\|HEX\[3\]\" merged with LATCH primitive \"hexDisp:HE6\|HEX\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495453847773 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexDisp:HE6\|HEX\[4\] hexDisp:HE6\|HEX\[0\] " "Duplicate LATCH primitive \"hexDisp:HE6\|HEX\[4\]\" merged with LATCH primitive \"hexDisp:HE6\|HEX\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495453847773 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexDisp:HE6\|HEX\[5\] hexDisp:HE6\|HEX\[0\] " "Duplicate LATCH primitive \"hexDisp:HE6\|HEX\[5\]\" merged with LATCH primitive \"hexDisp:HE6\|HEX\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495453847773 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexDisp:HE7\|HEX\[3\] hexDisp:HE7\|HEX\[0\] " "Duplicate LATCH primitive \"hexDisp:HE7\|HEX\[3\]\" merged with LATCH primitive \"hexDisp:HE7\|HEX\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495453847773 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexDisp:HE7\|HEX\[4\] hexDisp:HE7\|HEX\[0\] " "Duplicate LATCH primitive \"hexDisp:HE7\|HEX\[4\]\" merged with LATCH primitive \"hexDisp:HE7\|HEX\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495453847773 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexDisp:HE7\|HEX\[5\] hexDisp:HE7\|HEX\[0\] " "Duplicate LATCH primitive \"hexDisp:HE7\|HEX\[5\]\" merged with LATCH primitive \"hexDisp:HE7\|HEX\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 476 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495453847773 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1495453847773 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "H0\[1\] GND " "Pin \"H0\[1\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495453847805 "|test|H0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H0\[2\] GND " "Pin \"H0\[2\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495453847805 "|test|H0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H0\[6\] VCC " "Pin \"H0\[6\]\" is stuck at VCC" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495453847805 "|test|H0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H1\[1\] GND " "Pin \"H1\[1\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495453847805 "|test|H1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H1\[2\] GND " "Pin \"H1\[2\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495453847805 "|test|H1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H1\[6\] VCC " "Pin \"H1\[6\]\" is stuck at VCC" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495453847805 "|test|H1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H2\[1\] GND " "Pin \"H2\[1\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495453847805 "|test|H2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H2\[2\] GND " "Pin \"H2\[2\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495453847805 "|test|H2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H2\[6\] VCC " "Pin \"H2\[6\]\" is stuck at VCC" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495453847805 "|test|H2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H3\[1\] GND " "Pin \"H3\[1\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495453847805 "|test|H3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H3\[2\] GND " "Pin \"H3\[2\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495453847805 "|test|H3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H3\[6\] VCC " "Pin \"H3\[6\]\" is stuck at VCC" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495453847805 "|test|H3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H4\[1\] GND " "Pin \"H4\[1\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495453847805 "|test|H4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H4\[2\] GND " "Pin \"H4\[2\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495453847805 "|test|H4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H4\[6\] VCC " "Pin \"H4\[6\]\" is stuck at VCC" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495453847805 "|test|H4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H5\[1\] GND " "Pin \"H5\[1\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495453847805 "|test|H5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H5\[2\] GND " "Pin \"H5\[2\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495453847805 "|test|H5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H5\[6\] VCC " "Pin \"H5\[6\]\" is stuck at VCC" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495453847805 "|test|H5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H6\[1\] GND " "Pin \"H6\[1\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495453847805 "|test|H6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H6\[2\] GND " "Pin \"H6\[2\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495453847805 "|test|H6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H6\[6\] VCC " "Pin \"H6\[6\]\" is stuck at VCC" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495453847805 "|test|H6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H7\[1\] GND " "Pin \"H7\[1\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495453847805 "|test|H7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H7\[2\] GND " "Pin \"H7\[2\]\" is stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495453847805 "|test|H7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H7\[6\] VCC " "Pin \"H7\[6\]\" is stuck at VCC" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495453847805 "|test|H7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1495453847805 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1495453848367 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1495453849555 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495453849555 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "187 " "Implemented 187 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1495453850586 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1495453850586 ""} { "Info" "ICUT_CUT_TM_LCELLS" "120 " "Implemented 120 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1495453850586 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1495453850586 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "541 " "Peak virtual memory: 541 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495453850664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 22 13:50:50 2017 " "Processing ended: Mon May 22 13:50:50 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495453850664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495453850664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495453850664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1495453850664 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1495453852352 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495453852367 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 22 13:50:51 2017 " "Processing started: Mon May 22 13:50:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495453852367 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1495453852367 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off modularMultiplier -c test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off modularMultiplier -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1495453852367 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1495453852570 ""}
{ "Info" "0" "" "Project  = modularMultiplier" {  } {  } 0 0 "Project  = modularMultiplier" 0 0 "Fitter" 0 0 1495453852617 ""}
{ "Info" "0" "" "Revision = test" {  } {  } 0 0 "Revision = test" 0 0 "Fitter" 0 0 1495453852617 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1495453852883 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "test EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1495453852945 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1495453853008 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1495453853008 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1495453854711 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1495453854883 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1495453856183 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1495453856183 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1495453856183 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/" { { 0 { 0 ""} 0 427 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1495453856370 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/" { { 0 { 0 ""} 0 428 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1495453856370 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/" { { 0 { 0 ""} 0 429 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1495453856370 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1495453856370 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1495453857556 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test.sdc " "Synopsys Design Constraints File file not found: 'test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1495453857590 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1495453857600 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1495453857677 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controlClk:cntlr\|CLKf  " "Automatically promoted node controlClk:cntlr\|CLKf " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1495453857755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ListB:BFF0\|i\[3\] " "Destination node ListB:BFF0\|i\[3\]" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 406 -1 0 } } { "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ListB:BFF0|i[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495453857755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ListB:BFF0\|i\[4\] " "Destination node ListB:BFF0\|i\[4\]" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 406 -1 0 } } { "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ListB:BFF0|i[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495453857755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ListB:BFF0\|i\[5\] " "Destination node ListB:BFF0\|i\[5\]" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 406 -1 0 } } { "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ListB:BFF0|i[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495453857755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ListB:BFF0\|i\[6\] " "Destination node ListB:BFF0\|i\[6\]" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 406 -1 0 } } { "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ListB:BFF0|i[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495453857755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ListB:BFF0\|i\[7\] " "Destination node ListB:BFF0\|i\[7\]" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 406 -1 0 } } { "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ListB:BFF0|i[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495453857755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ListB:BFF0\|i\[8\] " "Destination node ListB:BFF0\|i\[8\]" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 406 -1 0 } } { "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ListB:BFF0|i[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495453857755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ListB:BFF0\|i\[9\] " "Destination node ListB:BFF0\|i\[9\]" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 406 -1 0 } } { "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ListB:BFF0|i[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495453857755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ListB:BFF0\|i\[10\] " "Destination node ListB:BFF0\|i\[10\]" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 406 -1 0 } } { "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ListB:BFF0|i[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495453857755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ListB:BFF0\|i\[11\] " "Destination node ListB:BFF0\|i\[11\]" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 406 -1 0 } } { "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ListB:BFF0|i[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495453857755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ListB:BFF0\|i\[12\] " "Destination node ListB:BFF0\|i\[12\]" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 406 -1 0 } } { "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ListB:BFF0|i[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495453857755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1495453857755 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1495453857755 ""}  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 7 -1 0 } } { "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlClk:cntlr|CLKf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1495453857755 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hexDisp:HE0\|Equal0~10  " "Automatically promoted node hexDisp:HE0\|Equal0~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1495453857755 ""}  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 478 -1 0 } } { "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hexDisp:HE0|Equal0~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/" { { 0 { 0 ""} 0 341 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1495453857755 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1495453858084 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1495453858084 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1495453858084 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1495453858084 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1495453858100 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1495453858102 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1495453858102 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1495453858102 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1495453858155 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1495453858155 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1495453858155 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCBL " "Node \"LCBL\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCBL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495453858264 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCDON " "Node \"LCDON\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCDON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1495453858264 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1495453858264 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495453858280 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1495453860389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495453860592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1495453860639 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1495453861655 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495453861655 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1495453861717 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X33_Y0 X43_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y0 to location X43_Y11" {  } { { "loc" "" { Generic "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y0 to location X43_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y0 to location X43_Y11"} 33 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1495453862811 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1495453862811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495453863233 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1495453863233 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1495453863233 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.42 " "Total time spent on timing analysis during the Fitter is 0.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1495453863352 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1495453863367 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "66 " "Found 66 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[0\] 0 " "Pin \"RES\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[1\] 0 " "Pin \"RES\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[2\] 0 " "Pin \"RES\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[3\] 0 " "Pin \"RES\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[4\] 0 " "Pin \"RES\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[5\] 0 " "Pin \"RES\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[6\] 0 " "Pin \"RES\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[7\] 0 " "Pin \"RES\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bMoni 0 " "Pin \"bMoni\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rMoni 0 " "Pin \"rMoni\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H0\[0\] 0 " "Pin \"H0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H0\[1\] 0 " "Pin \"H0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H0\[2\] 0 " "Pin \"H0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H0\[3\] 0 " "Pin \"H0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H0\[4\] 0 " "Pin \"H0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H0\[5\] 0 " "Pin \"H0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H0\[6\] 0 " "Pin \"H0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H1\[0\] 0 " "Pin \"H1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H1\[1\] 0 " "Pin \"H1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H1\[2\] 0 " "Pin \"H1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H1\[3\] 0 " "Pin \"H1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H1\[4\] 0 " "Pin \"H1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H1\[5\] 0 " "Pin \"H1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H1\[6\] 0 " "Pin \"H1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H2\[0\] 0 " "Pin \"H2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H2\[1\] 0 " "Pin \"H2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H2\[2\] 0 " "Pin \"H2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H2\[3\] 0 " "Pin \"H2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H2\[4\] 0 " "Pin \"H2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H2\[5\] 0 " "Pin \"H2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H2\[6\] 0 " "Pin \"H2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H3\[0\] 0 " "Pin \"H3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H3\[1\] 0 " "Pin \"H3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H3\[2\] 0 " "Pin \"H3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H3\[3\] 0 " "Pin \"H3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H3\[4\] 0 " "Pin \"H3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H3\[5\] 0 " "Pin \"H3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H3\[6\] 0 " "Pin \"H3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H4\[0\] 0 " "Pin \"H4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H4\[1\] 0 " "Pin \"H4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H4\[2\] 0 " "Pin \"H4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H4\[3\] 0 " "Pin \"H4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H4\[4\] 0 " "Pin \"H4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H4\[5\] 0 " "Pin \"H4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H4\[6\] 0 " "Pin \"H4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H5\[0\] 0 " "Pin \"H5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H5\[1\] 0 " "Pin \"H5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H5\[2\] 0 " "Pin \"H5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H5\[3\] 0 " "Pin \"H5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H5\[4\] 0 " "Pin \"H5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H5\[5\] 0 " "Pin \"H5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H5\[6\] 0 " "Pin \"H5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H6\[0\] 0 " "Pin \"H6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H6\[1\] 0 " "Pin \"H6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H6\[2\] 0 " "Pin \"H6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H6\[3\] 0 " "Pin \"H6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H6\[4\] 0 " "Pin \"H6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H6\[5\] 0 " "Pin \"H6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H6\[6\] 0 " "Pin \"H6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H7\[0\] 0 " "Pin \"H7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H7\[1\] 0 " "Pin \"H7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H7\[2\] 0 " "Pin \"H7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H7\[3\] 0 " "Pin \"H7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H7\[4\] 0 " "Pin \"H7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H7\[5\] 0 " "Pin \"H7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H7\[6\] 0 " "Pin \"H7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495453863367 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1495453863367 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1495453863555 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1495453863570 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1495453863680 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495453864039 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1495453864133 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1495453864180 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/output_files/test.fit.smsg " "Generated suppressed messages file C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/output_files/test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1495453864398 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "779 " "Peak virtual memory: 779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495453865008 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 22 13:51:05 2017 " "Processing ended: Mon May 22 13:51:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495453865008 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495453865008 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495453865008 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1495453865008 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1495453866633 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495453866633 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 22 13:51:06 2017 " "Processing started: Mon May 22 13:51:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495453866633 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1495453866633 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off modularMultiplier -c test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off modularMultiplier -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1495453866633 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1495453868430 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1495453868539 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "469 " "Peak virtual memory: 469 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495453869367 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 22 13:51:09 2017 " "Processing ended: Mon May 22 13:51:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495453869367 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495453869367 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495453869367 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1495453869367 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1495453870055 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1495453870900 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495453870900 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 22 13:51:10 2017 " "Processing started: Mon May 22 13:51:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495453870900 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1495453870900 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta modularMultiplier -c test " "Command: quartus_sta modularMultiplier -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1495453870900 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1495453871103 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1495453871290 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1495453871337 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1495453871337 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1495453871431 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test.sdc " "Synopsys Design Constraints File file not found: 'test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1495453871587 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1495453871587 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1495453871587 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ListB:BFF0\|i\[0\] ListB:BFF0\|i\[0\] " "create_clock -period 1.000 -name ListB:BFF0\|i\[0\] ListB:BFF0\|i\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1495453871587 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1495453871587 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1495453871587 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1495453871697 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1495453871744 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.823 " "Worst-case setup slack is -3.823" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495453871759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495453871759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.823      -170.405 CLK  " "   -3.823      -170.405 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495453871759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.465       -27.361 ListB:BFF0\|i\[0\]  " "   -3.465       -27.361 ListB:BFF0\|i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495453871759 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495453871759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.202 " "Worst-case hold slack is -7.202" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495453871790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495453871790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.202      -159.697 CLK  " "   -7.202      -159.697 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495453871790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.233         0.000 ListB:BFF0\|i\[0\]  " "    2.233         0.000 ListB:BFF0\|i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495453871790 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495453871790 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1495453871806 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1495453871822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.597 " "Worst-case minimum pulse width slack is -1.597" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495453871837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495453871837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.597      -256.204 CLK  " "   -1.597      -256.204 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495453871837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 ListB:BFF0\|i\[0\]  " "    0.500         0.000 ListB:BFF0\|i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495453871837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495453871837 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1495453872212 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1495453872212 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1495453872228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.303 " "Worst-case setup slack is -1.303" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495453872290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495453872290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.303       -10.274 ListB:BFF0\|i\[0\]  " "   -1.303       -10.274 ListB:BFF0\|i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495453872290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.274       -36.183 CLK  " "   -1.274       -36.183 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495453872290 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495453872290 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.769 " "Worst-case hold slack is -3.769" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495453872337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495453872337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.769       -83.863 CLK  " "   -3.769       -83.863 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495453872337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.339         0.000 ListB:BFF0\|i\[0\]  " "    1.339         0.000 ListB:BFF0\|i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495453872337 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495453872337 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1495453872384 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1495453872415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495453872415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495453872415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222      -130.622 CLK  " "   -1.222      -130.622 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495453872415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 ListB:BFF0\|i\[0\]  " "    0.500         0.000 ListB:BFF0\|i\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495453872415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495453872415 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1495453872603 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1495453872650 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1495453872650 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "452 " "Peak virtual memory: 452 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495453872884 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 22 13:51:12 2017 " "Processing ended: Mon May 22 13:51:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495453872884 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495453872884 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495453872884 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1495453872884 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 58 s " "Quartus II Full Compilation was successful. 0 errors, 58 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1495453873587 ""}
