$date
	Sun Oct 30 00:51:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module counter_tb $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 4 $ q [3:0] $end
$var wire 1 # reset $end
$var wire 4 % q_temp [3:0] $end
$var wire 4 & d_temp [3:0] $end
$scope module a $end
$var wire 4 ' O [3:0] $end
$var wire 4 ( I [3:0] $end
$upscope $end
$scope module r1 $end
$var wire 1 " clk $end
$var wire 4 ) d [3:0] $end
$var wire 4 * q_next [3:0] $end
$var wire 1 # reset $end
$var wire 4 + q [3:0] $end
$var reg 4 , q_reg [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 ,
b1111 +
b1110 *
b1110 )
b1111 (
b1110 '
b1110 &
b1111 %
b1111 $
1#
0"
b1111 !
$end
#10000
1"
#20000
0#
0"
#30000
b1101 *
b1101 &
b1101 '
b1101 )
b1110 !
b1110 $
b1110 %
b1110 (
b1110 +
b1110 ,
1"
#40000
0"
#50000
b1100 *
b1100 &
b1100 '
b1100 )
b1101 !
b1101 $
b1101 %
b1101 (
b1101 +
b1101 ,
1"
#60000
0"
#70000
b1011 *
b1011 &
b1011 '
b1011 )
b1100 !
b1100 $
b1100 %
b1100 (
b1100 +
b1100 ,
1"
#80000
0"
#90000
b1010 *
b1010 &
b1010 '
b1010 )
b1011 !
b1011 $
b1011 %
b1011 (
b1011 +
b1011 ,
1"
#100000
0"
