<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="01a4b5947c445fa6bd66f70f5f031273"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_VIO" value="design_1_i/vio_0"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/vio_0_probe_out0[7]"/>
        <net name="design_1_i/vio_0_probe_out0[6]"/>
        <net name="design_1_i/vio_0_probe_out0[5]"/>
        <net name="design_1_i/vio_0_probe_out0[4]"/>
        <net name="design_1_i/vio_0_probe_out0[3]"/>
        <net name="design_1_i/vio_0_probe_out0[2]"/>
        <net name="design_1_i/vio_0_probe_out0[1]"/>
        <net name="design_1_i/vio_0_probe_out0[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="01a4b5947c445fa6bd66f70f5f031273"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_VIO" value="design_1_i/vio_0"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/vio_0_probe_out1[7]"/>
        <net name="design_1_i/vio_0_probe_out1[6]"/>
        <net name="design_1_i/vio_0_probe_out1[5]"/>
        <net name="design_1_i/vio_0_probe_out1[4]"/>
        <net name="design_1_i/vio_0_probe_out1[3]"/>
        <net name="design_1_i/vio_0_probe_out1[2]"/>
        <net name="design_1_i/vio_0_probe_out1[1]"/>
        <net name="design_1_i/vio_0_probe_out1[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="01a4b5947c445fa6bd66f70f5f031273"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_VIO" value="design_1_i/vio_0"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/vio_0_probe_out2[7]"/>
        <net name="design_1_i/vio_0_probe_out2[6]"/>
        <net name="design_1_i/vio_0_probe_out2[5]"/>
        <net name="design_1_i/vio_0_probe_out2[4]"/>
        <net name="design_1_i/vio_0_probe_out2[3]"/>
        <net name="design_1_i/vio_0_probe_out2[2]"/>
        <net name="design_1_i/vio_0_probe_out2[1]"/>
        <net name="design_1_i/vio_0_probe_out2[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="01a4b5947c445fa6bd66f70f5f031273"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_VIO" value="design_1_i/vio_0"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/vio_0_probe_out3[7]"/>
        <net name="design_1_i/vio_0_probe_out3[6]"/>
        <net name="design_1_i/vio_0_probe_out3[5]"/>
        <net name="design_1_i/vio_0_probe_out3[4]"/>
        <net name="design_1_i/vio_0_probe_out3[3]"/>
        <net name="design_1_i/vio_0_probe_out3[2]"/>
        <net name="design_1_i/vio_0_probe_out3[1]"/>
        <net name="design_1_i/vio_0_probe_out3[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="01a4b5947c445fa6bd66f70f5f031273"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_VIO" value="design_1_i/vio_0"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/vio_0_probe_out4[7]"/>
        <net name="design_1_i/vio_0_probe_out4[6]"/>
        <net name="design_1_i/vio_0_probe_out4[5]"/>
        <net name="design_1_i/vio_0_probe_out4[4]"/>
        <net name="design_1_i/vio_0_probe_out4[3]"/>
        <net name="design_1_i/vio_0_probe_out4[2]"/>
        <net name="design_1_i/vio_0_probe_out4[1]"/>
        <net name="design_1_i/vio_0_probe_out4[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="01a4b5947c445fa6bd66f70f5f031273"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_VIO" value="design_1_i/vio_0"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/vio_0_probe_out5[7]"/>
        <net name="design_1_i/vio_0_probe_out5[6]"/>
        <net name="design_1_i/vio_0_probe_out5[5]"/>
        <net name="design_1_i/vio_0_probe_out5[4]"/>
        <net name="design_1_i/vio_0_probe_out5[3]"/>
        <net name="design_1_i/vio_0_probe_out5[2]"/>
        <net name="design_1_i/vio_0_probe_out5[1]"/>
        <net name="design_1_i/vio_0_probe_out5[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
