Analysis & Synthesis report for 8bitbrain
Sat Feb 20 18:01:23 2010
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. User-Specified and Inferred Latches
  9. Logic Cells Representing Combinational Loops
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated
 16. Source assignments for wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider
 17. Source assignments for wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated
 18. Source assignments for wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider
 19. Source assignments for wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated
 20. Source assignments for wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider
 21. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body
 22. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst
 23. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nps3:auto_generated
 24. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter
 25. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter
 26. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter
 27. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_read_pointer_counter
 28. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr
 29. Source assignments for sld_hub:sld_hub_inst
 30. Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg
 31. Parameter Settings for User Entity Instance: wavegenerator:inst6|altsyncram0:inst3
 32. Parameter Settings for User Entity Instance: wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component
 34. Parameter Settings for User Entity Instance: wavegenerator:inst6|altsyncram0:inst4
 35. Parameter Settings for User Entity Instance: wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component
 37. Parameter Settings for User Entity Instance: wavegenerator:inst6|altsyncram0:inst5
 38. Parameter Settings for User Entity Instance: wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component
 39. Parameter Settings for User Entity Instance: wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component
 40. Parameter Settings for User Entity Instance: btn_reg:inst4
 41. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 42. Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst
 43. altsyncram Parameter Settings by Entity Instance
 44. Port Connectivity Checks: "wavegenerator:inst6|addrgen:inst|lpm_divide0:div1"
 45. SignalTap II Logic Analyzer Settings
 46. Connections to In-System Debugging Instance "auto_signaltap_0"
 47. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Feb 20 18:01:23 2010        ;
; Quartus II Version                 ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name                      ; 8bitbrain                                    ;
; Top-level Entity Name              ; 8bitbrain                                    ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; 2,094                                        ;
;     Total combinational functions  ; 1,189                                        ;
;     Dedicated logic registers      ; 1,396                                        ;
; Total registers                    ; 1396                                         ;
; Total pins                         ; 33                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 11,776                                       ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Device                                                       ; EP2C8T144C8        ;                    ;
; Top-level entity name                                        ; 8bitbrain          ; 8bitbrain          ;
; Family name                                                  ; Cyclone II         ; Stratix II         ;
; Disable OpenCore Plus hardware evaluation                    ; On                 ; Off                ;
; Use Generated Physical Constraints File                      ; Off                ;                    ;
; Use smart compilation                                        ; Off                ; Off                ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; DSP Block Balancing                                          ; Auto               ; Auto               ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing          ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Timing-Driven Synthesis                                      ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Auto Gated Clock Conversion                                  ; Off                ; Off                ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; SDC constraint protection                                    ; Off                ; Off                ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
; Analysis & Synthesis Message Level                           ; Medium             ; Medium             ;
+--------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------------------+------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                                 ;
+----------------------------------+-----------------+------------------------------------------+------------------------------------------------------------------------------+
; controller.vhd                   ; yes             ; User VHDL File                           ; c:/workspace/8bitbrain/controller.vhd                                        ;
; 8bitbrain.bdf                    ; yes             ; User Block Diagram/Schematic File        ; c:/workspace/8bitbrain/8bitbrain.bdf                                         ;
; s2p.vhd                          ; yes             ; User VHDL File                           ; c:/workspace/8bitbrain/s2p.vhd                                               ;
; mixer.vhd                        ; yes             ; User VHDL File                           ; c:/workspace/8bitbrain/mixer.vhd                                             ;
; p2s.vhd                          ; yes             ; User VHDL File                           ; c:/workspace/8bitbrain/p2s.vhd                                               ;
; addrgen.vhd                      ; yes             ; User VHDL File                           ; c:/workspace/8bitbrain/addrgen.vhd                                           ;
; modulator.vhd                    ; yes             ; User VHDL File                           ; c:/workspace/8bitbrain/modulator.vhd                                         ;
; lpm_divide0.vhd                  ; yes             ; User Wizard-Generated File               ; c:/workspace/8bitbrain/lpm_divide0.vhd                                       ;
; brain_pkg.vhd                    ; yes             ; User VHDL File                           ; c:/workspace/8bitbrain/brain_pkg.vhd                                         ;
; btn_reg.vhd                      ; yes             ; User VHDL File                           ; c:/workspace/8bitbrain/btn_reg.vhd                                           ;
; wavegenerator.bdf                ; yes             ; Auto-Found Block Diagram/Schematic File  ; c:/workspace/8bitbrain/wavegenerator.bdf                                     ;
; altsyncram0.tdf                  ; yes             ; Auto-Found Wizard-Generated File         ; c:/workspace/8bitbrain/altsyncram0.tdf                                       ;
; altsyncram.inc                   ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.inc               ;
; altsyncram.tdf                   ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf               ;
; stratix_ram_block.inc            ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/stratix_ram_block.inc        ;
; lpm_mux.inc                      ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.inc                  ;
; lpm_decode.inc                   ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_decode.inc               ;
; aglobal90.inc                    ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/aglobal90.inc                ;
; a_rdenreg.inc                    ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/a_rdenreg.inc                ;
; altrom.inc                       ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/altrom.inc                   ;
; altram.inc                       ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/altram.inc                   ;
; altdpram.inc                     ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.inc                 ;
; altqpram.inc                     ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/altqpram.inc                 ;
; db/altsyncram_pra1.tdf           ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/altsyncram_pra1.tdf                                ;
; lpm_divide.tdf                   ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_divide.tdf               ;
; abs_divider.inc                  ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/abs_divider.inc              ;
; sign_div_unsign.inc              ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/sign_div_unsign.inc          ;
; db/lpm_divide_gft.tdf            ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/lpm_divide_gft.tdf                                 ;
; db/sign_div_unsign_q8i.tdf       ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/sign_div_unsign_q8i.tdf                            ;
; db/alt_u_div_8nf.tdf             ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/alt_u_div_8nf.tdf                                  ;
; db/add_sub_lkc.tdf               ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/add_sub_lkc.tdf                                    ;
; db/add_sub_mkc.tdf               ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/add_sub_mkc.tdf                                    ;
; sld_signaltap.vhd                ; yes             ; Encrypted Megafunction                   ; c:/altera/90sp2/quartus/libraries/megafunctions/sld_signaltap.vhd            ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction                   ; c:/altera/90sp2/quartus/libraries/megafunctions/sld_ela_control.vhd          ;
; LPM_SHIFTREG.tdf                 ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf             ;
; lpm_constant.inc                 ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_constant.inc             ;
; dffeea.inc                       ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/dffeea.inc                   ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction                   ; c:/altera/90sp2/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction                   ; c:/altera/90sp2/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction                   ; c:/altera/90sp2/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;
; db/altsyncram_nps3.tdf           ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/altsyncram_nps3.tdf                                ;
; altdpram.tdf                     ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf                 ;
; memmodes.inc                     ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/others/maxplus2/memmodes.inc               ;
; a_hdffe.inc                      ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/a_hdffe.inc                  ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;
; lpm_mux.tdf                      ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.tdf                  ;
; muxlut.inc                       ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.inc                   ;
; bypassff.inc                     ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/bypassff.inc                 ;
; altshift.inc                     ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/altshift.inc                 ;
; db/mux_aoc.tdf                   ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/mux_aoc.tdf                                        ;
; lpm_decode.tdf                   ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_decode.tdf               ;
; declut.inc                       ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/declut.inc                   ;
; lpm_compare.inc                  ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_compare.inc              ;
; db/decode_rqf.tdf                ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/decode_rqf.tdf                                     ;
; LPM_COUNTER.tdf                  ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/LPM_COUNTER.tdf              ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.inc              ;
; cmpconst.inc                     ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/cmpconst.inc                 ;
; lpm_counter.inc                  ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.inc              ;
; alt_synch_counter.inc            ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_synch_counter.inc        ;
; alt_synch_counter_f.inc          ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_synch_counter_f.inc      ;
; alt_counter_f10ke.inc            ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.inc        ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;
; db/cntr_2ci.tdf                  ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/cntr_2ci.tdf                                       ;
; db/cmpr_bcc.tdf                  ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/cmpr_bcc.tdf                                       ;
; db/cntr_02j.tdf                  ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/cntr_02j.tdf                                       ;
; db/cntr_sbi.tdf                  ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/cntr_sbi.tdf                                       ;
; db/cmpr_8cc.tdf                  ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/cmpr_8cc.tdf                                       ;
; db/cntr_gui.tdf                  ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/cntr_gui.tdf                                       ;
; db/cmpr_5cc.tdf                  ; yes             ; Auto-Generated Megafunction              ; c:/workspace/8bitbrain/db/cmpr_5cc.tdf                                       ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction                   ; c:/altera/90sp2/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction                   ; c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd                  ;
+----------------------------------+-----------------+------------------------------------------+------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 2,094 ;
;                                             ;       ;
; Total combinational functions               ; 1189  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 454   ;
;     -- 3 input functions                    ; 466   ;
;     -- <=2 input functions                  ; 269   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 936   ;
;     -- arithmetic mode                      ; 253   ;
;                                             ;       ;
; Total registers                             ; 1396  ;
;     -- Dedicated logic registers            ; 1396  ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 33    ;
; Total memory bits                           ; 11776 ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 962   ;
; Total fan-out                               ; 9143  ;
; Average fan-out                             ; 3.37  ;
+---------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                      ; Library Name ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |8bitbrain                                                                                           ; 1189 (2)          ; 1396 (0)     ; 11776       ; 0            ; 0       ; 0         ; 33   ; 0            ; |8bitbrain                                                                                                                                                                                                                                                                                               ; work         ;
;    |btn_reg:inst4|                                                                                   ; 12 (12)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|btn_reg:inst4                                                                                                                                                                                                                                                                                 ; work         ;
;    |controller:inst1|                                                                                ; 136 (136)         ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1                                                                                                                                                                                                                                                                              ; work         ;
;    |p2s:inst5|                                                                                       ; 28 (28)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|p2s:inst5                                                                                                                                                                                                                                                                                     ; work         ;
;    |s2p:inst|                                                                                        ; 62 (62)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|s2p:inst                                                                                                                                                                                                                                                                                      ; work         ;
;    |sld_hub:sld_hub_inst|                                                                            ; 102 (64)          ; 73 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_hub:sld_hub_inst                                                                                                                                                                                                                                                                          ; work         ;
;       |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                  ; work         ;
;       |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                  ; 463 (1)           ; 1173 (0)     ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                        ; 462 (19)          ; 1173 (506)   ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;          |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;             |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                             ; work         ;
;             |lpm_mux:mux|                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                |mux_aoc:auto_generated|                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_aoc:auto_generated                                                                                                                        ; work         ;
;          |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;             |altsyncram_nps3:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nps3:auto_generated                                                                                                                                           ; work         ;
;          |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;          |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;          |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 59 (59)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;          |sld_ela_control:ela_control|                                                               ; 188 (1)           ; 416 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;             |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;             |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 160 (0)           ; 400 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 240 (240)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 160 (0)           ; 160 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;             |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 27 (27)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;          |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 144 (9)           ; 129 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;             |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                |cntr_2ci:auto_generated|                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_2ci:auto_generated                                                       ; work         ;
;             |lpm_counter:read_pointer_counter|                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                |cntr_02j:auto_generated|                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated                                                                                ; work         ;
;             |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                |cntr_sbi:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_sbi:auto_generated                                                                      ; work         ;
;             |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                |cntr_gui:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                         ; work         ;
;             |lpm_shiftreg:info_data_shift_out|                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;             |lpm_shiftreg:ram_data_shift_out|                                                        ; 80 (80)           ; 80 (80)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;             |lpm_shiftreg:status_data_shift_out|                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;          |sld_rom_sr:crc_rom_sr|                                                                     ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
;    |wavegenerator:inst6|                                                                             ; 384 (0)           ; 59 (0)       ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegenerator:inst6                                                                                                                                                                                                                                                                           ; work         ;
;       |addrgen:inst|                                                                                 ; 384 (47)          ; 59 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegenerator:inst6|addrgen:inst                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide0:div1|                                                                          ; 337 (0)           ; 28 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegenerator:inst6|addrgen:inst|lpm_divide0:div1                                                                                                                                                                                                                                             ; work         ;
;             |lpm_divide:lpm_divide_component|                                                        ; 337 (0)           ; 28 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component                                                                                                                                                                                                             ; work         ;
;                |lpm_divide_gft:auto_generated|                                                       ; 337 (0)           ; 28 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated                                                                                                                                                                               ; work         ;
;                   |sign_div_unsign_q8i:divider|                                                      ; 337 (0)           ; 28 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider                                                                                                                                                   ; work         ;
;                      |alt_u_div_8nf:divider|                                                         ; 337 (337)         ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider                                                                                                                             ; work         ;
;       |altsyncram0:inst3|                                                                            ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegenerator:inst6|altsyncram0:inst3                                                                                                                                                                                                                                                         ; work         ;
;          |altsyncram:altsyncram_component|                                                           ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component                                                                                                                                                                                                                         ; work         ;
;             |altsyncram_pra1:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated                                                                                                                                                                                          ; work         ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------+
; Name                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nps3:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 80           ; 128          ; 80           ; 10240 ; None       ;
; wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ALTSYNCRAM                                                ; AUTO ; ROM              ; 128          ; 12           ; --           ; --           ; 1536  ; square.mif ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------+


+--------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                    ;
+-----------------------------------------------------+-------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal     ; Free of Timing Hazards ;
+-----------------------------------------------------+-------------------------+------------------------+
; controller:inst1|diff_btn_vec[0]                    ; controller:inst1|Equal0 ; yes                    ;
; controller:inst1|diff_btn_vec[1]                    ; controller:inst1|Equal0 ; yes                    ;
; controller:inst1|diff_btn_vec[2]                    ; controller:inst1|Equal0 ; yes                    ;
; controller:inst1|diff_btn_vec[3]                    ; controller:inst1|Equal0 ; yes                    ;
; controller:inst1|diff_btn_vec[4]                    ; controller:inst1|Equal0 ; yes                    ;
; controller:inst1|diff_btn_vec[5]                    ; controller:inst1|Equal0 ; yes                    ;
; controller:inst1|diff_btn_vec[6]                    ; controller:inst1|Equal0 ; yes                    ;
; controller:inst1|diff_play_vec[0]                   ; controller:inst1|Equal3 ; yes                    ;
; controller:inst1|diff_play_vec[1]                   ; controller:inst1|Equal3 ; yes                    ;
; controller:inst1|diff_play_vec[2]                   ; controller:inst1|Equal3 ; yes                    ;
; controller:inst1|diff_play_vec[3]                   ; controller:inst1|Equal3 ; yes                    ;
; controller:inst1|diff_play_vec[4]                   ; controller:inst1|Equal3 ; yes                    ;
; controller:inst1|diff_play_vec[5]                   ; controller:inst1|Equal3 ; yes                    ;
; Number of user-specified and inferred latches = 13  ;                         ;                        ;
+-----------------------------------------------------+-------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---+
; Logic Cell Name                                                                                                                                                           ;   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---+
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_15~4 ;   ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_15~5 ;   ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_15~6 ;   ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_15~0 ;   ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_15~1 ;   ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_15~2 ;   ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_15~3 ;   ;
; Number of logic cells representing combinational loops                                                                                                                    ; 7 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                            ; Reason for Removal                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[7..8]    ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[6]       ; Stuck at VCC due to stuck port data_in                                                                                                                                                           ;
; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[4..5]    ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[3]       ; Stuck at VCC due to stuck port data_in                                                                                                                                                           ;
; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[0..2]    ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[7..8]    ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[6]       ; Stuck at VCC due to stuck port data_in                                                                                                                                                           ;
; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[4..5]    ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[3]       ; Stuck at VCC due to stuck port data_in                                                                                                                                                           ;
; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[0..2]    ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[7..8]     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[6]        ; Stuck at VCC due to stuck port data_in                                                                                                                                                           ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[4..5]     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[3]        ; Stuck at VCC due to stuck port data_in                                                                                                                                                           ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[0..2]     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; controller:inst1|freq3[0]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                      ;
; controller:inst1|freq2[0..12]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                      ;
; controller:inst1|freq3[1..12]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                      ;
; wavegenerator:inst6|addrgen:inst7|addr[0..6]                                                                                                                                             ; Lost fanout                                                                                                                                                                                      ;
; wavegenerator:inst6|addrgen:inst7|tmp_addr[0..6]                                                                                                                                         ; Lost fanout                                                                                                                                                                                      ;
; wavegenerator:inst6|addrgen:inst7|count[0..17]                                                                                                                                           ; Lost fanout                                                                                                                                                                                      ;
; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[0..12] ; Lost fanout                                                                                                                                                                                      ;
; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[9..17]    ; Lost fanout                                                                                                                                                                                      ;
; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFStage[0..8]        ; Lost fanout                                                                                                                                                                                      ;
; wavegenerator:inst6|addrgen:inst6|addr[0..6]                                                                                                                                             ; Lost fanout                                                                                                                                                                                      ;
; wavegenerator:inst6|addrgen:inst6|tmp_addr[0..6]                                                                                                                                         ; Lost fanout                                                                                                                                                                                      ;
; wavegenerator:inst6|addrgen:inst6|count[0..17]                                                                                                                                           ; Lost fanout                                                                                                                                                                                      ;
; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[0..12] ; Lost fanout                                                                                                                                                                                      ;
; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[9..17]    ; Lost fanout                                                                                                                                                                                      ;
; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFStage[0..8]        ; Lost fanout                                                                                                                                                                                      ;
; controller:inst1|freq1[9..11]                                                                                                                                                            ; Merged with controller:inst1|freq1[12]                                                                                                                                                           ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[9..11]  ; Merged with wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[12] ;
; controller:inst1|freq1[12]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; wavegenerator:inst6|addrgen:inst|tmp_addr[0]                                                                                                                                             ; Merged with wavegenerator:inst6|addrgen:inst|addr[0]                                                                                                                                             ;
; btn_reg:inst4|cnt[0]                                                                                                                                                                     ; Merged with s2p:inst|cs_cnt[0]                                                                                                                                                                   ;
; Total Number of Removed Registers = 188                                                                                                                                                  ;                                                                                                                                                                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|segment_shift_clk_ena                                                                                               ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[0]                                                                                           ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[1]                                                                                           ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[2]                                                                                           ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[3]                                                                                           ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[4]                                                                                           ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[5]                                                                                           ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[6]                                                                                           ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                 ;
; Total Number of Removed Registers = 15                                                                                                                                                   ;                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                      ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[2] ; Stuck at GND              ; wavegenerator:inst6|addrgen:inst7|tmp_addr[0],                                                                                                                                         ;
;                                                                                                                                                                                    ; due to stuck port data_in ; wavegenerator:inst6|addrgen:inst7|tmp_addr[1],                                                                                                                                         ;
;                                                                                                                                                                                    ;                           ; wavegenerator:inst6|addrgen:inst7|tmp_addr[2],                                                                                                                                         ;
;                                                                                                                                                                                    ;                           ; wavegenerator:inst6|addrgen:inst7|tmp_addr[3],                                                                                                                                         ;
;                                                                                                                                                                                    ;                           ; wavegenerator:inst6|addrgen:inst7|tmp_addr[4],                                                                                                                                         ;
;                                                                                                                                                                                    ;                           ; wavegenerator:inst6|addrgen:inst7|tmp_addr[5],                                                                                                                                         ;
;                                                                                                                                                                                    ;                           ; wavegenerator:inst6|addrgen:inst7|tmp_addr[6],                                                                                                                                         ;
;                                                                                                                                                                                    ;                           ; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[16],    ;
;                                                                                                                                                                                    ;                           ; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[15]     ;
; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[2] ; Stuck at GND              ; wavegenerator:inst6|addrgen:inst6|tmp_addr[0],                                                                                                                                         ;
;                                                                                                                                                                                    ; due to stuck port data_in ; wavegenerator:inst6|addrgen:inst6|tmp_addr[1],                                                                                                                                         ;
;                                                                                                                                                                                    ;                           ; wavegenerator:inst6|addrgen:inst6|tmp_addr[2],                                                                                                                                         ;
;                                                                                                                                                                                    ;                           ; wavegenerator:inst6|addrgen:inst6|tmp_addr[3],                                                                                                                                         ;
;                                                                                                                                                                                    ;                           ; wavegenerator:inst6|addrgen:inst6|tmp_addr[4],                                                                                                                                         ;
;                                                                                                                                                                                    ;                           ; wavegenerator:inst6|addrgen:inst6|tmp_addr[5],                                                                                                                                         ;
;                                                                                                                                                                                    ;                           ; wavegenerator:inst6|addrgen:inst6|tmp_addr[6],                                                                                                                                         ;
;                                                                                                                                                                                    ;                           ; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[16],    ;
;                                                                                                                                                                                    ;                           ; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[15]     ;
; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[8] ; Stuck at GND              ; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[10], ;
;                                                                                                                                                                                    ; due to stuck port data_in ; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[9],  ;
;                                                                                                                                                                                    ;                           ; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFStage[8]         ;
; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[8] ; Stuck at GND              ; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[10], ;
;                                                                                                                                                                                    ; due to stuck port data_in ; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[9],  ;
;                                                                                                                                                                                    ;                           ; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFStage[8]         ;
; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[1] ; Stuck at GND              ; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[14],    ;
;                                                                                                                                                                                    ; due to stuck port data_in ; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[13]     ;
; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[0] ; Stuck at GND              ; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[12],    ;
;                                                                                                                                                                                    ; due to stuck port data_in ; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[11]     ;
; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[1] ; Stuck at GND              ; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[14],    ;
;                                                                                                                                                                                    ; due to stuck port data_in ; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[13]     ;
; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[0] ; Stuck at GND              ; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[12],    ;
;                                                                                                                                                                                    ; due to stuck port data_in ; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[11]     ;
; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[7] ; Stuck at GND              ; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[11]  ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                        ;
; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[6] ; Stuck at VCC              ; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[12]  ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                        ;
; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[3] ; Stuck at VCC              ; wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[17]     ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                        ;
; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[7] ; Stuck at GND              ; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[11]  ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                        ;
; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[6] ; Stuck at VCC              ; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[12]  ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                        ;
; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFNumerator[3] ; Stuck at VCC              ; wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[17]     ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1396  ;
; Number of registers using Synchronous Clear  ; 31    ;
; Number of registers using Synchronous Load   ; 27    ;
; Number of registers using Asynchronous Clear ; 488   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 501   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                    ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[5]  ; 9       ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[4]  ; 9       ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[3]  ; 9       ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[2]  ; 9       ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[1]  ; 9       ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[0]  ; 19      ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[12] ; 66      ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[8]  ; 9       ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[7]  ; 9       ;
; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[6]  ; 9       ;
; s2p:inst|io_en[4]                                                                                                                                                                    ; 11      ;
; s2p:inst|io_clk_cnt[0]                                                                                                                                                               ; 8       ;
; p2s:inst5|cycle[0]                                                                                                                                                                   ; 3       ;
; p2s:inst5|index[1]                                                                                                                                                                   ; 8       ;
; p2s:inst5|index[0]                                                                                                                                                                   ; 8       ;
; p2s:inst5|index[3]                                                                                                                                                                   ; 3       ;
; s2p:inst|cs_cnt[0]                                                                                                                                                                   ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                               ; 1       ;
; sld_hub:sld_hub_inst|tdo                                                                                                                                                             ; 2       ;
; Total number of inverted registers = 26                                                                                                                                              ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |8bitbrain|s2p:inst|cs_cnt[1]                                                                                                              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |8bitbrain|s2p:inst|io_clk_cnt[1]                                                                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |8bitbrain|s2p:inst|ioclk                                                                                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |8bitbrain|s2p:inst|io_en[0]                                                                                                               ;
; 20:1               ; 2 bits    ; 26 LEs        ; 14 LEs               ; 12 LEs                 ; Yes        ; |8bitbrain|controller:inst1|freq1[7]                                                                                                       ;
; 23:1               ; 3 bits    ; 45 LEs        ; 39 LEs               ; 6 LEs                  ; Yes        ; |8bitbrain|controller:inst1|freq1[3]                                                                                                       ;
; 24:1               ; 3 bits    ; 48 LEs        ; 42 LEs               ; 6 LEs                  ; Yes        ; |8bitbrain|controller:inst1|freq1[4]                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                      ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~12 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |8bitbrain|sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                              ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |8bitbrain|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                    ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |8bitbrain|sld_hub:sld_hub_inst|irsr_reg[4]                                                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |8bitbrain|sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                       ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |8bitbrain|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                       ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[0]                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[1]                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[2]                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[3]                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[4]                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[5]                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[6]                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[7]                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[8]                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[9]                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[10]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[11]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[12]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[13]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[14]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[15]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[16]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[17]                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                        ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[0]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[1]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[2]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[3]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[4]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[5]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[6]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[7]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[8]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[9]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[10]                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[11]                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[12]                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[13]                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[14]                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[15]                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[16]                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[17]                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                        ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[0]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[1]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[2]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[3]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[4]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[5]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[6]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[7]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[8]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[9]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[10]                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[11]                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[12]                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[13]                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[14]                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[15]                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[16]                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[17]                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                          ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                          ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst ;
+--------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment         ; Value ; From ; To                                                                                                 ;
+--------------------+-------+------+----------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[4]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[3]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[2]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[1]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[0]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[5]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[6]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[7]                                                                             ;
+--------------------+-------+------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nps3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                                          ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                                           ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                 ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                  ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                           ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                            ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_read_pointer_counter ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                        ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                         ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr ;
+----------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment           ; Value ; From ; To                                                                          ;
+----------------------+-------+------+-----------------------------------------------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                                                           ;
+----------------------+-------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst           ;
+------------------------------+-------+------+---------+
; Assignment                   ; Value ; From ; To      ;
+------------------------------+-------+------+---------+
; IGNORE_LCELL_BUFFERS         ; OFF   ; -    ; -       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF   ; -    ; -       ;
; NOT_GATE_PUSH_BACK           ; OFF   ; -    ; clr_reg ;
; POWER_UP_LEVEL               ; LOW   ; -    ; clr_reg ;
+------------------------------+-------+------+---------+


+---------------------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg ;
+----------------------+-------+------+-------------------------------+
; Assignment           ; Value ; From ; To                            ;
+----------------------+-------+------+-------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                             ;
+----------------------+-------+------+-------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wavegenerator:inst6|altsyncram0:inst3 ;
+-----------------+-------+----------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                     ;
+-----------------+-------+----------------------------------------------------------+
; WIDTH_BYTEENA_A ; 1     ; Untyped                                                  ;
; WIDTH_BYTEENA_B ; 1     ; Untyped                                                  ;
+-----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                ;
; WIDTH_A                            ; 12                   ; Untyped                                                ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; square.mif           ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_pra1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component ;
+------------------------+----------------+--------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                 ;
+------------------------+----------------+--------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 18             ; Signed Integer                                                                       ;
; LPM_WIDTHD             ; 13             ; Signed Integer                                                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                              ;
; LPM_PIPELINE           ; 1              ; Signed Integer                                                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                              ;
; MAXIMIZE_SPEED         ; 6              ; Untyped                                                                              ;
; CBXI_PARAMETER         ; lpm_divide_gft ; Untyped                                                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                       ;
+------------------------+----------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wavegenerator:inst6|altsyncram0:inst4 ;
+-----------------+-------+----------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                     ;
+-----------------+-------+----------------------------------------------------------+
; WIDTH_BYTEENA_A ; 1     ; Untyped                                                  ;
; WIDTH_BYTEENA_B ; 1     ; Untyped                                                  ;
+-----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                ;
; WIDTH_A                            ; 12                   ; Untyped                                                ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; square.mif           ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_pra1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component ;
+------------------------+----------------+---------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                  ;
+------------------------+----------------+---------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 18             ; Signed Integer                                                                        ;
; LPM_WIDTHD             ; 13             ; Signed Integer                                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                               ;
; LPM_PIPELINE           ; 1              ; Signed Integer                                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                               ;
; MAXIMIZE_SPEED         ; 6              ; Untyped                                                                               ;
; CBXI_PARAMETER         ; lpm_divide_gft ; Untyped                                                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                        ;
+------------------------+----------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wavegenerator:inst6|altsyncram0:inst5 ;
+-----------------+-------+----------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                     ;
+-----------------+-------+----------------------------------------------------------+
; WIDTH_BYTEENA_A ; 1     ; Untyped                                                  ;
; WIDTH_BYTEENA_B ; 1     ; Untyped                                                  ;
+-----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                ;
; WIDTH_A                            ; 12                   ; Untyped                                                ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; square.mif           ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_pra1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component ;
+------------------------+----------------+---------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                  ;
+------------------------+----------------+---------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 18             ; Signed Integer                                                                        ;
; LPM_WIDTHD             ; 13             ; Signed Integer                                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                               ;
; LPM_PIPELINE           ; 1              ; Signed Integer                                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                               ;
; MAXIMIZE_SPEED         ; 6              ; Untyped                                                                               ;
; CBXI_PARAMETER         ; lpm_divide_gft ; Untyped                                                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                        ;
+------------------------+----------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: btn_reg:inst4 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; n              ; 4     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                          ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                 ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                         ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_data_bits                                   ; 80                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_bits                                ; 80                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_node_crc_hiword                             ; 54102                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_node_crc_loword                             ; 46278                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                                                  ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                  ; String         ;
; sld_inversion_mask_length                       ; 261                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                             ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                     ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst         ;
+--------------------------+----------------------------------+-----------------+
; Parameter Name           ; Value                            ; Type            ;
+--------------------------+----------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                ; Untyped         ;
; sld_common_ip_version    ; 0                                ; Untyped         ;
; device_family            ; Cyclone II                       ; Untyped         ;
; n_nodes                  ; 1                                ; Untyped         ;
; n_sel_bits               ; 1                                ; Untyped         ;
; n_node_ir_bits           ; 8                                ; Untyped         ;
; node_info                ; 00110000000000000110111000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                ; Signed Integer  ;
+--------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                  ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Name                                      ; Value                                                                 ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                     ;
; Entity Instance                           ; wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                   ;
;     -- WIDTH_A                            ; 12                                                                    ;
;     -- NUMWORDS_A                         ; 128                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 1                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                   ;
;     -- WIDTH_A                            ; 12                                                                    ;
;     -- NUMWORDS_A                         ; 128                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 1                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                   ;
;     -- WIDTH_A                            ; 12                                                                    ;
;     -- NUMWORDS_A                         ; 128                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 1                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wavegenerator:inst6|addrgen:inst|lpm_divide0:div1"                                           ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; numer[17..16] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; numer[15..7]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; numer[5..4]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; numer[2..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; numer[6]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; numer[3]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; remain        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                           ;
+----------------+------------------+---------------------+------------------+--------------+----------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 80                  ; 80               ; 128          ; 1        ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                      ;
+------------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                           ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                                                                                                                       ; Details ;
+------------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; clk                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk                                                                                                                                                                                                     ; N/A     ;
; controller:inst1|btn_vec[0]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; btn_reg:inst4|btn_reg[0]                                                                                                                                                                                ; N/A     ;
; controller:inst1|btn_vec[0]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; btn_reg:inst4|btn_reg[0]                                                                                                                                                                                ; N/A     ;
; controller:inst1|btn_vec[1]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; btn_reg:inst4|btn_reg[1]                                                                                                                                                                                ; N/A     ;
; controller:inst1|btn_vec[1]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; btn_reg:inst4|btn_reg[1]                                                                                                                                                                                ; N/A     ;
; controller:inst1|btn_vec[2]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; btn_reg:inst4|btn_reg[2]                                                                                                                                                                                ; N/A     ;
; controller:inst1|btn_vec[2]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; btn_reg:inst4|btn_reg[2]                                                                                                                                                                                ; N/A     ;
; controller:inst1|btn_vec[3]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; btn_reg:inst4|btn_reg[3]                                                                                                                                                                                ; N/A     ;
; controller:inst1|btn_vec[3]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; btn_reg:inst4|btn_reg[3]                                                                                                                                                                                ; N/A     ;
; controller:inst1|btn_vec[4]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; btn_reg:inst4|btn_reg[4]                                                                                                                                                                                ; N/A     ;
; controller:inst1|btn_vec[4]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; btn_reg:inst4|btn_reg[4]                                                                                                                                                                                ; N/A     ;
; controller:inst1|btn_vec[5]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; btn_reg:inst4|btn_reg[5]                                                                                                                                                                                ; N/A     ;
; controller:inst1|btn_vec[5]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; btn_reg:inst4|btn_reg[5]                                                                                                                                                                                ; N/A     ;
; controller:inst1|btn_vec[6]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; btn_reg:inst4|btn_reg[6]                                                                                                                                                                                ; N/A     ;
; controller:inst1|btn_vec[6]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; btn_reg:inst4|btn_reg[6]                                                                                                                                                                                ; N/A     ;
; controller:inst1|curbtns[0]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|curbtns[0]                                                                                                                                                                             ; N/A     ;
; controller:inst1|curbtns[0]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|curbtns[0]                                                                                                                                                                             ; N/A     ;
; controller:inst1|curbtns[1]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|curbtns[1]                                                                                                                                                                             ; N/A     ;
; controller:inst1|curbtns[1]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|curbtns[1]                                                                                                                                                                             ; N/A     ;
; controller:inst1|curbtns[2]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|curbtns[2]                                                                                                                                                                             ; N/A     ;
; controller:inst1|curbtns[2]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|curbtns[2]                                                                                                                                                                             ; N/A     ;
; controller:inst1|curbtns[3]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|curbtns[3]                                                                                                                                                                             ; N/A     ;
; controller:inst1|curbtns[3]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|curbtns[3]                                                                                                                                                                             ; N/A     ;
; controller:inst1|curbtns[4]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|curbtns[4]                                                                                                                                                                             ; N/A     ;
; controller:inst1|curbtns[4]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|curbtns[4]                                                                                                                                                                             ; N/A     ;
; controller:inst1|curbtns[5]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|curbtns[5]                                                                                                                                                                             ; N/A     ;
; controller:inst1|curbtns[5]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|curbtns[5]                                                                                                                                                                             ; N/A     ;
; controller:inst1|curbtns[6]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|curbtns[6]                                                                                                                                                                             ; N/A     ;
; controller:inst1|curbtns[6]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|curbtns[6]                                                                                                                                                                             ; N/A     ;
; controller:inst1|diff_btn_vec[0]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|diff_btn_vec[0]                                                                                                                                                                        ; N/A     ;
; controller:inst1|diff_btn_vec[0]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|diff_btn_vec[0]                                                                                                                                                                        ; N/A     ;
; controller:inst1|diff_btn_vec[1]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|diff_btn_vec[1]                                                                                                                                                                        ; N/A     ;
; controller:inst1|diff_btn_vec[1]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|diff_btn_vec[1]                                                                                                                                                                        ; N/A     ;
; controller:inst1|diff_btn_vec[2]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|diff_btn_vec[2]                                                                                                                                                                        ; N/A     ;
; controller:inst1|diff_btn_vec[2]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|diff_btn_vec[2]                                                                                                                                                                        ; N/A     ;
; controller:inst1|diff_btn_vec[3]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|diff_btn_vec[3]                                                                                                                                                                        ; N/A     ;
; controller:inst1|diff_btn_vec[3]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|diff_btn_vec[3]                                                                                                                                                                        ; N/A     ;
; controller:inst1|diff_btn_vec[4]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|diff_btn_vec[4]                                                                                                                                                                        ; N/A     ;
; controller:inst1|diff_btn_vec[4]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|diff_btn_vec[4]                                                                                                                                                                        ; N/A     ;
; controller:inst1|diff_btn_vec[5]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|diff_btn_vec[5]                                                                                                                                                                        ; N/A     ;
; controller:inst1|diff_btn_vec[5]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|diff_btn_vec[5]                                                                                                                                                                        ; N/A     ;
; controller:inst1|diff_btn_vec[6]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|diff_btn_vec[6]                                                                                                                                                                        ; N/A     ;
; controller:inst1|diff_btn_vec[6]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|diff_btn_vec[6]                                                                                                                                                                        ; N/A     ;
; controller:inst1|diff_play_vec[0]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|diff_play_vec[0]                                                                                                                                                                       ; N/A     ;
; controller:inst1|diff_play_vec[0]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|diff_play_vec[0]                                                                                                                                                                       ; N/A     ;
; controller:inst1|diff_play_vec[1]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|diff_play_vec[1]                                                                                                                                                                       ; N/A     ;
; controller:inst1|diff_play_vec[1]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|diff_play_vec[1]                                                                                                                                                                       ; N/A     ;
; controller:inst1|diff_play_vec[2]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|diff_play_vec[2]                                                                                                                                                                       ; N/A     ;
; controller:inst1|diff_play_vec[2]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|diff_play_vec[2]                                                                                                                                                                       ; N/A     ;
; controller:inst1|diff_play_vec[3]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|diff_play_vec[3]                                                                                                                                                                       ; N/A     ;
; controller:inst1|diff_play_vec[3]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|diff_play_vec[3]                                                                                                                                                                       ; N/A     ;
; controller:inst1|diff_play_vec[4]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|diff_play_vec[4]                                                                                                                                                                       ; N/A     ;
; controller:inst1|diff_play_vec[4]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|diff_play_vec[4]                                                                                                                                                                       ; N/A     ;
; controller:inst1|diff_play_vec[5]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|diff_play_vec[5]                                                                                                                                                                       ; N/A     ;
; controller:inst1|diff_play_vec[5]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|diff_play_vec[5]                                                                                                                                                                       ; N/A     ;
; controller:inst1|play_vec[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|play_vec[0]                                                                                                                                                                            ; N/A     ;
; controller:inst1|play_vec[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|play_vec[0]                                                                                                                                                                            ; N/A     ;
; controller:inst1|play_vec[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|play_vec[1]                                                                                                                                                                            ; N/A     ;
; controller:inst1|play_vec[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|play_vec[1]                                                                                                                                                                            ; N/A     ;
; controller:inst1|play_vec[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|play_vec[2]                                                                                                                                                                            ; N/A     ;
; controller:inst1|play_vec[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|play_vec[2]                                                                                                                                                                            ; N/A     ;
; controller:inst1|play_vec[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|play_vec[3]                                                                                                                                                                            ; N/A     ;
; controller:inst1|play_vec[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|play_vec[3]                                                                                                                                                                            ; N/A     ;
; controller:inst1|play_vec[4]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|play_vec[4]                                                                                                                                                                            ; N/A     ;
; controller:inst1|play_vec[4]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|play_vec[4]                                                                                                                                                                            ; N/A     ;
; controller:inst1|play_vec[5]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|play_vec[5]                                                                                                                                                                            ; N/A     ;
; controller:inst1|play_vec[5]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|play_vec[5]                                                                                                                                                                            ; N/A     ;
; controller:inst1|prev_play_vec[0]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|prev_play_vec[0]                                                                                                                                                                       ; N/A     ;
; controller:inst1|prev_play_vec[0]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|prev_play_vec[0]                                                                                                                                                                       ; N/A     ;
; controller:inst1|prev_play_vec[1]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|prev_play_vec[1]                                                                                                                                                                       ; N/A     ;
; controller:inst1|prev_play_vec[1]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|prev_play_vec[1]                                                                                                                                                                       ; N/A     ;
; controller:inst1|prev_play_vec[2]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|prev_play_vec[2]                                                                                                                                                                       ; N/A     ;
; controller:inst1|prev_play_vec[2]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|prev_play_vec[2]                                                                                                                                                                       ; N/A     ;
; controller:inst1|prev_play_vec[3]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|prev_play_vec[3]                                                                                                                                                                       ; N/A     ;
; controller:inst1|prev_play_vec[3]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|prev_play_vec[3]                                                                                                                                                                       ; N/A     ;
; controller:inst1|prev_play_vec[4]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|prev_play_vec[4]                                                                                                                                                                       ; N/A     ;
; controller:inst1|prev_play_vec[4]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|prev_play_vec[4]                                                                                                                                                                       ; N/A     ;
; controller:inst1|prev_play_vec[5]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|prev_play_vec[5]                                                                                                                                                                       ; N/A     ;
; controller:inst1|prev_play_vec[5]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|prev_play_vec[5]                                                                                                                                                                       ; N/A     ;
; freq1[0]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|freq1[0]                                                                                                                                                                               ; N/A     ;
; freq1[0]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|freq1[0]                                                                                                                                                                               ; N/A     ;
; freq1[10]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                     ; N/A     ;
; freq1[10]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                     ; N/A     ;
; freq1[11]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                     ; N/A     ;
; freq1[11]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                     ; N/A     ;
; freq1[12]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                     ; N/A     ;
; freq1[12]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                     ; N/A     ;
; freq1[1]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|freq1[1]                                                                                                                                                                               ; N/A     ;
; freq1[1]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|freq1[1]                                                                                                                                                                               ; N/A     ;
; freq1[2]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|freq1[2]                                                                                                                                                                               ; N/A     ;
; freq1[2]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|freq1[2]                                                                                                                                                                               ; N/A     ;
; freq1[3]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|freq1[3]                                                                                                                                                                               ; N/A     ;
; freq1[3]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|freq1[3]                                                                                                                                                                               ; N/A     ;
; freq1[4]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|freq1[4]                                                                                                                                                                               ; N/A     ;
; freq1[4]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|freq1[4]                                                                                                                                                                               ; N/A     ;
; freq1[5]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|freq1[5]                                                                                                                                                                               ; N/A     ;
; freq1[5]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|freq1[5]                                                                                                                                                                               ; N/A     ;
; freq1[6]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|freq1[6]                                                                                                                                                                               ; N/A     ;
; freq1[6]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|freq1[6]                                                                                                                                                                               ; N/A     ;
; freq1[7]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|freq1[7]                                                                                                                                                                               ; N/A     ;
; freq1[7]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|freq1[7]                                                                                                                                                                               ; N/A     ;
; freq1[8]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|freq1[8]                                                                                                                                                                               ; N/A     ;
; freq1[8]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controller:inst1|freq1[8]                                                                                                                                                                               ; N/A     ;
; freq1[9]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                     ; N/A     ;
; freq1[9]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                     ; N/A     ;
; s2p:inst|s1[0]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; s2p:inst|s1[0]                                                                                                                                                                                          ; N/A     ;
; s2p:inst|s1[0]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; s2p:inst|s1[0]                                                                                                                                                                                          ; N/A     ;
; s2p:inst|s1[1]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; s2p:inst|s1[1]                                                                                                                                                                                          ; N/A     ;
; s2p:inst|s1[1]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; s2p:inst|s1[1]                                                                                                                                                                                          ; N/A     ;
; s2p:inst|s1[2]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; s2p:inst|s1[2]                                                                                                                                                                                          ; N/A     ;
; s2p:inst|s1[2]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; s2p:inst|s1[2]                                                                                                                                                                                          ; N/A     ;
; s2p:inst|s1[3]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; s2p:inst|s1[3]                                                                                                                                                                                          ; N/A     ;
; s2p:inst|s1[3]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; s2p:inst|s1[3]                                                                                                                                                                                          ; N/A     ;
; s2p:inst|s1[4]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; s2p:inst|s1[4]                                                                                                                                                                                          ; N/A     ;
; s2p:inst|s1[4]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; s2p:inst|s1[4]                                                                                                                                                                                          ; N/A     ;
; s2p:inst|s1[5]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; s2p:inst|s1[5]                                                                                                                                                                                          ; N/A     ;
; s2p:inst|s1[5]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; s2p:inst|s1[5]                                                                                                                                                                                          ; N/A     ;
; s2p:inst|s1[6]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; s2p:inst|s1[6]                                                                                                                                                                                          ; N/A     ;
; s2p:inst|s1[6]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; s2p:inst|s1[6]                                                                                                                                                                                          ; N/A     ;
; s2p:inst|s1[7]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; s2p:inst|s1[7]                                                                                                                                                                                          ; N/A     ;
; s2p:inst|s1[7]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; s2p:inst|s1[7]                                                                                                                                                                                          ; N/A     ;
; s2p_cs                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; s2p:inst|cs                                                                                                                                                                                             ; N/A     ;
; s2p_cs                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; s2p:inst|cs                                                                                                                                                                                             ; N/A     ;
; s2p_ioclk                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; s2p:inst|ioclk                                                                                                                                                                                          ; N/A     ;
; s2p_ioclk                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; s2p:inst|ioclk                                                                                                                                                                                          ; N/A     ;
; wavegenerator:inst6|addrgen:inst|count_end[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_8~28_wirecell                      ; N/A     ;
; wavegenerator:inst6|addrgen:inst|count_end[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_8~28_wirecell                      ; N/A     ;
; wavegenerator:inst6|addrgen:inst|count_end[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[10]                       ; N/A     ;
; wavegenerator:inst6|addrgen:inst|count_end[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[10]                       ; N/A     ;
; wavegenerator:inst6|addrgen:inst|count_end[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[11]                       ; N/A     ;
; wavegenerator:inst6|addrgen:inst|count_end[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[11]                       ; N/A     ;
; wavegenerator:inst6|addrgen:inst|count_end[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[12]                       ; N/A     ;
; wavegenerator:inst6|addrgen:inst|count_end[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[12]                       ; N/A     ;
; wavegenerator:inst6|addrgen:inst|count_end[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[13]                       ; N/A     ;
; wavegenerator:inst6|addrgen:inst|count_end[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[13]                       ; N/A     ;
; wavegenerator:inst6|addrgen:inst|count_end[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[14]                       ; N/A     ;
; wavegenerator:inst6|addrgen:inst|count_end[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[14]                       ; N/A     ;
; wavegenerator:inst6|addrgen:inst|count_end[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[15]                       ; N/A     ;
; wavegenerator:inst6|addrgen:inst|count_end[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[15]                       ; N/A     ;
; wavegenerator:inst6|addrgen:inst|count_end[16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[16]                       ; N/A     ;
; wavegenerator:inst6|addrgen:inst|count_end[16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[16]                       ; N/A     ;
; wavegenerator:inst6|addrgen:inst|count_end[17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[17]                       ; N/A     ;
; wavegenerator:inst6|addrgen:inst|count_end[17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[17]                       ; N/A     ;
; wavegenerator:inst6|addrgen:inst|count_end[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_7~28_wirecell                      ; N/A     ;
; wavegenerator:inst6|addrgen:inst|count_end[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_7~28_wirecell                      ; N/A     ;
; wavegenerator:inst6|addrgen:inst|count_end[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_6~28_wirecell                      ; N/A     ;
; wavegenerator:inst6|addrgen:inst|count_end[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_6~28_wirecell                      ; N/A     ;
; wavegenerator:inst6|addrgen:inst|count_end[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_14_result_int[14]~26_wirecell ; N/A     ;
; wavegenerator:inst6|addrgen:inst|count_end[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_14_result_int[14]~26_wirecell ; N/A     ;
; wavegenerator:inst6|addrgen:inst|count_end[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_4~28_wirecell                      ; N/A     ;
; wavegenerator:inst6|addrgen:inst|count_end[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_4~28_wirecell                      ; N/A     ;
; wavegenerator:inst6|addrgen:inst|count_end[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_3~26_wirecell                      ; N/A     ;
; wavegenerator:inst6|addrgen:inst|count_end[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|op_3~26_wirecell                      ; N/A     ;
; wavegenerator:inst6|addrgen:inst|count_end[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|selnose[209]~_wirecell                ; N/A     ;
; wavegenerator:inst6|addrgen:inst|count_end[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|selnose[209]~_wirecell                ; N/A     ;
; wavegenerator:inst6|addrgen:inst|count_end[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|selnose[190]~_wirecell                ; N/A     ;
; wavegenerator:inst6|addrgen:inst|count_end[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|selnose[190]~_wirecell                ; N/A     ;
; wavegenerator:inst6|addrgen:inst|count_end[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|selnose[171]~_wirecell                ; N/A     ;
; wavegenerator:inst6|addrgen:inst|count_end[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|selnose[171]~_wirecell                ; N/A     ;
; wavegenerator:inst6|addrgen:inst|count_end[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[9]                        ; N/A     ;
; wavegenerator:inst6|addrgen:inst|count_end[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[9]                        ; N/A     ;
+------------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Feb 20 18:01:04 2010
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 8bitbrain -c 8bitbrain
Info: Found 2 design units, including 1 entities, in source file controller.vhd
    Info: Found design unit 1: controller-arch
    Info: Found entity 1: controller
Info: Found 1 design units, including 1 entities, in source file 8bitbrain.bdf
    Info: Found entity 1: 8bitbrain
Info: Found 2 design units, including 1 entities, in source file s2p.vhd
    Info: Found design unit 1: s2p-arch
    Info: Found entity 1: s2p
Info: Found 2 design units, including 1 entities, in source file mixer.vhd
    Info: Found design unit 1: mixer-arch
    Info: Found entity 1: mixer
Info: Found 2 design units, including 1 entities, in source file p2s.vhd
    Info: Found design unit 1: p2s-arch
    Info: Found entity 1: p2s
Info: Found 2 design units, including 1 entities, in source file addrgen.vhd
    Info: Found design unit 1: addrgen-arch
    Info: Found entity 1: addrgen
Info: Found 2 design units, including 1 entities, in source file modulator.vhd
    Info: Found design unit 1: modulator-arch
    Info: Found entity 1: modulator
Info: Found 2 design units, including 1 entities, in source file lpm_divide0.vhd
    Info: Found design unit 1: lpm_divide0-SYN
    Info: Found entity 1: lpm_divide0
Info: Found 2 design units, including 0 entities, in source file brain_pkg.vhd
    Info: Found design unit 1: brain_pkg
    Info: Found design unit 2: brain_pkg-body
Info: Found 1 design units, including 1 entities, in source file controllertest.bdf
    Info: Found entity 1: controllertest
Info: Found 1 design units, including 1 entities, in source file p2stest.bdf
    Info: Found entity 1: p2stest
Info: Found 2 design units, including 1 entities, in source file btn_reg.vhd
    Info: Found design unit 1: btn_reg-arch
    Info: Found entity 1: btn_reg
Info: Elaborating entity "8bitbrain" for the top level hierarchy
Warning: Block or symbol "s2p" of instance "inst" overlaps another block or symbol
Warning: Block or symbol "NOT" of instance "inst8" overlaps another block or symbol
Info: Elaborating entity "s2p" for hierarchy "s2p:inst"
Info: Elaborating entity "p2s" for hierarchy "p2s:inst5"
Warning (10492): VHDL Process Statement warning at p2s.vhd(30): signal "i_ioclk" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning: Using design file wavegenerator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: wavegenerator
Info: Elaborating entity "wavegenerator" for hierarchy "wavegenerator:inst6"
Warning: Pin "voice_sel" not connected
Warning: Using design file altsyncram0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: altsyncram0
Info: Elaborating entity "altsyncram0" for hierarchy "wavegenerator:inst6|altsyncram0:inst3"
Info: Elaborating entity "altsyncram" for hierarchy "wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component"
Info: Instantiated megafunction "wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info: Parameter "LPM_TYPE" = "altsyncram"
    Info: Parameter "LPM_HINT" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info: Parameter "OPERATION_MODE" = "ROM"
    Info: Parameter "WIDTH_A" = "12"
    Info: Parameter "WIDTHAD_A" = "7"
    Info: Parameter "NUMWORDS_A" = "128"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "OUTDATA_ACLR_A" = "NONE"
    Info: Parameter "INIT_FILE" = "square.mif"
    Info: Parameter "WIDTH_BYTEENA_A" = "1"
    Info: Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info: Parameter "CLOCK_ENABLE_OUTPUT_A" = "BYPASS"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_pra1.tdf
    Info: Found entity 1: altsyncram_pra1
Info: Elaborating entity "altsyncram_pra1" for hierarchy "wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated"
Info: Elaborating entity "addrgen" for hierarchy "wavegenerator:inst6|addrgen:inst"
Warning (10036): Verilog HDL or VHDL warning at addrgen.vhd(18): object "none" assigned a value but never read
Info: Elaborating entity "lpm_divide0" for hierarchy "wavegenerator:inst6|addrgen:inst|lpm_divide0:div1"
Info: Elaborating entity "lpm_divide" for hierarchy "wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component"
Info: Elaborated megafunction instantiation "wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component"
Info: Instantiated megafunction "wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component" with the following parameter:
    Info: Parameter "lpm_drepresentation" = "UNSIGNED"
    Info: Parameter "lpm_hint" = "MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE"
    Info: Parameter "lpm_nrepresentation" = "UNSIGNED"
    Info: Parameter "lpm_pipeline" = "1"
    Info: Parameter "lpm_type" = "LPM_DIVIDE"
    Info: Parameter "lpm_widthd" = "13"
    Info: Parameter "lpm_widthn" = "18"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_gft.tdf
    Info: Found entity 1: lpm_divide_gft
Info: Elaborating entity "lpm_divide_gft" for hierarchy "wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_q8i.tdf
    Info: Found entity 1: sign_div_unsign_q8i
Info: Elaborating entity "sign_div_unsign_q8i" for hierarchy "wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider"
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_8nf.tdf
    Info: Found entity 1: alt_u_div_8nf
Info: Elaborating entity "alt_u_div_8nf" for hierarchy "wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info: Found entity 1: add_sub_lkc
Info: Elaborating entity "add_sub_lkc" for hierarchy "wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_lkc:add_sub_0"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info: Found entity 1: add_sub_mkc
Info: Elaborating entity "add_sub_mkc" for hierarchy "wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_mkc:add_sub_1"
Info: Elaborating entity "controller" for hierarchy "controller:inst1"
Warning (10541): VHDL Signal Declaration warning at controller.vhd(16): used implicit default value for signal "VASDRld" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at controller.vhd(17): used implicit default value for signal "VASDRout" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at controller.vhd(17): used implicit default value for signal "q" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at controller.vhd(18): used implicit default value for signal "voice_sel" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at controller.vhd(18): used implicit default value for signal "VASDR_sel" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at controller.vhd(19): used implicit default value for signal "q_ld" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at controller.vhd(19): used implicit default value for signal "filtfreq_ld" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at controller.vhd(21): used implicit default value for signal "filter_freq" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at controller.vhd(27): object "diff_trig_vec" assigned a value but never read
Warning (10492): VHDL Process Statement warning at controller.vhd(79): signal "curbtns" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(80): signal "curbtns" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at controller.vhd(77): inferring latch(es) for signal or variable "diff_btn_vec", which holds its previous value in one or more paths through the process
Warning (10492): VHDL Process Statement warning at controller.vhd(259): signal "prev_play_vec" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(261): signal "prev_play_vec" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(263): signal "prev_trig_vec" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(265): signal "prev_trig_vec" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at controller.vhd(257): inferring latch(es) for signal or variable "diff_play_vec", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "diff_play_vec[0]" at controller.vhd(257)
Info (10041): Inferred latch for "diff_play_vec[1]" at controller.vhd(257)
Info (10041): Inferred latch for "diff_play_vec[2]" at controller.vhd(257)
Info (10041): Inferred latch for "diff_play_vec[3]" at controller.vhd(257)
Info (10041): Inferred latch for "diff_play_vec[4]" at controller.vhd(257)
Info (10041): Inferred latch for "diff_play_vec[5]" at controller.vhd(257)
Info (10041): Inferred latch for "diff_btn_vec[0]" at controller.vhd(77)
Info (10041): Inferred latch for "diff_btn_vec[1]" at controller.vhd(77)
Info (10041): Inferred latch for "diff_btn_vec[2]" at controller.vhd(77)
Info (10041): Inferred latch for "diff_btn_vec[3]" at controller.vhd(77)
Info (10041): Inferred latch for "diff_btn_vec[4]" at controller.vhd(77)
Info (10041): Inferred latch for "diff_btn_vec[5]" at controller.vhd(77)
Info (10041): Inferred latch for "diff_btn_vec[6]" at controller.vhd(77)
Info: Elaborating entity "btn_reg" for hierarchy "btn_reg:inst4"
Info: Elaborating entity "modulator" for hierarchy "modulator:inst3"
Warning (10541): VHDL Signal Declaration warning at modulator.vhd(11): used implicit default value for signal "VASDRout" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at modulator.vhd(12): used implicit default value for signal "wave2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at modulator.vhd(12): used implicit default value for signal "wave3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info: Elaborating entity "mixer" for hierarchy "mixer:inst2"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_nps3.tdf
    Info: Found entity 1: altsyncram_nps3
Info: Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf
    Info: Found entity 1: mux_aoc
Info: Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info: Found entity 1: decode_rqf
Info: Found 1 design units, including 1 entities, in source file db/cntr_2ci.tdf
    Info: Found entity 1: cntr_2ci
Info: Found 1 design units, including 1 entities, in source file db/cmpr_bcc.tdf
    Info: Found entity 1: cmpr_bcc
Info: Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf
    Info: Found entity 1: cntr_02j
Info: Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf
    Info: Found entity 1: cntr_sbi
Info: Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf
    Info: Found entity 1: cmpr_8cc
Info: Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info: Found entity 1: cntr_gui
Info: Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info: Found entity 1: cmpr_5cc
Info: Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|q_a[11]"
Warning: Latch controller:inst1|diff_btn_vec[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal controller:inst1|diff_btn_vec~0
Warning: Latch controller:inst1|diff_btn_vec[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal btn_reg:inst4|btn_reg[1]
Warning: Latch controller:inst1|diff_btn_vec[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal btn_reg:inst4|btn_reg[2]
Warning: Latch controller:inst1|diff_btn_vec[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal btn_reg:inst4|btn_reg[3]
Warning: Latch controller:inst1|diff_btn_vec[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal btn_reg:inst4|btn_reg[4]
Warning: Latch controller:inst1|diff_btn_vec[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal btn_reg:inst4|btn_reg[5]
Warning: Latch controller:inst1|diff_btn_vec[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal btn_reg:inst4|btn_reg[6]
Warning: Latch controller:inst1|diff_play_vec[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal controller:inst1|diff_play_vec~0
Warning: Latch controller:inst1|diff_play_vec[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal controller:inst1|play_vec[1]
Warning: Latch controller:inst1|diff_play_vec[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal controller:inst1|play_vec[2]
Warning: Latch controller:inst1|diff_play_vec[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal controller:inst1|play_vec[3]
Warning: Latch controller:inst1|diff_play_vec[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal controller:inst1|play_vec[4]
Warning: Latch controller:inst1|diff_play_vec[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal controller:inst1|play_vec[5]
Info: 152 registers lost all their fanouts during netlist optimizations. The first 100 are displayed below.
    Info: Register "controller:inst1|freq3[0]" lost all its fanouts during netlist optimizations.
    Info: Register "controller:inst1|freq2[12]" lost all its fanouts during netlist optimizations.
    Info: Register "controller:inst1|freq2[11]" lost all its fanouts during netlist optimizations.
    Info: Register "controller:inst1|freq2[10]" lost all its fanouts during netlist optimizations.
    Info: Register "controller:inst1|freq2[9]" lost all its fanouts during netlist optimizations.
    Info: Register "controller:inst1|freq2[8]" lost all its fanouts during netlist optimizations.
    Info: Register "controller:inst1|freq2[7]" lost all its fanouts during netlist optimizations.
    Info: Register "controller:inst1|freq2[6]" lost all its fanouts during netlist optimizations.
    Info: Register "controller:inst1|freq2[5]" lost all its fanouts during netlist optimizations.
    Info: Register "controller:inst1|freq2[4]" lost all its fanouts during netlist optimizations.
    Info: Register "controller:inst1|freq2[3]" lost all its fanouts during netlist optimizations.
    Info: Register "controller:inst1|freq2[2]" lost all its fanouts during netlist optimizations.
    Info: Register "controller:inst1|freq2[1]" lost all its fanouts during netlist optimizations.
    Info: Register "controller:inst1|freq2[0]" lost all its fanouts during netlist optimizations.
    Info: Register "controller:inst1|freq3[12]" lost all its fanouts during netlist optimizations.
    Info: Register "controller:inst1|freq3[11]" lost all its fanouts during netlist optimizations.
    Info: Register "controller:inst1|freq3[10]" lost all its fanouts during netlist optimizations.
    Info: Register "controller:inst1|freq3[9]" lost all its fanouts during netlist optimizations.
    Info: Register "controller:inst1|freq3[8]" lost all its fanouts during netlist optimizations.
    Info: Register "controller:inst1|freq3[7]" lost all its fanouts during netlist optimizations.
    Info: Register "controller:inst1|freq3[6]" lost all its fanouts during netlist optimizations.
    Info: Register "controller:inst1|freq3[5]" lost all its fanouts during netlist optimizations.
    Info: Register "controller:inst1|freq3[4]" lost all its fanouts during netlist optimizations.
    Info: Register "controller:inst1|freq3[3]" lost all its fanouts during netlist optimizations.
    Info: Register "controller:inst1|freq3[2]" lost all its fanouts during netlist optimizations.
    Info: Register "controller:inst1|freq3[1]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|addr[2]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|addr[1]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|addr[0]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|addr[3]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|addr[4]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|addr[5]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|addr[6]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|tmp_addr[0]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|tmp_addr[1]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|tmp_addr[2]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|tmp_addr[3]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|tmp_addr[4]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|tmp_addr[5]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|tmp_addr[6]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|count[0]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|count[1]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|count[2]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|count[3]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|count[4]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|count[5]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|count[6]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|count[7]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|count[8]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|count[9]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|count[10]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|count[11]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|count[12]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|count[13]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|count[14]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|count[15]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|count[16]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|count[17]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[12]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[11]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[10]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[9]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[8]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[7]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[6]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[5]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[4]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[3]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[2]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[1]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFDenominator[0]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[17]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[16]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[15]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[14]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[13]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[12]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[11]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[10]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFQuotient[9]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFStage[8]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFStage[7]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFStage[6]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFStage[5]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFStage[4]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFStage[3]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFStage[2]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFStage[1]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|DFFStage[0]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst6|addr[2]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst6|addr[1]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst6|addr[0]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst6|addr[3]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst6|addr[4]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst6|addr[5]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst6|addr[6]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst6|tmp_addr[0]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst6|tmp_addr[1]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst6|tmp_addr[2]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegenerator:inst6|addrgen:inst6|tmp_addr[3]" lost all its fanouts during netlist optimizations.
    Info: List truncated at 100 items
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Succesfully connected in-system debug instance "auto_signaltap_0" to all 161 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Warning: Design contains 17 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "data_in[9]"
    Warning (15610): No output dependent on input pin "data_in[8]"
    Warning (15610): No output dependent on input pin "data_in[6]"
    Warning (15610): No output dependent on input pin "data_in[5]"
    Warning (15610): No output dependent on input pin "data_in[4]"
    Warning (15610): No output dependent on input pin "data_in[3]"
    Warning (15610): No output dependent on input pin "data_in[2]"
    Warning (15610): No output dependent on input pin "data_in[1]"
    Warning (15610): No output dependent on input pin "data_in[0]"
    Warning (15610): No output dependent on input pin "edit_change_rot[1]"
    Warning (15610): No output dependent on input pin "edit_change_rot[0]"
    Warning (15610): No output dependent on input pin "edit_select_rot[1]"
    Warning (15610): No output dependent on input pin "edit_select_rot[0]"
    Warning (15610): No output dependent on input pin "wave_bank_rot[1]"
    Warning (15610): No output dependent on input pin "wave_bank_rot[0]"
    Warning (15610): No output dependent on input pin "waveform_rot[1]"
    Warning (15610): No output dependent on input pin "waveform_rot[0]"
Info: Implemented 2273 device resources after synthesis - the final resource count might be different
    Info: Implemented 30 input pins
    Info: Implemented 7 output pins
    Info: Implemented 2143 logic cells
    Info: Implemented 92 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 97 warnings
    Info: Peak virtual memory: 221 megabytes
    Info: Processing ended: Sat Feb 20 18:01:23 2010
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:19


