// Seed: 2178229394
module module_0;
  initial begin
    @(id_0);
    id_0 <= 1;
  end
  logic id_1;
  logic id_2;
  logic id_3;
  assign id_3 = id_1;
  assign id_3 = 1;
  type_6(
      id_2, id_2
  );
  always begin
    id_3 = id_1;
  end
endmodule
