TimeQuest Timing Analyzer report for DE0_D5M
Sun May 08 19:40:37 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 15. Slow 1200mV 85C Model Hold: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 17. Slow 1200mV 85C Model Recovery: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 19. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 20. Slow 1200mV 85C Model Removal: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Output Enable Times
 28. Minimum Output Enable Times
 29. Output Disable Times
 30. Minimum Output Disable Times
 31. MTBF Summary
 32. Synchronizer Summary
 33. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
 34. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
 35. Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
 36. Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
 37. Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
 38. Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
 39. Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
 40. Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
 41. Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
 42. Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
 60. Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
 61. Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
 62. Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
 63. Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
 64. Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
 65. Synchronizer Chain #33: Worst-Case MTBF is Greater than 1 Billion Years
 66. Synchronizer Chain #34: Worst-Case MTBF is Greater than 1 Billion Years
 67. Synchronizer Chain #35: Worst-Case MTBF is Greater than 1 Billion Years
 68. Synchronizer Chain #36: Worst-Case MTBF is Greater than 1 Billion Years
 69. Synchronizer Chain #37: Worst-Case MTBF is Greater than 1 Billion Years
 70. Synchronizer Chain #38: Worst-Case MTBF is Greater than 1 Billion Years
 71. Synchronizer Chain #39: Worst-Case MTBF is Greater than 1 Billion Years
 72. Synchronizer Chain #40: Worst-Case MTBF is Greater than 1 Billion Years
 73. Slow 1200mV 0C Model Fmax Summary
 74. Slow 1200mV 0C Model Setup Summary
 75. Slow 1200mV 0C Model Hold Summary
 76. Slow 1200mV 0C Model Recovery Summary
 77. Slow 1200mV 0C Model Removal Summary
 78. Slow 1200mV 0C Model Minimum Pulse Width Summary
 79. Slow 1200mV 0C Model Setup: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
 80. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 81. Slow 1200mV 0C Model Hold: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
 82. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 83. Slow 1200mV 0C Model Recovery: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
 84. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 85. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 86. Slow 1200mV 0C Model Removal: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
 87. Slow 1200mV 0C Model Minimum Pulse Width: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
 88. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 89. Setup Times
 90. Hold Times
 91. Clock to Output Times
 92. Minimum Clock to Output Times
 93. Output Enable Times
 94. Minimum Output Enable Times
 95. Output Disable Times
 96. Minimum Output Disable Times
 97. MTBF Summary
 98. Synchronizer Summary
 99. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
100. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
101. Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
102. Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
103. Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
104. Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
105. Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
106. Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
107. Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
108. Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
109. Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
110. Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
111. Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
112. Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
113. Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
114. Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
115. Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
116. Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
117. Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
118. Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
119. Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
120. Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
121. Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
122. Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
123. Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
124. Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
125. Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
126. Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
127. Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
128. Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
129. Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
130. Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
131. Synchronizer Chain #33: Worst-Case MTBF is Greater than 1 Billion Years
132. Synchronizer Chain #34: Worst-Case MTBF is Greater than 1 Billion Years
133. Synchronizer Chain #35: Worst-Case MTBF is Greater than 1 Billion Years
134. Synchronizer Chain #36: Worst-Case MTBF is Greater than 1 Billion Years
135. Synchronizer Chain #37: Worst-Case MTBF is Greater than 1 Billion Years
136. Synchronizer Chain #38: Worst-Case MTBF is Greater than 1 Billion Years
137. Synchronizer Chain #39: Worst-Case MTBF is Greater than 1 Billion Years
138. Synchronizer Chain #40: Worst-Case MTBF is Greater than 1 Billion Years
139. Fast 1200mV 0C Model Setup Summary
140. Fast 1200mV 0C Model Hold Summary
141. Fast 1200mV 0C Model Recovery Summary
142. Fast 1200mV 0C Model Removal Summary
143. Fast 1200mV 0C Model Minimum Pulse Width Summary
144. Fast 1200mV 0C Model Setup: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
145. Fast 1200mV 0C Model Setup: 'CLOCK_50'
146. Fast 1200mV 0C Model Hold: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
147. Fast 1200mV 0C Model Hold: 'CLOCK_50'
148. Fast 1200mV 0C Model Recovery: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
149. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
150. Fast 1200mV 0C Model Removal: 'CLOCK_50'
151. Fast 1200mV 0C Model Removal: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
152. Fast 1200mV 0C Model Minimum Pulse Width: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
153. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
154. Setup Times
155. Hold Times
156. Clock to Output Times
157. Minimum Clock to Output Times
158. Output Enable Times
159. Minimum Output Enable Times
160. Output Disable Times
161. Minimum Output Disable Times
162. MTBF Summary
163. Synchronizer Summary
164. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
165. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
166. Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
167. Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
168. Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
169. Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
170. Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
171. Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
172. Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
173. Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
174. Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
175. Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
176. Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
177. Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
178. Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
179. Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
180. Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
181. Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
182. Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
183. Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
184. Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
185. Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
186. Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
187. Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
188. Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
189. Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
190. Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
191. Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
192. Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
193. Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
194. Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
195. Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
196. Synchronizer Chain #33: Worst-Case MTBF is Greater than 1 Billion Years
197. Synchronizer Chain #34: Worst-Case MTBF is Greater than 1 Billion Years
198. Synchronizer Chain #35: Worst-Case MTBF is Greater than 1 Billion Years
199. Synchronizer Chain #36: Worst-Case MTBF is Greater than 1 Billion Years
200. Synchronizer Chain #37: Worst-Case MTBF is Greater than 1 Billion Years
201. Synchronizer Chain #38: Worst-Case MTBF is Greater than 1 Billion Years
202. Synchronizer Chain #39: Worst-Case MTBF is Greater than 1 Billion Years
203. Synchronizer Chain #40: Worst-Case MTBF is Greater than 1 Billion Years
204. Multicorner Timing Analysis Summary
205. Setup Times
206. Hold Times
207. Clock to Output Times
208. Minimum Clock to Output Times
209. Board Trace Model Assignments
210. Input Transition Times
211. Slow Corner Signal Integrity Metrics
212. Fast Corner Signal Integrity Metrics
213. Setup Transfers
214. Hold Transfers
215. Recovery Transfers
216. Removal Transfers
217. Report TCCS
218. Report RSKM
219. Unconstrained Paths
220. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; DE0_D5M                                                            ;
; Device Family      ; Cyclone III                                                        ;
; Device Name        ; EP3C16F484C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; DE0_D5M.sdc   ; OK     ; Sun May 08 19:40:35 2016 ;
+---------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; Clock Name                                          ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                ; Targets                                                 ;
+-----------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; CLOCK_50                                            ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                                       ; { CLOCK_50 }                                            ;
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 8.000  ; 125.0 MHz ; 0.000  ; 4.000  ; 50.00      ; 2         ; 5           ;        ;        ;           ;            ; false    ; CLOCK_50 ; inst|u6|altpll_component|auto_generated|pll1|inclk[0] ; { inst|u6|altpll_component|auto_generated|pll1|clk[0] } ;
; inst|u6|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 8.000  ; 125.0 MHz ; -2.600 ; 1.400  ; 50.00      ; 2         ; 5           ; -117.0 ;        ;           ;            ; false    ; CLOCK_50 ; inst|u6|altpll_component|auto_generated|pll1|inclk[0] ; { inst|u6|altpll_component|auto_generated|pll1|clk[1] } ;
+-----------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                        ;
+------------+-----------------+-----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note ;
+------------+-----------------+-----------------------------------------------------+------+
; 172.15 MHz ; 172.15 MHz      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 218.39 MHz ; 218.39 MHz      ; CLOCK_50                                            ;      ;
+------------+-----------------+-----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; -0.482 ; -22.074       ;
; CLOCK_50                                            ; 15.421 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                          ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.311 ; 0.000         ;
; CLOCK_50                                            ; 0.358 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                       ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; -1.433 ; -359.655      ;
; CLOCK_50                                            ; 14.099 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                       ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; CLOCK_50                                            ; 1.658 ; 0.000         ;
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.093 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                           ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 3.736 ; 0.000         ;
; CLOCK_50                                            ; 9.580 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                           ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.482 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|mRD           ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.545     ; 1.952      ;
; -0.482 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|RD_MASK[1]    ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.545     ; 1.952      ;
; -0.482 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|RD_MASK[0]    ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.545     ; 1.952      ;
; -0.443 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[20]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.228     ; 2.230      ;
; -0.443 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[22]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.228     ; 2.230      ;
; -0.443 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[19]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.228     ; 2.230      ;
; -0.443 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[18]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.228     ; 2.230      ;
; -0.443 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[10]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.228     ; 2.230      ;
; -0.337 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[8]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.545     ; 1.807      ;
; -0.337 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[9]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.545     ; 1.807      ;
; -0.337 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[10] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.545     ; 1.807      ;
; -0.337 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[11] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.545     ; 1.807      ;
; -0.337 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[12] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.545     ; 1.807      ;
; -0.337 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[13] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.545     ; 1.807      ;
; -0.337 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[14] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.545     ; 1.807      ;
; -0.337 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[15] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.545     ; 1.807      ;
; -0.337 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[16] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.545     ; 1.807      ;
; -0.337 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[17] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.545     ; 1.807      ;
; -0.337 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[18] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.545     ; 1.807      ;
; -0.337 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[19] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.545     ; 1.807      ;
; -0.337 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[20] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.545     ; 1.807      ;
; -0.337 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[22] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.545     ; 1.807      ;
; -0.337 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[21] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.545     ; 1.807      ;
; -0.311 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[21]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.192     ; 2.134      ;
; -0.279 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[8]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.228     ; 2.066      ;
; -0.279 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[9]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.228     ; 2.066      ;
; -0.279 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[10] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.228     ; 2.066      ;
; -0.279 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[11] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.228     ; 2.066      ;
; -0.279 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[12] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.228     ; 2.066      ;
; -0.279 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[13] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.228     ; 2.066      ;
; -0.279 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[14] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.228     ; 2.066      ;
; -0.279 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[15] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.228     ; 2.066      ;
; -0.279 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[16] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.228     ; 2.066      ;
; -0.279 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[17] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.228     ; 2.066      ;
; -0.279 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[18] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.228     ; 2.066      ;
; -0.279 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[19] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.228     ; 2.066      ;
; -0.279 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[20] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.228     ; 2.066      ;
; -0.279 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[22] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.228     ; 2.066      ;
; -0.279 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[21] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.228     ; 2.066      ;
; -0.232 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[8]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.217     ; 2.030      ;
; -0.232 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[9]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.217     ; 2.030      ;
; -0.232 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[10] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.217     ; 2.030      ;
; -0.232 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[11] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.217     ; 2.030      ;
; -0.232 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[12] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.217     ; 2.030      ;
; -0.232 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[13] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.217     ; 2.030      ;
; -0.232 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[14] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.217     ; 2.030      ;
; -0.232 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[15] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.217     ; 2.030      ;
; -0.232 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[16] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.217     ; 2.030      ;
; -0.232 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[17] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.217     ; 2.030      ;
; -0.232 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[18] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.217     ; 2.030      ;
; -0.232 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[19] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.217     ; 2.030      ;
; -0.232 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[20] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.217     ; 2.030      ;
; -0.232 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[22] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.217     ; 2.030      ;
; -0.232 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[21] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.217     ; 2.030      ;
; -0.231 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[8]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.195     ; 2.051      ;
; -0.231 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[9]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.195     ; 2.051      ;
; -0.231 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[10] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.195     ; 2.051      ;
; -0.231 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[11] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.195     ; 2.051      ;
; -0.231 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[12] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.195     ; 2.051      ;
; -0.231 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[13] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.195     ; 2.051      ;
; -0.231 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[14] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.195     ; 2.051      ;
; -0.231 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[15] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.195     ; 2.051      ;
; -0.231 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[16] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.195     ; 2.051      ;
; -0.231 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[17] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.195     ; 2.051      ;
; -0.231 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[18] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.195     ; 2.051      ;
; -0.231 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[19] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.195     ; 2.051      ;
; -0.231 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[20] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.195     ; 2.051      ;
; -0.231 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[22] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.195     ; 2.051      ;
; -0.231 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[21] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.195     ; 2.051      ;
; -0.202 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|mWR           ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.193     ; 2.024      ;
; -0.202 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[0]    ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.193     ; 2.024      ;
; -0.202 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[1]    ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.193     ; 2.024      ;
; -0.156 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[17]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.193     ; 1.978      ;
; -0.156 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[16]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.193     ; 1.978      ;
; -0.156 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[15]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.193     ; 1.978      ;
; -0.156 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[13]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.193     ; 1.978      ;
; -0.156 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[12]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.193     ; 1.978      ;
; -0.156 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[11]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.193     ; 1.978      ;
; -0.125 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[14]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.168     ; 1.972      ;
; -0.125 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[9]      ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.168     ; 1.972      ;
; -0.125 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[8]      ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.168     ; 1.972      ;
; 2.191  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mRD           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.443     ; 5.381      ;
; 2.191  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|RD_MASK[1]    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.443     ; 5.381      ;
; 2.191  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|RD_MASK[0]    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.443     ; 5.381      ;
; 2.222  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[20]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.111     ; 5.682      ;
; 2.222  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[22]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.111     ; 5.682      ;
; 2.222  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[19]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.111     ; 5.682      ;
; 2.222  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[18]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.111     ; 5.682      ;
; 2.222  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[10]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.111     ; 5.682      ;
; 2.244  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mRD           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.443     ; 5.328      ;
; 2.244  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|RD_MASK[1]    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.443     ; 5.328      ;
; 2.244  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|RD_MASK[0]    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.443     ; 5.328      ;
; 2.275  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[20]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.111     ; 5.629      ;
; 2.275  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[22]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.111     ; 5.629      ;
; 2.275  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[19]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.111     ; 5.629      ;
; 2.275  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[18]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.111     ; 5.629      ;
; 2.275  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[10]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.111     ; 5.629      ;
; 2.281  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mRD           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.443     ; 5.291      ;
; 2.281  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3] ; DE0_D5M:inst|Sdram_Control_4Port:u7|RD_MASK[1]    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.443     ; 5.291      ;
; 2.281  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3] ; DE0_D5M:inst|Sdram_Control_4Port:u7|RD_MASK[0]    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.443     ; 5.291      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                    ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.421 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 4.539      ;
; 15.442 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 4.521      ;
; 15.586 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.365      ;
; 15.586 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.365      ;
; 15.586 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.365      ;
; 15.586 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.365      ;
; 15.586 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.365      ;
; 15.586 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.365      ;
; 15.586 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.365      ;
; 15.586 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.365      ;
; 15.586 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.365      ;
; 15.586 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.365      ;
; 15.586 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.365      ;
; 15.586 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.365      ;
; 15.586 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.365      ;
; 15.586 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.365      ;
; 15.586 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.365      ;
; 15.607 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.347      ;
; 15.607 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.347      ;
; 15.607 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.347      ;
; 15.607 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.347      ;
; 15.607 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.347      ;
; 15.607 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.347      ;
; 15.607 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.347      ;
; 15.607 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.347      ;
; 15.607 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.347      ;
; 15.607 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.347      ;
; 15.607 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.347      ;
; 15.607 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.347      ;
; 15.607 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.347      ;
; 15.607 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.347      ;
; 15.607 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.347      ;
; 15.666 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 4.297      ;
; 15.676 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19] ; DE0_D5M:inst|Reset_Delay:u2|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 4.285      ;
; 15.683 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 4.280      ;
; 15.763 ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 4.200      ;
; 15.793 ; DE0_D5M:inst|Reset_Delay:u2|Cont[3]  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 4.170      ;
; 15.802 ; DE0_D5M:inst|Reset_Delay:u2|Cont[11] ; DE0_D5M:inst|Reset_Delay:u2|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 4.161      ;
; 15.827 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.126      ;
; 15.827 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.126      ;
; 15.827 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.126      ;
; 15.827 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.126      ;
; 15.827 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.126      ;
; 15.827 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.126      ;
; 15.827 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.126      ;
; 15.827 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.126      ;
; 15.827 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.126      ;
; 15.827 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.126      ;
; 15.827 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.126      ;
; 15.827 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.126      ;
; 15.827 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.126      ;
; 15.827 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.126      ;
; 15.827 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.126      ;
; 15.827 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.126      ;
; 15.831 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.123      ;
; 15.831 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.123      ;
; 15.831 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.123      ;
; 15.831 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.123      ;
; 15.831 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.123      ;
; 15.831 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.123      ;
; 15.831 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.123      ;
; 15.831 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.123      ;
; 15.831 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.123      ;
; 15.831 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.123      ;
; 15.831 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.123      ;
; 15.831 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.123      ;
; 15.831 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.123      ;
; 15.831 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.123      ;
; 15.831 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.123      ;
; 15.841 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19] ; DE0_D5M:inst|Reset_Delay:u2|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.111      ;
; 15.841 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19] ; DE0_D5M:inst|Reset_Delay:u2|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.111      ;
; 15.841 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19] ; DE0_D5M:inst|Reset_Delay:u2|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.111      ;
; 15.841 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19] ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.111      ;
; 15.841 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19] ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.111      ;
; 15.841 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19] ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.111      ;
; 15.841 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19] ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.111      ;
; 15.841 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19] ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.111      ;
; 15.841 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19] ; DE0_D5M:inst|Reset_Delay:u2|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.111      ;
; 15.841 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19] ; DE0_D5M:inst|Reset_Delay:u2|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.111      ;
; 15.841 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19] ; DE0_D5M:inst|Reset_Delay:u2|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.111      ;
; 15.841 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19] ; DE0_D5M:inst|Reset_Delay:u2|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.111      ;
; 15.841 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19] ; DE0_D5M:inst|Reset_Delay:u2|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.111      ;
; 15.841 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19] ; DE0_D5M:inst|Reset_Delay:u2|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.111      ;
; 15.841 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19] ; DE0_D5M:inst|Reset_Delay:u2|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.111      ;
; 15.848 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.106      ;
; 15.848 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.106      ;
; 15.848 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.106      ;
; 15.848 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.106      ;
; 15.848 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.106      ;
; 15.848 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.106      ;
; 15.848 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.106      ;
; 15.848 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.106      ;
; 15.848 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.106      ;
; 15.848 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.106      ;
; 15.848 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.106      ;
; 15.848 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.106      ;
; 15.848 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.106      ;
; 15.848 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.106      ;
; 15.848 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.106      ;
; 15.848 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.108      ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                 ; To Node                                                                                                                                                                   ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.311 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[13]                                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_datain_reg0     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.882      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[7]                                                                                                                           ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_datain_reg0     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.881      ;
; 0.316 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[11]                                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_datain_reg0     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.896      ;
; 0.327 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[1]                                                   ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 0.893      ;
; 0.329 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[9]                                                                                                                           ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_datain_reg0     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 0.899      ;
; 0.330 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[2]                                                   ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 0.896      ;
; 0.341 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[7]                                                                                                                           ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_datain_reg0     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 0.907      ;
; 0.344 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.345 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.577      ;
; 0.358 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.592      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                             ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                             ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                    ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                               ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                               ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                  ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.592      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.592      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Read                                                                                                                                  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Read                                                                                                                                  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mRD_DONE                                                                                                                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|mRD_DONE                                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; DE0_D5M:inst|Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Write                                                                                                                                 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Write                                                                                                                                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mWR_DONE                                                                                                                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|mWR_DONE                                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|OUT_VALID                                                                                                                             ; DE0_D5M:inst|Sdram_Control_4Port:u7|OUT_VALID                                                                                                                             ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.593      ;
; 0.361 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[12]                                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_datain_reg0     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.930      ;
; 0.362 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                         ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                         ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                    ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.364 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[12]                                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_datain_reg0     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 0.930      ;
; 0.374 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[4]                                                                                                     ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[3]                                                                                                     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[11]                                                                                                  ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[3]                                                                                                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.375 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[6]                                                                                                     ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[5]                                                                                                     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[8]                                                                                                                ; DE0_D5M:inst|Sdram_Control_4Port:u7|SA[8]                                                                                                                                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[14]                                                                                                  ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[6]                                                                                                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[6]                                                                                                                ; DE0_D5M:inst|Sdram_Control_4Port:u7|SA[6]                                                                                                                                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[12]                                                                                                  ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[4]                                                                                                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[3]                                                                                                                ; DE0_D5M:inst|Sdram_Control_4Port:u7|SA[3]                                                                                                                                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[1]                                                                                                                ; DE0_D5M:inst|Sdram_Control_4Port:u7|SA[1]                                                                                                                                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[0]                                                                                                                ; DE0_D5M:inst|Sdram_Control_4Port:u7|SA[0]                                                                                                                                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|LOAD_MODE                                                                                                  ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                         ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                         ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.608      ;
; 0.376 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[7]                                                                                                     ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[6]                                                                                                     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[21]                                                                                                  ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|BA[1]                                                                                                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[19]                                                                                                  ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[11]                                                                                                               ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[7]                                                                                                                ; DE0_D5M:inst|Sdram_Control_4Port:u7|SA[7]                                                                                                                                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[2]                                                                                                                ; DE0_D5M:inst|Sdram_Control_4Port:u7|SA[2]                                                                                                                                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|rw_shift[0]                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.377 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[2]                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.595      ;
; 0.377 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[22]                                                                                                  ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|CS_N[0]                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.595      ;
; 0.377 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[18]                                                                                                  ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[10]                                                                                                               ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.595      ;
; 0.378 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[2]                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.596      ;
; 0.380 ; DE0_D5M:inst|Sdram_Control_4Port:u7|CMD[0]                                                                                                                                ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|WRITEA                                                                                                     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.598      ;
; 0.381 ; DE0_D5M:inst|Sdram_Control_4Port:u7|CMD[1]                                                                                                                                ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|READA                                                                                                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.599      ;
; 0.383 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.601      ;
; 0.383 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[9]                                                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.601      ;
; 0.383 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|WE_N                                                                                                                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.601      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.358 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                    ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.375 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[0] ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[1] ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.594      ;
; 0.381 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.599      ;
; 0.382 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.577      ;
; 0.385 ; DE0_D5M:inst|rClk[0]                                  ; DE0_D5M:inst|rClk[0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.580      ;
; 0.391 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.609      ;
; 0.551 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.769      ;
; 0.557 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[9]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.775      ;
; 0.557 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.775      ;
; 0.557 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.775      ;
; 0.558 ; DE0_D5M:inst|Reset_Delay:u2|Cont[3]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.776      ;
; 0.558 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[1]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.776      ;
; 0.558 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.776      ;
; 0.558 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.776      ;
; 0.558 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.776      ;
; 0.559 ; DE0_D5M:inst|Reset_Delay:u2|Cont[2]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.777      ;
; 0.559 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[2]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.777      ;
; 0.559 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.777      ;
; 0.559 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[23]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.777      ;
; 0.560 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[18]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.778      ;
; 0.561 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[3]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.779      ;
; 0.561 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.779      ;
; 0.561 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[8]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.779      ;
; 0.561 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[10]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.779      ;
; 0.561 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.779      ;
; 0.561 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[19]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.779      ;
; 0.562 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[4]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.780      ;
; 0.562 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.780      ;
; 0.562 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.780      ;
; 0.563 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[20]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.781      ;
; 0.569 ; DE0_D5M:inst|Reset_Delay:u2|Cont[1]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.787      ;
; 0.570 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; DE0_D5M:inst|Reset_Delay:u2|Cont[13]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[13]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; DE0_D5M:inst|Reset_Delay:u2|Cont[15]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[15]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; DE0_D5M:inst|Reset_Delay:u2|Cont[16]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[16]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.788      ;
; 0.571 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; DE0_D5M:inst|Reset_Delay:u2|Cont[11]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[11]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; DE0_D5M:inst|Reset_Delay:u2|Cont[14]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[14]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; DE0_D5M:inst|Reset_Delay:u2|Cont[18]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[18]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[19]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; DE0_D5M:inst|Reset_Delay:u2|Cont[22]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[22]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; DE0_D5M:inst|Reset_Delay:u2|Cont[29]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[29]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.789      ;
; 0.572 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; DE0_D5M:inst|Reset_Delay:u2|Cont[10]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[10]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; DE0_D5M:inst|Reset_Delay:u2|Cont[12]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[12]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; DE0_D5M:inst|Reset_Delay:u2|Cont[21]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[21]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; DE0_D5M:inst|Reset_Delay:u2|Cont[27]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[27]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; DE0_D5M:inst|Reset_Delay:u2|Cont[30]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[30]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; DE0_D5M:inst|Reset_Delay:u2|Cont[31]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[31]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.790      ;
; 0.573 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; DE0_D5M:inst|Reset_Delay:u2|Cont[17]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[17]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; DE0_D5M:inst|Reset_Delay:u2|Cont[20]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[20]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; DE0_D5M:inst|Reset_Delay:u2|Cont[26]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[26]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; DE0_D5M:inst|Reset_Delay:u2|Cont[28]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[28]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; DE0_D5M:inst|Reset_Delay:u2|Cont[24]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[24]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.791      ;
; 0.574 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; DE0_D5M:inst|Reset_Delay:u2|Cont[9]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[9]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.792      ;
; 0.575 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.793      ;
; 0.575 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.793      ;
; 0.575 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.793      ;
; 0.575 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.793      ;
; 0.575 ; DE0_D5M:inst|Reset_Delay:u2|Cont[23]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[23]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.793      ;
; 0.575 ; DE0_D5M:inst|Reset_Delay:u2|Cont[25]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[25]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.793      ;
; 0.575 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.793      ;
; 0.576 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[22]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.794      ;
; 0.582 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[0]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.800      ;
; 0.683 ; DE0_D5M:inst|Reset_Delay:u2|Cont[20]                  ; DE0_D5M:inst|Reset_Delay:u2|oRST_1                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.902      ;
; 0.793 ; DE0_D5M:inst|Reset_Delay:u2|oRST_1                    ; DE0_D5M:inst|Reset_Delay:u2|oRST_1                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.012      ;
; 0.816 ; DE0_D5M:inst|Reset_Delay:u2|Cont[24]                  ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.035      ;
; 0.825 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.043      ;
; 0.832 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[9]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.050      ;
; 0.832 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.050      ;
; 0.832 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.050      ;
; 0.833 ; DE0_D5M:inst|Reset_Delay:u2|Cont[2]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.051      ;
; 0.833 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[1]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.051      ;
; 0.833 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.050      ;
; 0.833 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.051      ;
; 0.833 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.051      ;
; 0.834 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[23]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.052      ;
; 0.835 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[3]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.053      ;
; 0.835 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[19]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.053      ;
; 0.835 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.053      ;
; 0.836 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.054      ;
; 0.837 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.054      ;
; 0.837 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.054      ;
; 0.837 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.054      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+--------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                                                                                   ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -1.433 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[15]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.292     ; 3.090      ;
; -1.433 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[14]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.292     ; 3.090      ;
; -1.433 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[13]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.292     ; 3.090      ;
; -1.433 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[12]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.292     ; 3.090      ;
; -1.433 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[11]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.292     ; 3.090      ;
; -1.433 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[10]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.292     ; 3.090      ;
; -1.433 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[9]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.292     ; 3.090      ;
; -1.433 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[8]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.292     ; 3.090      ;
; -1.433 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[7]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.292     ; 3.090      ;
; -1.433 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[6]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.292     ; 3.090      ;
; -1.433 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[5]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.292     ; 3.090      ;
; -1.433 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[4]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.292     ; 3.090      ;
; -1.433 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[3]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.292     ; 3.090      ;
; -1.433 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[2]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.292     ; 3.090      ;
; -1.433 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[1]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.292     ; 3.090      ;
; -1.433 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[0]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.292     ; 3.090      ;
; -1.433 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[15]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.294     ; 3.088      ;
; -1.433 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[14]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.294     ; 3.088      ;
; -1.433 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[13]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.294     ; 3.088      ;
; -1.433 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[12]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.294     ; 3.088      ;
; -1.433 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[11]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.294     ; 3.088      ;
; -1.433 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[10]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.294     ; 3.088      ;
; -1.433 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[9]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.294     ; 3.088      ;
; -1.433 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[8]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.294     ; 3.088      ;
; -1.433 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[7]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.294     ; 3.088      ;
; -1.433 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[6]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.294     ; 3.088      ;
; -1.433 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[5]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.294     ; 3.088      ;
; -1.433 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[4]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.294     ; 3.088      ;
; -1.433 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[3]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.294     ; 3.088      ;
; -1.433 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[2]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.294     ; 3.088      ;
; -1.433 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[1]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.294     ; 3.088      ;
; -1.433 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[0]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.294     ; 3.088      ;
; -1.373 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.289     ; 3.132      ;
; -1.373 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.291     ; 3.130      ;
; -1.267 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.548     ; 2.734      ;
; -1.267 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.548     ; 2.734      ;
; -1.267 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.548     ; 2.734      ;
; -1.267 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.548     ; 2.734      ;
; -1.267 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.548     ; 2.734      ;
; -1.267 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.548     ; 2.734      ;
; -1.267 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.548     ; 2.734      ;
; -1.267 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.548     ; 2.734      ;
; -1.267 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.548     ; 2.734      ;
; -1.267 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.548     ; 2.734      ;
; -1.267 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.548     ; 2.734      ;
; -1.267 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.545     ; 2.737      ;
; -1.267 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.545     ; 2.737      ;
; -1.267 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.545     ; 2.737      ;
; -1.267 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.545     ; 2.737      ;
; -1.267 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.545     ; 2.737      ;
; -1.267 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.545     ; 2.737      ;
; -1.267 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.545     ; 2.737      ;
; -1.267 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.545     ; 2.737      ;
; -1.267 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.548     ; 2.734      ;
; -1.267 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.548     ; 2.734      ;
; -1.266 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.544     ; 2.737      ;
; -1.266 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.545     ; 2.736      ;
; -1.266 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.545     ; 2.736      ;
; -1.266 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.544     ; 2.737      ;
; -1.266 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.545     ; 2.736      ;
; -1.266 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.544     ; 2.737      ;
; -1.266 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.544     ; 2.737      ;
; -1.266 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.544     ; 2.737      ;
; -1.266 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.544     ; 2.737      ;
; -1.266 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.544     ; 2.737      ;
; -1.266 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.545     ; 2.736      ;
; -1.266 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.544     ; 2.737      ;
; -1.266 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.547     ; 2.734      ;
; -1.266 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.547     ; 2.734      ;
; -1.266 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.544     ; 2.737      ;
; -1.266 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.545     ; 2.736      ;
; -1.266 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.546     ; 2.735      ;
; -1.266 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.546     ; 2.735      ;
; -1.266 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.545     ; 2.736      ;
; -1.266 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.545     ; 2.736      ;
; -1.266 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.545     ; 2.736      ;
; -1.266 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.545     ; 2.736      ;
; -1.266 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.545     ; 2.736      ;
; -1.266 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.545     ; 2.736      ;
; -1.266 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.545     ; 2.736      ;
; -1.266 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.545     ; 2.736      ;
; -1.266 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.545     ; 2.736      ;
; -1.266 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.545     ; 2.736      ;
; -1.266 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.545     ; 2.736      ;
; -1.266 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.545     ; 2.736      ;
; -1.266 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.545     ; 2.736      ;
; -1.266 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.545     ; 2.736      ;
; -1.266 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.545     ; 2.736      ;
; -1.266 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.546     ; 2.735      ;
; -1.266 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.546     ; 2.735      ;
; -1.266 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.546     ; 2.735      ;
; -1.266 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.546     ; 2.735      ;
; -1.266 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.546     ; 2.735      ;
; -1.266 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.546     ; 2.735      ;
; -1.266 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.546     ; 2.735      ;
; -1.266 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.546     ; 2.735      ;
; -1.266 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.546     ; 2.735      ;
; -1.266 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.546     ; 2.735      ;
; -1.266 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.546     ; 2.735      ;
; -1.266 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.545     ; 2.736      ;
+--------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                    ;
+--------+----------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.099 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.795     ; 5.121      ;
; 14.108 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.795     ; 5.112      ;
; 14.204 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.795     ; 5.016      ;
; 14.295 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.796     ; 4.924      ;
; 14.341 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.795     ; 4.879      ;
; 14.438 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.796     ; 4.781      ;
; 14.440 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.796     ; 4.779      ;
; 14.447 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[10] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.796     ; 4.772      ;
; 14.535 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.796     ; 4.684      ;
; 14.543 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[9]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.796     ; 4.676      ;
; 14.674 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[2]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.796     ; 4.545      ;
; 14.674 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[4]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.796     ; 4.545      ;
; 14.682 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[8]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.796     ; 4.537      ;
; 14.683 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[3]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.796     ; 4.536      ;
; 14.779 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[0]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.796     ; 4.440      ;
; 14.843 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[22] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.795     ; 4.377      ;
; 14.868 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.078      ;
; 14.868 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.078      ;
; 14.868 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.078      ;
; 14.868 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.078      ;
; 14.868 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.078      ;
; 14.868 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.078      ;
; 14.868 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.078      ;
; 14.868 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.078      ;
; 14.868 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.078      ;
; 14.868 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.078      ;
; 14.868 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.078      ;
; 14.868 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.078      ;
; 14.868 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.078      ;
; 14.868 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.078      ;
; 14.868 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.078      ;
; 14.868 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.078      ;
; 14.877 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.069      ;
; 14.877 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.069      ;
; 14.877 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.069      ;
; 14.877 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.069      ;
; 14.877 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.069      ;
; 14.877 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.069      ;
; 14.877 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.069      ;
; 14.877 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.069      ;
; 14.877 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.069      ;
; 14.877 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.069      ;
; 14.877 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.069      ;
; 14.877 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.069      ;
; 14.877 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.069      ;
; 14.877 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.069      ;
; 14.877 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.069      ;
; 14.877 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.069      ;
; 14.916 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[1]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.796     ; 4.303      ;
; 14.973 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.973      ;
; 14.973 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.973      ;
; 14.973 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.973      ;
; 14.973 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.973      ;
; 14.973 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.973      ;
; 14.973 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.973      ;
; 14.973 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.973      ;
; 14.973 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.973      ;
; 14.973 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.973      ;
; 14.973 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.973      ;
; 14.973 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.973      ;
; 14.973 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.973      ;
; 14.973 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.973      ;
; 14.973 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.973      ;
; 14.973 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.973      ;
; 14.973 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.973      ;
; 14.997 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[21] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.795     ; 4.223      ;
; 15.064 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.881      ;
; 15.064 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.881      ;
; 15.064 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.881      ;
; 15.064 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.881      ;
; 15.064 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.881      ;
; 15.064 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.881      ;
; 15.064 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.881      ;
; 15.064 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.881      ;
; 15.064 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.881      ;
; 15.064 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.881      ;
; 15.064 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.881      ;
; 15.064 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.881      ;
; 15.064 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.881      ;
; 15.064 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.881      ;
; 15.064 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.881      ;
; 15.064 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.881      ;
; 15.104 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[23] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.795     ; 4.116      ;
; 15.110 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.836      ;
; 15.110 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.836      ;
; 15.110 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.836      ;
; 15.110 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.836      ;
; 15.110 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.836      ;
; 15.110 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.836      ;
; 15.110 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.836      ;
; 15.110 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.836      ;
; 15.110 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.836      ;
; 15.110 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.836      ;
; 15.110 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.836      ;
; 15.110 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.836      ;
; 15.110 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.836      ;
; 15.110 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.836      ;
; 15.110 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.836      ;
; 15.110 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.836      ;
; 15.132 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[18] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.795     ; 4.088      ;
+--------+----------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                   ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.658 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.878      ;
; 1.658 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.878      ;
; 1.658 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.878      ;
; 1.658 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.878      ;
; 1.821 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.040      ;
; 1.821 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.040      ;
; 1.821 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.040      ;
; 1.821 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.040      ;
; 1.821 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.040      ;
; 1.821 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.040      ;
; 1.821 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.040      ;
; 1.821 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.040      ;
; 1.821 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.040      ;
; 1.821 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.040      ;
; 1.821 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.040      ;
; 1.821 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.040      ;
; 1.821 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.040      ;
; 1.842 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.062      ;
; 1.842 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.062      ;
; 1.842 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.062      ;
; 1.842 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.062      ;
; 1.842 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.062      ;
; 1.842 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.062      ;
; 1.842 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.062      ;
; 1.842 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.062      ;
; 1.842 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.062      ;
; 1.842 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.062      ;
; 1.842 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.062      ;
; 1.842 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.062      ;
; 2.547 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.786      ;
; 2.547 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.786      ;
; 2.547 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.786      ;
; 2.547 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.786      ;
; 2.547 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.786      ;
; 2.547 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.786      ;
; 2.547 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.786      ;
; 2.547 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.786      ;
; 2.547 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.786      ;
; 2.547 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.786      ;
; 2.547 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.786      ;
; 2.547 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.786      ;
; 2.547 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.786      ;
; 2.547 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.786      ;
; 2.547 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.786      ;
; 2.547 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.786      ;
; 2.623 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.862      ;
; 2.623 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.862      ;
; 2.623 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.862      ;
; 2.623 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.862      ;
; 2.623 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.862      ;
; 2.623 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.862      ;
; 2.623 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.862      ;
; 2.623 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.862      ;
; 2.623 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.862      ;
; 2.623 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.862      ;
; 2.623 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.862      ;
; 2.623 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.862      ;
; 2.623 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.862      ;
; 2.623 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.862      ;
; 2.623 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.862      ;
; 2.623 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.862      ;
; 2.826 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.066      ;
; 2.826 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.066      ;
; 2.826 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.066      ;
; 2.826 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.066      ;
; 2.826 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.066      ;
; 2.826 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.066      ;
; 2.826 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.066      ;
; 2.826 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.066      ;
; 2.826 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.066      ;
; 2.826 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.066      ;
; 2.826 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.066      ;
; 2.826 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.066      ;
; 2.826 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.066      ;
; 2.826 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.066      ;
; 2.826 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.066      ;
; 2.826 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.066      ;
; 3.249 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.489      ;
; 3.249 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.489      ;
; 3.249 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.489      ;
; 3.249 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.489      ;
; 3.249 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.489      ;
; 3.249 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.489      ;
; 3.249 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.489      ;
; 3.249 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.489      ;
; 3.249 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.489      ;
; 3.249 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.489      ;
; 3.249 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.489      ;
; 3.249 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.489      ;
; 3.249 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.489      ;
; 3.249 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.489      ;
; 3.249 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.489      ;
; 3.249 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.489      ;
; 3.311 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.660     ; 2.808      ;
; 3.354 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.594      ;
; 3.354 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.594      ;
; 3.354 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.594      ;
; 3.354 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.594      ;
; 3.354 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.594      ;
; 3.354 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.594      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                                                                                   ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 4.093 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.688     ; 2.562      ;
; 4.093 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.688     ; 2.562      ;
; 4.093 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.688     ; 2.562      ;
; 4.093 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.688     ; 2.562      ;
; 4.093 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.688     ; 2.562      ;
; 4.093 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.688     ; 2.562      ;
; 4.093 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.688     ; 2.562      ;
; 4.093 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.688     ; 2.562      ;
; 4.093 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.688     ; 2.562      ;
; 4.093 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.688     ; 2.562      ;
; 4.093 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.688     ; 2.562      ;
; 4.093 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.688     ; 2.562      ;
; 4.101 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.698     ; 2.560      ;
; 4.101 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.698     ; 2.560      ;
; 4.101 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.701     ; 2.557      ;
; 4.101 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.701     ; 2.557      ;
; 4.101 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.698     ; 2.560      ;
; 4.101 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.698     ; 2.560      ;
; 4.101 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.701     ; 2.557      ;
; 4.101 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.701     ; 2.557      ;
; 4.101 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.701     ; 2.557      ;
; 4.101 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.701     ; 2.557      ;
; 4.101 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.698     ; 2.560      ;
; 4.101 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.698     ; 2.560      ;
; 4.101 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.698     ; 2.560      ;
; 4.101 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.698     ; 2.560      ;
; 4.101 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.698     ; 2.560      ;
; 4.101 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.698     ; 2.560      ;
; 4.101 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.694     ; 2.564      ;
; 4.102 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.696     ; 2.563      ;
; 4.102 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.696     ; 2.563      ;
; 4.102 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.698     ; 2.561      ;
; 4.102 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.698     ; 2.561      ;
; 4.102 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.695     ; 2.564      ;
; 4.102 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.695     ; 2.564      ;
; 4.102 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.698     ; 2.561      ;
; 4.102 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.698     ; 2.561      ;
; 4.102 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.698     ; 2.561      ;
; 4.102 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.695     ; 2.564      ;
; 4.102 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.695     ; 2.564      ;
; 4.102 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.695     ; 2.564      ;
; 4.102 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.695     ; 2.564      ;
; 4.102 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.695     ; 2.564      ;
; 4.102 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.695     ; 2.564      ;
; 4.102 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.695     ; 2.564      ;
; 4.102 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.698     ; 2.561      ;
; 4.102 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.695     ; 2.564      ;
; 4.102 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.698     ; 2.561      ;
; 4.102 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.695     ; 2.564      ;
; 4.102 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.696     ; 2.563      ;
; 4.102 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.696     ; 2.563      ;
; 4.102 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.696     ; 2.563      ;
; 4.103 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.697     ; 2.563      ;
; 4.103 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.697     ; 2.563      ;
; 4.103 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.697     ; 2.563      ;
; 4.103 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.697     ; 2.563      ;
; 4.103 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.697     ; 2.563      ;
; 4.103 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.697     ; 2.563      ;
; 4.103 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.697     ; 2.563      ;
; 4.103 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.697     ; 2.563      ;
; 4.104 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.701     ; 2.560      ;
; 4.104 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.701     ; 2.560      ;
; 4.104 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.700     ; 2.561      ;
; 4.122 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity9                          ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.717     ; 2.562      ;
; 4.122 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[0]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.717     ; 2.562      ;
; 4.127 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.721     ; 2.563      ;
; 4.127 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.721     ; 2.563      ;
; 4.127 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.721     ; 2.563      ;
; 4.128 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.727     ; 2.558      ;
; 4.128 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.727     ; 2.558      ;
; 4.132 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.729     ; 2.560      ;
; 4.132 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.729     ; 2.560      ;
; 4.132 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.729     ; 2.560      ;
; 4.132 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.729     ; 2.560      ;
; 4.132 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.729     ; 2.560      ;
; 4.132 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.729     ; 2.560      ;
; 4.133 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.728     ; 2.562      ;
; 4.133 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.728     ; 2.562      ;
; 4.133 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.728     ; 2.562      ;
; 4.133 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[3]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.728     ; 2.562      ;
; 4.133 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.728     ; 2.562      ;
; 4.467 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.062     ; 2.562      ;
; 4.467 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.062     ; 2.562      ;
; 4.467 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.062     ; 2.562      ;
; 4.467 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.062     ; 2.562      ;
; 4.467 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.062     ; 2.562      ;
; 4.467 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.062     ; 2.562      ;
; 4.467 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.062     ; 2.562      ;
; 4.467 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.062     ; 2.562      ;
; 4.467 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.062     ; 2.562      ;
; 4.467 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.062     ; 2.562      ;
; 4.467 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.062     ; 2.562      ;
; 4.467 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.062     ; 2.562      ;
; 4.467 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.061     ; 2.563      ;
; 4.467 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.061     ; 2.563      ;
; 4.467 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.062     ; 2.562      ;
; 4.467 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.062     ; 2.562      ;
; 4.467 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.062     ; 2.562      ;
; 4.467 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.062     ; 2.562      ;
; 4.467 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.062     ; 2.562      ;
+-------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_we_reg         ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_we_reg         ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[0]                            ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[10]                           ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[11]                           ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[12]                           ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[13]                           ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[14]                           ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[15]                           ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[1]                            ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[2]                            ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[3]                            ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[4]                            ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[5]                            ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[6]                            ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[7]                            ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[8]                            ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[9]                            ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[0]                            ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[10]                           ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[11]                           ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[12]                           ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[13]                           ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[14]                           ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[15]                           ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[1]                            ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[2]                            ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[3]                            ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[4]                            ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[5]                            ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[6]                            ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[7]                            ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[8]                            ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[9]                            ;
; 3.747 ; 3.977        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~portb_address_reg0  ;
; 3.747 ; 3.977        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~portb_address_reg0  ;
; 3.753 ; 3.969        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                      ;
; 3.753 ; 3.969        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                      ;
; 3.753 ; 3.969        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                      ;
; 3.753 ; 3.969        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                      ;
; 3.753 ; 3.969        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                      ;
; 3.753 ; 3.969        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                      ;
; 3.753 ; 3.969        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[1]                ;
; 3.753 ; 3.969        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[2]                ;
; 3.753 ; 3.969        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                          ;
; 3.753 ; 3.969        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[3]                                                  ;
; 3.753 ; 3.969        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[5]                                                                                                                          ;
; 3.754 ; 3.970        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity9                         ;
; 3.754 ; 3.970        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[0]                                                  ;
; 3.754 ; 3.970        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[0]                                                                                                                          ;
; 3.754 ; 3.970        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[3]                                                                                                                          ;
; 3.754 ; 3.970        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[4]                                                                                                                          ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Pre_RD                                                                                                                               ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Pre_WR                                                                                                                               ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                                           ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|RD_MASK[1]                                                                                                                           ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|ST[1]                                                                                                                                ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|ST[2]                                                                                                                                ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|ST[3]                                                                                                                                ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|ST[4]                                                                                                                                ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|ST[5]                                                                                                                                ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|ST[6]                                                                                                                                ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|ST[7]                                                                                                                                ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|ST[8]                                                                                                                                ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|ST[9]                                                                                                                                ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[0]                ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2]                                          ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5]                                          ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9]                                          ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                               ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                               ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                               ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4]                               ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5]                               ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                               ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0]                               ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                               ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2]                               ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                               ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4]                               ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5]                               ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                               ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[1]                                                  ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[2]                                                  ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                      ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                      ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                      ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                      ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                      ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                           ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                        ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------+
; 9.580 ; 9.764        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK                  ;
; 9.580 ; 9.764        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|rClk[0]                                          ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[0]                   ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[10]                  ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11]                  ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]                  ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]                  ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]                  ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]                  ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]                  ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]                  ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[18]                  ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[19]                  ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[1]                   ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[20]                  ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[21]                  ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[22]                  ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[23]                  ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]                  ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[2]                   ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[3]                   ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[4]                   ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]                   ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]                   ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]                   ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[8]                   ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[9]                   ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[0]         ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[1]         ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2]         ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3]         ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]               ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]               ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]               ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]               ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]               ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]               ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[10]                          ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[11]                          ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[12]                          ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[13]                          ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[14]                          ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[15]                          ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[16]                          ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[17]                          ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[18]                          ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[19]                          ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[1]                           ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[20]                          ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[21]                          ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[22]                          ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[23]                          ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[24]                          ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[25]                          ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[26]                          ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[27]                          ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[28]                          ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[29]                          ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[2]                           ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[30]                          ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[31]                          ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[3]                           ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]                           ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]                           ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]                           ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]                           ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]                           ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[9]                           ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                            ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]                           ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|oRST_1                            ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                            ;
; 9.740 ; 9.740        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.740 ; 9.740        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.740 ; 9.740        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.742 ; 9.742        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; inst|rClk[0]|clk                                              ;
; 9.742 ; 9.742        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; inst|u8|mI2C_CTRL_CLK|clk                                     ;
; 9.745 ; 9.745        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 9.753 ; 9.753        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; inst|u2|Cont[0]|clk                                           ;
; 9.753 ; 9.753        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; inst|u2|oRST_0|clk                                            ;
; 9.753 ; 9.753        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; inst|u2|oRST_1|clk                                            ;
; 9.753 ; 9.753        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; inst|u2|oRST_2|clk                                            ;
; 9.754 ; 9.754        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; inst|u2|Cont[10]|clk                                          ;
; 9.754 ; 9.754        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; inst|u2|Cont[11]|clk                                          ;
; 9.754 ; 9.754        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; inst|u2|Cont[12]|clk                                          ;
; 9.754 ; 9.754        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; inst|u2|Cont[13]|clk                                          ;
; 9.754 ; 9.754        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; inst|u2|Cont[14]|clk                                          ;
; 9.754 ; 9.754        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; inst|u2|Cont[15]|clk                                          ;
; 9.754 ; 9.754        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; inst|u2|Cont[16]|clk                                          ;
; 9.754 ; 9.754        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; inst|u2|Cont[17]|clk                                          ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; SW[*]        ; CLOCK_50   ; 2.400 ; 3.004 ; Rise       ; CLOCK_50                                            ;
;  SW[1]       ; CLOCK_50   ; 2.400 ; 3.004 ; Rise       ; CLOCK_50                                            ;
; DRAM_DQ[*]   ; CLOCK_50   ; 4.764 ; 5.347 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.716 ; 4.229 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.346 ; 4.912 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.712 ; 4.223 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.002 ; 4.535 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.915 ; 4.415 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.497 ; 5.121 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.595 ; 5.234 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.685 ; 5.244 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.423 ; 4.991 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.696 ; 5.316 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.927 ; 4.486 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.389 ; 4.969 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.500 ; 5.051 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.764 ; 5.347 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.689 ; 4.197 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]        ; CLOCK_50   ; -2.008 ; -2.597 ; Rise       ; CLOCK_50                                            ;
;  SW[1]       ; CLOCK_50   ; -2.008 ; -2.597 ; Rise       ; CLOCK_50                                            ;
; DRAM_DQ[*]   ; CLOCK_50   ; -3.010 ; -3.500 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -3.038 ; -3.531 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -3.642 ; -4.188 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -3.032 ; -3.524 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -3.312 ; -3.825 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -3.228 ; -3.710 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -3.772 ; -4.382 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -3.894 ; -4.519 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -3.967 ; -4.506 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -3.728 ; -4.286 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -3.980 ; -4.575 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -3.211 ; -3.750 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -3.696 ; -4.263 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -3.791 ; -4.321 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -4.056 ; -4.627 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -3.010 ; -3.500 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+
; GPIO_1[*]         ; CLOCK_50   ; 8.968  ; 8.656  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1[14]       ; CLOCK_50   ; 5.936  ; 5.862  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1[20]       ; CLOCK_50   ; 8.968  ; 8.656  ; Rise       ; CLOCK_50                                            ;
; GPIO_1_CLKOUT[*]  ; CLOCK_50   ; 5.162  ; 5.089  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1_CLKOUT[0] ; CLOCK_50   ; 5.162  ; 5.089  ; Rise       ; CLOCK_50                                            ;
; VGA_CLK           ; CLOCK_50   ; 5.131  ; 5.207  ; Rise       ; CLOCK_50                                            ;
; DRAM_ADDR[*]      ; CLOCK_50   ; 5.054  ; 5.099  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]     ; CLOCK_50   ; 4.982  ; 4.907  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]     ; CLOCK_50   ; 5.054  ; 5.099  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]     ; CLOCK_50   ; 4.314  ; 4.252  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]     ; CLOCK_50   ; 3.983  ; 3.994  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]     ; CLOCK_50   ; 4.261  ; 4.293  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]     ; CLOCK_50   ; 3.947  ; 3.914  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]     ; CLOCK_50   ; 4.372  ; 4.316  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]     ; CLOCK_50   ; 4.475  ; 4.457  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]     ; CLOCK_50   ; 4.493  ; 4.490  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]     ; CLOCK_50   ; 4.185  ; 4.193  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]    ; CLOCK_50   ; 4.683  ; 4.665  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]    ; CLOCK_50   ; 4.125  ; 4.115  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_0         ; CLOCK_50   ; 4.828  ; 4.785  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_1         ; CLOCK_50   ; 4.645  ; 4.577  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N        ; CLOCK_50   ; 4.448  ; 4.391  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N         ; CLOCK_50   ; 5.208  ; 5.223  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]        ; CLOCK_50   ; 8.510  ; 8.271  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]       ; CLOCK_50   ; 5.809  ; 5.782  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]       ; CLOCK_50   ; 6.527  ; 6.378  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]       ; CLOCK_50   ; 7.064  ; 6.920  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]       ; CLOCK_50   ; 8.510  ; 8.271  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]       ; CLOCK_50   ; 6.906  ; 6.831  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]       ; CLOCK_50   ; 6.656  ; 6.683  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]       ; CLOCK_50   ; 6.956  ; 6.999  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]       ; CLOCK_50   ; 6.352  ; 6.185  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]       ; CLOCK_50   ; 7.088  ; 7.106  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]       ; CLOCK_50   ; 6.297  ; 6.318  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]      ; CLOCK_50   ; 5.861  ; 5.854  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]      ; CLOCK_50   ; 6.318  ; 6.187  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]      ; CLOCK_50   ; 5.794  ; 5.755  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]      ; CLOCK_50   ; 7.234  ; 7.222  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]      ; CLOCK_50   ; 6.966  ; 6.975  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]      ; CLOCK_50   ; 6.569  ; 6.520  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_LDQM         ; CLOCK_50   ; 5.572  ; 5.608  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N        ; CLOCK_50   ; 3.907  ; 3.905  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_UDQM         ; CLOCK_50   ; 4.426  ; 4.379  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N         ; CLOCK_50   ; 6.544  ; 6.344  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK          ; CLOCK_50   ; -0.575 ;        ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK          ; CLOCK_50   ;        ; -0.703 ; Fall       ; inst|u6|altpll_component|auto_generated|pll1|clk[1] ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+
; GPIO_1[*]         ; CLOCK_50   ; 5.798  ; 5.723  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1[14]       ; CLOCK_50   ; 5.798  ; 5.723  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1[20]       ; CLOCK_50   ; 8.710  ; 8.406  ; Rise       ; CLOCK_50                                            ;
; GPIO_1_CLKOUT[*]  ; CLOCK_50   ; 5.056  ; 4.981  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1_CLKOUT[0] ; CLOCK_50   ; 5.056  ; 4.981  ; Rise       ; CLOCK_50                                            ;
; VGA_CLK           ; CLOCK_50   ; 5.021  ; 5.099  ; Rise       ; CLOCK_50                                            ;
; DRAM_ADDR[*]      ; CLOCK_50   ; 3.488  ; 3.452  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]     ; CLOCK_50   ; 4.483  ; 4.405  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]     ; CLOCK_50   ; 4.552  ; 4.591  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]     ; CLOCK_50   ; 3.842  ; 3.777  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]     ; CLOCK_50   ; 3.523  ; 3.529  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]     ; CLOCK_50   ; 3.791  ; 3.816  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]     ; CLOCK_50   ; 3.488  ; 3.452  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]     ; CLOCK_50   ; 3.897  ; 3.838  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]     ; CLOCK_50   ; 3.996  ; 3.973  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]     ; CLOCK_50   ; 4.012  ; 4.004  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]     ; CLOCK_50   ; 3.717  ; 3.721  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]    ; CLOCK_50   ; 4.196  ; 4.174  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]    ; CLOCK_50   ; 3.660  ; 3.645  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_0         ; CLOCK_50   ; 4.335  ; 4.289  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_1         ; CLOCK_50   ; 4.160  ; 4.090  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N        ; CLOCK_50   ; 3.968  ; 3.909  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N         ; CLOCK_50   ; 4.697  ; 4.707  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]        ; CLOCK_50   ; 4.199  ; 4.117  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]       ; CLOCK_50   ; 4.199  ; 4.117  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]       ; CLOCK_50   ; 4.846  ; 4.758  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]       ; CLOCK_50   ; 5.049  ; 5.020  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]       ; CLOCK_50   ; 6.749  ; 6.500  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]       ; CLOCK_50   ; 4.881  ; 4.841  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]       ; CLOCK_50   ; 5.022  ; 4.992  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]       ; CLOCK_50   ; 5.187  ; 5.220  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]       ; CLOCK_50   ; 4.681  ; 4.577  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]       ; CLOCK_50   ; 5.156  ; 5.159  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]       ; CLOCK_50   ; 4.494  ; 4.479  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]      ; CLOCK_50   ; 4.574  ; 4.503  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]      ; CLOCK_50   ; 4.931  ; 4.877  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]      ; CLOCK_50   ; 4.526  ; 4.428  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]      ; CLOCK_50   ; 5.335  ; 5.405  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]      ; CLOCK_50   ; 4.884  ; 4.863  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]      ; CLOCK_50   ; 4.767  ; 4.688  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_LDQM         ; CLOCK_50   ; 5.048  ; 5.077  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N        ; CLOCK_50   ; 3.449  ; 3.442  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_UDQM         ; CLOCK_50   ; 3.948  ; 3.898  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N         ; CLOCK_50   ; 6.062  ; 5.856  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK          ; CLOCK_50   ; -0.948 ;        ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK          ; CLOCK_50   ;        ; -1.075 ; Fall       ; inst|u6|altpll_component|auto_generated|pll1|clk[1] ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                          ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.019 ; 4.019 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.734 ; 4.734 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.019 ; 4.019 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.029 ; 4.029 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.501 ; 4.501 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.446 ; 4.446 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.019 ; 4.019 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.466 ; 4.466 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.441 ; 4.441 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.718 ; 4.718 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.718 ; 4.718 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.754 ; 4.754 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.708 ; 4.708 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.744 ; 4.744 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.754 ; 4.754 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.734 ; 4.734 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.446 ; 4.446 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                  ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.276 ; 3.276 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.963 ; 3.963 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.276 ; 3.276 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.286 ; 3.286 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.739 ; 3.739 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.686 ; 3.686 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.276 ; 3.276 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.706 ; 3.706 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.682 ; 3.682 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.948 ; 3.948 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.948 ; 3.948 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.983 ; 3.983 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.938 ; 3.938 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.973 ; 3.973 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.983 ; 3.983 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.963 ; 3.963 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.686 ; 3.686 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                 ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.034     ; 4.136     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.714     ; 4.816     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.034     ; 4.136     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.044     ; 4.146     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.487     ; 4.589     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.451     ; 4.553     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.034     ; 4.136     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.471     ; 4.573     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.450     ; 4.552     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.710     ; 4.812     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.710     ; 4.812     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.734     ; 4.836     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.700     ; 4.802     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.724     ; 4.826     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.734     ; 4.836     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.714     ; 4.816     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.451     ; 4.553     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                         ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.388     ; 3.484     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.041     ; 4.137     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.388     ; 3.484     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.398     ; 3.494     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.824     ; 3.920     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.789     ; 3.885     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.388     ; 3.484     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.809     ; 3.905     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.787     ; 3.883     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.038     ; 4.134     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.038     ; 4.134     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.061     ; 4.157     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.028     ; 4.124     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.051     ; 4.147     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.061     ; 4.157     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.041     ; 4.137     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.789     ; 3.885     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 40
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 11.341 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                                                                      ; Synchronization Node                                                                                                                                                      ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 11.341                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 7.253        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 4.088        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 11.343                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;                        ;              ;                  ; 6.708        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ;                        ;              ;                  ; 4.635        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 11.395                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;                        ;              ;                  ; 6.540        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ;                        ;              ;                  ; 4.855        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 11.453                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 7.103        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 4.350        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 11.508                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 7.106        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 4.402        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 11.572                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;                        ;              ;                  ; 6.985        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ;                        ;              ;                  ; 4.587        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 11.633                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;                        ;              ;                  ; 7.090        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ;                        ;              ;                  ; 4.543        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 11.702                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 6.901        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 4.801        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 11.734                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 7.105        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 4.629        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 11.757                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 6.996        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 4.761        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 11.822                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;                        ;              ;                  ; 6.621        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ;                        ;              ;                  ; 5.201        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 11.852                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 7.265        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 4.587        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 11.857                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 6.997        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 4.860        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 11.861                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 7.252        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 4.609        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 11.896                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 7.120        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 4.776        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 11.898                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 6.901        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 4.997        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 11.903                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 6.741        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 5.162        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 11.919                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 6.763        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 5.156        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 11.970                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 7.119        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 4.851        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 11.972                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 7.253        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 4.719        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.014                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 6.969        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 5.045        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.024                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;                        ;              ;                  ; 7.121        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ;                        ;              ;                  ; 4.903        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.042                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 6.997        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 5.045        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.101                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 7.266        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 4.835        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.103                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 6.590        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 5.513        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.143                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 7.146        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 4.997        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.151                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 7.266        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 4.885        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.186                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 7.108        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 5.078        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.191                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 7.109        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 5.082        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.228                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 6.762        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 5.466        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.257                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 7.122        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 5.135        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.296                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 7.251        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 5.045        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.304                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 7.121        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 5.183        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.366                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 7.268        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 5.098        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.444                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 7.143        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 5.301        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #36: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.472                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 7.121        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 5.351        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #37: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.490                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 6.998        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 5.492        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #38: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.608                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 7.120        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 5.488        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #39: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.701                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 7.120        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 5.581        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #40: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.703                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 7.266        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 5.437        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                         ;
+------------+-----------------+-----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note ;
+------------+-----------------+-----------------------------------------------------+------+
; 193.65 MHz ; 193.65 MHz      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 243.19 MHz ; 243.19 MHz      ; CLOCK_50                                            ;      ;
+------------+-----------------+-----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.046  ; 0.000         ;
; CLOCK_50                                            ; 15.888 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                           ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.300 ; 0.000         ;
; CLOCK_50                                            ; 0.312 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                        ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; -0.792 ; -168.514      ;
; CLOCK_50                                            ; 14.761 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                        ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; CLOCK_50                                            ; 1.512 ; 0.000         ;
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 3.604 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                            ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 3.741 ; 0.000         ;
; CLOCK_50                                            ; 9.562 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                           ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.046 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|mRD           ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.208     ; 1.761      ;
; 0.046 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|RD_MASK[1]    ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.208     ; 1.761      ;
; 0.046 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|RD_MASK[0]    ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.208     ; 1.761      ;
; 0.082 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[20]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.921     ; 2.012      ;
; 0.082 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[22]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.921     ; 2.012      ;
; 0.082 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[19]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.921     ; 2.012      ;
; 0.082 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[18]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.921     ; 2.012      ;
; 0.082 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[10]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.921     ; 2.012      ;
; 0.167 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[8]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.208     ; 1.640      ;
; 0.167 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[9]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.208     ; 1.640      ;
; 0.167 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[10] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.208     ; 1.640      ;
; 0.167 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[11] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.208     ; 1.640      ;
; 0.167 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[12] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.208     ; 1.640      ;
; 0.167 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[13] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.208     ; 1.640      ;
; 0.167 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[14] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.208     ; 1.640      ;
; 0.167 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[15] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.208     ; 1.640      ;
; 0.167 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[16] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.208     ; 1.640      ;
; 0.167 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[17] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.208     ; 1.640      ;
; 0.167 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[18] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.208     ; 1.640      ;
; 0.167 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[19] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.208     ; 1.640      ;
; 0.167 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[20] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.208     ; 1.640      ;
; 0.167 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[22] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.208     ; 1.640      ;
; 0.167 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[21] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.208     ; 1.640      ;
; 0.197 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[21]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.892     ; 1.926      ;
; 0.212 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[8]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.921     ; 1.882      ;
; 0.212 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[9]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.921     ; 1.882      ;
; 0.212 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[10] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.921     ; 1.882      ;
; 0.212 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[11] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.921     ; 1.882      ;
; 0.212 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[12] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.921     ; 1.882      ;
; 0.212 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[13] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.921     ; 1.882      ;
; 0.212 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[14] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.921     ; 1.882      ;
; 0.212 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[15] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.921     ; 1.882      ;
; 0.212 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[16] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.921     ; 1.882      ;
; 0.212 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[17] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.921     ; 1.882      ;
; 0.212 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[18] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.921     ; 1.882      ;
; 0.212 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[19] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.921     ; 1.882      ;
; 0.212 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[20] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.921     ; 1.882      ;
; 0.212 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[22] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.921     ; 1.882      ;
; 0.212 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[21] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.921     ; 1.882      ;
; 0.260 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[8]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.916     ; 1.839      ;
; 0.260 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[9]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.916     ; 1.839      ;
; 0.260 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[10] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.916     ; 1.839      ;
; 0.260 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[11] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.916     ; 1.839      ;
; 0.260 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[12] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.916     ; 1.839      ;
; 0.260 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[13] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.916     ; 1.839      ;
; 0.260 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[14] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.916     ; 1.839      ;
; 0.260 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[15] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.916     ; 1.839      ;
; 0.260 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[16] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.916     ; 1.839      ;
; 0.260 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[17] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.916     ; 1.839      ;
; 0.260 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[18] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.916     ; 1.839      ;
; 0.260 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[19] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.916     ; 1.839      ;
; 0.260 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[20] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.916     ; 1.839      ;
; 0.260 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[22] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.916     ; 1.839      ;
; 0.260 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[21] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.916     ; 1.839      ;
; 0.275 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[8]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.895     ; 1.845      ;
; 0.275 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[9]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.895     ; 1.845      ;
; 0.275 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[10] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.895     ; 1.845      ;
; 0.275 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[11] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.895     ; 1.845      ;
; 0.275 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[12] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.895     ; 1.845      ;
; 0.275 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[13] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.895     ; 1.845      ;
; 0.275 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[14] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.895     ; 1.845      ;
; 0.275 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[15] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.895     ; 1.845      ;
; 0.275 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[16] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.895     ; 1.845      ;
; 0.275 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[17] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.895     ; 1.845      ;
; 0.275 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[18] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.895     ; 1.845      ;
; 0.275 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[19] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.895     ; 1.845      ;
; 0.275 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[20] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.895     ; 1.845      ;
; 0.275 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[22] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.895     ; 1.845      ;
; 0.275 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[21] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.895     ; 1.845      ;
; 0.290 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|mWR           ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.894     ; 1.831      ;
; 0.290 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[0]    ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.894     ; 1.831      ;
; 0.290 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[1]    ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.894     ; 1.831      ;
; 0.340 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[17]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.894     ; 1.781      ;
; 0.340 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[16]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.894     ; 1.781      ;
; 0.340 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[15]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.894     ; 1.781      ;
; 0.340 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[13]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.894     ; 1.781      ;
; 0.340 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[12]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.894     ; 1.781      ;
; 0.340 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[11]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.894     ; 1.781      ;
; 0.367 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[14]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.870     ; 1.778      ;
; 0.367 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[9]      ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.870     ; 1.778      ;
; 0.367 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[8]      ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.870     ; 1.778      ;
; 2.836 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mRD           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.402     ; 4.777      ;
; 2.836 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|RD_MASK[1]    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.402     ; 4.777      ;
; 2.836 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|RD_MASK[0]    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.402     ; 4.777      ;
; 2.852 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[20]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.102     ; 5.061      ;
; 2.852 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[22]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.102     ; 5.061      ;
; 2.852 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[19]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.102     ; 5.061      ;
; 2.852 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[18]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.102     ; 5.061      ;
; 2.852 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[10]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.102     ; 5.061      ;
; 2.877 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mRD           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.402     ; 4.736      ;
; 2.877 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|RD_MASK[1]    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.402     ; 4.736      ;
; 2.877 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|RD_MASK[0]    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.402     ; 4.736      ;
; 2.893 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[20]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.102     ; 5.020      ;
; 2.893 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[22]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.102     ; 5.020      ;
; 2.893 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[19]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.102     ; 5.020      ;
; 2.893 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[18]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.102     ; 5.020      ;
; 2.893 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[10]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.102     ; 5.020      ;
; 2.915 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mRD           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.402     ; 4.698      ;
; 2.915 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3] ; DE0_D5M:inst|Sdram_Control_4Port:u7|RD_MASK[1]    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.402     ; 4.698      ;
; 2.915 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3] ; DE0_D5M:inst|Sdram_Control_4Port:u7|RD_MASK[0]    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.402     ; 4.698      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                     ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.888 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 4.079      ;
; 15.906 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 4.062      ;
; 16.041 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.918      ;
; 16.041 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.918      ;
; 16.041 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.918      ;
; 16.041 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.918      ;
; 16.041 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.918      ;
; 16.041 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.918      ;
; 16.041 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.918      ;
; 16.041 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.918      ;
; 16.041 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.918      ;
; 16.041 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.918      ;
; 16.041 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.918      ;
; 16.041 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.918      ;
; 16.041 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.918      ;
; 16.041 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.918      ;
; 16.041 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.918      ;
; 16.059 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.901      ;
; 16.059 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.901      ;
; 16.059 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.901      ;
; 16.059 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.901      ;
; 16.059 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.901      ;
; 16.059 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.901      ;
; 16.059 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.901      ;
; 16.059 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.901      ;
; 16.059 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.901      ;
; 16.059 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.901      ;
; 16.059 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.901      ;
; 16.059 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.901      ;
; 16.059 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.901      ;
; 16.059 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.901      ;
; 16.059 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.901      ;
; 16.112 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.856      ;
; 16.119 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19] ; DE0_D5M:inst|Reset_Delay:u2|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.849      ;
; 16.120 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.848      ;
; 16.192 ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.776      ;
; 16.216 ; DE0_D5M:inst|Reset_Delay:u2|Cont[3]  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.752      ;
; 16.228 ; DE0_D5M:inst|Reset_Delay:u2|Cont[11] ; DE0_D5M:inst|Reset_Delay:u2|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.740      ;
; 16.263 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.697      ;
; 16.263 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.697      ;
; 16.263 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.697      ;
; 16.263 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.697      ;
; 16.263 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.697      ;
; 16.263 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.697      ;
; 16.263 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.697      ;
; 16.263 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.697      ;
; 16.263 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.697      ;
; 16.263 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.697      ;
; 16.263 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.697      ;
; 16.263 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.697      ;
; 16.263 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.697      ;
; 16.263 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.697      ;
; 16.263 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.697      ;
; 16.263 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.697      ;
; 16.265 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.695      ;
; 16.265 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.695      ;
; 16.265 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.695      ;
; 16.265 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.695      ;
; 16.265 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.695      ;
; 16.265 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.695      ;
; 16.265 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.695      ;
; 16.265 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.695      ;
; 16.265 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.695      ;
; 16.265 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.695      ;
; 16.265 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.695      ;
; 16.265 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.695      ;
; 16.265 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.695      ;
; 16.265 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.695      ;
; 16.265 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.695      ;
; 16.272 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19] ; DE0_D5M:inst|Reset_Delay:u2|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.688      ;
; 16.272 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19] ; DE0_D5M:inst|Reset_Delay:u2|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.688      ;
; 16.272 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19] ; DE0_D5M:inst|Reset_Delay:u2|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.688      ;
; 16.272 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19] ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.688      ;
; 16.272 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19] ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.688      ;
; 16.272 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19] ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.688      ;
; 16.272 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19] ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.688      ;
; 16.272 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19] ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.688      ;
; 16.272 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19] ; DE0_D5M:inst|Reset_Delay:u2|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.688      ;
; 16.272 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19] ; DE0_D5M:inst|Reset_Delay:u2|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.688      ;
; 16.272 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19] ; DE0_D5M:inst|Reset_Delay:u2|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.688      ;
; 16.272 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19] ; DE0_D5M:inst|Reset_Delay:u2|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.688      ;
; 16.272 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19] ; DE0_D5M:inst|Reset_Delay:u2|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.688      ;
; 16.272 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19] ; DE0_D5M:inst|Reset_Delay:u2|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.688      ;
; 16.272 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19] ; DE0_D5M:inst|Reset_Delay:u2|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.688      ;
; 16.273 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.687      ;
; 16.273 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.687      ;
; 16.273 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.687      ;
; 16.273 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.687      ;
; 16.273 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.687      ;
; 16.273 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.687      ;
; 16.273 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.687      ;
; 16.273 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.687      ;
; 16.273 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.687      ;
; 16.273 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.687      ;
; 16.273 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.687      ;
; 16.273 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.687      ;
; 16.273 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.687      ;
; 16.273 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.687      ;
; 16.273 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.687      ;
; 16.281 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.680      ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                 ; To Node                                                                                                                                                                   ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.300 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.301 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.511      ;
; 0.303 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[7]                                                                                                                           ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_datain_reg0     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 0.814      ;
; 0.307 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[13]                                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_datain_reg0     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 0.820      ;
; 0.309 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[11]                                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_datain_reg0     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 0.828      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Read                                                                                                                                  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Read                                                                                                                                  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mRD_DONE                                                                                                                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|mRD_DONE                                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; DE0_D5M:inst|Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Write                                                                                                                                 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Write                                                                                                                                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mWR_DONE                                                                                                                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|mWR_DONE                                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|OUT_VALID                                                                                                                             ; DE0_D5M:inst|Sdram_Control_4Port:u7|OUT_VALID                                                                                                                             ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                             ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                             ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                    ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                               ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                               ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                  ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.321 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                    ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.519      ;
; 0.321 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[1]                                                   ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 0.829      ;
; 0.321 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                         ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.519      ;
; 0.321 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                         ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.519      ;
; 0.326 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.538      ;
; 0.326 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.538      ;
; 0.326 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.538      ;
; 0.326 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[9]                                                                                                                           ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_datain_reg0     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 0.838      ;
; 0.326 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.538      ;
; 0.327 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[2]                                                   ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 0.835      ;
; 0.329 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[7]                                                                                                                           ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_datain_reg0     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 0.837      ;
; 0.333 ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                         ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.545      ;
; 0.336 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[2]                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.534      ;
; 0.336 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[2]                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.535      ;
; 0.338 ; DE0_D5M:inst|Sdram_Control_4Port:u7|CMD[1]                                                                                                                                ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|READA                                                                                                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.536      ;
; 0.339 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; DE0_D5M:inst|Sdram_Control_4Port:u7|CMD[0]                                                                                                                                ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|WRITEA                                                                                                     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[4]                                                                                                     ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[3]                                                                                                     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[12]                                                                                                  ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[4]                                                                                                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[11]                                                                                                  ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[3]                                                                                                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[1]                                                                                                                ; DE0_D5M:inst|Sdram_Control_4Port:u7|SA[1]                                                                                                                                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[19]                                                                                                  ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[11]                                                                                                               ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[8]                                                                                                                ; DE0_D5M:inst|Sdram_Control_4Port:u7|SA[8]                                                                                                                                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[14]                                                                                                  ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[6]                                                                                                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[6]                                                                                                                ; DE0_D5M:inst|Sdram_Control_4Port:u7|SA[6]                                                                                                                                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[3]                                                                                                                ; DE0_D5M:inst|Sdram_Control_4Port:u7|SA[3]                                                                                                                                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[0]                                                                                                                ; DE0_D5M:inst|Sdram_Control_4Port:u7|SA[0]                                                                                                                                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|LOAD_MODE                                                                                                  ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                         ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.341 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[6]                                                                                                     ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[5]                                                                                                     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[21]                                                                                                  ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|BA[1]                                                                                                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[22]                                                                                                  ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|CS_N[0]                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[7]                                                                                                                ; DE0_D5M:inst|Sdram_Control_4Port:u7|SA[7]                                                                                                                                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[2]                                                                                                                ; DE0_D5M:inst|Sdram_Control_4Port:u7|SA[2]                                                                                                                                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|rw_shift[0]                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.342 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[7]                                                                                                     ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[6]                                                                                                     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.540      ;
; 0.342 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[18]                                                                                                  ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[10]                                                                                                               ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.540      ;
; 0.346 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[9]                                                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                             ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                             ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.545      ;
; 0.347 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[8]                                                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.546      ;
; 0.348 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[12]                                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_datain_reg0     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 0.859      ;
; 0.348 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.546      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                       ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.312 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                    ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.333 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.511      ;
; 0.340 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[0] ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.538      ;
; 0.341 ; DE0_D5M:inst|rClk[0]                                  ; DE0_D5M:inst|rClk[0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.519      ;
; 0.341 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[1] ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.539      ;
; 0.344 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.542      ;
; 0.347 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.546      ;
; 0.495 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.694      ;
; 0.500 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.698      ;
; 0.500 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[9]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.698      ;
; 0.500 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.698      ;
; 0.500 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.699      ;
; 0.500 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.699      ;
; 0.501 ; DE0_D5M:inst|Reset_Delay:u2|Cont[2]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.700      ;
; 0.501 ; DE0_D5M:inst|Reset_Delay:u2|Cont[3]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.700      ;
; 0.501 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[1]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.699      ;
; 0.501 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.700      ;
; 0.501 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[23]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.700      ;
; 0.502 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[18]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.701      ;
; 0.503 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[2]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.701      ;
; 0.503 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[3]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.701      ;
; 0.503 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.701      ;
; 0.503 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[19]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.702      ;
; 0.504 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[10]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.702      ;
; 0.504 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.703      ;
; 0.505 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[8]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.703      ;
; 0.506 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[4]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.704      ;
; 0.506 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[20]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.705      ;
; 0.511 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; DE0_D5M:inst|Reset_Delay:u2|Cont[13]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[13]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; DE0_D5M:inst|Reset_Delay:u2|Cont[15]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[15]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; DE0_D5M:inst|Reset_Delay:u2|Cont[11]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[11]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; DE0_D5M:inst|Reset_Delay:u2|Cont[14]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[14]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; DE0_D5M:inst|Reset_Delay:u2|Cont[1]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; DE0_D5M:inst|Reset_Delay:u2|Cont[12]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[12]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; DE0_D5M:inst|Reset_Delay:u2|Cont[16]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[16]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[19]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; DE0_D5M:inst|Reset_Delay:u2|Cont[22]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[22]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; DE0_D5M:inst|Reset_Delay:u2|Cont[29]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[29]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.711      ;
; 0.514 ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; DE0_D5M:inst|Reset_Delay:u2|Cont[10]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[10]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; DE0_D5M:inst|Reset_Delay:u2|Cont[18]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[18]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.712      ;
; 0.514 ; DE0_D5M:inst|Reset_Delay:u2|Cont[21]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[21]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.712      ;
; 0.514 ; DE0_D5M:inst|Reset_Delay:u2|Cont[27]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[27]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.712      ;
; 0.514 ; DE0_D5M:inst|Reset_Delay:u2|Cont[31]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[31]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.712      ;
; 0.515 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; DE0_D5M:inst|Reset_Delay:u2|Cont[17]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[17]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; DE0_D5M:inst|Reset_Delay:u2|Cont[20]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[20]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; DE0_D5M:inst|Reset_Delay:u2|Cont[28]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[28]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; DE0_D5M:inst|Reset_Delay:u2|Cont[30]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[30]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.713      ;
; 0.516 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; DE0_D5M:inst|Reset_Delay:u2|Cont[9]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[9]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; DE0_D5M:inst|Reset_Delay:u2|Cont[26]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[26]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.714      ;
; 0.516 ; DE0_D5M:inst|Reset_Delay:u2|Cont[24]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[24]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.714      ;
; 0.517 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[22]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.716      ;
; 0.518 ; DE0_D5M:inst|Reset_Delay:u2|Cont[23]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[23]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.716      ;
; 0.518 ; DE0_D5M:inst|Reset_Delay:u2|Cont[25]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[25]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.716      ;
; 0.521 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[0]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.719      ;
; 0.627 ; DE0_D5M:inst|Reset_Delay:u2|Cont[20]                  ; DE0_D5M:inst|Reset_Delay:u2|oRST_1                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.826      ;
; 0.719 ; DE0_D5M:inst|Reset_Delay:u2|oRST_1                    ; DE0_D5M:inst|Reset_Delay:u2|oRST_1                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.918      ;
; 0.740 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.939      ;
; 0.744 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[9]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.942      ;
; 0.744 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.943      ;
; 0.744 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.942      ;
; 0.745 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.944      ;
; 0.745 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[23]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.944      ;
; 0.745 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 0.942      ;
; 0.745 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.944      ;
; 0.745 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[1]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.943      ;
; 0.745 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.944      ;
; 0.746 ; DE0_D5M:inst|Reset_Delay:u2|Cont[2]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.945      ;
; 0.748 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[3]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.946      ;
; 0.748 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[19]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.947      ;
; 0.748 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.946      ;
; 0.748 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.947      ;
; 0.750 ; DE0_D5M:inst|Reset_Delay:u2|Cont[3]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.949      ;
; 0.751 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.950      ;
; 0.751 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[18]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.950      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                  ;
+--------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                                                                                   ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -0.792 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[15]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.986     ; 2.764      ;
; -0.792 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[14]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.986     ; 2.764      ;
; -0.792 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[13]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.986     ; 2.764      ;
; -0.792 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[12]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.986     ; 2.764      ;
; -0.792 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[11]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.986     ; 2.764      ;
; -0.792 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[10]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.986     ; 2.764      ;
; -0.792 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[9]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.986     ; 2.764      ;
; -0.792 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[8]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.986     ; 2.764      ;
; -0.792 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[7]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.986     ; 2.764      ;
; -0.792 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[6]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.986     ; 2.764      ;
; -0.792 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[5]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.986     ; 2.764      ;
; -0.792 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[4]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.986     ; 2.764      ;
; -0.792 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[3]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.986     ; 2.764      ;
; -0.792 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[2]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.986     ; 2.764      ;
; -0.792 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[1]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.986     ; 2.764      ;
; -0.792 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[0]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.986     ; 2.764      ;
; -0.792 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[15]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.988     ; 2.762      ;
; -0.792 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[14]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.988     ; 2.762      ;
; -0.792 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[13]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.988     ; 2.762      ;
; -0.792 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[12]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.988     ; 2.762      ;
; -0.792 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[11]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.988     ; 2.762      ;
; -0.792 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[10]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.988     ; 2.762      ;
; -0.792 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[9]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.988     ; 2.762      ;
; -0.792 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[8]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.988     ; 2.762      ;
; -0.792 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[7]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.988     ; 2.762      ;
; -0.792 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[6]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.988     ; 2.762      ;
; -0.792 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[5]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.988     ; 2.762      ;
; -0.792 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[4]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.988     ; 2.762      ;
; -0.792 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[3]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.988     ; 2.762      ;
; -0.792 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[2]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.988     ; 2.762      ;
; -0.792 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[1]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.988     ; 2.762      ;
; -0.792 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[0]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.988     ; 2.762      ;
; -0.730 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.984     ; 2.786      ;
; -0.729 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.986     ; 2.783      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.211     ; 2.427      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.208     ; 2.430      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.208     ; 2.430      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.208     ; 2.430      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[1]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.211     ; 2.427      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[2]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.211     ; 2.427      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[4]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.208     ; 2.430      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[5]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.208     ; 2.430      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[7]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.208     ; 2.430      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[8]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.208     ; 2.430      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[9]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.208     ; 2.430      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.208     ; 2.430      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.208     ; 2.430      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.208     ; 2.430      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.208     ; 2.430      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.208     ; 2.430      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.208     ; 2.430      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.208     ; 2.430      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.208     ; 2.430      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.208     ; 2.430      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.208     ; 2.430      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.206     ; 2.432      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 2.431      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 2.431      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.206     ; 2.432      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 2.431      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.206     ; 2.432      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.206     ; 2.432      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.206     ; 2.432      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.206     ; 2.432      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.206     ; 2.432      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 2.431      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.206     ; 2.432      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.209     ; 2.429      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.209     ; 2.429      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.206     ; 2.432      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 2.431      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.208     ; 2.430      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.208     ; 2.430      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 2.431      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 2.431      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 2.431      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 2.431      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 2.431      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 2.431      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 2.431      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.208     ; 2.430      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.208     ; 2.430      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.208     ; 2.430      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.208     ; 2.430      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.208     ; 2.430      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.208     ; 2.430      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.208     ; 2.430      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.208     ; 2.430      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.208     ; 2.430      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.208     ; 2.430      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.208     ; 2.430      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 2.431      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.206     ; 2.432      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.206     ; 2.432      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.206     ; 2.432      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.206     ; 2.432      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.206     ; 2.432      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.206     ; 2.432      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.206     ; 2.432      ;
; -0.623 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.206     ; 2.432      ;
+--------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                     ;
+--------+----------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.761 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.692     ; 4.562      ;
; 14.770 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.692     ; 4.553      ;
; 14.849 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.692     ; 4.474      ;
; 14.950 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.693     ; 4.372      ;
; 14.976 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.692     ; 4.347      ;
; 15.071 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.693     ; 4.251      ;
; 15.075 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.693     ; 4.247      ;
; 15.080 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[10] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.693     ; 4.242      ;
; 15.152 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.693     ; 4.170      ;
; 15.158 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[9]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.693     ; 4.164      ;
; 15.280 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[2]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.693     ; 4.042      ;
; 15.282 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[4]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.693     ; 4.040      ;
; 15.288 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[8]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.693     ; 4.034      ;
; 15.289 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[3]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.693     ; 4.033      ;
; 15.369 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[0]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.693     ; 3.953      ;
; 15.412 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[22] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.692     ; 3.911      ;
; 15.431 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.525      ;
; 15.431 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.525      ;
; 15.431 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.525      ;
; 15.431 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.525      ;
; 15.431 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.525      ;
; 15.431 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.525      ;
; 15.431 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.525      ;
; 15.431 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.525      ;
; 15.431 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.525      ;
; 15.431 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.525      ;
; 15.431 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.525      ;
; 15.431 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.525      ;
; 15.431 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.525      ;
; 15.431 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.525      ;
; 15.431 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.525      ;
; 15.431 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.525      ;
; 15.440 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.516      ;
; 15.440 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.516      ;
; 15.440 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.516      ;
; 15.440 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.516      ;
; 15.440 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.516      ;
; 15.440 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.516      ;
; 15.440 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.516      ;
; 15.440 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.516      ;
; 15.440 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.516      ;
; 15.440 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.516      ;
; 15.440 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.516      ;
; 15.440 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.516      ;
; 15.440 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.516      ;
; 15.440 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.516      ;
; 15.440 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.516      ;
; 15.440 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.516      ;
; 15.494 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[1]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.693     ; 3.828      ;
; 15.519 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.437      ;
; 15.519 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.437      ;
; 15.519 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.437      ;
; 15.519 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.437      ;
; 15.519 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.437      ;
; 15.519 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.437      ;
; 15.519 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.437      ;
; 15.519 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.437      ;
; 15.519 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.437      ;
; 15.519 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.437      ;
; 15.519 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.437      ;
; 15.519 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.437      ;
; 15.519 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.437      ;
; 15.519 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.437      ;
; 15.519 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.437      ;
; 15.519 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.437      ;
; 15.534 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[21] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.692     ; 3.789      ;
; 15.620 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.335      ;
; 15.620 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.335      ;
; 15.620 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.335      ;
; 15.620 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.335      ;
; 15.620 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.335      ;
; 15.620 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.335      ;
; 15.620 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.335      ;
; 15.620 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.335      ;
; 15.620 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.335      ;
; 15.620 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.335      ;
; 15.620 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.335      ;
; 15.620 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.335      ;
; 15.620 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.335      ;
; 15.620 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.335      ;
; 15.620 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.335      ;
; 15.620 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.335      ;
; 15.626 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[23] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.692     ; 3.697      ;
; 15.646 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.310      ;
; 15.646 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.310      ;
; 15.646 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.310      ;
; 15.646 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.310      ;
; 15.646 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.310      ;
; 15.646 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.310      ;
; 15.646 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.310      ;
; 15.646 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.310      ;
; 15.646 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.310      ;
; 15.646 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.310      ;
; 15.646 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.310      ;
; 15.646 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.310      ;
; 15.646 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.310      ;
; 15.646 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.310      ;
; 15.646 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.310      ;
; 15.646 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.310      ;
; 15.693 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[18] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.692     ; 3.630      ;
+--------+----------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                    ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.512 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.712      ;
; 1.512 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.712      ;
; 1.512 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.712      ;
; 1.512 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.712      ;
; 1.667 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.866      ;
; 1.667 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.866      ;
; 1.667 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.866      ;
; 1.667 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.866      ;
; 1.667 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.866      ;
; 1.667 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.866      ;
; 1.667 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.866      ;
; 1.667 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.866      ;
; 1.667 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.866      ;
; 1.667 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.866      ;
; 1.667 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.866      ;
; 1.667 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.866      ;
; 1.667 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.866      ;
; 1.684 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.884      ;
; 1.684 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.884      ;
; 1.684 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.884      ;
; 1.684 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.884      ;
; 1.684 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.884      ;
; 1.684 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.884      ;
; 1.684 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.884      ;
; 1.684 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.884      ;
; 1.684 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.884      ;
; 1.684 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.884      ;
; 1.684 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.884      ;
; 1.684 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.884      ;
; 2.317 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.536      ;
; 2.317 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.536      ;
; 2.317 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.536      ;
; 2.317 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.536      ;
; 2.317 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.536      ;
; 2.317 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.536      ;
; 2.317 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.536      ;
; 2.317 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.536      ;
; 2.317 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.536      ;
; 2.317 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.536      ;
; 2.317 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.536      ;
; 2.317 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.536      ;
; 2.317 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.536      ;
; 2.317 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.536      ;
; 2.317 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.536      ;
; 2.317 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.536      ;
; 2.334 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.553      ;
; 2.334 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.553      ;
; 2.334 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.553      ;
; 2.334 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.553      ;
; 2.334 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.553      ;
; 2.334 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.553      ;
; 2.334 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.553      ;
; 2.334 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.553      ;
; 2.334 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.553      ;
; 2.334 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.553      ;
; 2.334 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.553      ;
; 2.334 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.553      ;
; 2.334 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.553      ;
; 2.334 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.553      ;
; 2.334 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.553      ;
; 2.334 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.553      ;
; 2.523 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.744      ;
; 2.523 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.744      ;
; 2.523 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.744      ;
; 2.523 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.744      ;
; 2.523 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.744      ;
; 2.523 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.744      ;
; 2.523 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.744      ;
; 2.523 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.744      ;
; 2.523 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.744      ;
; 2.523 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.744      ;
; 2.523 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.744      ;
; 2.523 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.744      ;
; 2.523 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.744      ;
; 2.523 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.744      ;
; 2.523 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.744      ;
; 2.523 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.744      ;
; 2.964 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.185      ;
; 2.964 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.185      ;
; 2.964 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.185      ;
; 2.964 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.185      ;
; 2.964 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.185      ;
; 2.964 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.185      ;
; 2.964 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.185      ;
; 2.964 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.185      ;
; 2.964 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.185      ;
; 2.964 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.185      ;
; 2.964 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.185      ;
; 2.964 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.185      ;
; 2.964 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.185      ;
; 2.964 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.185      ;
; 2.964 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.185      ;
; 2.964 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.185      ;
; 2.985 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.573     ; 2.556      ;
; 3.018 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.573     ; 2.589      ;
; 3.037 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.258      ;
; 3.037 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.258      ;
; 3.037 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.258      ;
; 3.037 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.258      ;
; 3.037 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.258      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                  ;
+-------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                                                                                   ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 3.604 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 2.298      ;
; 3.604 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 2.298      ;
; 3.604 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 2.298      ;
; 3.604 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 2.298      ;
; 3.604 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 2.298      ;
; 3.604 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 2.298      ;
; 3.604 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 2.298      ;
; 3.604 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 2.298      ;
; 3.604 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 2.298      ;
; 3.604 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 2.298      ;
; 3.604 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 2.298      ;
; 3.604 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 2.298      ;
; 3.604 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.449     ; 2.299      ;
; 3.604 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.449     ; 2.299      ;
; 3.604 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.449     ; 2.299      ;
; 3.604 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.449     ; 2.299      ;
; 3.604 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.449     ; 2.299      ;
; 3.604 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.449     ; 2.299      ;
; 3.604 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 2.297      ;
; 3.604 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 2.297      ;
; 3.604 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 2.297      ;
; 3.604 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 2.297      ;
; 3.604 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 2.297      ;
; 3.604 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 2.297      ;
; 3.604 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 2.297      ;
; 3.604 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.449     ; 2.299      ;
; 3.604 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.449     ; 2.299      ;
; 3.605 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.448     ; 2.301      ;
; 3.605 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.448     ; 2.301      ;
; 3.605 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.448     ; 2.301      ;
; 3.605 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.448     ; 2.301      ;
; 3.605 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.448     ; 2.301      ;
; 3.605 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.448     ; 2.301      ;
; 3.605 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.448     ; 2.301      ;
; 3.605 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.448     ; 2.301      ;
; 3.605 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.448     ; 2.301      ;
; 3.605 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.448     ; 2.301      ;
; 3.605 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.448     ; 2.301      ;
; 3.606 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.453     ; 2.297      ;
; 3.606 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.453     ; 2.297      ;
; 3.606 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.452     ; 2.298      ;
; 3.609 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 2.295      ;
; 3.609 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 2.295      ;
; 3.609 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 2.294      ;
; 3.609 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 2.294      ;
; 3.609 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 2.295      ;
; 3.609 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 2.295      ;
; 3.609 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 2.294      ;
; 3.609 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 2.294      ;
; 3.609 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 2.294      ;
; 3.609 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 2.294      ;
; 3.609 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 2.295      ;
; 3.609 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 2.295      ;
; 3.609 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 2.295      ;
; 3.609 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 2.295      ;
; 3.609 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 2.295      ;
; 3.609 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 2.295      ;
; 3.609 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 2.299      ;
; 3.610 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 2.299      ;
; 3.610 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 2.299      ;
; 3.610 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 2.299      ;
; 3.610 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 2.299      ;
; 3.610 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 2.299      ;
; 3.632 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity9                          ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.478     ; 2.298      ;
; 3.632 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[0]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.478     ; 2.298      ;
; 3.634 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.480     ; 2.298      ;
; 3.634 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.484     ; 2.294      ;
; 3.634 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.484     ; 2.294      ;
; 3.635 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.480     ; 2.299      ;
; 3.635 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.480     ; 2.299      ;
; 3.635 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.480     ; 2.299      ;
; 3.639 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.488     ; 2.295      ;
; 3.639 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.488     ; 2.295      ;
; 3.639 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.488     ; 2.295      ;
; 3.639 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.488     ; 2.295      ;
; 3.639 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.488     ; 2.295      ;
; 3.639 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.488     ; 2.295      ;
; 3.640 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.486     ; 2.298      ;
; 3.640 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.486     ; 2.298      ;
; 3.640 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.486     ; 2.298      ;
; 3.640 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[3]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.486     ; 2.298      ;
; 3.936 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.781     ; 2.299      ;
; 3.936 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.781     ; 2.299      ;
; 3.936 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.781     ; 2.299      ;
; 3.936 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.781     ; 2.299      ;
; 3.936 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.783     ; 2.297      ;
; 3.936 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.783     ; 2.297      ;
; 3.936 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.781     ; 2.299      ;
; 3.936 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.782     ; 2.298      ;
; 3.936 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.782     ; 2.298      ;
; 3.936 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.782     ; 2.298      ;
; 3.936 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.782     ; 2.298      ;
; 3.936 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.782     ; 2.298      ;
; 3.936 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.782     ; 2.298      ;
; 3.936 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.782     ; 2.298      ;
; 3.936 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.782     ; 2.298      ;
; 3.936 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.782     ; 2.298      ;
; 3.936 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.782     ; 2.298      ;
; 3.936 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.782     ; 2.298      ;
; 3.936 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.782     ; 2.298      ;
+-------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.741 ; 3.971        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_address_reg0    ;
; 3.741 ; 3.971        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_we_reg          ;
; 3.741 ; 3.957        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                  ;
; 3.742 ; 3.972        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_address_reg0    ;
; 3.742 ; 3.972        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_we_reg          ;
; 3.743 ; 3.973        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_datain_reg0     ;
; 3.744 ; 3.974        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_datain_reg0     ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                       ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                       ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                       ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                       ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                       ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                       ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[1]                 ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[2]                 ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                           ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[3]                                                   ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[10]                                                                                                                             ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[18]                                                                                                                             ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[19]                                                                                                                             ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[20]                                                                                                                             ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[22]                                                                                                                             ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[5]                                                                                                                           ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[10]                                                                                                                         ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[11]                                                                                                                         ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[12]                                                                                                                         ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[13]                                                                                                                         ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[14]                                                                                                                         ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[15]                                                                                                                         ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[16]                                                                                                                         ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[17]                                                                                                                         ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[18]                                                                                                                         ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[19]                                                                                                                         ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[20]                                                                                                                         ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[21]                                                                                                                         ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[22]                                                                                                                         ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[8]                                                                                                                          ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[9]                                                                                                                          ;
; 3.746 ; 3.962        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4]                                           ;
; 3.746 ; 3.962        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5]                                           ;
; 3.748 ; 3.964        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity9                          ;
; 3.748 ; 3.964        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[0]                                                   ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[0]                             ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[10]                            ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[11]                            ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[12]                            ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[13]                            ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[14]                            ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[15]                            ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[1]                             ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[2]                             ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[3]                             ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[4]                             ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[5]                             ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[6]                             ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[7]                             ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[8]                             ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[9]                             ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[0]                             ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[10]                            ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[11]                            ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[12]                            ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[13]                            ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[14]                            ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[15]                            ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[1]                             ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[2]                             ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[3]                             ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[4]                             ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[5]                             ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[6]                             ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[7]                             ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[8]                             ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[9]                             ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 3.749 ; 3.965        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[0]                                                                                                                           ;
; 3.749 ; 3.965        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[3]                                                                                                                           ;
; 3.749 ; 3.965        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[4]                                                                                                                           ;
; 3.750 ; 3.966        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ;
; 3.750 ; 3.966        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ;
; 3.750 ; 3.966        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4]                                           ;
; 3.750 ; 3.966        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ;
; 3.750 ; 3.966        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ;
; 3.750 ; 3.966        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ;
; 3.750 ; 3.966        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ;
; 3.750 ; 3.966        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ;
; 3.750 ; 3.966        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                                ;
; 3.750 ; 3.966        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                                ;
; 3.750 ; 3.966        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                                ;
; 3.750 ; 3.966        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                                ;
; 3.750 ; 3.966        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4]                                ;
; 3.750 ; 3.966        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5]                                ;
; 3.750 ; 3.966        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                                ;
; 3.750 ; 3.966        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                                ;
; 3.750 ; 3.966        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                                ;
; 3.750 ; 3.966        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;
; 3.750 ; 3.966        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;
; 3.750 ; 3.966        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;
; 3.750 ; 3.966        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                            ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                        ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------+
; 9.562 ; 9.746        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK                  ;
; 9.562 ; 9.746        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|rClk[0]                                          ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[0]                   ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[10]                  ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11]                  ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]                  ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]                  ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]                  ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]                  ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]                  ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]                  ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[18]                  ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[19]                  ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[1]                   ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[20]                  ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[21]                  ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[22]                  ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[23]                  ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]                  ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[2]                   ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[3]                   ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[4]                   ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]                   ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]                   ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]                   ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[8]                   ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[9]                   ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[0]         ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[1]         ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2]         ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3]         ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]                           ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                            ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|oRST_1                            ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                            ;
; 9.588 ; 9.772        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[16]                          ;
; 9.588 ; 9.772        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[17]                          ;
; 9.588 ; 9.772        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[18]                          ;
; 9.588 ; 9.772        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[19]                          ;
; 9.588 ; 9.772        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[20]                          ;
; 9.588 ; 9.772        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[21]                          ;
; 9.588 ; 9.772        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[22]                          ;
; 9.588 ; 9.772        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[23]                          ;
; 9.588 ; 9.772        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[24]                          ;
; 9.588 ; 9.772        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[25]                          ;
; 9.588 ; 9.772        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[26]                          ;
; 9.588 ; 9.772        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[27]                          ;
; 9.588 ; 9.772        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[28]                          ;
; 9.588 ; 9.772        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[29]                          ;
; 9.588 ; 9.772        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[30]                          ;
; 9.588 ; 9.772        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[31]                          ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]               ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]               ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]               ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]               ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]               ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]               ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[10]                          ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[11]                          ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[12]                          ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[13]                          ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[14]                          ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[15]                          ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[1]                           ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[2]                           ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[3]                           ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]                           ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]                           ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]                           ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]                           ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]                           ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[9]                           ;
; 9.713 ; 9.713        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.713 ; 9.713        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.713 ; 9.713        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.722 ; 9.722        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; inst|rClk[0]|clk                                              ;
; 9.722 ; 9.722        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; inst|u8|mI2C_CTRL_CLK|clk                                     ;
; 9.745 ; 9.745        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 9.747 ; 9.747        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; inst|u2|Cont[0]|clk                                           ;
; 9.747 ; 9.747        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; inst|u2|oRST_0|clk                                            ;
; 9.747 ; 9.747        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; inst|u2|oRST_1|clk                                            ;
; 9.747 ; 9.747        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; inst|u2|oRST_2|clk                                            ;
; 9.747 ; 9.747        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; inst|u8|combo_cnt[0]|clk                                      ;
; 9.747 ; 9.747        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; inst|u8|combo_cnt[10]|clk                                     ;
; 9.747 ; 9.747        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; inst|u8|combo_cnt[11]|clk                                     ;
; 9.747 ; 9.747        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; inst|u8|combo_cnt[12]|clk                                     ;
; 9.747 ; 9.747        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; inst|u8|combo_cnt[13]|clk                                     ;
; 9.747 ; 9.747        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; inst|u8|combo_cnt[14]|clk                                     ;
; 9.747 ; 9.747        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; inst|u8|combo_cnt[15]|clk                                     ;
; 9.747 ; 9.747        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; inst|u8|combo_cnt[16]|clk                                     ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; SW[*]        ; CLOCK_50   ; 2.099 ; 2.590 ; Rise       ; CLOCK_50                                            ;
;  SW[1]       ; CLOCK_50   ; 2.099 ; 2.590 ; Rise       ; CLOCK_50                                            ;
; DRAM_DQ[*]   ; CLOCK_50   ; 4.135 ; 4.609 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.169 ; 3.605 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.751 ; 4.227 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.168 ; 3.601 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.431 ; 3.877 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.349 ; 3.775 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.902 ; 4.422 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.983 ; 4.520 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.066 ; 4.524 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.817 ; 4.303 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.083 ; 4.585 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.374 ; 3.829 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.782 ; 4.279 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.893 ; 4.361 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.135 ; 4.609 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.146 ; 3.576 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]        ; CLOCK_50   ; -1.753 ; -2.231 ; Rise       ; CLOCK_50                                            ;
;  SW[1]       ; CLOCK_50   ; -1.753 ; -2.231 ; Rise       ; CLOCK_50                                            ;
; DRAM_DQ[*]   ; CLOCK_50   ; -2.548 ; -2.966 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -2.570 ; -2.993 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -3.131 ; -3.592 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -2.571 ; -2.991 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -2.822 ; -3.255 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -2.744 ; -3.157 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -3.264 ; -3.772 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -3.364 ; -3.889 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -3.433 ; -3.877 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -3.206 ; -3.682 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -3.451 ; -3.936 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -2.744 ; -3.185 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -3.170 ; -3.657 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -3.267 ; -3.721 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -3.511 ; -3.976 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -2.548 ; -2.966 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+
; GPIO_1[*]         ; CLOCK_50   ; 8.389  ; 8.104  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1[14]       ; CLOCK_50   ; 5.639  ; 5.486  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1[20]       ; CLOCK_50   ; 8.389  ; 8.104  ; Rise       ; CLOCK_50                                            ;
; GPIO_1_CLKOUT[*]  ; CLOCK_50   ; 4.954  ; 4.838  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1_CLKOUT[0] ; CLOCK_50   ; 4.954  ; 4.838  ; Rise       ; CLOCK_50                                            ;
; VGA_CLK           ; CLOCK_50   ; 4.880  ; 4.999  ; Rise       ; CLOCK_50                                            ;
; DRAM_ADDR[*]      ; CLOCK_50   ; 4.969  ; 4.869  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]     ; CLOCK_50   ; 4.892  ; 4.715  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]     ; CLOCK_50   ; 4.969  ; 4.869  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]     ; CLOCK_50   ; 4.270  ; 4.153  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]     ; CLOCK_50   ; 3.944  ; 3.896  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]     ; CLOCK_50   ; 4.216  ; 4.153  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]     ; CLOCK_50   ; 3.915  ; 3.811  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]     ; CLOCK_50   ; 4.300  ; 4.188  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]     ; CLOCK_50   ; 4.404  ; 4.298  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]     ; CLOCK_50   ; 4.429  ; 4.347  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]     ; CLOCK_50   ; 4.147  ; 4.062  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]    ; CLOCK_50   ; 4.604  ; 4.504  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]    ; CLOCK_50   ; 4.084  ; 4.025  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_0         ; CLOCK_50   ; 4.743  ; 4.624  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_1         ; CLOCK_50   ; 4.578  ; 4.396  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N        ; CLOCK_50   ; 4.379  ; 4.256  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N         ; CLOCK_50   ; 5.100  ; 4.978  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]        ; CLOCK_50   ; 8.242  ; 7.894  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]       ; CLOCK_50   ; 5.569  ; 5.486  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]       ; CLOCK_50   ; 6.210  ; 6.078  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]       ; CLOCK_50   ; 6.692  ; 6.542  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]       ; CLOCK_50   ; 8.242  ; 7.894  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]       ; CLOCK_50   ; 6.553  ; 6.435  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]       ; CLOCK_50   ; 6.360  ; 6.276  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]       ; CLOCK_50   ; 6.598  ; 6.526  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]       ; CLOCK_50   ; 6.045  ; 5.885  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]       ; CLOCK_50   ; 6.753  ; 6.634  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]       ; CLOCK_50   ; 5.999  ; 5.962  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]      ; CLOCK_50   ; 5.621  ; 5.530  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]      ; CLOCK_50   ; 6.047  ; 5.901  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]      ; CLOCK_50   ; 5.571  ; 5.458  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]      ; CLOCK_50   ; 6.853  ; 6.795  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]      ; CLOCK_50   ; 6.605  ; 6.538  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]      ; CLOCK_50   ; 6.253  ; 6.116  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_LDQM         ; CLOCK_50   ; 5.441  ; 5.359  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N        ; CLOCK_50   ; 3.883  ; 3.807  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_UDQM         ; CLOCK_50   ; 4.363  ; 4.244  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N         ; CLOCK_50   ; 6.453  ; 6.151  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK          ; CLOCK_50   ; -0.448 ;        ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK          ; CLOCK_50   ;        ; -0.595 ; Fall       ; inst|u6|altpll_component|auto_generated|pll1|clk[1] ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+
; GPIO_1[*]         ; CLOCK_50   ; 5.515  ; 5.363  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1[14]       ; CLOCK_50   ; 5.515  ; 5.363  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1[20]       ; CLOCK_50   ; 8.157  ; 7.877  ; Rise       ; CLOCK_50                                            ;
; GPIO_1_CLKOUT[*]  ; CLOCK_50   ; 4.858  ; 4.741  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1_CLKOUT[0] ; CLOCK_50   ; 4.858  ; 4.741  ; Rise       ; CLOCK_50                                            ;
; VGA_CLK           ; CLOCK_50   ; 4.782  ; 4.901  ; Rise       ; CLOCK_50                                            ;
; DRAM_ADDR[*]      ; CLOCK_50   ; 3.508  ; 3.403  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]     ; CLOCK_50   ; 4.446  ; 4.271  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]     ; CLOCK_50   ; 4.520  ; 4.420  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]     ; CLOCK_50   ; 3.850  ; 3.732  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]     ; CLOCK_50   ; 3.536  ; 3.484  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]     ; CLOCK_50   ; 3.797  ; 3.733  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]     ; CLOCK_50   ; 3.508  ; 3.403  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]     ; CLOCK_50   ; 3.878  ; 3.766  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]     ; CLOCK_50   ; 3.978  ; 3.871  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]     ; CLOCK_50   ; 4.001  ; 3.917  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]     ; CLOCK_50   ; 3.731  ; 3.644  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]    ; CLOCK_50   ; 4.170  ; 4.069  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]    ; CLOCK_50   ; 3.670  ; 3.609  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_0         ; CLOCK_50   ; 4.303  ; 4.185  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_1         ; CLOCK_50   ; 4.145  ; 3.966  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N        ; CLOCK_50   ; 3.953  ; 3.830  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N         ; CLOCK_50   ; 4.644  ; 4.523  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]        ; CLOCK_50   ; 4.140  ; 4.010  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]       ; CLOCK_50   ; 4.140  ; 4.010  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]       ; CLOCK_50   ; 4.754  ; 4.623  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]       ; CLOCK_50   ; 4.938  ; 4.821  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]       ; CLOCK_50   ; 6.663  ; 6.315  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]       ; CLOCK_50   ; 4.760  ; 4.657  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]       ; CLOCK_50   ; 4.907  ; 4.775  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]       ; CLOCK_50   ; 5.055  ; 4.967  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]       ; CLOCK_50   ; 4.597  ; 4.434  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]       ; CLOCK_50   ; 5.033  ; 4.913  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]       ; CLOCK_50   ; 4.424  ; 4.349  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]      ; CLOCK_50   ; 4.492  ; 4.364  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]      ; CLOCK_50   ; 4.823  ; 4.693  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]      ; CLOCK_50   ; 4.453  ; 4.301  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]      ; CLOCK_50   ; 5.207  ; 5.143  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]      ; CLOCK_50   ; 4.777  ; 4.656  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]      ; CLOCK_50   ; 4.678  ; 4.508  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_LDQM         ; CLOCK_50   ; 4.974  ; 4.890  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N        ; CLOCK_50   ; 3.476  ; 3.399  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_UDQM         ; CLOCK_50   ; 3.939  ; 3.820  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N         ; CLOCK_50   ; 6.025  ; 5.720  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK          ; CLOCK_50   ; -0.777 ;        ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK          ; CLOCK_50   ;        ; -0.922 ; Fall       ; inst|u6|altpll_component|auto_generated|pll1|clk[1] ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                          ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.930 ; 3.917 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.594 ; 4.581 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.930 ; 3.917 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.940 ; 3.927 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.372 ; 4.359 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.322 ; 4.309 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.930 ; 3.917 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.342 ; 4.329 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.318 ; 4.305 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.577 ; 4.564 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.577 ; 4.564 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.614 ; 4.601 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.567 ; 4.554 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.604 ; 4.591 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.614 ; 4.601 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.594 ; 4.581 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.322 ; 4.309 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                  ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.030 ; 3.030 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.667 ; 3.667 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.030 ; 3.030 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.040 ; 3.040 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.454 ; 3.454 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.406 ; 3.406 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.030 ; 3.030 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.426 ; 3.426 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.402 ; 3.402 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.652 ; 3.652 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.652 ; 3.652 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.687 ; 3.687 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.642 ; 3.642 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.677 ; 3.677 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.687 ; 3.687 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.667 ; 3.667 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.406 ; 3.406 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                 ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.964     ; 3.964     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.573     ; 4.573     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.964     ; 3.964     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.974     ; 3.974     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.366     ; 4.366     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.342     ; 4.342     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.964     ; 3.964     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.362     ; 4.362     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.341     ; 4.341     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.569     ; 4.569     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.569     ; 4.569     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.593     ; 4.593     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.559     ; 4.559     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.583     ; 4.583     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.593     ; 4.593     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.573     ; 4.573     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.342     ; 4.342     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                         ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.062     ; 3.250     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.647     ; 3.835     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.062     ; 3.250     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.072     ; 3.260     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.449     ; 3.637     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.425     ; 3.613     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.062     ; 3.250     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.445     ; 3.633     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.424     ; 3.612     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.644     ; 3.832     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.644     ; 3.832     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.667     ; 3.855     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.634     ; 3.822     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.657     ; 3.845     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.667     ; 3.855     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.647     ; 3.835     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.425     ; 3.613     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 40
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 11.847 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                                                                      ; Synchronization Node                                                                                                                                                      ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 11.847                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 7.338        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 4.509        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 11.854                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;                        ;              ;                  ; 6.850        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ;                        ;              ;                  ; 5.004        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 11.894                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;                        ;              ;                  ; 6.706        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ;                        ;              ;                  ; 5.188        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 11.917                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 7.196        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 4.721        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 11.967                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 7.199        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 4.768        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.045                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;                        ;              ;                  ; 7.100        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ;                        ;              ;                  ; 4.945        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.082                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;                        ;              ;                  ; 7.194        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ;                        ;              ;                  ; 4.888        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.159                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 7.025        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 5.134        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.196                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 7.101        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 5.095        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.197                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 7.198        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 4.999        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.272                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;                        ;              ;                  ; 6.767        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ;                        ;              ;                  ; 5.505        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.275                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 7.099        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 5.176        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.290                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 7.338        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 4.952        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.291                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 7.349        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 4.942        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.320                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 7.018        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 5.302        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.331                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 6.883        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 5.448        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.339                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 7.215        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 5.124        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.350                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 6.902        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 5.448        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.402                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 7.339        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 5.063        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.406                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 7.219        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 5.187        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.423                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 7.076        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 5.347        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.445                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;                        ;              ;                  ; 7.212        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ;                        ;              ;                  ; 5.233        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.456                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 7.102        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 5.354        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.522                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 6.740        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 5.782        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.523                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 7.351        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 5.172        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.543                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 7.350        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 5.193        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.551                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 7.242        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 5.309        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.568                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 7.201        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 5.367        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.598                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 7.201        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 5.397        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.639                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 6.901        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 5.738        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.644                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 7.214        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 5.430        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.694                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 7.337        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 5.357        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.695                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 7.213        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 5.482        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.714                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 7.353        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 5.361        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.789                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 7.241        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 5.548        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #36: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.845                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 7.212        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 5.633        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #37: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.851                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 7.101        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 5.750        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #38: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.959                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 7.210        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 5.749        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #39: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.020                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 7.350        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 5.670        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #40: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 13.026                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 7.221        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 5.805        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 1.432  ; 0.000         ;
; CLOCK_50                                            ; 17.400 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                           ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.148 ; 0.000         ;
; CLOCK_50                                            ; 0.187 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                        ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.824  ; 0.000         ;
; CLOCK_50                                            ; 16.527 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                        ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; CLOCK_50                                            ; 0.926 ; 0.000         ;
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 2.385 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                            ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 3.747 ; 0.000         ;
; CLOCK_50                                            ; 9.266 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                           ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 1.432 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[20]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.329     ; 1.246      ;
; 1.432 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[22]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.329     ; 1.246      ;
; 1.432 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[19]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.329     ; 1.246      ;
; 1.432 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[18]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.329     ; 1.246      ;
; 1.432 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[10]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.329     ; 1.246      ;
; 1.433 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|mRD           ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 1.073      ;
; 1.433 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|RD_MASK[1]    ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 1.073      ;
; 1.433 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|RD_MASK[0]    ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 1.073      ;
; 1.518 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[21]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.311     ; 1.178      ;
; 1.524 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[8]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 0.982      ;
; 1.524 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[9]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 0.982      ;
; 1.524 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[10] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 0.982      ;
; 1.524 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[11] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 0.982      ;
; 1.524 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[12] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 0.982      ;
; 1.524 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[13] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 0.982      ;
; 1.524 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[14] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 0.982      ;
; 1.524 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[15] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 0.982      ;
; 1.524 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[16] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 0.982      ;
; 1.524 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[17] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 0.982      ;
; 1.524 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[18] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 0.982      ;
; 1.524 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[19] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 0.982      ;
; 1.524 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[20] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 0.982      ;
; 1.524 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[22] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 0.982      ;
; 1.524 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[21] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 0.982      ;
; 1.551 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[8]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.313     ; 1.143      ;
; 1.551 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[9]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.313     ; 1.143      ;
; 1.551 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[10] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.313     ; 1.143      ;
; 1.551 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[11] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.313     ; 1.143      ;
; 1.551 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[12] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.313     ; 1.143      ;
; 1.551 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[13] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.313     ; 1.143      ;
; 1.551 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[14] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.313     ; 1.143      ;
; 1.551 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[15] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.313     ; 1.143      ;
; 1.551 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[16] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.313     ; 1.143      ;
; 1.551 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[17] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.313     ; 1.143      ;
; 1.551 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[18] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.313     ; 1.143      ;
; 1.551 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[19] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.313     ; 1.143      ;
; 1.551 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[20] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.313     ; 1.143      ;
; 1.551 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[22] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.313     ; 1.143      ;
; 1.551 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[21] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.313     ; 1.143      ;
; 1.554 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[8]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.330     ; 1.123      ;
; 1.554 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[9]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.330     ; 1.123      ;
; 1.554 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[10] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.330     ; 1.123      ;
; 1.554 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[11] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.330     ; 1.123      ;
; 1.554 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[12] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.330     ; 1.123      ;
; 1.554 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[13] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.330     ; 1.123      ;
; 1.554 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[14] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.330     ; 1.123      ;
; 1.554 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[15] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.330     ; 1.123      ;
; 1.554 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[16] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.330     ; 1.123      ;
; 1.554 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[17] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.330     ; 1.123      ;
; 1.554 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[18] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.330     ; 1.123      ;
; 1.554 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[19] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.330     ; 1.123      ;
; 1.554 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[20] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.330     ; 1.123      ;
; 1.554 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[22] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.330     ; 1.123      ;
; 1.554 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[21] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.330     ; 1.123      ;
; 1.585 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[8]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.324     ; 1.098      ;
; 1.585 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[9]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.324     ; 1.098      ;
; 1.585 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[10] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.324     ; 1.098      ;
; 1.585 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[11] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.324     ; 1.098      ;
; 1.585 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[12] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.324     ; 1.098      ;
; 1.585 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[13] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.324     ; 1.098      ;
; 1.585 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[14] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.324     ; 1.098      ;
; 1.585 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[15] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.324     ; 1.098      ;
; 1.585 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[16] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.324     ; 1.098      ;
; 1.585 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[17] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.324     ; 1.098      ;
; 1.585 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[18] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.324     ; 1.098      ;
; 1.585 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[19] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.324     ; 1.098      ;
; 1.585 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[20] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.324     ; 1.098      ;
; 1.585 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[22] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.324     ; 1.098      ;
; 1.585 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[21] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.324     ; 1.098      ;
; 1.597 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|mWR           ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.312     ; 1.098      ;
; 1.597 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[0]    ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.312     ; 1.098      ;
; 1.597 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[1]    ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.312     ; 1.098      ;
; 1.611 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[17]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.312     ; 1.084      ;
; 1.611 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[16]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.312     ; 1.084      ;
; 1.611 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[15]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.312     ; 1.084      ;
; 1.611 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[13]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.312     ; 1.084      ;
; 1.611 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[12]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.312     ; 1.084      ;
; 1.611 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[11]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.312     ; 1.084      ;
; 1.625 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[14]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.301     ; 1.081      ;
; 1.625 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[9]      ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.301     ; 1.081      ;
; 1.625 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[8]      ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.301     ; 1.081      ;
; 4.639 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[11]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.148      ; 3.516      ;
; 4.687 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[11]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.148      ; 3.468      ;
; 4.696 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mRD           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.240     ; 3.071      ;
; 4.696 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|RD_MASK[1]    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.240     ; 3.071      ;
; 4.696 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|RD_MASK[0]    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.240     ; 3.071      ;
; 4.715 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[20]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.058     ; 3.234      ;
; 4.715 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[22]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.058     ; 3.234      ;
; 4.715 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[19]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.058     ; 3.234      ;
; 4.715 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[18]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.058     ; 3.234      ;
; 4.715 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[10]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.058     ; 3.234      ;
; 4.721 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[11]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.147      ; 3.433      ;
; 4.723 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[11]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.148      ; 3.432      ;
; 4.727 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[11]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.147      ; 3.427      ;
; 4.730 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]  ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[20]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.127      ; 3.404      ;
; 4.730 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]  ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[22]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.127      ; 3.404      ;
; 4.730 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]  ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[19]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.127      ; 3.404      ;
; 4.730 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]  ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[18]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.127      ; 3.404      ;
; 4.730 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]  ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[10]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.127      ; 3.404      ;
; 4.731 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mRD           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.240     ; 3.036      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                     ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.400 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 2.578      ;
; 17.427 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 2.554      ;
; 17.495 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.474      ;
; 17.495 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.474      ;
; 17.495 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.474      ;
; 17.495 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.474      ;
; 17.495 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.474      ;
; 17.495 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.474      ;
; 17.495 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.474      ;
; 17.495 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.474      ;
; 17.495 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.474      ;
; 17.495 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.474      ;
; 17.495 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.474      ;
; 17.495 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.474      ;
; 17.495 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.474      ;
; 17.495 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.474      ;
; 17.495 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 2.474      ;
; 17.522 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.450      ;
; 17.522 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.450      ;
; 17.522 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.450      ;
; 17.522 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.450      ;
; 17.522 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.450      ;
; 17.522 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.450      ;
; 17.522 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.450      ;
; 17.522 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.450      ;
; 17.522 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.450      ;
; 17.522 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.450      ;
; 17.522 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.450      ;
; 17.522 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.450      ;
; 17.522 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.450      ;
; 17.522 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.450      ;
; 17.522 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.450      ;
; 17.548 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19] ; DE0_D5M:inst|Reset_Delay:u2|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 2.431      ;
; 17.560 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 2.421      ;
; 17.563 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 2.418      ;
; 17.621 ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 2.360      ;
; 17.629 ; DE0_D5M:inst|Reset_Delay:u2|Cont[11] ; DE0_D5M:inst|Reset_Delay:u2|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 2.352      ;
; 17.637 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.334      ;
; 17.637 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.334      ;
; 17.637 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.334      ;
; 17.637 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.334      ;
; 17.637 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.334      ;
; 17.637 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.334      ;
; 17.637 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.334      ;
; 17.637 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.334      ;
; 17.637 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.334      ;
; 17.637 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.334      ;
; 17.637 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.334      ;
; 17.637 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.334      ;
; 17.637 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.334      ;
; 17.637 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.334      ;
; 17.637 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.334      ;
; 17.637 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.334      ;
; 17.638 ; DE0_D5M:inst|Reset_Delay:u2|Cont[3]  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 2.343      ;
; 17.643 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19] ; DE0_D5M:inst|Reset_Delay:u2|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.327      ;
; 17.643 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19] ; DE0_D5M:inst|Reset_Delay:u2|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.327      ;
; 17.643 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19] ; DE0_D5M:inst|Reset_Delay:u2|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.327      ;
; 17.643 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19] ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.327      ;
; 17.643 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19] ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.327      ;
; 17.643 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19] ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.327      ;
; 17.643 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19] ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.327      ;
; 17.643 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19] ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.327      ;
; 17.643 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19] ; DE0_D5M:inst|Reset_Delay:u2|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.327      ;
; 17.643 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19] ; DE0_D5M:inst|Reset_Delay:u2|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.327      ;
; 17.643 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19] ; DE0_D5M:inst|Reset_Delay:u2|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.327      ;
; 17.643 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19] ; DE0_D5M:inst|Reset_Delay:u2|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.327      ;
; 17.643 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19] ; DE0_D5M:inst|Reset_Delay:u2|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.327      ;
; 17.643 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19] ; DE0_D5M:inst|Reset_Delay:u2|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.327      ;
; 17.643 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19] ; DE0_D5M:inst|Reset_Delay:u2|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.327      ;
; 17.655 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.317      ;
; 17.655 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.317      ;
; 17.655 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.317      ;
; 17.655 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.317      ;
; 17.655 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.317      ;
; 17.655 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.317      ;
; 17.655 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.317      ;
; 17.655 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.317      ;
; 17.655 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.317      ;
; 17.655 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.317      ;
; 17.655 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.317      ;
; 17.655 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.317      ;
; 17.655 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.317      ;
; 17.655 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.317      ;
; 17.655 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.317      ;
; 17.658 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.314      ;
; 17.658 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.314      ;
; 17.658 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.314      ;
; 17.658 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.314      ;
; 17.658 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.314      ;
; 17.658 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.314      ;
; 17.658 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.314      ;
; 17.658 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.314      ;
; 17.658 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.314      ;
; 17.658 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.314      ;
; 17.658 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.314      ;
; 17.658 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.314      ;
; 17.658 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.314      ;
; 17.658 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.314      ;
; 17.658 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]  ; DE0_D5M:inst|Reset_Delay:u2|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.314      ;
; 17.661 ; DE0_D5M:inst|Reset_Delay:u2|Cont[18] ; DE0_D5M:inst|Reset_Delay:u2|oRST_0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 2.318      ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                 ; To Node                                                                                                                                                                   ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.148 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[13]                                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_datain_reg0     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.475      ;
; 0.149 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[7]                                                                                                                           ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_datain_reg0     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.473      ;
; 0.156 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[11]                                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_datain_reg0     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.488      ;
; 0.159 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[9]                                                                                                                           ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_datain_reg0     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.485      ;
; 0.162 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[2]                                                   ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.486      ;
; 0.166 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[1]                                                   ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.490      ;
; 0.167 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[7]                                                                                                                           ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_datain_reg0     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.488      ;
; 0.177 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[12]                                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_datain_reg0     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.501      ;
; 0.180 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.182 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[12]                                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_datain_reg0     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.503      ;
; 0.186 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.313      ;
; 0.187 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Read                                                                                                                                  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Read                                                                                                                                  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mRD_DONE                                                                                                                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|mRD_DONE                                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; DE0_D5M:inst|Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Write                                                                                                                                 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Write                                                                                                                                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mWR_DONE                                                                                                                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|mWR_DONE                                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|OUT_VALID                                                                                                                             ; DE0_D5M:inst|Sdram_Control_4Port:u7|OUT_VALID                                                                                                                             ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                             ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                             ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                    ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                               ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                               ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                  ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[4]                                                                                                     ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[3]                                                                                                     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[11]                                                                                                  ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[3]                                                                                                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.195 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                    ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                         ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[6]                                                                                                     ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[5]                                                                                                     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                         ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[8]                                                                                                                ; DE0_D5M:inst|Sdram_Control_4Port:u7|SA[8]                                                                                                                                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[12]                                                                                                  ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[4]                                                                                                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[3]                                                                                                                ; DE0_D5M:inst|Sdram_Control_4Port:u7|SA[3]                                                                                                                                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[1]                                                                                                                ; DE0_D5M:inst|Sdram_Control_4Port:u7|SA[1]                                                                                                                                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[0]                                                                                                                ; DE0_D5M:inst|Sdram_Control_4Port:u7|SA[0]                                                                                                                                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|LOAD_MODE                                                                                                  ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                         ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[21]                                                                                                  ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|BA[1]                                                                                                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[7]                                                                                                                ; DE0_D5M:inst|Sdram_Control_4Port:u7|SA[7]                                                                                                                                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[14]                                                                                                  ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[6]                                                                                                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[6]                                                                                                                ; DE0_D5M:inst|Sdram_Control_4Port:u7|SA[6]                                                                                                                                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.197 ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                         ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.324      ;
; 0.197 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[7]                                                                                                     ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[6]                                                                                                     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[2]                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[22]                                                                                                  ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|CS_N[0]                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[19]                                                                                                  ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[11]                                                                                                               ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[2]                                                                                                                ; DE0_D5M:inst|Sdram_Control_4Port:u7|SA[2]                                                                                                                                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|rw_shift[0]                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.316      ;
; 0.198 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[2]                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[18]                                                                                                  ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[10]                                                                                                               ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.317      ;
; 0.199 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[9]                                                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|WE_N                                                                                                                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.318      ;
; 0.201 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.320      ;
; 0.201 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[8]                                                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.321      ;
; 0.204 ; DE0_D5M:inst|Sdram_Control_4Port:u7|CMD[1]                                                                                                                                ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|READA                                                                                                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.323      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                       ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                    ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[0] ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[1] ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.197 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.317      ;
; 0.201 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.307      ;
; 0.206 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.325      ;
; 0.208 ; DE0_D5M:inst|rClk[0]                                  ; DE0_D5M:inst|rClk[0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.314      ;
; 0.293 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.413      ;
; 0.298 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[1]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.417      ;
; 0.298 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[9]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.417      ;
; 0.298 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.417      ;
; 0.298 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.417      ;
; 0.299 ; DE0_D5M:inst|Reset_Delay:u2|Cont[2]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.418      ;
; 0.300 ; DE0_D5M:inst|Reset_Delay:u2|Cont[3]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[2]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[3]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[4]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[8]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[10]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[18]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[19]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[23]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.419      ;
; 0.301 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[20]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.420      ;
; 0.304 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; DE0_D5M:inst|Reset_Delay:u2|Cont[1]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.423      ;
; 0.305 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.424      ;
; 0.306 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; DE0_D5M:inst|Reset_Delay:u2|Cont[13]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[13]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; DE0_D5M:inst|Reset_Delay:u2|Cont[14]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[14]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; DE0_D5M:inst|Reset_Delay:u2|Cont[15]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[15]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; DE0_D5M:inst|Reset_Delay:u2|Cont[16]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[16]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; DE0_D5M:inst|Reset_Delay:u2|Cont[18]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[18]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; DE0_D5M:inst|Reset_Delay:u2|Cont[22]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[22]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; DE0_D5M:inst|Reset_Delay:u2|Cont[29]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[29]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; DE0_D5M:inst|Reset_Delay:u2|Cont[31]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[31]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; DE0_D5M:inst|Reset_Delay:u2|Cont[10]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[10]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; DE0_D5M:inst|Reset_Delay:u2|Cont[11]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[11]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; DE0_D5M:inst|Reset_Delay:u2|Cont[12]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[12]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; DE0_D5M:inst|Reset_Delay:u2|Cont[17]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[17]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; DE0_D5M:inst|Reset_Delay:u2|Cont[19]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[19]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; DE0_D5M:inst|Reset_Delay:u2|Cont[20]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[20]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; DE0_D5M:inst|Reset_Delay:u2|Cont[21]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[21]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; DE0_D5M:inst|Reset_Delay:u2|Cont[27]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[27]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; DE0_D5M:inst|Reset_Delay:u2|Cont[28]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[28]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; DE0_D5M:inst|Reset_Delay:u2|Cont[30]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[30]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; DE0_D5M:inst|Reset_Delay:u2|Cont[24]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[24]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.426      ;
; 0.308 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; DE0_D5M:inst|Reset_Delay:u2|Cont[9]                   ; DE0_D5M:inst|Reset_Delay:u2|Cont[9]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; DE0_D5M:inst|Reset_Delay:u2|Cont[23]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[23]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; DE0_D5M:inst|Reset_Delay:u2|Cont[25]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[25]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; DE0_D5M:inst|Reset_Delay:u2|Cont[26]                  ; DE0_D5M:inst|Reset_Delay:u2|Cont[26]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.427      ;
; 0.309 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[22]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.428      ;
; 0.312 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[0]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.431      ;
; 0.358 ; DE0_D5M:inst|Reset_Delay:u2|Cont[20]                  ; DE0_D5M:inst|Reset_Delay:u2|oRST_1                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.478      ;
; 0.417 ; DE0_D5M:inst|Reset_Delay:u2|oRST_1                    ; DE0_D5M:inst|Reset_Delay:u2|oRST_1                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.537      ;
; 0.422 ; DE0_D5M:inst|Reset_Delay:u2|Cont[24]                  ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.542      ;
; 0.433 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.552      ;
; 0.433 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.552      ;
; 0.433 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.552      ;
; 0.433 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.552      ;
; 0.433 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.552      ;
; 0.433 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.552      ;
; 0.433 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.552      ;
; 0.433 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.552      ;
; 0.433 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.552      ;
; 0.433 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.552      ;
; 0.433 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.552      ;
; 0.433 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.552      ;
; 0.433 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.552      ;
; 0.442 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.562      ;
; 0.447 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[1]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.566      ;
; 0.447 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[9]           ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.566      ;
; 0.447 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.566      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                                                                                   ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 0.824 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[15]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.362     ; 1.789      ;
; 0.824 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[14]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.362     ; 1.789      ;
; 0.824 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[13]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.362     ; 1.789      ;
; 0.824 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[12]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.362     ; 1.789      ;
; 0.824 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[11]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.362     ; 1.789      ;
; 0.824 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[10]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.362     ; 1.789      ;
; 0.824 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[9]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.362     ; 1.789      ;
; 0.824 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[8]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.362     ; 1.789      ;
; 0.824 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[7]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.362     ; 1.789      ;
; 0.824 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[6]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.362     ; 1.789      ;
; 0.824 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[5]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.362     ; 1.789      ;
; 0.824 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[4]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.362     ; 1.789      ;
; 0.824 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[3]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.362     ; 1.789      ;
; 0.824 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[2]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.362     ; 1.789      ;
; 0.824 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[1]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.362     ; 1.789      ;
; 0.824 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[0]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.362     ; 1.789      ;
; 0.824 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[15]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.364     ; 1.787      ;
; 0.824 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[14]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.364     ; 1.787      ;
; 0.824 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[13]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.364     ; 1.787      ;
; 0.824 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[12]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.364     ; 1.787      ;
; 0.824 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[11]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.364     ; 1.787      ;
; 0.824 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[10]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.364     ; 1.787      ;
; 0.824 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[9]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.364     ; 1.787      ;
; 0.824 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[8]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.364     ; 1.787      ;
; 0.824 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[7]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.364     ; 1.787      ;
; 0.824 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[6]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.364     ; 1.787      ;
; 0.824 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[5]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.364     ; 1.787      ;
; 0.824 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[4]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.364     ; 1.787      ;
; 0.824 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[3]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.364     ; 1.787      ;
; 0.824 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[2]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.364     ; 1.787      ;
; 0.824 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[1]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.364     ; 1.787      ;
; 0.824 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[0]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.364     ; 1.787      ;
; 0.860 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.362     ; 1.807      ;
; 0.860 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.364     ; 1.805      ;
; 0.904 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.504     ; 1.599      ;
; 0.904 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.504     ; 1.599      ;
; 0.904 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.504     ; 1.599      ;
; 0.904 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.504     ; 1.599      ;
; 0.904 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.504     ; 1.599      ;
; 0.904 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.504     ; 1.599      ;
; 0.904 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.504     ; 1.599      ;
; 0.904 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.504     ; 1.599      ;
; 0.904 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.504     ; 1.599      ;
; 0.904 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.504     ; 1.599      ;
; 0.904 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.504     ; 1.599      ;
; 0.904 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.504     ; 1.599      ;
; 0.904 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.504     ; 1.599      ;
; 0.904 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.504     ; 1.599      ;
; 0.904 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.504     ; 1.599      ;
; 0.904 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.504     ; 1.599      ;
; 0.904 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.503     ; 1.600      ;
; 0.904 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.503     ; 1.600      ;
; 0.904 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.503     ; 1.600      ;
; 0.904 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.503     ; 1.600      ;
; 0.904 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.503     ; 1.600      ;
; 0.904 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.503     ; 1.600      ;
; 0.904 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.503     ; 1.600      ;
; 0.904 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.503     ; 1.600      ;
; 0.904 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[4]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.503     ; 1.600      ;
; 0.904 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.503     ; 1.600      ;
; 0.904 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[8]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.503     ; 1.600      ;
; 0.904 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.503     ; 1.600      ;
; 0.904 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[9]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.503     ; 1.600      ;
; 0.904 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[3]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.503     ; 1.600      ;
; 0.904 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.503     ; 1.600      ;
; 0.904 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.503     ; 1.600      ;
; 0.904 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity9                          ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.503     ; 1.600      ;
; 0.904 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.503     ; 1.600      ;
; 0.904 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.503     ; 1.600      ;
; 0.905 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.502     ; 1.600      ;
; 0.905 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.503     ; 1.599      ;
; 0.905 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.503     ; 1.599      ;
; 0.905 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.502     ; 1.600      ;
; 0.905 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.503     ; 1.599      ;
; 0.905 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.502     ; 1.600      ;
; 0.905 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.502     ; 1.600      ;
; 0.905 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.502     ; 1.600      ;
; 0.905 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.504     ; 1.598      ;
; 0.905 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.502     ; 1.600      ;
; 0.905 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.502     ; 1.600      ;
; 0.905 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.503     ; 1.599      ;
; 0.905 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.502     ; 1.600      ;
; 0.905 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.504     ; 1.598      ;
; 0.905 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.504     ; 1.598      ;
; 0.905 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.504     ; 1.598      ;
; 0.905 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.504     ; 1.598      ;
; 0.905 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.504     ; 1.598      ;
; 0.905 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.504     ; 1.598      ;
; 0.905 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.505     ; 1.597      ;
; 0.905 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.505     ; 1.597      ;
; 0.905 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.504     ; 1.598      ;
; 0.905 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.504     ; 1.598      ;
; 0.905 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.502     ; 1.600      ;
; 0.905 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.503     ; 1.599      ;
; 0.905 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.504     ; 1.598      ;
; 0.905 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.504     ; 1.598      ;
; 0.905 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.504     ; 1.598      ;
; 0.905 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.504     ; 1.598      ;
; 0.905 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.503     ; 1.599      ;
; 0.905 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.503     ; 1.599      ;
+-------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                     ;
+--------+----------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.527 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.492     ; 2.988      ;
; 16.530 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.492     ; 2.985      ;
; 16.592 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.492     ; 2.923      ;
; 16.661 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.493     ; 2.853      ;
; 16.665 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.492     ; 2.850      ;
; 16.741 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.493     ; 2.773      ;
; 16.743 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.493     ; 2.771      ;
; 16.745 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[10] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.493     ; 2.769      ;
; 16.804 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.493     ; 2.710      ;
; 16.806 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[9]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.493     ; 2.708      ;
; 16.878 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[2]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.493     ; 2.636      ;
; 16.878 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[4]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.493     ; 2.636      ;
; 16.880 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[8]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.493     ; 2.634      ;
; 16.881 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[3]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.493     ; 2.633      ;
; 16.944 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[0]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.493     ; 2.570      ;
; 17.009 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[22] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.492     ; 2.506      ;
; 17.011 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.957      ;
; 17.011 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.957      ;
; 17.011 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.957      ;
; 17.011 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.957      ;
; 17.011 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.957      ;
; 17.011 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.957      ;
; 17.011 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.957      ;
; 17.011 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.957      ;
; 17.011 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.957      ;
; 17.011 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.957      ;
; 17.011 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.957      ;
; 17.011 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.957      ;
; 17.011 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.957      ;
; 17.011 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.957      ;
; 17.011 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.957      ;
; 17.011 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.957      ;
; 17.014 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.954      ;
; 17.014 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.954      ;
; 17.014 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.954      ;
; 17.014 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.954      ;
; 17.014 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.954      ;
; 17.014 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.954      ;
; 17.014 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.954      ;
; 17.014 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.954      ;
; 17.014 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.954      ;
; 17.014 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.954      ;
; 17.014 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.954      ;
; 17.014 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.954      ;
; 17.014 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.954      ;
; 17.014 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.954      ;
; 17.014 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.954      ;
; 17.014 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.954      ;
; 17.016 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[1]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.493     ; 2.498      ;
; 17.076 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.892      ;
; 17.076 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.892      ;
; 17.076 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.892      ;
; 17.076 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.892      ;
; 17.076 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.892      ;
; 17.076 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.892      ;
; 17.076 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.892      ;
; 17.076 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.892      ;
; 17.076 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.892      ;
; 17.076 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.892      ;
; 17.076 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.892      ;
; 17.076 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.892      ;
; 17.076 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.892      ;
; 17.076 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.892      ;
; 17.076 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.892      ;
; 17.076 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.892      ;
; 17.085 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[21] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.492     ; 2.430      ;
; 17.140 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[23] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.492     ; 2.375      ;
; 17.145 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.822      ;
; 17.145 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.822      ;
; 17.145 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.822      ;
; 17.145 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.822      ;
; 17.145 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.822      ;
; 17.145 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.822      ;
; 17.145 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.822      ;
; 17.145 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.822      ;
; 17.145 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.822      ;
; 17.145 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.822      ;
; 17.145 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.822      ;
; 17.145 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.822      ;
; 17.145 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.822      ;
; 17.145 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.822      ;
; 17.145 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.822      ;
; 17.145 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.822      ;
; 17.149 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.819      ;
; 17.149 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.819      ;
; 17.149 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.819      ;
; 17.149 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.819      ;
; 17.149 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.819      ;
; 17.149 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.819      ;
; 17.149 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.819      ;
; 17.149 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.819      ;
; 17.149 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.819      ;
; 17.149 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.819      ;
; 17.149 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.819      ;
; 17.149 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.819      ;
; 17.149 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.819      ;
; 17.149 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.819      ;
; 17.149 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.819      ;
; 17.149 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.819      ;
; 17.151 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[18] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.492     ; 2.364      ;
+--------+----------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                    ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.926 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.048      ;
; 0.926 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.048      ;
; 0.926 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.048      ;
; 0.926 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.048      ;
; 1.016 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.137      ;
; 1.016 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.137      ;
; 1.016 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.137      ;
; 1.016 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.137      ;
; 1.016 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.137      ;
; 1.016 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.137      ;
; 1.016 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.137      ;
; 1.016 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.137      ;
; 1.016 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.137      ;
; 1.016 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.137      ;
; 1.016 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.137      ;
; 1.016 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.137      ;
; 1.016 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.137      ;
; 1.022 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.144      ;
; 1.022 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.144      ;
; 1.022 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.144      ;
; 1.022 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.144      ;
; 1.022 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.144      ;
; 1.022 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.144      ;
; 1.022 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.144      ;
; 1.022 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.144      ;
; 1.022 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.144      ;
; 1.022 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.144      ;
; 1.022 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.144      ;
; 1.022 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.144      ;
; 1.409 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.545      ;
; 1.409 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.545      ;
; 1.409 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.545      ;
; 1.409 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.545      ;
; 1.409 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.545      ;
; 1.409 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.545      ;
; 1.409 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.545      ;
; 1.409 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.545      ;
; 1.409 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.545      ;
; 1.409 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.545      ;
; 1.409 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.545      ;
; 1.409 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.545      ;
; 1.409 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.545      ;
; 1.409 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.545      ;
; 1.409 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.545      ;
; 1.409 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.545      ;
; 1.470 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.606      ;
; 1.470 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.606      ;
; 1.470 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.606      ;
; 1.470 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.606      ;
; 1.470 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.606      ;
; 1.470 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.606      ;
; 1.470 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.606      ;
; 1.470 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.606      ;
; 1.470 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.606      ;
; 1.470 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.606      ;
; 1.470 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.606      ;
; 1.470 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.606      ;
; 1.470 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.606      ;
; 1.470 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.606      ;
; 1.470 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.606      ;
; 1.470 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.606      ;
; 1.563 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.699      ;
; 1.563 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.699      ;
; 1.563 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.699      ;
; 1.563 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.699      ;
; 1.563 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.699      ;
; 1.563 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.699      ;
; 1.563 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.699      ;
; 1.563 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.699      ;
; 1.563 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.699      ;
; 1.563 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.699      ;
; 1.563 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.699      ;
; 1.563 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.699      ;
; 1.563 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.699      ;
; 1.563 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.699      ;
; 1.563 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.699      ;
; 1.563 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.699      ;
; 1.772 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.908      ;
; 1.772 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.908      ;
; 1.772 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.908      ;
; 1.772 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.908      ;
; 1.772 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.908      ;
; 1.772 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.908      ;
; 1.772 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.908      ;
; 1.772 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.908      ;
; 1.772 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.908      ;
; 1.772 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.908      ;
; 1.772 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.908      ;
; 1.772 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.908      ;
; 1.772 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.908      ;
; 1.772 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.908      ;
; 1.772 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.908      ;
; 1.772 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.908      ;
; 1.833 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.969      ;
; 1.833 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.969      ;
; 1.833 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.969      ;
; 1.833 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.969      ;
; 1.833 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.969      ;
; 1.833 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.969      ;
; 1.833 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.969      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                  ;
+-------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                                                                                   ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 2.385 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.011     ; 1.458      ;
; 2.385 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.011     ; 1.458      ;
; 2.385 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.011     ; 1.458      ;
; 2.385 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.011     ; 1.458      ;
; 2.385 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.011     ; 1.458      ;
; 2.385 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.011     ; 1.458      ;
; 2.385 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.011     ; 1.458      ;
; 2.385 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.011     ; 1.458      ;
; 2.385 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.011     ; 1.458      ;
; 2.385 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.011     ; 1.458      ;
; 2.385 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.011     ; 1.458      ;
; 2.385 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.011     ; 1.458      ;
; 2.388 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.020     ; 1.452      ;
; 2.388 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.020     ; 1.452      ;
; 2.388 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.020     ; 1.452      ;
; 2.388 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.020     ; 1.452      ;
; 2.388 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.020     ; 1.452      ;
; 2.388 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.020     ; 1.452      ;
; 2.388 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.013     ; 1.459      ;
; 2.389 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.018     ; 1.455      ;
; 2.389 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.018     ; 1.455      ;
; 2.389 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.018     ; 1.455      ;
; 2.389 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.018     ; 1.455      ;
; 2.389 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.018     ; 1.455      ;
; 2.389 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.018     ; 1.455      ;
; 2.389 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.018     ; 1.455      ;
; 2.389 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.018     ; 1.455      ;
; 2.389 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.018     ; 1.455      ;
; 2.389 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.018     ; 1.455      ;
; 2.389 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.017     ; 1.456      ;
; 2.390 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.015     ; 1.459      ;
; 2.390 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.015     ; 1.459      ;
; 2.390 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.018     ; 1.456      ;
; 2.390 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.018     ; 1.456      ;
; 2.390 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.018     ; 1.456      ;
; 2.390 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.018     ; 1.456      ;
; 2.390 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.019     ; 1.455      ;
; 2.390 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.018     ; 1.456      ;
; 2.390 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.018     ; 1.456      ;
; 2.390 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.020     ; 1.454      ;
; 2.390 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.020     ; 1.454      ;
; 2.390 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.017     ; 1.457      ;
; 2.390 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.017     ; 1.457      ;
; 2.390 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.020     ; 1.454      ;
; 2.390 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.020     ; 1.454      ;
; 2.390 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.020     ; 1.454      ;
; 2.390 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.017     ; 1.457      ;
; 2.390 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.017     ; 1.457      ;
; 2.390 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.017     ; 1.457      ;
; 2.390 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.017     ; 1.457      ;
; 2.390 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.017     ; 1.457      ;
; 2.390 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.017     ; 1.457      ;
; 2.390 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.017     ; 1.457      ;
; 2.390 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.020     ; 1.454      ;
; 2.390 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.017     ; 1.457      ;
; 2.390 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.020     ; 1.454      ;
; 2.390 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.017     ; 1.457      ;
; 2.390 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.019     ; 1.455      ;
; 2.390 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.018     ; 1.456      ;
; 2.390 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.018     ; 1.456      ;
; 2.390 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.015     ; 1.459      ;
; 2.390 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.015     ; 1.459      ;
; 2.390 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.015     ; 1.459      ;
; 2.400 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity9                          ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.026     ; 1.458      ;
; 2.400 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[0]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.026     ; 1.458      ;
; 2.402 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.028     ; 1.458      ;
; 2.402 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.028     ; 1.458      ;
; 2.402 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.028     ; 1.458      ;
; 2.403 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.034     ; 1.453      ;
; 2.403 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.034     ; 1.453      ;
; 2.405 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.034     ; 1.455      ;
; 2.405 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.034     ; 1.455      ;
; 2.405 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.034     ; 1.455      ;
; 2.405 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.034     ; 1.455      ;
; 2.405 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.034     ; 1.455      ;
; 2.405 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.034     ; 1.455      ;
; 2.407 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.033     ; 1.458      ;
; 2.407 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.033     ; 1.458      ;
; 2.407 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.033     ; 1.458      ;
; 2.407 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[3]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.033     ; 1.458      ;
; 2.407 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.036     ; 1.455      ;
; 2.585 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.213     ; 1.456      ;
; 2.585 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.213     ; 1.456      ;
; 2.585 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[4]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.213     ; 1.456      ;
; 2.585 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.213     ; 1.456      ;
; 2.585 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[8]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.213     ; 1.456      ;
; 2.585 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.213     ; 1.456      ;
; 2.585 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[9]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.213     ; 1.456      ;
; 2.585 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[3]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.213     ; 1.456      ;
; 2.585 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.213     ; 1.456      ;
; 2.585 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.213     ; 1.456      ;
; 2.585 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity9                          ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.213     ; 1.456      ;
; 2.585 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.213     ; 1.456      ;
; 2.586 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.212     ; 1.458      ;
; 2.586 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.212     ; 1.458      ;
; 2.586 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.212     ; 1.458      ;
; 2.586 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.212     ; 1.458      ;
; 2.586 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.215     ; 1.455      ;
; 2.586 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.212     ; 1.458      ;
; 2.586 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.212     ; 1.458      ;
+-------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.747 ; 3.977        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_address_reg0    ;
; 3.747 ; 3.977        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_we_reg          ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_address_reg0    ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_we_reg          ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[0]                             ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[10]                            ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[11]                            ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[12]                            ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[13]                            ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[14]                            ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[15]                            ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[1]                             ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[2]                             ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[3]                             ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[4]                             ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[5]                             ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[6]                             ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[7]                             ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[8]                             ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[9]                             ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_datain_reg0     ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[0]                             ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[10]                            ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[11]                            ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[12]                            ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[13]                            ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[14]                            ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[15]                            ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[1]                             ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[2]                             ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[3]                             ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[4]                             ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[5]                             ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[6]                             ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[7]                             ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[8]                             ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[9]                             ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 3.750 ; 3.980        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~porta_datain_reg0     ;
; 3.780 ; 3.964        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;
; 3.780 ; 3.964        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;
; 3.780 ; 3.964        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;
; 3.780 ; 3.964        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;
; 3.780 ; 3.964        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;
; 3.780 ; 3.964        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ;
; 3.780 ; 3.964        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                               ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                               ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                               ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                               ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                               ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5]                               ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                               ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                               ;
; 3.782 ; 3.966        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ;
; 3.782 ; 3.966        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ;
; 3.782 ; 3.966        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0]                                           ;
; 3.782 ; 3.966        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1]                                           ;
; 3.782 ; 3.966        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9]                                           ;
; 3.782 ; 3.966        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0]                                ;
; 3.782 ; 3.966        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                                ;
; 3.782 ; 3.966        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2]                                ;
; 3.782 ; 3.966        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                                ;
; 3.782 ; 3.966        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                                ;
; 3.782 ; 3.966        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                                ;
; 3.783 ; 3.967        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ;
; 3.783 ; 3.967        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ;
; 3.783 ; 3.967        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2]                                           ;
; 3.783 ; 3.967        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3]                                           ;
; 3.783 ; 3.967        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6]                                           ;
; 3.783 ; 3.967        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                           ;
; 3.783 ; 3.967        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                            ;
; 3.783 ; 3.967        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                                            ;
; 3.783 ; 3.967        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[21]                                                                                                                             ;
; 3.783 ; 3.967        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|mWR                                                                                                                                   ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3]                                           ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[14]                                                                                                                             ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[8]                                                                                                                              ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[9]                                                                                                                              ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[10]                                                                                                                          ;
; 3.785 ; 4.001        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|CS_N[0]                                                                                                                               ;
; 3.785 ; 4.001        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Pre_RD                                                                                                                                ;
; 3.785 ; 4.001        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Pre_WR                                                                                                                                ;
; 3.785 ; 4.001        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                                            ;
; 3.785 ; 4.001        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|RD_MASK[1]                                                                                                                            ;
; 3.785 ; 4.001        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|ST[1]                                                                                                                                 ;
; 3.785 ; 4.001        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|ST[4]                                                                                                                                 ;
; 3.785 ; 4.001        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|ST[8]                                                                                                                                 ;
; 3.785 ; 4.001        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ;
; 3.785 ; 4.001        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ;
; 3.785 ; 4.001        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ;
; 3.785 ; 4.001        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ;
; 3.785 ; 4.001        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ;
; 3.785 ; 4.001        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                            ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                        ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------+
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]                  ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]                  ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]                  ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]                  ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]                  ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]                  ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[18]                  ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[19]                  ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[20]                  ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[21]                  ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[22]                  ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[23]                  ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]                  ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]                           ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[16]                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[17]                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[18]                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[19]                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[20]                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[21]                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[22]                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[23]                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[24]                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[25]                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[26]                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[27]                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[28]                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[29]                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[30]                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[31]                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|oRST_1                            ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                            ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[0]                   ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[10]                  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11]                  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[1]                   ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[2]                   ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[3]                   ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[4]                   ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]                   ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]                   ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]                   ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[8]                   ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[9]                   ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[0]         ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[1]         ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2]         ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3]         ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]               ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]               ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]               ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]               ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]               ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]               ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[10]                          ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[11]                          ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[12]                          ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[13]                          ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[14]                          ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[15]                          ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[1]                           ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[2]                           ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[3]                           ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]                           ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]                           ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]                           ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]                           ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]                           ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[9]                           ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                            ;
; 9.279 ; 9.463        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK                  ;
; 9.279 ; 9.463        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|rClk[0]                                          ;
; 9.425 ; 9.425        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.425 ; 9.425        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.425 ; 9.425        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.441 ; 9.441        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 9.445 ; 9.445        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; inst|u2|Cont[0]|clk                                           ;
; 9.445 ; 9.445        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; inst|u2|Cont[16]|clk                                          ;
; 9.445 ; 9.445        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; inst|u2|Cont[17]|clk                                          ;
; 9.445 ; 9.445        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; inst|u2|Cont[18]|clk                                          ;
; 9.445 ; 9.445        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; inst|u2|Cont[19]|clk                                          ;
; 9.445 ; 9.445        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; inst|u2|Cont[20]|clk                                          ;
; 9.445 ; 9.445        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; inst|u2|Cont[21]|clk                                          ;
; 9.445 ; 9.445        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; inst|u2|Cont[22]|clk                                          ;
; 9.445 ; 9.445        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; inst|u2|Cont[23]|clk                                          ;
; 9.445 ; 9.445        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; inst|u2|Cont[24]|clk                                          ;
; 9.445 ; 9.445        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; inst|u2|Cont[25]|clk                                          ;
; 9.445 ; 9.445        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; inst|u2|Cont[26]|clk                                          ;
; 9.445 ; 9.445        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; inst|u2|Cont[27]|clk                                          ;
; 9.445 ; 9.445        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; inst|u2|Cont[28]|clk                                          ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; SW[*]        ; CLOCK_50   ; 1.355 ; 2.177 ; Rise       ; CLOCK_50                                            ;
;  SW[1]       ; CLOCK_50   ; 1.355 ; 2.177 ; Rise       ; CLOCK_50                                            ;
; DRAM_DQ[*]   ; CLOCK_50   ; 2.731 ; 3.573 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.130 ; 2.882 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.497 ; 3.326 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.140 ; 2.889 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.307 ; 3.076 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.246 ; 3.008 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.605 ; 3.451 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.670 ; 3.516 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.726 ; 3.544 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.530 ; 3.342 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.707 ; 3.573 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.262 ; 3.070 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.514 ; 3.327 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.574 ; 3.403 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.731 ; 3.564 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.116 ; 2.863 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]        ; CLOCK_50   ; -1.129 ; -1.943 ; Rise       ; CLOCK_50                                            ;
;  SW[1]       ; CLOCK_50   ; -1.129 ; -1.943 ; Rise       ; CLOCK_50                                            ;
; DRAM_DQ[*]   ; CLOCK_50   ; -1.725 ; -2.458 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -1.738 ; -2.476 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -2.091 ; -2.903 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -1.748 ; -2.482 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -1.909 ; -2.662 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -1.849 ; -2.596 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -2.185 ; -3.018 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -2.262 ; -3.097 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -2.311 ; -3.111 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -2.128 ; -2.930 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -2.293 ; -3.140 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -1.849 ; -2.640 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -2.111 ; -2.914 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -2.165 ; -2.977 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -2.321 ; -3.143 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -1.725 ; -2.458 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+
; GPIO_1[*]         ; CLOCK_50   ; 5.371  ; 5.141  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1[14]       ; CLOCK_50   ; 3.543  ; 3.553  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1[20]       ; CLOCK_50   ; 5.371  ; 5.141  ; Rise       ; CLOCK_50                                            ;
; GPIO_1_CLKOUT[*]  ; CLOCK_50   ; 3.063  ; 3.101  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1_CLKOUT[0] ; CLOCK_50   ; 3.063  ; 3.101  ; Rise       ; CLOCK_50                                            ;
; VGA_CLK           ; CLOCK_50   ; 3.120  ; 3.082  ; Rise       ; CLOCK_50                                            ;
; DRAM_ADDR[*]      ; CLOCK_50   ; 3.029  ; 3.175  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]     ; CLOCK_50   ; 2.995  ; 3.089  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]     ; CLOCK_50   ; 3.029  ; 3.175  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]     ; CLOCK_50   ; 2.607  ; 2.674  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]     ; CLOCK_50   ; 2.426  ; 2.480  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]     ; CLOCK_50   ; 2.585  ; 2.659  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]     ; CLOCK_50   ; 2.378  ; 2.420  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]     ; CLOCK_50   ; 2.603  ; 2.683  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]     ; CLOCK_50   ; 2.685  ; 2.775  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]     ; CLOCK_50   ; 2.696  ; 2.801  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]     ; CLOCK_50   ; 2.545  ; 2.607  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]    ; CLOCK_50   ; 2.825  ; 2.899  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]    ; CLOCK_50   ; 2.506  ; 2.575  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_0         ; CLOCK_50   ; 2.934  ; 3.035  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_1         ; CLOCK_50   ; 2.750  ; 2.820  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N        ; CLOCK_50   ; 2.655  ; 2.740  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N         ; CLOCK_50   ; 3.060  ; 3.248  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]        ; CLOCK_50   ; 5.464  ; 5.305  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]       ; CLOCK_50   ; 3.489  ; 3.527  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]       ; CLOCK_50   ; 3.919  ; 3.934  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]       ; CLOCK_50   ; 4.270  ; 4.260  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]       ; CLOCK_50   ; 5.464  ; 5.305  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]       ; CLOCK_50   ; 4.135  ; 4.189  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]       ; CLOCK_50   ; 4.028  ; 4.116  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]       ; CLOCK_50   ; 4.221  ; 4.296  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]       ; CLOCK_50   ; 3.810  ; 3.793  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]       ; CLOCK_50   ; 4.283  ; 4.349  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]       ; CLOCK_50   ; 3.831  ; 3.880  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]      ; CLOCK_50   ; 3.535  ; 3.570  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]      ; CLOCK_50   ; 3.782  ; 3.761  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]      ; CLOCK_50   ; 3.470  ; 3.493  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]      ; CLOCK_50   ; 4.368  ; 4.419  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]      ; CLOCK_50   ; 4.182  ; 4.282  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]      ; CLOCK_50   ; 3.923  ; 3.988  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_LDQM         ; CLOCK_50   ; 3.340  ; 3.516  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N        ; CLOCK_50   ; 2.361  ; 2.411  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_UDQM         ; CLOCK_50   ; 2.619  ; 2.721  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N         ; CLOCK_50   ; 4.246  ; 4.132  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK          ; CLOCK_50   ; -1.313 ;        ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK          ; CLOCK_50   ;        ; -1.366 ; Fall       ; inst|u6|altpll_component|auto_generated|pll1|clk[1] ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+
; GPIO_1[*]         ; CLOCK_50   ; 3.463  ; 3.470  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1[14]       ; CLOCK_50   ; 3.463  ; 3.470  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1[20]       ; CLOCK_50   ; 5.219  ; 4.994  ; Rise       ; CLOCK_50                                            ;
; GPIO_1_CLKOUT[*]  ; CLOCK_50   ; 3.002  ; 3.035  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1_CLKOUT[0] ; CLOCK_50   ; 3.002  ; 3.035  ; Rise       ; CLOCK_50                                            ;
; VGA_CLK           ; CLOCK_50   ; 3.054  ; 3.020  ; Rise       ; CLOCK_50                                            ;
; DRAM_ADDR[*]      ; CLOCK_50   ; 2.105  ; 2.143  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]     ; CLOCK_50   ; 2.698  ; 2.785  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]     ; CLOCK_50   ; 2.732  ; 2.869  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]     ; CLOCK_50   ; 2.326  ; 2.387  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]     ; CLOCK_50   ; 2.152  ; 2.201  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]     ; CLOCK_50   ; 2.305  ; 2.373  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]     ; CLOCK_50   ; 2.105  ; 2.143  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]     ; CLOCK_50   ; 2.322  ; 2.396  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]     ; CLOCK_50   ; 2.401  ; 2.485  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]     ; CLOCK_50   ; 2.411  ; 2.509  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]     ; CLOCK_50   ; 2.267  ; 2.323  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]    ; CLOCK_50   ; 2.536  ; 2.603  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]    ; CLOCK_50   ; 2.228  ; 2.292  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_0         ; CLOCK_50   ; 2.640  ; 2.733  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_1         ; CLOCK_50   ; 2.464  ; 2.527  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N        ; CLOCK_50   ; 2.371  ; 2.449  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N         ; CLOCK_50   ; 2.759  ; 2.936  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]        ; CLOCK_50   ; 2.495  ; 2.543  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]       ; CLOCK_50   ; 2.495  ; 2.543  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]       ; CLOCK_50   ; 2.862  ; 2.978  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]       ; CLOCK_50   ; 3.026  ; 3.125  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]       ; CLOCK_50   ; 4.373  ; 4.244  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]       ; CLOCK_50   ; 2.882  ; 2.982  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]       ; CLOCK_50   ; 3.020  ; 3.117  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]       ; CLOCK_50   ; 3.120  ; 3.233  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]       ; CLOCK_50   ; 2.760  ; 2.853  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]       ; CLOCK_50   ; 3.088  ; 3.195  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]       ; CLOCK_50   ; 2.722  ; 2.806  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]      ; CLOCK_50   ; 2.722  ; 2.798  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]      ; CLOCK_50   ; 2.926  ; 3.004  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]      ; CLOCK_50   ; 2.672  ; 2.731  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]      ; CLOCK_50   ; 3.183  ; 3.332  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]      ; CLOCK_50   ; 2.896  ; 3.014  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]      ; CLOCK_50   ; 2.795  ; 2.887  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_LDQM         ; CLOCK_50   ; 3.029  ; 3.195  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N        ; CLOCK_50   ; 2.089  ; 2.133  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_UDQM         ; CLOCK_50   ; 2.337  ; 2.432  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N         ; CLOCK_50   ; 3.960  ; 3.839  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK          ; CLOCK_50   ; -1.537 ;        ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK          ; CLOCK_50   ;        ; -1.591 ; Fall       ; inst|u6|altpll_component|auto_generated|pll1|clk[1] ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                          ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.081 ; 3.062 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.470 ; 3.451 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.081 ; 3.062 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.091 ; 3.072 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.327 ; 3.308 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.314 ; 3.295 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.081 ; 3.062 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.334 ; 3.315 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.313 ; 3.294 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.470 ; 3.451 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.470 ; 3.451 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.490 ; 3.471 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.460 ; 3.441 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.480 ; 3.461 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.490 ; 3.471 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.470 ; 3.451 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.314 ; 3.295 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                  ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.941 ; 1.941 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.315 ; 2.315 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.941 ; 1.941 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.951 ; 1.951 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.177 ; 2.177 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.164 ; 2.164 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.941 ; 1.941 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.184 ; 2.184 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.163 ; 2.163 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.315 ; 2.315 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.315 ; 2.315 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.335 ; 2.335 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.305 ; 2.305 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.325 ; 2.325 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.335 ; 2.335 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.315 ; 2.315 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.164 ; 2.164 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                 ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.213     ; 3.213     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.644     ; 3.644     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.213     ; 3.213     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.223     ; 3.223     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.481     ; 3.481     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.480     ; 3.480     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.213     ; 3.213     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.500     ; 3.500     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.471     ; 3.471     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.637     ; 3.637     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.637     ; 3.637     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.664     ; 3.664     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.627     ; 3.627     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.654     ; 3.654     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.664     ; 3.664     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.644     ; 3.644     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.480     ; 3.480     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                         ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.068     ; 2.200     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.482     ; 2.614     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.068     ; 2.200     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.078     ; 2.210     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.325     ; 2.457     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.324     ; 2.456     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.068     ; 2.200     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.344     ; 2.476     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.315     ; 2.447     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.476     ; 2.608     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.476     ; 2.608     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.502     ; 2.634     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.466     ; 2.598     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.492     ; 2.624     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.502     ; 2.634     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.482     ; 2.614     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.324     ; 2.456     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 40
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 13.405 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                                                                      ; Synchronization Node                                                                                                                                                      ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 13.405                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;                        ;              ;                  ; 7.271        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ;                        ;              ;                  ; 6.134        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 13.414                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 7.592        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 5.822        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 13.432                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;                        ;              ;                  ; 7.187        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ;                        ;              ;                  ; 6.245        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.471                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 7.522        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 5.949        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.503                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 7.525        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 5.978        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 13.544                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;                        ;              ;                  ; 7.437        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ;                        ;              ;                  ; 6.107        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.565                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;                        ;              ;                  ; 7.507        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ;                        ;              ;                  ; 6.058        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 13.603                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 7.404        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 6.199        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.626                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 7.457        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 6.169        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 13.657                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 7.526        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 6.131        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.668                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 7.598        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 6.070        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.685                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 7.457        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 6.228        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.702                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 7.592        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 6.110        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.702                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;                        ;              ;                  ; 7.259        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ;                        ;              ;                  ; 6.443        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.706                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 7.404        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 6.302        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 13.722                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 7.508        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 6.214        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.738                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 7.312        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 6.426        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.741                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 7.321        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 6.420        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 13.755                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 7.512        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 6.243        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.766                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 7.439        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 6.327        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 13.777                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 7.593        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 6.184        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 13.803                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;                        ;              ;                  ; 7.532        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ;                        ;              ;                  ; 6.271        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 13.811                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 7.459        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 6.352        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 13.835                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 7.600        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 6.235        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 13.852                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 7.527        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 6.325        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.853                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 7.239        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 6.614        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.870                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 7.598        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 6.272        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.874                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 7.527        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 6.347        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 13.909                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 7.527        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 6.382        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.910                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 7.322        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 6.588        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 13.930                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 7.534        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 6.396        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 13.955                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 7.592        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 6.363        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 13.960                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 7.534        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 6.426        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 13.977                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 7.600        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 6.377        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 14.016                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 7.527        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 6.489        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #36: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 14.029                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 7.459        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 6.570        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #37: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 14.064                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 7.533        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 6.531        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #38: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 14.136                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 7.532        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 6.604        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #39: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 14.158                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 7.514        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 6.644        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #40: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 14.179                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 7.600        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 6.579        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                     ; -0.482  ; 0.148 ; -1.433   ; 0.926   ; 3.736               ;
;  CLOCK_50                                            ; 15.421  ; 0.187 ; 14.099   ; 0.926   ; 9.266               ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0] ; -0.482  ; 0.148 ; -1.433   ; 2.385   ; 3.736               ;
; Design-wide TNS                                      ; -22.074 ; 0.0   ; -359.655 ; 0.0     ; 0.0                 ;
;  CLOCK_50                                            ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0] ; -22.074 ; 0.000 ; -359.655 ; 0.000   ; 0.000               ;
+------------------------------------------------------+---------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; SW[*]        ; CLOCK_50   ; 2.400 ; 3.004 ; Rise       ; CLOCK_50                                            ;
;  SW[1]       ; CLOCK_50   ; 2.400 ; 3.004 ; Rise       ; CLOCK_50                                            ;
; DRAM_DQ[*]   ; CLOCK_50   ; 4.764 ; 5.347 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.716 ; 4.229 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.346 ; 4.912 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.712 ; 4.223 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.002 ; 4.535 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.915 ; 4.415 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.497 ; 5.121 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.595 ; 5.234 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.685 ; 5.244 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.423 ; 4.991 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.696 ; 5.316 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.927 ; 4.486 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.389 ; 4.969 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.500 ; 5.051 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.764 ; 5.347 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.689 ; 4.197 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]        ; CLOCK_50   ; -1.129 ; -1.943 ; Rise       ; CLOCK_50                                            ;
;  SW[1]       ; CLOCK_50   ; -1.129 ; -1.943 ; Rise       ; CLOCK_50                                            ;
; DRAM_DQ[*]   ; CLOCK_50   ; -1.725 ; -2.458 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -1.738 ; -2.476 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -2.091 ; -2.903 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -1.748 ; -2.482 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -1.909 ; -2.662 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -1.849 ; -2.596 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -2.185 ; -3.018 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -2.262 ; -3.097 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -2.311 ; -3.111 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -2.128 ; -2.930 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -2.293 ; -3.140 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -1.849 ; -2.640 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -2.111 ; -2.914 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -2.165 ; -2.977 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -2.321 ; -3.143 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -1.725 ; -2.458 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+
; GPIO_1[*]         ; CLOCK_50   ; 8.968  ; 8.656  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1[14]       ; CLOCK_50   ; 5.936  ; 5.862  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1[20]       ; CLOCK_50   ; 8.968  ; 8.656  ; Rise       ; CLOCK_50                                            ;
; GPIO_1_CLKOUT[*]  ; CLOCK_50   ; 5.162  ; 5.089  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1_CLKOUT[0] ; CLOCK_50   ; 5.162  ; 5.089  ; Rise       ; CLOCK_50                                            ;
; VGA_CLK           ; CLOCK_50   ; 5.131  ; 5.207  ; Rise       ; CLOCK_50                                            ;
; DRAM_ADDR[*]      ; CLOCK_50   ; 5.054  ; 5.099  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]     ; CLOCK_50   ; 4.982  ; 4.907  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]     ; CLOCK_50   ; 5.054  ; 5.099  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]     ; CLOCK_50   ; 4.314  ; 4.252  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]     ; CLOCK_50   ; 3.983  ; 3.994  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]     ; CLOCK_50   ; 4.261  ; 4.293  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]     ; CLOCK_50   ; 3.947  ; 3.914  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]     ; CLOCK_50   ; 4.372  ; 4.316  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]     ; CLOCK_50   ; 4.475  ; 4.457  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]     ; CLOCK_50   ; 4.493  ; 4.490  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]     ; CLOCK_50   ; 4.185  ; 4.193  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]    ; CLOCK_50   ; 4.683  ; 4.665  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]    ; CLOCK_50   ; 4.125  ; 4.115  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_0         ; CLOCK_50   ; 4.828  ; 4.785  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_1         ; CLOCK_50   ; 4.645  ; 4.577  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N        ; CLOCK_50   ; 4.448  ; 4.391  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N         ; CLOCK_50   ; 5.208  ; 5.223  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]        ; CLOCK_50   ; 8.510  ; 8.271  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]       ; CLOCK_50   ; 5.809  ; 5.782  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]       ; CLOCK_50   ; 6.527  ; 6.378  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]       ; CLOCK_50   ; 7.064  ; 6.920  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]       ; CLOCK_50   ; 8.510  ; 8.271  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]       ; CLOCK_50   ; 6.906  ; 6.831  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]       ; CLOCK_50   ; 6.656  ; 6.683  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]       ; CLOCK_50   ; 6.956  ; 6.999  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]       ; CLOCK_50   ; 6.352  ; 6.185  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]       ; CLOCK_50   ; 7.088  ; 7.106  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]       ; CLOCK_50   ; 6.297  ; 6.318  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]      ; CLOCK_50   ; 5.861  ; 5.854  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]      ; CLOCK_50   ; 6.318  ; 6.187  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]      ; CLOCK_50   ; 5.794  ; 5.755  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]      ; CLOCK_50   ; 7.234  ; 7.222  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]      ; CLOCK_50   ; 6.966  ; 6.975  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]      ; CLOCK_50   ; 6.569  ; 6.520  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_LDQM         ; CLOCK_50   ; 5.572  ; 5.608  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N        ; CLOCK_50   ; 3.907  ; 3.905  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_UDQM         ; CLOCK_50   ; 4.426  ; 4.379  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N         ; CLOCK_50   ; 6.544  ; 6.344  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK          ; CLOCK_50   ; -0.448 ;        ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK          ; CLOCK_50   ;        ; -0.595 ; Fall       ; inst|u6|altpll_component|auto_generated|pll1|clk[1] ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+
; GPIO_1[*]         ; CLOCK_50   ; 3.463  ; 3.470  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1[14]       ; CLOCK_50   ; 3.463  ; 3.470  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1[20]       ; CLOCK_50   ; 5.219  ; 4.994  ; Rise       ; CLOCK_50                                            ;
; GPIO_1_CLKOUT[*]  ; CLOCK_50   ; 3.002  ; 3.035  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1_CLKOUT[0] ; CLOCK_50   ; 3.002  ; 3.035  ; Rise       ; CLOCK_50                                            ;
; VGA_CLK           ; CLOCK_50   ; 3.054  ; 3.020  ; Rise       ; CLOCK_50                                            ;
; DRAM_ADDR[*]      ; CLOCK_50   ; 2.105  ; 2.143  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]     ; CLOCK_50   ; 2.698  ; 2.785  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]     ; CLOCK_50   ; 2.732  ; 2.869  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]     ; CLOCK_50   ; 2.326  ; 2.387  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]     ; CLOCK_50   ; 2.152  ; 2.201  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]     ; CLOCK_50   ; 2.305  ; 2.373  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]     ; CLOCK_50   ; 2.105  ; 2.143  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]     ; CLOCK_50   ; 2.322  ; 2.396  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]     ; CLOCK_50   ; 2.401  ; 2.485  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]     ; CLOCK_50   ; 2.411  ; 2.509  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]     ; CLOCK_50   ; 2.267  ; 2.323  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]    ; CLOCK_50   ; 2.536  ; 2.603  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]    ; CLOCK_50   ; 2.228  ; 2.292  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_0         ; CLOCK_50   ; 2.640  ; 2.733  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_1         ; CLOCK_50   ; 2.464  ; 2.527  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N        ; CLOCK_50   ; 2.371  ; 2.449  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N         ; CLOCK_50   ; 2.759  ; 2.936  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]        ; CLOCK_50   ; 2.495  ; 2.543  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]       ; CLOCK_50   ; 2.495  ; 2.543  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]       ; CLOCK_50   ; 2.862  ; 2.978  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]       ; CLOCK_50   ; 3.026  ; 3.125  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]       ; CLOCK_50   ; 4.373  ; 4.244  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]       ; CLOCK_50   ; 2.882  ; 2.982  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]       ; CLOCK_50   ; 3.020  ; 3.117  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]       ; CLOCK_50   ; 3.120  ; 3.233  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]       ; CLOCK_50   ; 2.760  ; 2.853  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]       ; CLOCK_50   ; 3.088  ; 3.195  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]       ; CLOCK_50   ; 2.722  ; 2.806  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]      ; CLOCK_50   ; 2.722  ; 2.798  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]      ; CLOCK_50   ; 2.926  ; 3.004  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]      ; CLOCK_50   ; 2.672  ; 2.731  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]      ; CLOCK_50   ; 3.183  ; 3.332  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]      ; CLOCK_50   ; 2.896  ; 3.014  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]      ; CLOCK_50   ; 2.795  ; 2.887  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_LDQM         ; CLOCK_50   ; 3.029  ; 3.195  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N        ; CLOCK_50   ; 2.089  ; 2.133  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_UDQM         ; CLOCK_50   ; 2.337  ; 2.432  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N         ; CLOCK_50   ; 3.960  ; 3.839  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK          ; CLOCK_50   ; -1.537 ;        ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK          ; CLOCK_50   ;        ; -1.591 ; Fall       ; inst|u6|altpll_component|auto_generated|pll1|clk[1] ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; DRAM_LDQM        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_UDQM        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA_1        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA_0        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_CLKOUT[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_CLKOUT[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[31]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[30]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[29]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[28]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[27]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[26]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[25]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[24]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[23]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[22]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[21]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[20]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[19]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[18]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[17]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[16]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[15]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[14]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[13]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; GPIO_1_CLKIN[1]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[31]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[30]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[29]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[28]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[27]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[26]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[25]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[24]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[23]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[22]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[21]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[20]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[19]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[18]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[17]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[16]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[15]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[14]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[13]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[12]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[11]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[10]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[9]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[8]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[7]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[6]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[5]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[4]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_CLKIN[0]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_LDQM        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_UDQM        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA_1        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA_0        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.08 V              ; -0.00596 V          ; 0.305 V                              ; 0.266 V                              ; 5.3e-09 s                   ; 4.39e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.08e-06 V                  ; 3.08 V             ; -0.00596 V         ; 0.305 V                             ; 0.266 V                             ; 5.3e-09 s                  ; 4.39e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1_CLKOUT[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1_CLKOUT[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; LEDG[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.08 V              ; -0.00513 V          ; 0.274 V                              ; 0.267 V                              ; 5.67e-09 s                  ; 4.62e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.08 V             ; -0.00513 V         ; 0.274 V                             ; 0.267 V                             ; 5.67e-09 s                 ; 4.62e-09 s                 ; No                        ; Yes                       ;
; LEDG[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.08 V              ; -0.00596 V          ; 0.305 V                              ; 0.266 V                              ; 5.3e-09 s                   ; 4.39e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.08e-06 V                  ; 3.08 V             ; -0.00596 V         ; 0.305 V                             ; 0.266 V                             ; 5.3e-09 s                  ; 4.39e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[31]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[30]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[29]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[28]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[27]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[26]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[25]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[24]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[23]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[22]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[21]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[20]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.0402 V           ; 0.146 V                              ; 0.156 V                              ; 4.62e-10 s                  ; 4.36e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.0402 V          ; 0.146 V                             ; 0.156 V                             ; 4.62e-10 s                 ; 4.36e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_LDQM        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_UDQM        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_BA_1        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_BA_0        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.48 V              ; -0.0142 V           ; 0.362 V                              ; 0.291 V                              ; 3.89e-09 s                  ; 3.25e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.9e-07 V                   ; 3.48 V             ; -0.0142 V          ; 0.362 V                             ; 0.291 V                             ; 3.89e-09 s                 ; 3.25e-09 s                 ; No                        ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1_CLKOUT[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1_CLKOUT[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; LEDG[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.48 V              ; -0.0136 V           ; 0.352 V                              ; 0.346 V                              ; 4.12e-09 s                  ; 3.34e-09 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.29e-07 V                  ; 3.48 V             ; -0.0136 V          ; 0.352 V                             ; 0.346 V                             ; 4.12e-09 s                 ; 3.34e-09 s                 ; No                        ; Yes                       ;
; LEDG[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.48 V              ; -0.0142 V           ; 0.362 V                              ; 0.291 V                              ; 3.89e-09 s                  ; 3.25e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.9e-07 V                   ; 3.48 V             ; -0.0142 V          ; 0.362 V                             ; 0.291 V                             ; 3.89e-09 s                 ; 3.25e-09 s                 ; No                        ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[31]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[30]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[29]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[28]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[27]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[26]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[25]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[24]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[23]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[22]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[21]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[20]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.52e-08 V                   ; 3.58 V              ; -0.064 V            ; 0.234 V                              ; 0.085 V                              ; 2.93e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.52e-08 V                  ; 3.58 V             ; -0.064 V           ; 0.234 V                             ; 0.085 V                             ; 2.93e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                       ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                            ; CLOCK_50                                            ; 2380     ; 0        ; 0        ; 0        ;
; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 141      ; 0        ; 0        ; 0        ;
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 11627    ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                            ; CLOCK_50                                            ; 2380     ; 0        ; 0        ; 0        ;
; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 141      ; 0        ; 0        ; 0        ;
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 11627    ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                           ;
+------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50                                            ; 505      ; 0        ; 0        ; 0        ;
; CLOCK_50   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 302      ; 0        ; 0        ; 0        ;
+------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                            ;
+------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50                                            ; 505      ; 0        ; 0        ; 0        ;
; CLOCK_50   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 302      ; 0        ; 0        ; 0        ;
+------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 35    ; 35   ;
; Unconstrained Input Port Paths  ; 313   ; 313  ;
; Unconstrained Output Ports      ; 56    ; 56   ;
; Unconstrained Output Port Paths ; 110   ; 110  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Sun May 08 19:40:33 2016
Info: Command: quartus_sta DE0_D5M -c DE0_D5M
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_v5o1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a* 
Info (332104): Reading SDC File: 'DE0_D5M.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst|u6|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {inst|u6|altpll_component|auto_generated|pll1|clk[0]} {inst|u6|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst|u6|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -phase -117.00 -duty_cycle 50.00 -name {inst|u6|altpll_component|auto_generated|pll1|clk[1]} {inst|u6|altpll_component|auto_generated|pll1|clk[1]}
Warning (332060): Node: DE0_D5M:inst|rClk[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: GPIO_1_CLKIN[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to inst|u6|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From inst|u6|altpll_component|auto_generated|pll1|clk[0] (Rise) to inst|u6|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.482
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.482       -22.074 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    15.421         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.311         0.000 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.358         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -1.433
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.433      -359.655 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    14.099         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.658
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.658         0.000 CLOCK_50 
    Info (332119):     4.093         0.000 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.736
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.736         0.000 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.580         0.000 CLOCK_50 
Info (332114): Report Metastability: Found 40 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 40
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 11.341 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: DE0_D5M:inst|rClk[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: GPIO_1_CLKIN[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to inst|u6|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From inst|u6|altpll_component|auto_generated|pll1|clk[0] (Rise) to inst|u6|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 0.046
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.046         0.000 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    15.888         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.300
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.300         0.000 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.312         0.000 CLOCK_50 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case recovery slack is -0.792
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.792      -168.514 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    14.761         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.512
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.512         0.000 CLOCK_50 
    Info (332119):     3.604         0.000 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.741
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.741         0.000 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.562         0.000 CLOCK_50 
Info (332114): Report Metastability: Found 40 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 40
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 11.847 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: DE0_D5M:inst|rClk[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: GPIO_1_CLKIN[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to inst|u6|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From inst|u6|altpll_component|auto_generated|pll1|clk[0] (Rise) to inst|u6|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 1.432
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.432         0.000 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.400         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.148
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.148         0.000 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.187         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 0.824
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.824         0.000 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.527         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 0.926
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.926         0.000 CLOCK_50 
    Info (332119):     2.385         0.000 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.747
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.747         0.000 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.266         0.000 CLOCK_50 
Info (332114): Report Metastability: Found 40 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 40
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 13.405 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 527 megabytes
    Info: Processing ended: Sun May 08 19:40:37 2016
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


