INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 06:07:18 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : matvec
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 tehb1/data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            tehb1/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.211ns  (logic 0.938ns (18.000%)  route 4.273ns (82.000%))
  Logic Levels:           11  (CARRY4=1 LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 6.510 - 6.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=750, unset)          0.537     0.537    tehb1/clk
                         FDCE                                         r  tehb1/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.175     0.712 r  tehb1/data_reg_reg[0]/Q
                         net (fo=5, unplaced)         0.444     1.156    tehb1/data_reg_reg[7]_1[0]
                         LUT3 (Prop_lut3_I0_O)        0.123     1.279 r  tehb1/Memory[2][0]_i_1/O
                         net (fo=13, unplaced)        0.320     1.599    tehb1/data_reg_reg[7]_0[0]
                         LUT6 (Prop_lut6_I2_O)        0.043     1.642 r  tehb1/data_reg[6]_i_4/O
                         net (fo=1, unplaced)         0.270     1.912    tehb1/data_reg[6]_i_4_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     1.955 r  tehb1/data_reg[6]_i_3/O
                         net (fo=4, unplaced)         0.294     2.249    tehb1/data_reg[6]_i_3_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     2.292 f  tehb1/data_reg[5]_i_2/O
                         net (fo=3, unplaced)         0.288     2.580    tehb5/dataOutArray[0]0_carry
                         LUT4 (Prop_lut4_I3_O)        0.043     2.623 r  tehb5/dataOutArray[0]0_carry_i_2__0/O
                         net (fo=1, unplaced)         0.497     3.120    cmpi2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     3.373 f  cmpi2/dataOutArray[0]0_carry/CO[3]
                         net (fo=36, unplaced)        0.702     4.075    tehb1/O146[0]
                         LUT5 (Prop_lut5_I0_O)        0.043     4.118 f  tehb1/reg_value_i_6/O
                         net (fo=2, unplaced)         0.281     4.399    control_merge5/fork_C1/generateBlocks[1].regblock/full_reg_i_6_0
                         LUT6 (Prop_lut6_I2_O)        0.043     4.442 r  control_merge5/fork_C1/generateBlocks[1].regblock/reg_value_i_5/O
                         net (fo=3, unplaced)         0.288     4.730    control_merge5/oehb1/reg_value_reg_13
                         LUT6 (Prop_lut6_I3_O)        0.043     4.773 r  control_merge5/oehb1/full_reg_i_6/O
                         net (fo=2, unplaced)         0.281     5.054    control_merge5/fork_C1/generateBlocks[1].regblock/reg_value_reg_2
                         LUT6 (Prop_lut6_I3_O)        0.043     5.097 r  control_merge5/fork_C1/generateBlocks[1].regblock/full_reg_i_2__1/O
                         net (fo=5, unplaced)         0.298     5.395    fork3/generateBlocks[0].regblock/data_reg_reg[7]_1
                         LUT6 (Prop_lut6_I3_O)        0.043     5.438 r  fork3/generateBlocks[0].regblock/data_reg[7]_i_1__0/O
                         net (fo=8, unplaced)         0.310     5.748    tehb1/data_reg_reg[7]_3[0]
                         FDCE                                         r  tehb1/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=750, unset)          0.510     6.510    tehb1/clk
                         FDCE                                         r  tehb1/data_reg_reg[0]/C
                         clock pessimism              0.000     6.510    
                         clock uncertainty           -0.035     6.475    
                         FDCE (Setup_fdce_C_CE)      -0.245     6.230    tehb1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.230    
                         arrival time                          -5.748    
  -------------------------------------------------------------------
                         slack                                  0.482    




report_timing: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2477.363 ; gain = 244.887 ; free physical = 187936 ; free virtual = 249450
