{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1636558353915 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1636558353915 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mse_demo EP4CE30F23C7 " "Selected device EP4CE30F23C7 for design \"mse_demo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1636558353950 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1636558353976 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1636558353976 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|wire_pll7_clk\[0\] port" {  } { { "db/ip/base_system/submodules/base_system_altpll_0.v" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v" 150 -1 0 } } { "" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 6853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1636558354022 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|wire_pll7_clk\[1\] 8 25 0 0 " "Implementing clock multiplication of 8, clock division of 25, and phase shift of 0 degrees (0 ps) for base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|wire_pll7_clk\[1\] port" {  } { { "db/ip/base_system/submodules/base_system_altpll_0.v" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v" 150 -1 0 } } { "" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 6854 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1636558354022 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|wire_pll7_clk\[2\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|wire_pll7_clk\[2\] port" {  } { { "db/ip/base_system/submodules/base_system_altpll_0.v" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v" 150 -1 0 } } { "" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 6855 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1636558354022 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|wire_pll7_clk\[3\] 3 2 0 0 " "Implementing clock multiplication of 3, clock division of 2, and phase shift of 0 degrees (0 ps) for base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|wire_pll7_clk\[3\] port" {  } { { "db/ip/base_system/submodules/base_system_altpll_0.v" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v" 150 -1 0 } } { "" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 6856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1636558354022 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|wire_pll7_clk\[4\] 3 2 0 0 " "Implementing clock multiplication of 3, clock division of 2, and phase shift of 0 degrees (0 ps) for base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|wire_pll7_clk\[4\] port" {  } { { "db/ip/base_system/submodules/base_system_altpll_0.v" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v" 150 -1 0 } } { "" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 6857 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1636558354022 ""}  } { { "db/ip/base_system/submodules/base_system_altpll_0.v" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v" 150 -1 0 } } { "" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 6853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1636558354022 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1636558354223 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1636558354229 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636558354358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636558354358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636558354358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636558354358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636558354358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636558354358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636558354358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23I7 " "Device EP4CE30F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636558354358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636558354358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23A7 " "Device EP4CE55F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636558354358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I7 " "Device EP4CE55F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636558354358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636558354358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636558354358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636558354358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I7 " "Device EP4CE115F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636558354358 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1636558354358 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 23490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1636558354369 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 23492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1636558354369 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 23494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1636558354369 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 23496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1636558354369 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 23498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1636558354369 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1636558354369 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1636558354372 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1636558355063 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636558356206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636558356206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636558356206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636558356206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636558356206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636558356206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636558356206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636558356206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636558356206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636558356206 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1636558356206 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636558356206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636558356206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636558356206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636558356206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636558356206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636558356206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636558356206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636558356206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636558356206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636558356206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636558356206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636558356206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636558356206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636558356206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636558356206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636558356206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636558356206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636558356206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636558356206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636558356206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636558356206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636558356206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636558356206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636558356206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636558356206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636558356206 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1636558356206 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636558356206 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1636558356206 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636558356206 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1636558356206 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636558356206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636558356206 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1636558356206 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1636558356206 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: '/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1636558356349 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1636558356355 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.sdc " "Reading SDC File: '/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1636558356371 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "50MHzClk " "Node: 50MHzClk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register base_system:inst\|lcd_dma:lcd_ctrl\|SendReceiveInterface:interface\|DataCommandBar 50MHzClk " "Register base_system:inst\|lcd_dma:lcd_ctrl\|SendReceiveInterface:interface\|DataCommandBar is being clocked by 50MHzClk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1636558356410 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1636558356410 "|mse_demo|50MHzClk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CAM_PCLK " "Node: CAM_PCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|synchro_flop:frame_sync\|s_delay_line\[0\] CAM_PCLK " "Register base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|synchro_flop:frame_sync\|s_delay_line\[0\] is being clocked by CAM_PCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1636558356410 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1636558356410 "|mse_demo|CAM_PCLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1636558356484 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1636558356484 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1636558356484 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1636558356484 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1636558356484 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1636558356484 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1636558356485 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1636558356485 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1636558356485 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1636558356485 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1636558356485 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1636558356485 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1636558356485 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1636558356485 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1636558356485 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "50MHzClk~input (placed in PIN T1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node 50MHzClk~input (placed in PIN T1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636558357392 ""}  } { { "mse_demo.bdf" "" { Schematic "/home/quartus/Desktop/mse-demo/quartus_project/mse_demo.bdf" { { 208 680 848 224 "50MHzClk" "" } } } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 23453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636558357392 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|wire_pll7_clk\[0\] (placed in counter C2 of PLL_1) " "Automatically promoted node base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|wire_pll7_clk\[0\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636558357392 ""}  } { { "db/ip/base_system/submodules/base_system_altpll_0.v" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 6853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636558357392 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|wire_pll7_clk\[1\] (placed in counter C3 of PLL_1) " "Automatically promoted node base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|wire_pll7_clk\[1\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636558357392 ""}  } { { "db/ip/base_system/submodules/base_system_altpll_0.v" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 6853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636558357392 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|wire_pll7_clk\[2\] (placed in counter C0 of PLL_1) " "Automatically promoted node base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|wire_pll7_clk\[2\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636558357392 ""}  } { { "db/ip/base_system/submodules/base_system_altpll_0.v" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 6853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636558357392 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|wire_pll7_clk\[3\] (placed in counter C4 of PLL_1) " "Automatically promoted node base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|wire_pll7_clk\[3\] (placed in counter C4 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636558357392 ""}  } { { "db/ip/base_system/submodules/base_system_altpll_0.v" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 6853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636558357392 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|wire_pll7_clk\[4\] (placed in counter C1 of PLL_1) " "Automatically promoted node base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|wire_pll7_clk\[4\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636558357392 ""}  } { { "db/ip/base_system/submodules/base_system_altpll_0.v" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 6853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636558357392 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636558357392 ""}  } { { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 22585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636558357392 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636558357392 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7~0" {  } { { "pzdyqx.vhd" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 22831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357392 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1636558357392 ""}  } { { "pzdyqx.vhd" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7" } } } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 22670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636558357392 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|ZNXJ5711_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|ZNXJ5711_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636558357393 ""}  } { { "pzdyqx.vhd" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 829 0 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|ZNXJ5711_0" } } } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 22692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636558357393 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "base_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node base_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636558357393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|vga_dma:vga_dma_0\|s_reset_reg " "Destination node base_system:inst\|vga_dma:vga_dma_0\|s_reset_reg" {  } { { "db/ip/base_system/submodules/vga_dma_behavior.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/vga_dma_behavior.vhdl" 53 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 2582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|lcd_dma:lcd_ctrl\|dma_controller_lcd:dma\|s_to_receive_reg\[8\] " "Destination node base_system:inst\|lcd_dma:lcd_ctrl\|dma_controller_lcd:dma\|s_to_receive_reg\[8\]" {  } { { "db/ip/base_system/submodules/dma_controller_behavior.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/dma_controller_behavior.vhdl" 75 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 5499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|i2c_core:i2c_ctrl\|i2c_cntrl:core\|s_prescale_counter\[0\] " "Destination node base_system:inst\|i2c_core:i2c_ctrl\|i2c_cntrl:core\|s_prescale_counter\[0\]" {  } { { "db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" 82 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 6037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|i2c_core:i2c_ctrl\|i2c_cntrl:core\|s_prescale_counter\[1\] " "Destination node base_system:inst\|i2c_core:i2c_ctrl\|i2c_cntrl:core\|s_prescale_counter\[1\]" {  } { { "db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" 82 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 6068 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|i2c_core:i2c_ctrl\|i2c_cntrl:core\|s_prescale_counter\[2\] " "Destination node base_system:inst\|i2c_core:i2c_ctrl\|i2c_cntrl:core\|s_prescale_counter\[2\]" {  } { { "db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" 82 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 6069 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|i2c_core:i2c_ctrl\|i2c_cntrl:core\|s_prescale_counter\[3\] " "Destination node base_system:inst\|i2c_core:i2c_ctrl\|i2c_cntrl:core\|s_prescale_counter\[3\]" {  } { { "db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" 82 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 6070 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|i2c_core:i2c_ctrl\|i2c_cntrl:core\|s_prescale_counter\[4\] " "Destination node base_system:inst\|i2c_core:i2c_ctrl\|i2c_cntrl:core\|s_prescale_counter\[4\]" {  } { { "db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" 82 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 6071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|i2c_core:i2c_ctrl\|i2c_cntrl:core\|s_prescale_counter\[5\] " "Destination node base_system:inst\|i2c_core:i2c_ctrl\|i2c_cntrl:core\|s_prescale_counter\[5\]" {  } { { "db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" 82 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 6072 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|i2c_core:i2c_ctrl\|i2c_cntrl:core\|s_prescale_counter\[6\] " "Destination node base_system:inst\|i2c_core:i2c_ctrl\|i2c_cntrl:core\|s_prescale_counter\[6\]" {  } { { "db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" 82 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 6073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|i2c_core:i2c_ctrl\|i2c_cntrl:core\|s_prescale_counter\[7\] " "Destination node base_system:inst\|i2c_core:i2c_ctrl\|i2c_cntrl:core\|s_prescale_counter\[7\]" {  } { { "db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" 82 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 6074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1636558357393 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1636558357393 ""}  } { { "db/ip/base_system/submodules/altera_reset_controller.v" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636558357393 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636558357393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_debug:the_base_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_debug:the_base_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_debug:the_base_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 3321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357393 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1636558357393 ""}  } { { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 8170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636558357393 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "base_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node base_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636558357393 ""}  } { { "db/ip/base_system/submodules/altera_reset_synchronizer.v" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 7040 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636558357393 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "base_system:inst\|altera_reset_controller:rst_controller_001\|merged_reset~0  " "Automatically promoted node base_system:inst\|altera_reset_controller:rst_controller_001\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636558357393 ""}  } { { "db/ip/base_system/submodules/altera_reset_controller.v" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 9889 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636558357393 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "base_system:inst\|base_system_altpll_0:altpll_0\|prev_reset  " "Automatically promoted node base_system:inst\|base_system_altpll_0:altpll_0\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636558357393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|base_system_altpll_0:altpll_0\|readdata\[0\]~2 " "Destination node base_system:inst\|base_system_altpll_0:altpll_0\|readdata\[0\]~2" {  } { { "db/ip/base_system/submodules/base_system_altpll_0.v" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v" 270 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 15694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357393 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1636558357393 ""}  } { { "db/ip/base_system/submodules/base_system_altpll_0.v" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v" 286 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 6884 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636558357393 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|s_reset  " "Automatically promoted node base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|s_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636558357393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|cam_dma:cam_ctrl\|cam_dma_ctrl:dma\|s_burst_count_reg\[9\] " "Destination node base_system:inst\|cam_dma:cam_ctrl\|cam_dma_ctrl:dma\|s_burst_count_reg\[9\]" {  } { { "db/ip/base_system/submodules/cam_dma_ctrl_behaviour.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/cam_dma_ctrl_behaviour.vhdl" 179 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 6357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|cam_dma:cam_ctrl\|cam_dma_ctrl:dma\|s_avalon_current_state.BURST " "Destination node base_system:inst\|cam_dma:cam_ctrl\|cam_dma_ctrl:dma\|s_avalon_current_state.BURST" {  } { { "db/ip/base_system/submodules/cam_dma_ctrl_behaviour.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/cam_dma_ctrl_behaviour.vhdl" 19 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 6433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|cam_dma:cam_ctrl\|cam_dma_ctrl:dma\|s_avalon_bus_address_reg\[10\] " "Destination node base_system:inst\|cam_dma:cam_ctrl\|cam_dma_ctrl:dma\|s_avalon_bus_address_reg\[10\]" {  } { { "db/ip/base_system/submodules/cam_dma_ctrl_behaviour.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/cam_dma_ctrl_behaviour.vhdl" 236 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 6335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|cam_dma:cam_ctrl\|cam_dma_ctrl:dma\|s_avalon_bus_address_reg\[23\] " "Destination node base_system:inst\|cam_dma:cam_ctrl\|cam_dma_ctrl:dma\|s_avalon_bus_address_reg\[23\]" {  } { { "db/ip/base_system/submodules/cam_dma_ctrl_behaviour.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/cam_dma_ctrl_behaviour.vhdl" 236 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 6348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|cam_dma:cam_ctrl\|cam_dma_ctrl:dma\|s_avalon_bus_address_reg\[11\] " "Destination node base_system:inst\|cam_dma:cam_ctrl\|cam_dma_ctrl:dma\|s_avalon_bus_address_reg\[11\]" {  } { { "db/ip/base_system/submodules/cam_dma_ctrl_behaviour.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/cam_dma_ctrl_behaviour.vhdl" 236 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 6336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|cam_dma:cam_ctrl\|cam_dma_ctrl:dma\|s_avalon_bus_address_reg\[12\] " "Destination node base_system:inst\|cam_dma:cam_ctrl\|cam_dma_ctrl:dma\|s_avalon_bus_address_reg\[12\]" {  } { { "db/ip/base_system/submodules/cam_dma_ctrl_behaviour.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/cam_dma_ctrl_behaviour.vhdl" 236 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 6337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|cam_dma:cam_ctrl\|cam_dma_ctrl:dma\|s_avalon_bus_address_reg\[13\] " "Destination node base_system:inst\|cam_dma:cam_ctrl\|cam_dma_ctrl:dma\|s_avalon_bus_address_reg\[13\]" {  } { { "db/ip/base_system/submodules/cam_dma_ctrl_behaviour.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/cam_dma_ctrl_behaviour.vhdl" 236 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 6338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|cam_dma:cam_ctrl\|cam_dma_ctrl:dma\|s_avalon_bus_address_reg\[14\] " "Destination node base_system:inst\|cam_dma:cam_ctrl\|cam_dma_ctrl:dma\|s_avalon_bus_address_reg\[14\]" {  } { { "db/ip/base_system/submodules/cam_dma_ctrl_behaviour.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/cam_dma_ctrl_behaviour.vhdl" 236 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 6339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|cam_dma:cam_ctrl\|cam_dma_ctrl:dma\|s_avalon_bus_address_reg\[15\] " "Destination node base_system:inst\|cam_dma:cam_ctrl\|cam_dma_ctrl:dma\|s_avalon_bus_address_reg\[15\]" {  } { { "db/ip/base_system/submodules/cam_dma_ctrl_behaviour.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/cam_dma_ctrl_behaviour.vhdl" 236 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 6340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|cam_dma:cam_ctrl\|cam_dma_ctrl:dma\|s_avalon_bus_address_reg\[16\] " "Destination node base_system:inst\|cam_dma:cam_ctrl\|cam_dma_ctrl:dma\|s_avalon_bus_address_reg\[16\]" {  } { { "db/ip/base_system/submodules/cam_dma_ctrl_behaviour.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/cam_dma_ctrl_behaviour.vhdl" 236 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 6341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1636558357393 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1636558357393 ""}  } { { "db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 6677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636558357393 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|synchro_flop:frame_sync\|del1~0  " "Automatically promoted node base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|synchro_flop:frame_sync\|del1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636558357393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|nr_of_lines\[7\] " "Destination node base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|nr_of_lines\[7\]" {  } { { "db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" 72 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 6634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|nr_of_lines\[6\] " "Destination node base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|nr_of_lines\[6\]" {  } { { "db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" 72 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 6633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|nr_of_lines\[5\] " "Destination node base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|nr_of_lines\[5\]" {  } { { "db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" 72 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 6632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|nr_of_lines\[4\] " "Destination node base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|nr_of_lines\[4\]" {  } { { "db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" 72 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 6631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|nr_of_lines\[3\] " "Destination node base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|nr_of_lines\[3\]" {  } { { "db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" 72 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 6630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|nr_of_lines\[2\] " "Destination node base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|nr_of_lines\[2\]" {  } { { "db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" 72 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 6629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|nr_of_lines\[1\] " "Destination node base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|nr_of_lines\[1\]" {  } { { "db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" 72 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 6628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|nr_of_lines\[0\] " "Destination node base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|nr_of_lines\[0\]" {  } { { "db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" 72 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 6537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|nr_of_lines\[12\] " "Destination node base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|nr_of_lines\[12\]" {  } { { "db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" 72 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 6639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|nr_of_lines\[11\] " "Destination node base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|nr_of_lines\[11\]" {  } { { "db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" 72 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 6638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1636558357393 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1636558357393 ""}  } { { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 15139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636558357393 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|synchro_flop:sync_line\|del1~0  " "Automatically promoted node base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|synchro_flop:sync_line\|del1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636558357393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|nr_of_bytes_each_line\[7\] " "Destination node base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|nr_of_bytes_each_line\[7\]" {  } { { "db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" 108 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 6589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|nr_of_bytes_each_line\[6\] " "Destination node base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|nr_of_bytes_each_line\[6\]" {  } { { "db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" 108 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 6588 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|nr_of_bytes_each_line\[5\] " "Destination node base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|nr_of_bytes_each_line\[5\]" {  } { { "db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" 108 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 6587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|nr_of_bytes_each_line\[4\] " "Destination node base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|nr_of_bytes_each_line\[4\]" {  } { { "db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" 108 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 6586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|nr_of_bytes_each_line\[3\] " "Destination node base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|nr_of_bytes_each_line\[3\]" {  } { { "db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" 108 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 6585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|nr_of_bytes_each_line\[2\] " "Destination node base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|nr_of_bytes_each_line\[2\]" {  } { { "db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" 108 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 6584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|nr_of_bytes_each_line\[1\] " "Destination node base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|nr_of_bytes_each_line\[1\]" {  } { { "db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" 108 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 6583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|nr_of_bytes_each_line\[0\] " "Destination node base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|nr_of_bytes_each_line\[0\]" {  } { { "db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" 108 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 6540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|nr_of_bytes_each_line\[12\] " "Destination node base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|nr_of_bytes_each_line\[12\]" {  } { { "db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" 108 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 6594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|nr_of_bytes_each_line\[11\] " "Destination node base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|nr_of_bytes_each_line\[11\]" {  } { { "db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" 108 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 6593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357393 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1636558357393 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1636558357393 ""}  } { { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 15040 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636558357393 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "base_system:inst\|vga_dma:vga_dma_0\|s_reset_reg  " "Automatically promoted node base_system:inst\|vga_dma:vga_dma_0\|s_reset_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636558357394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|vga_dma:vga_dma_0\|vga_controller:vga\|s_pixel_down_counter_reg\[8\] " "Destination node base_system:inst\|vga_dma:vga_dma_0\|vga_controller:vga\|s_pixel_down_counter_reg\[8\]" {  } { { "db/ip/base_system/submodules/vga_behavior.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/vga_behavior.vhdl" 183 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 2395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|vga_dma:vga_dma_0\|vga_dma_cntrl:dma\|s_line_buffer_select_reg " "Destination node base_system:inst\|vga_dma:vga_dma_0\|vga_dma_cntrl:dma\|s_line_buffer_select_reg" {  } { { "db/ip/base_system/submodules/vga_dma_cntrl_behavior.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/vga_dma_cntrl_behavior.vhdl" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 2555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|vga_dma:vga_dma_0\|vga_controller:vga\|s_pixel_down_counter_reg\[7\] " "Destination node base_system:inst\|vga_dma:vga_dma_0\|vga_controller:vga\|s_pixel_down_counter_reg\[7\]" {  } { { "db/ip/base_system/submodules/vga_behavior.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/vga_behavior.vhdl" 183 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 2394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|vga_dma:vga_dma_0\|vga_controller:vga\|s_line_down_counter_reg\[7\] " "Destination node base_system:inst\|vga_dma:vga_dma_0\|vga_controller:vga\|s_line_down_counter_reg\[7\]" {  } { { "db/ip/base_system/submodules/vga_behavior.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/vga_behavior.vhdl" 243 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 2383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|vga_dma:vga_dma_0\|vga_controller:vga\|s_pixel_down_counter_reg\[6\] " "Destination node base_system:inst\|vga_dma:vga_dma_0\|vga_controller:vga\|s_pixel_down_counter_reg\[6\]" {  } { { "db/ip/base_system/submodules/vga_behavior.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/vga_behavior.vhdl" 183 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 2393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|vga_dma:vga_dma_0\|vga_controller:vga\|s_line_down_counter_reg\[6\] " "Destination node base_system:inst\|vga_dma:vga_dma_0\|vga_controller:vga\|s_line_down_counter_reg\[6\]" {  } { { "db/ip/base_system/submodules/vga_behavior.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/vga_behavior.vhdl" 243 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 2382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|vga_dma:vga_dma_0\|vga_controller:vga\|s_pixel_down_counter_reg\[5\] " "Destination node base_system:inst\|vga_dma:vga_dma_0\|vga_controller:vga\|s_pixel_down_counter_reg\[5\]" {  } { { "db/ip/base_system/submodules/vga_behavior.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/vga_behavior.vhdl" 183 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 2392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|vga_dma:vga_dma_0\|vga_controller:vga\|s_line_down_counter_reg\[5\] " "Destination node base_system:inst\|vga_dma:vga_dma_0\|vga_controller:vga\|s_line_down_counter_reg\[5\]" {  } { { "db/ip/base_system/submodules/vga_behavior.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/vga_behavior.vhdl" 243 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 2373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|vga_dma:vga_dma_0\|vga_controller:vga\|s_pixel_down_counter_reg\[4\] " "Destination node base_system:inst\|vga_dma:vga_dma_0\|vga_controller:vga\|s_pixel_down_counter_reg\[4\]" {  } { { "db/ip/base_system/submodules/vga_behavior.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/vga_behavior.vhdl" 183 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 2391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|vga_dma:vga_dma_0\|vga_controller:vga\|s_line_down_counter_reg\[4\] " "Destination node base_system:inst\|vga_dma:vga_dma_0\|vga_controller:vga\|s_line_down_counter_reg\[4\]" {  } { { "db/ip/base_system/submodules/vga_behavior.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/vga_behavior.vhdl" 243 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 2375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1636558357394 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1636558357394 ""}  } { { "db/ip/base_system/submodules/vga_dma_behavior.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/vga_dma_behavior.vhdl" 53 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 2582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636558357394 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "base_system:inst\|vga_dma:vga_dma_0\|vga_dma_cntrl:dma\|synchro_flop:frameSync\|del1~0  " "Automatically promoted node base_system:inst\|vga_dma:vga_dma_0\|vga_dma_cntrl:dma\|synchro_flop:frameSync\|del1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636558357394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|vga_dma:vga_dma_0\|vga_dma_cntrl:dma\|s_bus_address_reg\[8\] " "Destination node base_system:inst\|vga_dma:vga_dma_0\|vga_dma_cntrl:dma\|s_bus_address_reg\[8\]" {  } { { "db/ip/base_system/submodules/vga_dma_cntrl_behavior.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/vga_dma_cntrl_behavior.vhdl" 115 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 2506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|vga_dma:vga_dma_0\|vga_dma_cntrl:dma\|s_bus_address_reg\[7\] " "Destination node base_system:inst\|vga_dma:vga_dma_0\|vga_dma_cntrl:dma\|s_bus_address_reg\[7\]" {  } { { "db/ip/base_system/submodules/vga_dma_cntrl_behavior.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/vga_dma_cntrl_behavior.vhdl" 115 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 2505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|vga_dma:vga_dma_0\|vga_dma_cntrl:dma\|s_bus_address_reg\[6\] " "Destination node base_system:inst\|vga_dma:vga_dma_0\|vga_dma_cntrl:dma\|s_bus_address_reg\[6\]" {  } { { "db/ip/base_system/submodules/vga_dma_cntrl_behavior.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/vga_dma_cntrl_behavior.vhdl" 115 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 2504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|vga_dma:vga_dma_0\|vga_dma_cntrl:dma\|s_bus_address_reg\[5\] " "Destination node base_system:inst\|vga_dma:vga_dma_0\|vga_dma_cntrl:dma\|s_bus_address_reg\[5\]" {  } { { "db/ip/base_system/submodules/vga_dma_cntrl_behavior.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/vga_dma_cntrl_behavior.vhdl" 115 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 2503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|vga_dma:vga_dma_0\|vga_dma_cntrl:dma\|s_bus_address_reg\[4\] " "Destination node base_system:inst\|vga_dma:vga_dma_0\|vga_dma_cntrl:dma\|s_bus_address_reg\[4\]" {  } { { "db/ip/base_system/submodules/vga_dma_cntrl_behavior.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/vga_dma_cntrl_behavior.vhdl" 115 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 2502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|vga_dma:vga_dma_0\|vga_dma_cntrl:dma\|s_bus_address_reg\[3\] " "Destination node base_system:inst\|vga_dma:vga_dma_0\|vga_dma_cntrl:dma\|s_bus_address_reg\[3\]" {  } { { "db/ip/base_system/submodules/vga_dma_cntrl_behavior.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/vga_dma_cntrl_behavior.vhdl" 115 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 2501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|vga_dma:vga_dma_0\|vga_dma_cntrl:dma\|s_bus_address_reg\[2\] " "Destination node base_system:inst\|vga_dma:vga_dma_0\|vga_dma_cntrl:dma\|s_bus_address_reg\[2\]" {  } { { "db/ip/base_system/submodules/vga_dma_cntrl_behavior.vhdl" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/vga_dma_cntrl_behavior.vhdl" 115 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 2490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636558357394 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1636558357394 ""}  } { { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 12929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636558357394 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "base_system:inst\|vga_dma:vga_dma_0\|vga_dma_cntrl:dma\|synchro_flop:lineSync\|del1~0  " "Automatically promoted node base_system:inst\|vga_dma:vga_dma_0\|vga_dma_cntrl:dma\|synchro_flop:lineSync\|del1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636558357394 ""}  } { { "temporary_test_loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 0 { 0 ""} 0 12928 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636558357394 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1636558358304 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1636558358315 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1636558358316 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1636558358330 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1636558358363 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1636558358363 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1636558358363 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1636558358363 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1636558358363 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1636558358363 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1636558358363 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1636558358363 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1636558358363 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1636558358363 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1636558358363 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1636558358363 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1636558358363 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1636558358363 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1636558358363 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1636558358363 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1636558358363 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1636558358363 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1636558358363 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1636558358363 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1636558358363 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1636558358363 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1636558358364 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1636558358387 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1636558359262 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1636558359274 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1636558359274 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1636558359274 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1636558359274 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "52 I/O Output Buffer " "Packed 52 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1636558359274 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "82 " "Created 82 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1636558359274 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1636558359274 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|pll7 clk\[1\] MCLK~output " "PLL \"base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|pll7\" output port clk\[1\] feeds output pin \"MCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/ip/base_system/submodules/base_system_altpll_0.v" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v" 150 -1 0 } } { "db/ip/base_system/submodules/base_system_altpll_0.v" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v" 306 0 0 } } { "db/ip/base_system/base_system.v" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/base_system.v" 201 0 0 } } { "mse_demo.bdf" "" { Schematic "/home/quartus/Desktop/mse-demo/quartus_project/mse_demo.bdf" { { 24 848 1136 792 "inst" "" } } } } { "mse_demo.bdf" "" { Schematic "/home/quartus/Desktop/mse-demo/quartus_project/mse_demo.bdf" { { 128 1136 1312 144 "MCLK" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1636558359399 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|pll7 clk\[3\] DAC_CLK~output " "PLL \"base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|pll7\" output port clk\[3\] feeds output pin \"DAC_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/ip/base_system/submodules/base_system_altpll_0.v" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v" 150 -1 0 } } { "db/ip/base_system/submodules/base_system_altpll_0.v" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v" 306 0 0 } } { "db/ip/base_system/base_system.v" "" { Text "/home/quartus/Desktop/mse-demo/quartus_project/db/ip/base_system/base_system.v" 201 0 0 } } { "mse_demo.bdf" "" { Schematic "/home/quartus/Desktop/mse-demo/quartus_project/mse_demo.bdf" { { 24 848 1136 792 "inst" "" } } } } { "mse_demo.bdf" "" { Schematic "/home/quartus/Desktop/mse-demo/quartus_project/mse_demo.bdf" { { 88 1136 1312 104 "DAC_CLK" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1636558359400 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636558360115 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1636558360129 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1636558361269 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636558362371 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1636558362434 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1636558365417 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636558365417 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1636558366667 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "32 X34_Y22 X44_Y32 " "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "/home/quartus/Desktop/mse-demo/quartus_project/" { { 1 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32"} { { 12 { 0 ""} 34 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1636558368694 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1636558368694 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1636558369572 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1636558369572 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1636558369572 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636558369574 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.60 " "Total time spent on timing analysis during the Fitter is 0.60 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1636558369827 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1636558369885 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1636558370536 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1636558370540 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1636558371413 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636558372835 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1636558373742 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/quartus/Desktop/mse-demo/quartus_project/output_files/mse_demo.fit.smsg " "Generated suppressed messages file /home/quartus/Desktop/mse-demo/quartus_project/output_files/mse_demo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1636558374204 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 20 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1796 " "Peak virtual memory: 1796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636558375388 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 10 16:32:55 2021 " "Processing ended: Wed Nov 10 16:32:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636558375388 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636558375388 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636558375388 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1636558375388 ""}
