- ğŸ‘‹ Hi, Iâ€™m Anurag Ranga.
- ğŸ‘€ Iâ€™m a Proactive Student with superior skills in C, Verilog, VHDL, System Verilog, UVM and MS Office. 
- ğŸŒ± Iâ€™m currently learning C++, verilog and SV along with some protocols.
- ğŸ’ï¸ Iâ€™m looking to collaborate on Design and Verification projects in Electrical and Computer Engineering.
- ğŸ“« You can reach me via Linkedin or my mail [ ranganurag2001@gmail.com   and   anuragranga2712@gmail.com ] âœ¨âœ¨
