#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Wed Nov 10 11:09:48 2021
# Process ID: 9660
# Log file: C:/usr/FPGA3/T_FF_C1/planAhead_run_1/planAhead.log
# Journal file: C:/usr/FPGA3/T_FF_C1/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/usr/FPGA3/T_FF_C1/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin P74 [get_ports CK]
endgroup
startgroup
set_property package_pin P80 [get_ports T]
endgroup
startgroup
set_property package_pin P5 [get_ports bQ]
endgroup
startgroup
set_property package_pin P24 [get_ports Q]
endgroup
save_constraints
