#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Mar  1 15:57:30 2021
# Process ID: 21356
# Current directory: D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.runs/synth_1
# Command line: vivado.exe -log pr_region_2_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pr_region_2_wrapper.tcl
# Log file: D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.runs/synth_1/pr_region_2_wrapper.vds
# Journal file: D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source pr_region_2_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/ocl_ips'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/hls_proj/conv_proj/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/hls_proj/fc_proj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.cache/ip 
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'pr_region_2.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
pr_region_2_conv_layer_0_0
pr_region_2_fc_layer_0_0

Command: synth_design -top pr_region_2_wrapper -part xcvu095-ffvc1517-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu095'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu095'
INFO: [Common 17-1540] The version limit for your license is '2020.02' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8696 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 485.293 ; gain = 104.738
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pr_region_2_wrapper' [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/hdl/pr_region_2_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'pr_region_2' [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/synth/pr_region_2.v:687]
INFO: [Synth 8-6157] synthesizing module 'pr_region_2_axi_interconnect_0_0' [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/synth/pr_region_2.v:1336]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_X1UWNA' [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/synth/pr_region_2.v:422]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_X1UWNA' (1#1) [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/synth/pr_region_2.v:422]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1SL1HZS' [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/synth/pr_region_2.v:554]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1SL1HZS' (2#1) [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/synth/pr_region_2.v:554]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_171H8LY' [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/synth/pr_region_2.v:2658]
INFO: [Synth 8-6157] synthesizing module 'pr_region_2_s00_regslice_0' [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.runs/synth_1/.Xil/Vivado-21356-DESKTOP-LQQCJP4/realtime/pr_region_2_s00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pr_region_2_s00_regslice_0' (3#1) [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.runs/synth_1/.Xil/Vivado-21356-DESKTOP-LQQCJP4/realtime/pr_region_2_s00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_171H8LY' (4#1) [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/synth/pr_region_2.v:2658]
INFO: [Synth 8-6157] synthesizing module 'pr_region_2_xbar_0' [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.runs/synth_1/.Xil/Vivado-21356-DESKTOP-LQQCJP4/realtime/pr_region_2_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pr_region_2_xbar_0' (5#1) [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.runs/synth_1/.Xil/Vivado-21356-DESKTOP-LQQCJP4/realtime/pr_region_2_xbar_0_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'pr_region_2_xbar_0' requires 40 connections, but only 38 given [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/synth/pr_region_2.v:1745]
INFO: [Synth 8-6155] done synthesizing module 'pr_region_2_axi_interconnect_0_0' (6#1) [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/synth/pr_region_2.v:1336]
INFO: [Synth 8-6157] synthesizing module 'pr_region_2_axi_interconnect_1_0' [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/synth/pr_region_2.v:1786]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1MFGHXK' [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/synth/pr_region_2.v:12]
INFO: [Synth 8-6157] synthesizing module 'pr_region_2_m00_regslice_0' [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.runs/synth_1/.Xil/Vivado-21356-DESKTOP-LQQCJP4/realtime/pr_region_2_m00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pr_region_2_m00_regslice_0' (7#1) [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.runs/synth_1/.Xil/Vivado-21356-DESKTOP-LQQCJP4/realtime/pr_region_2_m00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1MFGHXK' (8#1) [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/synth/pr_region_2.v:12]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_HD3YL4' [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/synth/pr_region_2.v:2868]
INFO: [Synth 8-6157] synthesizing module 'pr_region_2_auto_rs_0' [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.runs/synth_1/.Xil/Vivado-21356-DESKTOP-LQQCJP4/realtime/pr_region_2_auto_rs_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pr_region_2_auto_rs_0' (9#1) [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.runs/synth_1/.Xil/Vivado-21356-DESKTOP-LQQCJP4/realtime/pr_region_2_auto_rs_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pr_region_2_auto_rs_w_0' [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.runs/synth_1/.Xil/Vivado-21356-DESKTOP-LQQCJP4/realtime/pr_region_2_auto_rs_w_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pr_region_2_auto_rs_w_0' (10#1) [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.runs/synth_1/.Xil/Vivado-21356-DESKTOP-LQQCJP4/realtime/pr_region_2_auto_rs_w_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_rs_w' of module 'pr_region_2_auto_rs_w_0' requires 72 connections, but only 70 given [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/synth/pr_region_2.v:3298]
INFO: [Synth 8-6157] synthesizing module 'pr_region_2_auto_us_0' [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.runs/synth_1/.Xil/Vivado-21356-DESKTOP-LQQCJP4/realtime/pr_region_2_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pr_region_2_auto_us_0' (11#1) [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.runs/synth_1/.Xil/Vivado-21356-DESKTOP-LQQCJP4/realtime/pr_region_2_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_HD3YL4' (12#1) [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/synth/pr_region_2.v:2868]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_18R8Q4M' [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/synth/pr_region_2.v:3444]
INFO: [Synth 8-6157] synthesizing module 'pr_region_2_auto_rs_1' [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.runs/synth_1/.Xil/Vivado-21356-DESKTOP-LQQCJP4/realtime/pr_region_2_auto_rs_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pr_region_2_auto_rs_1' (13#1) [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.runs/synth_1/.Xil/Vivado-21356-DESKTOP-LQQCJP4/realtime/pr_region_2_auto_rs_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pr_region_2_auto_rs_w_1' [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.runs/synth_1/.Xil/Vivado-21356-DESKTOP-LQQCJP4/realtime/pr_region_2_auto_rs_w_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pr_region_2_auto_rs_w_1' (14#1) [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.runs/synth_1/.Xil/Vivado-21356-DESKTOP-LQQCJP4/realtime/pr_region_2_auto_rs_w_1_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_rs_w' of module 'pr_region_2_auto_rs_w_1' requires 72 connections, but only 70 given [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/synth/pr_region_2.v:3874]
INFO: [Synth 8-6157] synthesizing module 'pr_region_2_auto_us_1' [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.runs/synth_1/.Xil/Vivado-21356-DESKTOP-LQQCJP4/realtime/pr_region_2_auto_us_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pr_region_2_auto_us_1' (15#1) [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.runs/synth_1/.Xil/Vivado-21356-DESKTOP-LQQCJP4/realtime/pr_region_2_auto_us_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_18R8Q4M' (16#1) [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/synth/pr_region_2.v:3444]
INFO: [Synth 8-6157] synthesizing module 'pr_region_2_xbar_1' [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.runs/synth_1/.Xil/Vivado-21356-DESKTOP-LQQCJP4/realtime/pr_region_2_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pr_region_2_xbar_1' (17#1) [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.runs/synth_1/.Xil/Vivado-21356-DESKTOP-LQQCJP4/realtime/pr_region_2_xbar_1_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'pr_region_2_xbar_1' requires 78 connections, but only 76 given [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/synth/pr_region_2.v:2579]
INFO: [Synth 8-6155] done synthesizing module 'pr_region_2_axi_interconnect_1_0' (18#1) [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/synth/pr_region_2.v:1786]
INFO: [Synth 8-6157] synthesizing module 'pr_region_2_conv_layer_0_0' [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.runs/synth_1/.Xil/Vivado-21356-DESKTOP-LQQCJP4/realtime/pr_region_2_conv_layer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pr_region_2_conv_layer_0_0' (19#1) [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.runs/synth_1/.Xil/Vivado-21356-DESKTOP-LQQCJP4/realtime/pr_region_2_conv_layer_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'conv_layer_0' of module 'pr_region_2_conv_layer_0_0' requires 55 connections, but only 54 given [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/synth/pr_region_2.v:1216]
INFO: [Synth 8-6157] synthesizing module 'pr_region_2_fc_layer_0_0' [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.runs/synth_1/.Xil/Vivado-21356-DESKTOP-LQQCJP4/realtime/pr_region_2_fc_layer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pr_region_2_fc_layer_0_0' (20#1) [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.runs/synth_1/.Xil/Vivado-21356-DESKTOP-LQQCJP4/realtime/pr_region_2_fc_layer_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'fc_layer_0' of module 'pr_region_2_fc_layer_0_0' requires 55 connections, but only 54 given [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/synth/pr_region_2.v:1271]
INFO: [Synth 8-6157] synthesizing module 'pr_region_2_proc_sys_reset_0_0' [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.runs/synth_1/.Xil/Vivado-21356-DESKTOP-LQQCJP4/realtime/pr_region_2_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pr_region_2_proc_sys_reset_0_0' (21#1) [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.runs/synth_1/.Xil/Vivado-21356-DESKTOP-LQQCJP4/realtime/pr_region_2_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'pr_region_2_proc_sys_reset_0_0' requires 10 connections, but only 7 given [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/synth/pr_region_2.v:1326]
INFO: [Synth 8-6155] done synthesizing module 'pr_region_2' (22#1) [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/synth/pr_region_2.v:687]
INFO: [Synth 8-6155] done synthesizing module 'pr_region_2_wrapper' (23#1) [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/hdl/pr_region_2_wrapper.v:12]
WARNING: [Synth 8-3331] design s01_couplers_imp_18R8Q4M has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_18R8Q4M has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_18R8Q4M has unconnected port S_AXI_arlock[1]
WARNING: [Synth 8-3331] design s01_couplers_imp_18R8Q4M has unconnected port S_AXI_awlock[1]
WARNING: [Synth 8-3331] design s00_couplers_imp_HD3YL4 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_HD3YL4 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_HD3YL4 has unconnected port S_AXI_arlock[1]
WARNING: [Synth 8-3331] design s00_couplers_imp_HD3YL4 has unconnected port S_AXI_awlock[1]
WARNING: [Synth 8-3331] design m00_couplers_imp_1MFGHXK has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1MFGHXK has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_1_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_1_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_1_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_1_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_1_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_1_0 has unconnected port S01_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_171H8LY has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_171H8LY has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1SL1HZS has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1SL1HZS has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1SL1HZS has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1SL1HZS has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_X1UWNA has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_X1UWNA has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_X1UWNA has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_X1UWNA has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_0_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_0_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_0_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_0_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_0_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_0_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 542.312 ; gain = 161.758
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 542.312 ; gain = 161.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 542.312 ; gain = 161.758
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcvu095-ffvc1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_xbar_0/pr_region_2_xbar_0/pr_region_2_xbar_0_in_context.xdc] for cell 'pr_region_2_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_xbar_0/pr_region_2_xbar_0/pr_region_2_xbar_0_in_context.xdc] for cell 'pr_region_2_i/axi_interconnect_0/xbar'
Parsing XDC File [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_xbar_1/pr_region_2_xbar_1/pr_region_2_xbar_1_in_context.xdc] for cell 'pr_region_2_i/axi_interconnect_1/xbar'
Finished Parsing XDC File [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_xbar_1/pr_region_2_xbar_1/pr_region_2_xbar_1_in_context.xdc] for cell 'pr_region_2_i/axi_interconnect_1/xbar'
Parsing XDC File [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_conv_layer_0_0/pr_region_2_conv_layer_0_0/pr_region_2_conv_layer_0_0_in_context.xdc] for cell 'pr_region_2_i/conv_layer_0'
Finished Parsing XDC File [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_conv_layer_0_0/pr_region_2_conv_layer_0_0/pr_region_2_conv_layer_0_0_in_context.xdc] for cell 'pr_region_2_i/conv_layer_0'
Parsing XDC File [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_fc_layer_0_0/pr_region_2_fc_layer_0_0/pr_region_2_fc_layer_0_0_in_context.xdc] for cell 'pr_region_2_i/fc_layer_0'
Finished Parsing XDC File [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_fc_layer_0_0/pr_region_2_fc_layer_0_0/pr_region_2_fc_layer_0_0_in_context.xdc] for cell 'pr_region_2_i/fc_layer_0'
Parsing XDC File [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_proc_sys_reset_0_0/pr_region_2_proc_sys_reset_0_0/pr_region_2_proc_sys_reset_0_0_in_context.xdc] for cell 'pr_region_2_i/proc_sys_reset_0'
Finished Parsing XDC File [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_proc_sys_reset_0_0/pr_region_2_proc_sys_reset_0_0/pr_region_2_proc_sys_reset_0_0_in_context.xdc] for cell 'pr_region_2_i/proc_sys_reset_0'
Parsing XDC File [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_s00_regslice_0/pr_region_2_s00_regslice_0/pr_region_2_s00_regslice_0_in_context.xdc] for cell 'pr_region_2_i/axi_interconnect_0/s00_couplers/s00_regslice'
Finished Parsing XDC File [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_s00_regslice_0/pr_region_2_s00_regslice_0/pr_region_2_s00_regslice_0_in_context.xdc] for cell 'pr_region_2_i/axi_interconnect_0/s00_couplers/s00_regslice'
Parsing XDC File [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_auto_us_0/pr_region_2_auto_us_0/pr_region_2_auto_us_0_in_context.xdc] for cell 'pr_region_2_i/axi_interconnect_1/s00_couplers/auto_us'
Finished Parsing XDC File [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_auto_us_0/pr_region_2_auto_us_0/pr_region_2_auto_us_0_in_context.xdc] for cell 'pr_region_2_i/axi_interconnect_1/s00_couplers/auto_us'
Parsing XDC File [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_auto_rs_0/pr_region_2_auto_rs_0/pr_region_2_auto_rs_0_in_context.xdc] for cell 'pr_region_2_i/axi_interconnect_1/s00_couplers/auto_rs'
Finished Parsing XDC File [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_auto_rs_0/pr_region_2_auto_rs_0/pr_region_2_auto_rs_0_in_context.xdc] for cell 'pr_region_2_i/axi_interconnect_1/s00_couplers/auto_rs'
Parsing XDC File [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_auto_rs_w_0/pr_region_2_auto_rs_w_0/pr_region_2_auto_rs_w_0_in_context.xdc] for cell 'pr_region_2_i/axi_interconnect_1/s00_couplers/auto_rs_w'
Finished Parsing XDC File [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_auto_rs_w_0/pr_region_2_auto_rs_w_0/pr_region_2_auto_rs_w_0_in_context.xdc] for cell 'pr_region_2_i/axi_interconnect_1/s00_couplers/auto_rs_w'
Parsing XDC File [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_auto_us_1/pr_region_2_auto_us_1/pr_region_2_auto_us_0_in_context.xdc] for cell 'pr_region_2_i/axi_interconnect_1/s01_couplers/auto_us'
Finished Parsing XDC File [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_auto_us_1/pr_region_2_auto_us_1/pr_region_2_auto_us_0_in_context.xdc] for cell 'pr_region_2_i/axi_interconnect_1/s01_couplers/auto_us'
Parsing XDC File [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_auto_rs_1/pr_region_2_auto_rs_1/pr_region_2_auto_rs_0_in_context.xdc] for cell 'pr_region_2_i/axi_interconnect_1/s01_couplers/auto_rs'
Finished Parsing XDC File [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_auto_rs_1/pr_region_2_auto_rs_1/pr_region_2_auto_rs_0_in_context.xdc] for cell 'pr_region_2_i/axi_interconnect_1/s01_couplers/auto_rs'
Parsing XDC File [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_auto_rs_w_1/pr_region_2_auto_rs_w_1/pr_region_2_auto_rs_w_0_in_context.xdc] for cell 'pr_region_2_i/axi_interconnect_1/s01_couplers/auto_rs_w'
Finished Parsing XDC File [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_auto_rs_w_1/pr_region_2_auto_rs_w_1/pr_region_2_auto_rs_w_0_in_context.xdc] for cell 'pr_region_2_i/axi_interconnect_1/s01_couplers/auto_rs_w'
Parsing XDC File [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_m00_regslice_0/pr_region_2_m00_regslice_0/pr_region_2_m00_regslice_0_in_context.xdc] for cell 'pr_region_2_i/axi_interconnect_1/m00_couplers/m00_regslice'
Finished Parsing XDC File [d:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_m00_regslice_0/pr_region_2_m00_regslice_0/pr_region_2_m00_regslice_0_in_context.xdc] for cell 'pr_region_2_i/axi_interconnect_1/m00_couplers/m00_regslice'
Parsing XDC File [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1176.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1176.641 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1176.641 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1176.641 ; gain = 796.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu095-ffvc1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1176.641 ; gain = 796.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for pr_region_2_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pr_region_2_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pr_region_2_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pr_region_2_i/axi_interconnect_1/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pr_region_2_i/axi_interconnect_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pr_region_2_i/conv_layer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pr_region_2_i/fc_layer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pr_region_2_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pr_region_2_i/axi_interconnect_0/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pr_region_2_i/axi_interconnect_1/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pr_region_2_i/axi_interconnect_1/s00_couplers/auto_rs. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pr_region_2_i/axi_interconnect_1/s00_couplers/auto_rs_w. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pr_region_2_i/axi_interconnect_1/s01_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pr_region_2_i/axi_interconnect_1/s01_couplers/auto_rs. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pr_region_2_i/axi_interconnect_1/s01_couplers/auto_rs_w. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pr_region_2_i/axi_interconnect_1/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1176.641 ; gain = 796.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1176.641 ; gain = 796.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 768 (col length:192)
BRAMs: 3456 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_1_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_1_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_1_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_1_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_1_0 has unconnected port S00_AXI_arlock[1]
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_1_0 has unconnected port S00_AXI_awlock[1]
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_1_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_1_0 has unconnected port S01_ARESETN
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_1_0 has unconnected port S01_AXI_arlock[1]
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_1_0 has unconnected port S01_AXI_awlock[1]
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_0_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_0_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_0_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_0_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_0_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_0_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1176.641 ; gain = 796.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1354.922 ; gain = 974.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1355.492 ; gain = 974.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1367.375 ; gain = 986.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1367.375 ; gain = 986.820
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1367.375 ; gain = 986.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1367.375 ; gain = 986.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1367.375 ; gain = 986.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1367.375 ; gain = 986.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1367.375 ; gain = 986.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |pr_region_2_xbar_0             |         1|
|2     |pr_region_2_s00_regslice_0     |         1|
|3     |pr_region_2_xbar_1             |         1|
|4     |pr_region_2_m00_regslice_0     |         1|
|5     |pr_region_2_auto_rs_0          |         1|
|6     |pr_region_2_auto_rs_w_0        |         1|
|7     |pr_region_2_auto_us_0          |         1|
|8     |pr_region_2_auto_rs_1          |         1|
|9     |pr_region_2_auto_rs_w_1        |         1|
|10    |pr_region_2_auto_us_1          |         1|
|11    |pr_region_2_conv_layer_0_0     |         1|
|12    |pr_region_2_fc_layer_0_0       |         1|
|13    |pr_region_2_proc_sys_reset_0_0 |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |pr_region_2_auto_rs_0          |     1|
|2     |pr_region_2_auto_rs_1          |     1|
|3     |pr_region_2_auto_rs_w_0        |     1|
|4     |pr_region_2_auto_rs_w_1        |     1|
|5     |pr_region_2_auto_us_0          |     1|
|6     |pr_region_2_auto_us_1          |     1|
|7     |pr_region_2_conv_layer_0_0     |     1|
|8     |pr_region_2_fc_layer_0_0       |     1|
|9     |pr_region_2_m00_regslice_0     |     1|
|10    |pr_region_2_proc_sys_reset_0_0 |     1|
|11    |pr_region_2_s00_regslice_0     |     1|
|12    |pr_region_2_xbar_0             |     1|
|13    |pr_region_2_xbar_1             |     1|
|14    |IBUF                           |   253|
|15    |OBUF                           |   379|
+------+-------------------------------+------+

Report Instance Areas: 
+------+-----------------------+---------------------------------+------+
|      |Instance               |Module                           |Cells |
+------+-----------------------+---------------------------------+------+
|1     |top                    |                                 |  4936|
|2     |  pr_region_2_i        |pr_region_2                      |  4304|
|3     |    axi_interconnect_0 |pr_region_2_axi_interconnect_0_0 |   415|
|4     |      s00_couplers     |s00_couplers_imp_171H8LY         |   152|
|5     |    axi_interconnect_1 |pr_region_2_axi_interconnect_1_0 |  3340|
|6     |      m00_couplers     |m00_couplers_imp_1MFGHXK         |   478|
|7     |      s00_couplers     |s00_couplers_imp_HD3YL4          |  1122|
|8     |      s01_couplers     |s01_couplers_imp_18R8Q4M         |  1122|
+------+-----------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1367.375 ; gain = 986.820
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1367.375 ; gain = 352.492
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1367.375 ; gain = 986.820
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 253 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1417.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 253 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 253 instances

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1417.523 ; gain = 1043.121
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1417.523 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Documents/ECE1373/lab2/ECE1373_assignment2-2021/8v3_shell/pr_region_test_proj_2/pr_region.runs/synth_1/pr_region_2_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pr_region_2_wrapper_utilization_synth.rpt -pb pr_region_2_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar  1 15:57:59 2021...
