$date
	Sun Oct 23 01:30:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#400602
b10100 &
b10100 %
1$
b10100 !
1"
#400603
0"
#400606
b1010 &
b1010 %
#400610
b101 &
b101 %
#400614
b10000 &
b10000 %
#400618
b1000 &
b1000 %
#400622
b100 &
b100 %
#400626
b10 &
b10 %
#400630
b1 &
1#
b1 %
#400634
b0 &
b0 %
0#
0$
#1461357
b11001 !
1"
#1461358
b11001 &
b11001 %
1$
#1461359
0"
#1461362
b1001100 &
b1001100 %
#1461366
b100110 &
b100110 %
#1461370
b10011 &
b10011 %
#1461374
b111010 &
b111010 %
#1461378
b11101 &
b11101 %
#1461382
b1011000 &
b1011000 %
#1461386
b101100 &
b101100 %
#1461390
b10110 &
b10110 %
#1461394
b1011 &
b1011 %
#1461398
b100010 &
b100010 %
#1461402
b10001 &
b10001 %
#1461406
b110100 &
b110100 %
#1461410
b11010 &
b11010 %
#1461414
b1101 &
b1101 %
#1461418
b101000 &
b101000 %
#1461422
b10100 &
b10100 %
#1461426
b1010 &
b1010 %
#1461430
b101 &
b101 %
#1461434
b10000 &
b10000 %
#1461438
b1000 &
b1000 %
#1461442
b100 &
b100 %
#1461446
b10 &
b10 %
#1461450
b1 &
b1 %
1#
#1461454
b0 &
0#
b0 %
0$
#2423356
b10 !
1"
#2423358
b10 &
b10 %
1$
#2423359
0"
#2423362
b1 &
b1 %
1#
#2423366
b0 &
0#
b0 %
0$
#4500012
