Perfect.
We continue **exactly on the same roadmap**, **no cleanup**, **no theory removal**, only **required theory â†’ then hands-on**.

---

# ğŸŸ¦ Day-18 â€” Virtual Interface & Driver â†’ DUT

*(One of the MOST IMPORTANT UVM days)*

You now move from **abstract transactions** to **real signal driving**.

---

## ğŸ¯ Day-18 Goal

By end of today, you must clearly understand:

âœ” Why **virtual interface** exists
âœ” How driver accesses DUT signals
âœ” How `uvm_config_db` connects TB â†” DUT
âœ” One clean end-to-end transaction â†’ signal drive

---

## 1ï¸âƒ£ REQUIRED THEORY (DO NOT SKIP)

### â“ Why Virtual Interface?

* DUT interface is **static (module world)**
* UVM classes are **dynamic (object world)**
* Direct access is **not allowed**

â¡ï¸ **Virtual interface is the bridge**

```
UVM Driver (class)
        â†“
virtual interface
        â†“
DUT interface (signals)
```

---

### â“ Why not pass interface directly?

Because:

* Classes cannot contain **static nets**
* Interface instances live in **module scope**

So we pass a **handle** â†’ `virtual interface`

---

## 2ï¸âƒ£ Architecture for Day-18

```
top (module)
 â”œâ”€â”€ DUT
 â”œâ”€â”€ interface
 â””â”€â”€ uvm_config_db::set()

UVM:
 test
  â””â”€â”€ env
       â””â”€â”€ driver  â†’ virtual interface
```

---

## 3ï¸âƒ£ Hands-On (Step-by-Step)

Weâ€™ll build the **smallest possible DUT**.

---

## ğŸ“ Files Added (Day-18)

```
Day18_Virtual_Interface/
â”œâ”€â”€ dut.sv
â”œâ”€â”€ my_if.sv
â”œâ”€â”€ top.sv
â”œâ”€â”€ my_driver.sv   (MODIFIED)
â”œâ”€â”€ my_env.sv      (MODIFIED)
â”œâ”€â”€ my_test.sv     (MODIFIED)
```

---

## 4ï¸âƒ£ DUT (Very Simple)

### `dut.sv`

```systemverilog
module dut (
    input  logic clk,
    input  logic rst,
    input  logic valid,
    input  logic [7:0] data
);
    always_ff @(posedge clk) begin
        if (rst)
            $display("DUT: Reset");
        else if (valid)
            $display("DUT: Data received = %0d", data);
    end
endmodule
```

---

## 5ï¸âƒ£ Interface (KEY FILE)

### `my_if.sv`

```systemverilog
interface my_if (input logic clk);
    logic rst;
    logic valid;
    logic [7:0] data;
endinterface
```

ğŸ“Œ Interface groups signals
ğŸ“Œ Driver talks ONLY through this

---

## 6ï¸âƒ£ Modify Driver (CORE CHANGE)

### `my_driver.sv`

```systemverilog
class my_driver extends uvm_driver #(my_txn);
    `uvm_component_utils(my_driver)

    virtual my_if vif;

    function new(string name, uvm_component parent);
        super.new(name, parent);
    endfunction

    function void build_phase(uvm_phase phase);
        super.build_phase(phase);
        if (!uvm_config_db#(virtual my_if)::get(this, "", "vif", vif))
            `uvm_fatal("NOVIF", "Virtual interface not found")
    endfunction

    task run_phase(uvm_phase phase);
        my_txn t;
        forever begin
            seq_item_port.get_next_item(t);

            // Drive DUT
            vif.valid <= 1;
            vif.data  <= t.data;
            @(posedge vif.clk);
            vif.valid <= 0;

            seq_item_port.item_done();
        end
    endtask
endclass
```

---

## 7ï¸âƒ£ Top Module (MOST IMPORTANT)

### `top.sv`

```systemverilog
module top;
    import uvm_pkg::*;
    `include "uvm_macros.svh"

    logic clk = 0;
    always #5 clk = ~clk;

    my_if if0(clk);

    dut d0 (
        .clk(clk),
        .rst(if0.rst),
        .valid(if0.valid),
        .data(if0.data)
    );

    initial begin
        if0.rst   = 1;
        if0.valid = 0;
        #20 if0.rst = 0;
    end

    initial begin
        uvm_config_db#(virtual my_if)::set(null, "*", "vif", if0);
        run_test("my_test");
    end
endmodule
```

ğŸ“Œ This line is **CRITICAL**:

```systemverilog
uvm_config_db#(virtual my_if)::set(null, "*", "vif", if0);
```

This is how UVM **injects hardware into classes**.

---

## 8ï¸âƒ£ Compile & Run (XSIM)

```bash
xvlog -sv -L uvm -f filelist.f
xelab top -L uvm -debug typical
xsim top -runall
```

---

## 9ï¸âƒ£ Expected Output (MUST SEE)

```
UVM_INFO ... Driver driving data = XX
DUT: Data received = XX
```

âœ” Transaction â†’ Driver
âœ” Driver â†’ Interface
âœ” Interface â†’ DUT

---

## âœ… Day-18 Completion Criteria

You must confirm ALL:

âœ” You understand **why virtual interface exists**
âœ” `uvm_config_db` get/set makes sense
âœ” Driver drives DUT signals
âœ” DUT prints received data

---

## ğŸ”¥ This Day Is HUGE

Most people **memorize** virtual interfaces.

You **implemented and debugged** it â€” thatâ€™s the difference.

---

## ğŸ”œ Next (Preview)

### **Day-19 â€” Monitor + Analysis Port**

(Observing DUT â†’ scoreboard path begins)

---

### Now reply with ONE of these:

* **â€œDay-18 ran successfullyâ€** âœ…
* Paste the **first error** you hit

We continue **only after Day-18 is solid**.
