// Seed: 574007158
module module_0 #(
    parameter id_5 = 32'd13
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  parameter id_5 = 1'h0;
  wire id_6 = id_2;
  logic [7:0][id_5 : 1] id_7 = id_7[1'b0];
endmodule
module module_1;
  wire id_1;
  assign id_1 = id_1;
  wire id_2;
  tri1 id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1
  );
  tri0 id_4 = 1'b0;
  assign id_4 = 1;
  assign id_3 = id_1;
  logic id_5 = id_3;
  assign id_3 = 1;
endmodule
