// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_B_IO_L2_in_0_x1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fifo_B_B_IO_L2_in_0_x19_dout,
        fifo_B_B_IO_L2_in_0_x19_empty_n,
        fifo_B_B_IO_L2_in_0_x19_read,
        fifo_B_B_IO_L2_in_1_x110_din,
        fifo_B_B_IO_L2_in_1_x110_full_n,
        fifo_B_B_IO_L2_in_1_x110_write,
        fifo_B_PE_0_0_x161_din,
        fifo_B_PE_0_0_x161_full_n,
        fifo_B_PE_0_0_x161_write
);

parameter    ap_ST_fsm_state1 = 30'd1;
parameter    ap_ST_fsm_state2 = 30'd2;
parameter    ap_ST_fsm_state3 = 30'd4;
parameter    ap_ST_fsm_state4 = 30'd8;
parameter    ap_ST_fsm_state5 = 30'd16;
parameter    ap_ST_fsm_state6 = 30'd32;
parameter    ap_ST_fsm_state7 = 30'd64;
parameter    ap_ST_fsm_state8 = 30'd128;
parameter    ap_ST_fsm_state9 = 30'd256;
parameter    ap_ST_fsm_state10 = 30'd512;
parameter    ap_ST_fsm_state11 = 30'd1024;
parameter    ap_ST_fsm_state12 = 30'd2048;
parameter    ap_ST_fsm_state13 = 30'd4096;
parameter    ap_ST_fsm_state14 = 30'd8192;
parameter    ap_ST_fsm_state15 = 30'd16384;
parameter    ap_ST_fsm_state16 = 30'd32768;
parameter    ap_ST_fsm_state17 = 30'd65536;
parameter    ap_ST_fsm_state18 = 30'd131072;
parameter    ap_ST_fsm_state19 = 30'd262144;
parameter    ap_ST_fsm_state20 = 30'd524288;
parameter    ap_ST_fsm_state21 = 30'd1048576;
parameter    ap_ST_fsm_state22 = 30'd2097152;
parameter    ap_ST_fsm_state23 = 30'd4194304;
parameter    ap_ST_fsm_state24 = 30'd8388608;
parameter    ap_ST_fsm_state25 = 30'd16777216;
parameter    ap_ST_fsm_state26 = 30'd33554432;
parameter    ap_ST_fsm_state27 = 30'd67108864;
parameter    ap_ST_fsm_state28 = 30'd134217728;
parameter    ap_ST_fsm_state29 = 30'd268435456;
parameter    ap_ST_fsm_state30 = 30'd536870912;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [255:0] fifo_B_B_IO_L2_in_0_x19_dout;
input   fifo_B_B_IO_L2_in_0_x19_empty_n;
output   fifo_B_B_IO_L2_in_0_x19_read;
output  [255:0] fifo_B_B_IO_L2_in_1_x110_din;
input   fifo_B_B_IO_L2_in_1_x110_full_n;
output   fifo_B_B_IO_L2_in_1_x110_write;
output  [31:0] fifo_B_PE_0_0_x161_din;
input   fifo_B_PE_0_0_x161_full_n;
output   fifo_B_PE_0_0_x161_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_B_B_IO_L2_in_0_x19_read;
reg fifo_B_B_IO_L2_in_1_x110_write;
reg[31:0] fifo_B_PE_0_0_x161_din;
reg fifo_B_PE_0_0_x161_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [29:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_B_B_IO_L2_in_0_x19_blk_n;
wire    ap_CS_fsm_state6;
reg   [0:0] icmp_ln14936_reg_1149;
wire   [0:0] icmp_ln890_1952_fu_746_p2;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state16;
reg   [0:0] icmp_ln15003_reg_1253;
wire   [0:0] icmp_ln890_1949_fu_923_p2;
wire    ap_CS_fsm_state17;
reg    fifo_B_B_IO_L2_in_1_x110_blk_n;
reg    fifo_B_PE_0_0_x161_blk_n;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state30;
wire   [255:0] local_B_ping_V_0_q0;
reg   [255:0] reg_640;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state25;
wire   [2:0] add_ln691_fu_646_p2;
reg   [2:0] add_ln691_reg_1108;
wire    ap_CS_fsm_state2;
wire   [2:0] add_ln691_2266_fu_658_p2;
reg   [2:0] add_ln691_2266_reg_1116;
wire    ap_CS_fsm_state3;
wire   [5:0] add_i_i611_cast_fu_678_p2;
reg   [5:0] add_i_i611_cast_reg_1124;
wire   [0:0] icmp_ln890_1944_fu_664_p2;
wire   [7:0] c2_V_193_fu_684_p2;
reg   [7:0] c2_V_193_reg_1130;
wire    ap_CS_fsm_state4;
wire   [3:0] c3_101_fu_702_p2;
reg   [3:0] c3_101_reg_1141;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln14936_fu_717_p2;
wire   [0:0] icmp_ln14931_fu_696_p2;
wire   [0:0] icmp_ln886_27_fu_712_p2;
wire   [1:0] add_ln691_2274_fu_723_p2;
reg   [1:0] add_ln691_2274_reg_1153;
reg    ap_predicate_op103_read_state6;
reg    ap_block_state6;
wire   [1:0] add_ln691_2273_fu_735_p2;
wire   [1:0] add_ln691_2277_fu_752_p2;
reg   [1:0] add_ln691_2277_reg_1169;
wire    ap_CS_fsm_state8;
reg   [0:0] arb_31_reg_359;
reg   [0:0] intra_trans_en_46_reg_346;
wire   [0:0] icmp_ln890_1951_fu_763_p2;
wire   [1:0] add_ln691_2276_fu_769_p2;
reg   [1:0] add_ln691_2276_reg_1182;
wire   [0:0] icmp_ln890_1948_fu_780_p2;
wire   [0:0] arb_fu_786_p2;
wire   [5:0] add_ln691_2279_fu_792_p2;
reg   [5:0] add_ln691_2279_reg_1200;
wire    ap_CS_fsm_state10;
wire   [3:0] add_ln691_2281_fu_804_p2;
reg   [3:0] add_ln691_2281_reg_1208;
wire    ap_CS_fsm_state11;
reg   [2:0] data_split_V_62_addr_reg_1216;
wire   [0:0] icmp_ln890_1957_fu_810_p2;
wire   [4:0] add_ln691_2284_fu_825_p2;
reg   [4:0] add_ln691_2284_reg_1221;
wire    ap_CS_fsm_state12;
wire   [3:0] add_ln691_2285_fu_837_p2;
wire    ap_CS_fsm_state13;
wire   [255:0] zext_ln1497_126_fu_869_p1;
wire   [0:0] icmp_ln878_130_fu_848_p2;
wire   [3:0] c3_100_fu_879_p2;
reg   [3:0] c3_100_reg_1245;
wire    ap_CS_fsm_state15;
wire   [0:0] icmp_ln15003_fu_894_p2;
wire   [0:0] icmp_ln14998_fu_873_p2;
wire   [0:0] icmp_ln886_fu_889_p2;
wire   [1:0] add_ln691_2272_fu_900_p2;
reg   [1:0] add_ln691_2272_reg_1257;
reg    ap_predicate_op209_read_state16;
reg    ap_block_state16;
wire   [1:0] add_ln691_2271_fu_912_p2;
wire   [255:0] local_B_pong_V_0_q0;
reg   [255:0] in_data_V_243_reg_1273;
wire    ap_CS_fsm_state18;
wire   [5:0] add_ln691_2278_fu_929_p2;
reg   [5:0] add_ln691_2278_reg_1278;
wire    ap_CS_fsm_state19;
wire   [3:0] add_ln691_2280_fu_941_p2;
reg   [3:0] add_ln691_2280_reg_1286;
wire    ap_CS_fsm_state20;
reg   [2:0] data_split_V_61_addr_reg_1294;
wire   [0:0] icmp_ln890_1956_fu_947_p2;
wire   [4:0] add_ln691_2282_fu_962_p2;
reg   [4:0] add_ln691_2282_reg_1299;
wire    ap_CS_fsm_state21;
wire   [3:0] add_ln691_2283_fu_974_p2;
wire    ap_CS_fsm_state22;
wire   [255:0] zext_ln1497_125_fu_1006_p1;
wire   [0:0] icmp_ln878_129_fu_985_p2;
wire   [1:0] add_ln691_2265_fu_1010_p2;
reg   [1:0] add_ln691_2265_reg_1320;
wire    ap_CS_fsm_state24;
wire   [0:0] icmp_ln890_1943_fu_1021_p2;
wire   [5:0] add_ln691_2267_fu_1027_p2;
reg   [5:0] add_ln691_2267_reg_1333;
wire    ap_CS_fsm_state26;
wire   [3:0] add_ln691_2268_fu_1039_p2;
reg   [3:0] add_ln691_2268_reg_1341;
wire    ap_CS_fsm_state27;
reg   [2:0] data_split_V_addr_reg_1349;
wire   [0:0] icmp_ln890_1946_fu_1045_p2;
wire   [4:0] add_ln691_2269_fu_1060_p2;
reg   [4:0] add_ln691_2269_reg_1354;
wire    ap_CS_fsm_state28;
wire   [3:0] add_ln691_2270_fu_1072_p2;
wire    ap_CS_fsm_state29;
wire   [255:0] zext_ln1497_fu_1104_p1;
wire   [0:0] icmp_ln878_fu_1083_p2;
reg   [0:0] local_B_ping_V_0_address0;
reg    local_B_ping_V_0_ce0;
reg    local_B_ping_V_0_we0;
reg   [0:0] local_B_pong_V_0_address0;
reg    local_B_pong_V_0_ce0;
reg    local_B_pong_V_0_we0;
reg   [2:0] data_split_V_62_address0;
reg    data_split_V_62_ce0;
reg    data_split_V_62_we0;
wire   [31:0] data_split_V_62_d0;
wire   [31:0] data_split_V_62_q0;
reg   [2:0] data_split_V_61_address0;
reg    data_split_V_61_ce0;
reg    data_split_V_61_we0;
wire   [31:0] data_split_V_61_d0;
wire   [31:0] data_split_V_61_q0;
reg   [2:0] data_split_V_address0;
reg    data_split_V_ce0;
reg    data_split_V_we0;
wire   [31:0] data_split_V_d0;
wire   [31:0] data_split_V_q0;
reg   [2:0] c0_V_reg_297;
reg    ap_block_state1;
reg   [0:0] intra_trans_en_reg_308;
reg   [2:0] c1_V_reg_322;
wire   [0:0] icmp_ln14925_fu_690_p2;
wire   [0:0] icmp_ln890_fu_652_p2;
reg   [0:0] intra_trans_en_45_reg_333;
wire   [0:0] ap_phi_mux_arb_31_phi_fu_363_p4;
reg   [7:0] c2_V_reg_371;
reg   [3:0] c3_99_reg_382;
wire   [0:0] icmp_ln890_1953_fu_729_p2;
reg   [1:0] c4_V_99_reg_393;
reg    ap_block_state7;
reg   [1:0] c4_V_98_reg_404;
reg   [1:0] c5_V_184_reg_415;
wire   [0:0] icmp_ln890_1955_fu_798_p2;
reg   [1:0] c5_V_183_reg_426;
wire   [0:0] icmp_ln890_1954_fu_935_p2;
reg   [5:0] c6_V_188_reg_437;
reg   [3:0] c7_V_126_reg_448;
wire   [0:0] icmp_ln890_1959_fu_831_p2;
reg   [4:0] c8_V_62_reg_459;
reg   [3:0] n_V_126_reg_470;
reg   [255:0] p_Val2_s_reg_481;
reg   [3:0] c3_reg_490;
wire   [0:0] icmp_ln890_1950_fu_906_p2;
reg   [1:0] c4_V_97_reg_501;
reg    ap_block_state17;
reg   [1:0] c4_V_reg_512;
reg   [5:0] c6_V_187_reg_523;
reg   [3:0] c7_V_125_reg_534;
wire   [0:0] icmp_ln890_1958_fu_968_p2;
reg   [4:0] c8_V_61_reg_545;
reg   [3:0] n_V_125_reg_556;
reg   [255:0] p_Val2_189_reg_567;
reg   [1:0] c5_V_reg_576;
wire   [0:0] icmp_ln890_1945_fu_1033_p2;
reg   [5:0] c6_V_reg_587;
reg   [3:0] c7_V_reg_598;
wire   [0:0] icmp_ln890_1947_fu_1066_p2;
reg   [4:0] c8_V_reg_609;
reg   [3:0] n_V_reg_620;
reg   [255:0] p_Val2_190_reg_631;
wire   [63:0] zext_ln890_188_fu_741_p1;
wire   [63:0] zext_ln890_187_fu_758_p1;
wire   [63:0] zext_ln890_185_fu_775_p1;
wire   [63:0] idxprom_fu_820_p1;
wire   [63:0] zext_ln878_126_fu_843_p1;
wire   [63:0] zext_ln890_186_fu_918_p1;
wire   [63:0] idxprom126_fu_957_p1;
wire   [63:0] zext_ln878_125_fu_980_p1;
wire   [63:0] zext_ln890_fu_1016_p1;
wire   [63:0] idxprom181_fu_1055_p1;
wire   [63:0] zext_ln878_fu_1078_p1;
wire   [5:0] p_shl_fu_670_p3;
wire   [5:0] zext_ln886_27_fu_708_p1;
wire   [2:0] empty_fu_816_p1;
wire   [223:0] r_fu_859_p4;
wire   [5:0] zext_ln886_fu_885_p1;
wire   [2:0] empty_3715_fu_953_p1;
wire   [223:0] r_178_fu_996_p4;
wire   [2:0] empty_3716_fu_1051_p1;
wire   [223:0] r_179_fu_1094_p4;
reg   [29:0] ap_NS_fsm;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 30'd1;
end

top_A_IO_L2_in_0_x0_data_split_V_80 #(
    .DataWidth( 256 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
local_B_ping_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_B_ping_V_0_address0),
    .ce0(local_B_ping_V_0_ce0),
    .we0(local_B_ping_V_0_we0),
    .d0(fifo_B_B_IO_L2_in_0_x19_dout),
    .q0(local_B_ping_V_0_q0)
);

top_A_IO_L2_in_0_x0_data_split_V_80 #(
    .DataWidth( 256 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
local_B_pong_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_B_pong_V_0_address0),
    .ce0(local_B_pong_V_0_ce0),
    .we0(local_B_pong_V_0_we0),
    .d0(fifo_B_B_IO_L2_in_0_x19_dout),
    .q0(local_B_pong_V_0_q0)
);

top_B_IO_L2_in_0_x0_data_split_V_64 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
data_split_V_62_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(data_split_V_62_address0),
    .ce0(data_split_V_62_ce0),
    .we0(data_split_V_62_we0),
    .d0(data_split_V_62_d0),
    .q0(data_split_V_62_q0)
);

top_B_IO_L2_in_0_x0_data_split_V_64 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
data_split_V_61_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(data_split_V_61_address0),
    .ce0(data_split_V_61_ce0),
    .we0(data_split_V_61_we0),
    .d0(data_split_V_61_d0),
    .q0(data_split_V_61_q0)
);

top_B_IO_L2_in_0_x0_data_split_V_64 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
data_split_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(data_split_V_address0),
    .ce0(data_split_V_ce0),
    .we0(data_split_V_we0),
    .d0(data_split_V_d0),
    .q0(data_split_V_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln890_1943_fu_1021_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (((intra_trans_en_46_reg_346 == 1'd0) | ((icmp_ln890_1948_fu_780_p2 == 1'd1) & (arb_31_reg_359 == 1'd1))) | ((icmp_ln890_1951_fu_763_p2 == 1'd1) & (arb_31_reg_359 == 1'd0))))) begin
        arb_31_reg_359 <= arb_fu_786_p2;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1944_fu_664_p2 == 1'd0))) begin
        arb_31_reg_359 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c0_V_reg_297 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1944_fu_664_p2 == 1'd1))) begin
        c0_V_reg_297 <= add_ln691_reg_1108;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_fu_652_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        c1_V_reg_322 <= 3'd0;
    end else if (((icmp_ln14925_fu_690_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        c1_V_reg_322 <= add_ln691_2266_reg_1116;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (((intra_trans_en_46_reg_346 == 1'd0) | ((icmp_ln890_1948_fu_780_p2 == 1'd1) & (arb_31_reg_359 == 1'd1))) | ((icmp_ln890_1951_fu_763_p2 == 1'd1) & (arb_31_reg_359 == 1'd0))))) begin
        c2_V_reg_371 <= c2_V_193_reg_1130;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1944_fu_664_p2 == 1'd0))) begin
        c2_V_reg_371 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_arb_31_phi_fu_363_p4 == 1'd0) & (icmp_ln14925_fu_690_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        c3_99_reg_382 <= 4'd0;
    end else if ((~((fifo_B_B_IO_L2_in_0_x19_empty_n == 1'b0) & (ap_predicate_op103_read_state6 == 1'b1)) & (1'b1 == ap_CS_fsm_state6) & (((icmp_ln890_1952_fu_746_p2 == 1'd1) & (icmp_ln14936_reg_1149 == 1'd1)) | ((icmp_ln14936_reg_1149 == 1'd0) & (icmp_ln890_1953_fu_729_p2 == 1'd1))))) begin
        c3_99_reg_382 <= c3_101_reg_1141;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_arb_31_phi_fu_363_p4 == 1'd1) & (icmp_ln14925_fu_690_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        c3_reg_490 <= 4'd0;
    end else if ((~((fifo_B_B_IO_L2_in_0_x19_empty_n == 1'b0) & (ap_predicate_op209_read_state16 == 1'b1)) & (1'b1 == ap_CS_fsm_state16) & (((icmp_ln890_1949_fu_923_p2 == 1'd1) & (icmp_ln15003_reg_1253 == 1'd1)) | ((icmp_ln15003_reg_1253 == 1'd0) & (icmp_ln890_1950_fu_906_p2 == 1'd1))))) begin
        c3_reg_490 <= c3_100_reg_1245;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_889_p2 == 1'd0) & (icmp_ln14998_fu_873_p2 == 1'd0) & (icmp_ln15003_fu_894_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        c4_V_97_reg_501 <= 2'd0;
    end else if ((~((fifo_B_B_IO_L2_in_1_x110_full_n == 1'b0) | (fifo_B_B_IO_L2_in_0_x19_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state17))) begin
        c4_V_97_reg_501 <= add_ln691_2272_reg_1257;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln886_27_fu_712_p2 == 1'd0) & (icmp_ln14931_fu_696_p2 == 1'd0) & (icmp_ln14936_fu_717_p2 == 1'd1))) begin
        c4_V_98_reg_404 <= 2'd0;
    end else if ((~((fifo_B_B_IO_L2_in_0_x19_empty_n == 1'b0) & (ap_predicate_op103_read_state6 == 1'b1)) & (icmp_ln890_1952_fu_746_p2 == 1'd0) & (icmp_ln14936_reg_1149 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        c4_V_98_reg_404 <= add_ln691_2273_fu_735_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln886_27_fu_712_p2 == 1'd0) & (icmp_ln14931_fu_696_p2 == 1'd0) & (icmp_ln14936_fu_717_p2 == 1'd0))) begin
        c4_V_99_reg_393 <= 2'd0;
    end else if ((~((fifo_B_B_IO_L2_in_1_x110_full_n == 1'b0) | (fifo_B_B_IO_L2_in_0_x19_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        c4_V_99_reg_393 <= add_ln691_2274_reg_1153;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_889_p2 == 1'd0) & (icmp_ln14998_fu_873_p2 == 1'd0) & (icmp_ln15003_fu_894_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        c4_V_reg_512 <= 2'd0;
    end else if ((~((fifo_B_B_IO_L2_in_0_x19_empty_n == 1'b0) & (ap_predicate_op209_read_state16 == 1'b1)) & (icmp_ln890_1949_fu_923_p2 == 1'd0) & (icmp_ln15003_reg_1253 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        c4_V_reg_512 <= add_ln691_2271_fu_912_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (((icmp_ln14998_fu_873_p2 == 1'd1) & (intra_trans_en_46_reg_346 == 1'd1)) | ((icmp_ln886_fu_889_p2 == 1'd1) & (intra_trans_en_46_reg_346 == 1'd1))))) begin
        c5_V_183_reg_426 <= 2'd0;
    end else if (((icmp_ln890_1954_fu_935_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        c5_V_183_reg_426 <= add_ln691_2276_reg_1182;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (((intra_trans_en_46_reg_346 == 1'd1) & (icmp_ln14931_fu_696_p2 == 1'd1)) | ((intra_trans_en_46_reg_346 == 1'd1) & (icmp_ln886_27_fu_712_p2 == 1'd1))))) begin
        c5_V_184_reg_415 <= 2'd0;
    end else if (((icmp_ln890_1955_fu_798_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        c5_V_184_reg_415 <= add_ln691_2277_reg_1169;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_fu_652_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        c5_V_reg_576 <= 2'd0;
    end else if (((icmp_ln890_1945_fu_1033_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        c5_V_reg_576 <= add_ln691_2265_reg_1320;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        c6_V_187_reg_523 <= 6'd0;
    end else if (((icmp_ln890_1956_fu_947_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        c6_V_187_reg_523 <= add_ln691_2278_reg_1278;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        c6_V_188_reg_437 <= 6'd0;
    end else if (((icmp_ln890_1957_fu_810_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        c6_V_188_reg_437 <= add_ln691_2279_reg_1200;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        c6_V_reg_587 <= 6'd0;
    end else if (((icmp_ln890_1946_fu_1045_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
        c6_V_reg_587 <= add_ln691_2267_reg_1333;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1954_fu_935_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        c7_V_125_reg_534 <= 4'd0;
    end else if (((icmp_ln890_1958_fu_968_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        c7_V_125_reg_534 <= add_ln691_2280_reg_1286;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1955_fu_798_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        c7_V_126_reg_448 <= 4'd0;
    end else if (((icmp_ln890_1959_fu_831_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        c7_V_126_reg_448 <= add_ln691_2281_reg_1208;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1945_fu_1033_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
        c7_V_reg_598 <= 4'd0;
    end else if (((icmp_ln890_1947_fu_1066_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
        c7_V_reg_598 <= add_ln691_2268_reg_1341;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1956_fu_947_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        c8_V_61_reg_545 <= 5'd0;
    end else if (((fifo_B_PE_0_0_x161_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
        c8_V_61_reg_545 <= add_ln691_2282_reg_1299;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1957_fu_810_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        c8_V_62_reg_459 <= 5'd0;
    end else if (((fifo_B_PE_0_0_x161_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
        c8_V_62_reg_459 <= add_ln691_2284_reg_1221;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1946_fu_1045_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state27))) begin
        c8_V_reg_609 <= 5'd0;
    end else if (((fifo_B_PE_0_0_x161_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
        c8_V_reg_609 <= add_ln691_2269_reg_1354;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_fu_652_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        intra_trans_en_45_reg_333 <= intra_trans_en_reg_308;
    end else if (((icmp_ln14925_fu_690_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        intra_trans_en_45_reg_333 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (((intra_trans_en_46_reg_346 == 1'd0) | ((icmp_ln890_1948_fu_780_p2 == 1'd1) & (arb_31_reg_359 == 1'd1))) | ((icmp_ln890_1951_fu_763_p2 == 1'd1) & (arb_31_reg_359 == 1'd0))))) begin
        intra_trans_en_46_reg_346 <= 1'd1;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1944_fu_664_p2 == 1'd0))) begin
        intra_trans_en_46_reg_346 <= intra_trans_en_45_reg_333;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        intra_trans_en_reg_308 <= 1'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1944_fu_664_p2 == 1'd1))) begin
        intra_trans_en_reg_308 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1958_fu_968_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        n_V_125_reg_556 <= 4'd0;
    end else if (((icmp_ln878_129_fu_985_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22))) begin
        n_V_125_reg_556 <= add_ln691_2283_fu_974_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1959_fu_831_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        n_V_126_reg_470 <= 4'd0;
    end else if (((icmp_ln878_130_fu_848_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        n_V_126_reg_470 <= add_ln691_2285_fu_837_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1947_fu_1066_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
        n_V_reg_620 <= 4'd0;
    end else if (((icmp_ln878_fu_1083_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        n_V_reg_620 <= add_ln691_2270_fu_1072_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1958_fu_968_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        p_Val2_189_reg_567 <= in_data_V_243_reg_1273;
    end else if (((icmp_ln878_129_fu_985_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22))) begin
        p_Val2_189_reg_567 <= zext_ln1497_125_fu_1006_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1947_fu_1066_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
        p_Val2_190_reg_631 <= reg_640;
    end else if (((icmp_ln878_fu_1083_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        p_Val2_190_reg_631 <= zext_ln1497_fu_1104_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1959_fu_831_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        p_Val2_s_reg_481 <= reg_640;
    end else if (((icmp_ln878_130_fu_848_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        p_Val2_s_reg_481 <= zext_ln1497_126_fu_869_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1944_fu_664_p2 == 1'd0))) begin
        add_i_i611_cast_reg_1124[5 : 3] <= add_i_i611_cast_fu_678_p2[5 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        add_ln691_2265_reg_1320 <= add_ln691_2265_fu_1010_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln691_2266_reg_1116 <= add_ln691_2266_fu_658_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        add_ln691_2267_reg_1333 <= add_ln691_2267_fu_1027_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        add_ln691_2268_reg_1341 <= add_ln691_2268_fu_1039_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        add_ln691_2269_reg_1354 <= add_ln691_2269_fu_1060_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_B_IO_L2_in_0_x19_empty_n == 1'b0) & (ap_predicate_op209_read_state16 == 1'b1)) & (icmp_ln15003_reg_1253 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        add_ln691_2272_reg_1257 <= add_ln691_2272_fu_900_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_B_IO_L2_in_0_x19_empty_n == 1'b0) & (ap_predicate_op103_read_state6 == 1'b1)) & (icmp_ln14936_reg_1149 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        add_ln691_2274_reg_1153 <= add_ln691_2274_fu_723_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (intra_trans_en_46_reg_346 == 1'd1) & (arb_31_reg_359 == 1'd1))) begin
        add_ln691_2276_reg_1182 <= add_ln691_2276_fu_769_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (intra_trans_en_46_reg_346 == 1'd1) & (arb_31_reg_359 == 1'd0))) begin
        add_ln691_2277_reg_1169 <= add_ln691_2277_fu_752_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        add_ln691_2278_reg_1278 <= add_ln691_2278_fu_929_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        add_ln691_2279_reg_1200 <= add_ln691_2279_fu_792_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        add_ln691_2280_reg_1286 <= add_ln691_2280_fu_941_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        add_ln691_2281_reg_1208 <= add_ln691_2281_fu_804_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        add_ln691_2282_reg_1299 <= add_ln691_2282_fu_962_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        add_ln691_2284_reg_1221 <= add_ln691_2284_fu_825_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln691_reg_1108 <= add_ln691_fu_646_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        c2_V_193_reg_1130 <= c2_V_193_fu_684_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        c3_100_reg_1245 <= c3_100_fu_879_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        c3_101_reg_1141 <= c3_101_fu_702_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1956_fu_947_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        data_split_V_61_addr_reg_1294 <= idxprom126_fu_957_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1957_fu_810_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        data_split_V_62_addr_reg_1216 <= idxprom_fu_820_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1946_fu_1045_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state27))) begin
        data_split_V_addr_reg_1349 <= idxprom181_fu_1055_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln886_27_fu_712_p2 == 1'd0) & (icmp_ln14931_fu_696_p2 == 1'd0))) begin
        icmp_ln14936_reg_1149 <= icmp_ln14936_fu_717_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_889_p2 == 1'd0) & (icmp_ln14998_fu_873_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        icmp_ln15003_reg_1253 <= icmp_ln15003_fu_894_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        in_data_V_243_reg_1273 <= local_B_pong_V_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state9))) begin
        reg_640 <= local_B_ping_V_0_q0;
    end
end

always @ (*) begin
    if (((icmp_ln890_1943_fu_1021_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln890_1943_fu_1021_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        if ((icmp_ln878_129_fu_985_p2 == 1'd1)) begin
            data_split_V_61_address0 = data_split_V_61_addr_reg_1294;
        end else if ((icmp_ln878_129_fu_985_p2 == 1'd0)) begin
            data_split_V_61_address0 = zext_ln878_125_fu_980_p1;
        end else begin
            data_split_V_61_address0 = 'bx;
        end
    end else begin
        data_split_V_61_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln878_129_fu_985_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22)) | ((icmp_ln878_129_fu_985_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22)))) begin
        data_split_V_61_ce0 = 1'b1;
    end else begin
        data_split_V_61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln878_129_fu_985_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22))) begin
        data_split_V_61_we0 = 1'b1;
    end else begin
        data_split_V_61_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        if ((icmp_ln878_130_fu_848_p2 == 1'd1)) begin
            data_split_V_62_address0 = data_split_V_62_addr_reg_1216;
        end else if ((icmp_ln878_130_fu_848_p2 == 1'd0)) begin
            data_split_V_62_address0 = zext_ln878_126_fu_843_p1;
        end else begin
            data_split_V_62_address0 = 'bx;
        end
    end else begin
        data_split_V_62_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln878_130_fu_848_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13)) | ((icmp_ln878_130_fu_848_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13)))) begin
        data_split_V_62_ce0 = 1'b1;
    end else begin
        data_split_V_62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln878_130_fu_848_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        data_split_V_62_we0 = 1'b1;
    end else begin
        data_split_V_62_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        if ((icmp_ln878_fu_1083_p2 == 1'd1)) begin
            data_split_V_address0 = data_split_V_addr_reg_1349;
        end else if ((icmp_ln878_fu_1083_p2 == 1'd0)) begin
            data_split_V_address0 = zext_ln878_fu_1078_p1;
        end else begin
            data_split_V_address0 = 'bx;
        end
    end else begin
        data_split_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln878_fu_1083_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29)) | ((icmp_ln878_fu_1083_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29)))) begin
        data_split_V_ce0 = 1'b1;
    end else begin
        data_split_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln878_fu_1083_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        data_split_V_we0 = 1'b1;
    end else begin
        data_split_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state7) | ((icmp_ln890_1949_fu_923_p2 == 1'd0) & (icmp_ln15003_reg_1253 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((icmp_ln890_1952_fu_746_p2 == 1'd0) & (icmp_ln14936_reg_1149 == 1'd1) & (1'b1 == ap_CS_fsm_state6)))) begin
        fifo_B_B_IO_L2_in_0_x19_blk_n = fifo_B_B_IO_L2_in_0_x19_empty_n;
    end else begin
        fifo_B_B_IO_L2_in_0_x19_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((fifo_B_B_IO_L2_in_1_x110_full_n == 1'b0) | (fifo_B_B_IO_L2_in_0_x19_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((fifo_B_B_IO_L2_in_1_x110_full_n == 1'b0) | (fifo_B_B_IO_L2_in_0_x19_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state17)) | (~((fifo_B_B_IO_L2_in_0_x19_empty_n == 1'b0) & (ap_predicate_op209_read_state16 == 1'b1)) & (ap_predicate_op209_read_state16 == 1'b1) & (1'b1 == ap_CS_fsm_state16)) | (~((fifo_B_B_IO_L2_in_0_x19_empty_n == 1'b0) & (ap_predicate_op103_read_state6 == 1'b1)) & (1'b1 == ap_CS_fsm_state6) & (ap_predicate_op103_read_state6 == 1'b1)))) begin
        fifo_B_B_IO_L2_in_0_x19_read = 1'b1;
    end else begin
        fifo_B_B_IO_L2_in_0_x19_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state7))) begin
        fifo_B_B_IO_L2_in_1_x110_blk_n = fifo_B_B_IO_L2_in_1_x110_full_n;
    end else begin
        fifo_B_B_IO_L2_in_1_x110_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((fifo_B_B_IO_L2_in_1_x110_full_n == 1'b0) | (fifo_B_B_IO_L2_in_0_x19_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((fifo_B_B_IO_L2_in_1_x110_full_n == 1'b0) | (fifo_B_B_IO_L2_in_0_x19_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state17)))) begin
        fifo_B_B_IO_L2_in_1_x110_write = 1'b1;
    end else begin
        fifo_B_B_IO_L2_in_1_x110_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state14))) begin
        fifo_B_PE_0_0_x161_blk_n = fifo_B_PE_0_0_x161_full_n;
    end else begin
        fifo_B_PE_0_0_x161_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((fifo_B_PE_0_0_x161_full_n == 1'b1)) begin
        if ((1'b1 == ap_CS_fsm_state30)) begin
            fifo_B_PE_0_0_x161_din = data_split_V_q0;
        end else if ((1'b1 == ap_CS_fsm_state23)) begin
            fifo_B_PE_0_0_x161_din = data_split_V_61_q0;
        end else if ((1'b1 == ap_CS_fsm_state14)) begin
            fifo_B_PE_0_0_x161_din = data_split_V_62_q0;
        end else begin
            fifo_B_PE_0_0_x161_din = 'bx;
        end
    end else begin
        fifo_B_PE_0_0_x161_din = 'bx;
    end
end

always @ (*) begin
    if ((((fifo_B_PE_0_0_x161_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state30)) | ((fifo_B_PE_0_0_x161_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state23)) | ((fifo_B_PE_0_0_x161_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state14)))) begin
        fifo_B_PE_0_0_x161_write = 1'b1;
    end else begin
        fifo_B_PE_0_0_x161_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        local_B_ping_V_0_address0 = zext_ln890_fu_1016_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        local_B_ping_V_0_address0 = zext_ln890_186_fu_918_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        local_B_ping_V_0_address0 = zext_ln890_187_fu_758_p1;
    end else begin
        local_B_ping_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state8) | (~((fifo_B_B_IO_L2_in_0_x19_empty_n == 1'b0) & (ap_predicate_op209_read_state16 == 1'b1)) & (1'b1 == ap_CS_fsm_state16)))) begin
        local_B_ping_V_0_ce0 = 1'b1;
    end else begin
        local_B_ping_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((fifo_B_B_IO_L2_in_0_x19_empty_n == 1'b0) & (ap_predicate_op209_read_state16 == 1'b1)) & (icmp_ln890_1949_fu_923_p2 == 1'd0) & (icmp_ln15003_reg_1253 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        local_B_ping_V_0_we0 = 1'b1;
    end else begin
        local_B_ping_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        local_B_pong_V_0_address0 = zext_ln890_185_fu_775_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        local_B_pong_V_0_address0 = zext_ln890_188_fu_741_p1;
    end else begin
        local_B_pong_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (~((fifo_B_B_IO_L2_in_0_x19_empty_n == 1'b0) & (ap_predicate_op103_read_state6 == 1'b1)) & (1'b1 == ap_CS_fsm_state6)))) begin
        local_B_pong_V_0_ce0 = 1'b1;
    end else begin
        local_B_pong_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((fifo_B_B_IO_L2_in_0_x19_empty_n == 1'b0) & (ap_predicate_op103_read_state6 == 1'b1)) & (icmp_ln890_1952_fu_746_p2 == 1'd0) & (icmp_ln14936_reg_1149 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        local_B_pong_V_0_we0 = 1'b1;
    end else begin
        local_B_pong_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln890_fu_652_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1944_fu_664_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln14925_fu_690_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((ap_phi_mux_arb_31_phi_fu_363_p4 == 1'd1) & (icmp_ln14925_fu_690_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & ((icmp_ln886_27_fu_712_p2 == 1'd1) | (icmp_ln14931_fu_696_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if ((~((fifo_B_B_IO_L2_in_0_x19_empty_n == 1'b0) & (ap_predicate_op103_read_state6 == 1'b1)) & (1'b1 == ap_CS_fsm_state6) & (((icmp_ln890_1952_fu_746_p2 == 1'd1) & (icmp_ln14936_reg_1149 == 1'd1)) | ((icmp_ln14936_reg_1149 == 1'd0) & (icmp_ln890_1953_fu_729_p2 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if ((~((fifo_B_B_IO_L2_in_0_x19_empty_n == 1'b0) & (ap_predicate_op103_read_state6 == 1'b1)) & (icmp_ln890_1952_fu_746_p2 == 1'd0) & (icmp_ln14936_reg_1149 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if ((~((fifo_B_B_IO_L2_in_0_x19_empty_n == 1'b0) & (ap_predicate_op103_read_state6 == 1'b1)) & (icmp_ln14936_reg_1149 == 1'd0) & (icmp_ln890_1953_fu_729_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if ((~((fifo_B_B_IO_L2_in_1_x110_full_n == 1'b0) | (fifo_B_B_IO_L2_in_0_x19_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (((intra_trans_en_46_reg_346 == 1'd0) | ((icmp_ln890_1948_fu_780_p2 == 1'd1) & (arb_31_reg_359 == 1'd1))) | ((icmp_ln890_1951_fu_763_p2 == 1'd1) & (arb_31_reg_359 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((icmp_ln890_1948_fu_780_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8) & (intra_trans_en_46_reg_346 == 1'd1) & (arb_31_reg_359 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((icmp_ln890_1955_fu_798_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((icmp_ln890_1957_fu_810_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((icmp_ln890_1959_fu_831_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((icmp_ln878_130_fu_848_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((fifo_B_PE_0_0_x161_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & ((icmp_ln886_fu_889_p2 == 1'd1) | (icmp_ln14998_fu_873_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            if ((~((fifo_B_B_IO_L2_in_0_x19_empty_n == 1'b0) & (ap_predicate_op209_read_state16 == 1'b1)) & (1'b1 == ap_CS_fsm_state16) & (((icmp_ln890_1949_fu_923_p2 == 1'd1) & (icmp_ln15003_reg_1253 == 1'd1)) | ((icmp_ln15003_reg_1253 == 1'd0) & (icmp_ln890_1950_fu_906_p2 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else if ((~((fifo_B_B_IO_L2_in_0_x19_empty_n == 1'b0) & (ap_predicate_op209_read_state16 == 1'b1)) & (icmp_ln890_1949_fu_923_p2 == 1'd0) & (icmp_ln15003_reg_1253 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else if ((~((fifo_B_B_IO_L2_in_0_x19_empty_n == 1'b0) & (ap_predicate_op209_read_state16 == 1'b1)) & (icmp_ln15003_reg_1253 == 1'd0) & (icmp_ln890_1950_fu_906_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            if ((~((fifo_B_B_IO_L2_in_1_x110_full_n == 1'b0) | (fifo_B_B_IO_L2_in_0_x19_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((icmp_ln890_1954_fu_935_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((icmp_ln890_1956_fu_947_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state21 : begin
            if (((icmp_ln890_1958_fu_968_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            if (((icmp_ln878_129_fu_985_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state23 : begin
            if (((fifo_B_PE_0_0_x161_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            if (((icmp_ln890_1943_fu_1021_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if (((icmp_ln890_1945_fu_1033_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state27 : begin
            if (((icmp_ln890_1946_fu_1045_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state28 : begin
            if (((icmp_ln890_1947_fu_1066_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state29 : begin
            if (((icmp_ln878_fu_1083_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state30 : begin
            if (((fifo_B_PE_0_0_x161_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_i_i611_cast_fu_678_p2 = ($signed(6'd41) - $signed(p_shl_fu_670_p3));

assign add_ln691_2265_fu_1010_p2 = (c5_V_reg_576 + 2'd1);

assign add_ln691_2266_fu_658_p2 = (c1_V_reg_322 + 3'd1);

assign add_ln691_2267_fu_1027_p2 = (c6_V_reg_587 + 6'd1);

assign add_ln691_2268_fu_1039_p2 = (c7_V_reg_598 + 4'd1);

assign add_ln691_2269_fu_1060_p2 = (c8_V_reg_609 + 5'd1);

assign add_ln691_2270_fu_1072_p2 = (n_V_reg_620 + 4'd1);

assign add_ln691_2271_fu_912_p2 = (c4_V_reg_512 + 2'd1);

assign add_ln691_2272_fu_900_p2 = (c4_V_97_reg_501 + 2'd1);

assign add_ln691_2273_fu_735_p2 = (c4_V_98_reg_404 + 2'd1);

assign add_ln691_2274_fu_723_p2 = (c4_V_99_reg_393 + 2'd1);

assign add_ln691_2276_fu_769_p2 = (c5_V_183_reg_426 + 2'd1);

assign add_ln691_2277_fu_752_p2 = (c5_V_184_reg_415 + 2'd1);

assign add_ln691_2278_fu_929_p2 = (c6_V_187_reg_523 + 6'd1);

assign add_ln691_2279_fu_792_p2 = (c6_V_188_reg_437 + 6'd1);

assign add_ln691_2280_fu_941_p2 = (c7_V_125_reg_534 + 4'd1);

assign add_ln691_2281_fu_804_p2 = (c7_V_126_reg_448 + 4'd1);

assign add_ln691_2282_fu_962_p2 = (c8_V_61_reg_545 + 5'd1);

assign add_ln691_2283_fu_974_p2 = (n_V_125_reg_556 + 4'd1);

assign add_ln691_2284_fu_825_p2 = (c8_V_62_reg_459 + 5'd1);

assign add_ln691_2285_fu_837_p2 = (n_V_126_reg_470 + 4'd1);

assign add_ln691_fu_646_p2 = (c0_V_reg_297 + 3'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state16 = ((fifo_B_B_IO_L2_in_0_x19_empty_n == 1'b0) & (ap_predicate_op209_read_state16 == 1'b1));
end

always @ (*) begin
    ap_block_state17 = ((fifo_B_B_IO_L2_in_1_x110_full_n == 1'b0) | (fifo_B_B_IO_L2_in_0_x19_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6 = ((fifo_B_B_IO_L2_in_0_x19_empty_n == 1'b0) & (ap_predicate_op103_read_state6 == 1'b1));
end

always @ (*) begin
    ap_block_state7 = ((fifo_B_B_IO_L2_in_1_x110_full_n == 1'b0) | (fifo_B_B_IO_L2_in_0_x19_empty_n == 1'b0));
end

assign ap_phi_mux_arb_31_phi_fu_363_p4 = arb_31_reg_359;

always @ (*) begin
    ap_predicate_op103_read_state6 = ((icmp_ln890_1952_fu_746_p2 == 1'd0) & (icmp_ln14936_reg_1149 == 1'd1));
end

always @ (*) begin
    ap_predicate_op209_read_state16 = ((icmp_ln890_1949_fu_923_p2 == 1'd0) & (icmp_ln15003_reg_1253 == 1'd1));
end

assign arb_fu_786_p2 = (arb_31_reg_359 ^ 1'd1);

assign c2_V_193_fu_684_p2 = (c2_V_reg_371 + 8'd1);

assign c3_100_fu_879_p2 = (c3_reg_490 + 4'd1);

assign c3_101_fu_702_p2 = (c3_99_reg_382 + 4'd1);

assign data_split_V_61_d0 = p_Val2_189_reg_567[31:0];

assign data_split_V_62_d0 = p_Val2_s_reg_481[31:0];

assign data_split_V_d0 = p_Val2_190_reg_631[31:0];

assign empty_3715_fu_953_p1 = c7_V_125_reg_534[2:0];

assign empty_3716_fu_1051_p1 = c7_V_reg_598[2:0];

assign empty_fu_816_p1 = c7_V_126_reg_448[2:0];

assign fifo_B_B_IO_L2_in_1_x110_din = fifo_B_B_IO_L2_in_0_x19_dout;

assign icmp_ln14925_fu_690_p2 = ((c2_V_reg_371 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln14931_fu_696_p2 = ((c3_99_reg_382 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln14936_fu_717_p2 = ((c3_99_reg_382 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln14998_fu_873_p2 = ((c3_reg_490 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln15003_fu_894_p2 = ((c3_reg_490 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln878_129_fu_985_p2 = ((n_V_125_reg_556 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln878_130_fu_848_p2 = ((n_V_126_reg_470 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_1083_p2 = ((n_V_reg_620 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln886_27_fu_712_p2 = ((zext_ln886_27_fu_708_p1 > add_i_i611_cast_reg_1124) ? 1'b1 : 1'b0);

assign icmp_ln886_fu_889_p2 = ((zext_ln886_fu_885_p1 > add_i_i611_cast_reg_1124) ? 1'b1 : 1'b0);

assign icmp_ln890_1943_fu_1021_p2 = ((c5_V_reg_576 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1944_fu_664_p2 = ((c1_V_reg_322 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln890_1945_fu_1033_p2 = ((c6_V_reg_587 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1946_fu_1045_p2 = ((c7_V_reg_598 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1947_fu_1066_p2 = ((c8_V_reg_609 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1948_fu_780_p2 = ((c5_V_183_reg_426 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1949_fu_923_p2 = ((c4_V_reg_512 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1950_fu_906_p2 = ((c4_V_97_reg_501 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1951_fu_763_p2 = ((c5_V_184_reg_415 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1952_fu_746_p2 = ((c4_V_98_reg_404 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1953_fu_729_p2 = ((c4_V_99_reg_393 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1954_fu_935_p2 = ((c6_V_187_reg_523 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1955_fu_798_p2 = ((c6_V_188_reg_437 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1956_fu_947_p2 = ((c7_V_125_reg_534 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1957_fu_810_p2 = ((c7_V_126_reg_448 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1958_fu_968_p2 = ((c8_V_61_reg_545 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1959_fu_831_p2 = ((c8_V_62_reg_459 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_652_p2 = ((c0_V_reg_297 == 3'd4) ? 1'b1 : 1'b0);

assign idxprom126_fu_957_p1 = empty_3715_fu_953_p1;

assign idxprom181_fu_1055_p1 = empty_3716_fu_1051_p1;

assign idxprom_fu_820_p1 = empty_fu_816_p1;

assign p_shl_fu_670_p3 = {{c1_V_reg_322}, {3'd0}};

assign r_178_fu_996_p4 = {{p_Val2_189_reg_567[255:32]}};

assign r_179_fu_1094_p4 = {{p_Val2_190_reg_631[255:32]}};

assign r_fu_859_p4 = {{p_Val2_s_reg_481[255:32]}};

assign zext_ln1497_125_fu_1006_p1 = r_178_fu_996_p4;

assign zext_ln1497_126_fu_869_p1 = r_fu_859_p4;

assign zext_ln1497_fu_1104_p1 = r_179_fu_1094_p4;

assign zext_ln878_125_fu_980_p1 = n_V_125_reg_556;

assign zext_ln878_126_fu_843_p1 = n_V_126_reg_470;

assign zext_ln878_fu_1078_p1 = n_V_reg_620;

assign zext_ln886_27_fu_708_p1 = c3_99_reg_382;

assign zext_ln886_fu_885_p1 = c3_reg_490;

assign zext_ln890_185_fu_775_p1 = c5_V_183_reg_426;

assign zext_ln890_186_fu_918_p1 = c4_V_reg_512;

assign zext_ln890_187_fu_758_p1 = c5_V_184_reg_415;

assign zext_ln890_188_fu_741_p1 = c4_V_98_reg_404;

assign zext_ln890_fu_1016_p1 = c5_V_reg_576;

always @ (posedge ap_clk) begin
    add_i_i611_cast_reg_1124[2:0] <= 3'b001;
end

endmodule //top_B_IO_L2_in_0_x1
