BOSLL
T p-type_transistor
N 0 0  0	0 0  1
N 0 0  0	5 14  1
N 0 0  0	7.6 14  1
T n-type_transistor
N 1 0  0	5 12.5  1
N 1 0  0	7.6 12.5  1
T vdd_probe
N 2 0  0	5.2 14.9  1
N 2 0  0	7.8 14.9  1
T gnd_probe
N 3 0  0	5.2 11.4  1
N 3 0  0	7.8 11.4  1
T SLL-EDGE-JOINT-+
N 4 0  0	5.2 13.3  0
N 4 0  0	7.1 13.3  0
T connector
N 5 0  0	3 13.3  1
N 5 0  180	9.2 13.4  1
N 4 0  0	4.4 13.3  0
N 4 0  0	7.8 13.4  0
E 1 1  13 0  3  0
. 4.6 14
. 4.4 14
. 4.4 13.4
E 1 0  9 0  2  0
. 5.2 13.5
. 5.2 13.4
E 2 1  10 0  3  0
. 7.2 14
. 7.1 14
. 7.1 13.4
E 9 2  3 2  2  0
. 5.2 13.2
. 5.2 13
E 9 1  10 1  2  0
. 5.1 13.3
. 7 13.3
E 10 2  4 1  3  0
. 7.1 13.2
. 7.1 12.5
. 7.2 12.5
E 2 2  6 0  2  0
. 7.8 14.5
. 7.8 14.5
E 5 0  1 2  2  0
. 5.2 14.5
. 5.2 14.5
E 3 0  7 0  2  0
. 5.2 12
. 5.2 11.8
E 8 0  4 0  3  0
. 7.8 11.8
. 7.8 12
. 7.8 12
E 4 2  14 2  2  0
. 7.8 13
. 7.8 13.3
E 11 0  13 1  2  0
. 3.5 13.3
. 4.3 13.3
E 13 2  3 1  3  0
. 4.4 13.2
. 4.4 12.5
. 4.6 12.5
E 12 0  14 3  2  0
. 8.7 13.4
. 7.9 13.4
E 14 0  2 0  2  0
. 7.8 13.5
. 7.8 13.5
EOSLL
BOTED
> 0 WHOLE-CIRCUIT
C 12 2  ""
C 11 2  ""
C 0 1 3 2
C 1 1 3 2
C 2 1 3 2
C 3 0 3 2
C 4 0 3 2
C 5 3 
C 6 3 
C 7 4 
C 8 4 
C 9 6 
C 10 6 
C 13 6 
C 14 6 
<
EOTED
