<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_emif_arch_nf_191/sim/top_emif_0_altera_emif_arch_nf_191_bclhany_top.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/top_emif_0_altera_emif_arch_nf_191_bclhany_io_aux.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_oct.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_buf_udir_df_o.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_buf_bdir_df.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_buf_bdir_se.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_buf_udir_cp_i.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_buf_udir_df_i.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_buf_udir_se_i.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_buf_udir_se_o.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_core_clks_rsts.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_io_tiles.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_io_tiles_abphy.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_pll.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/twentynm_io_12_lane_abphy.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/twentynm_io_12_lane_encrypted_abphy.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/twentynm_io_12_lane_nf5es_encrypted_abphy.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_bufs.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_buf_unused.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_cal_counter.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_pll_fast_sim.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_pll_extra_clks.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_hps_clks_rsts.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_io_tiles_wrap.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_abphy_mux.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_hmc_avl_if.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_hmc_sideband_if.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_hmc_mmr_if.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_hmc_amm_data_if.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_hmc_ast_data_if.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_afi_if.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_seq_if.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_regs.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_oct.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_oct_um_fsm.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_std_synchronizer_nocut.v"
   type="VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/mem_array_abphy.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/io_12_lane_bcm__nf5es_abphy.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/io_12_lane__nf5es_abphy.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/top_emif_0_altera_emif_arch_nf_191_bclhany_seq_params_sim.hex"
   type="HEX"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/top_emif_0_altera_emif_arch_nf_191_bclhany_seq_params_sim.txt"
   type="OTHER"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/top_emif_0_altera_emif_arch_nf_191_bclhany_seq_params_synth.hex"
   type="HEX"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/top_emif_0_altera_emif_arch_nf_191_bclhany_seq_params_synth.txt"
   type="OTHER"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/top_emif_0_altera_emif_arch_nf_191_bclhany_seq_cal.hex"
   type="HEX"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/top_emif_0_altera_emif_arch_nf_191_bclhany_readme.txt"
   type="OTHER"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/top_emif_0_altera_emif_arch_nf_191_bclhany.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_avalon_mm_bridge_191/sim/top_emif_0_altera_avalon_mm_bridge_191_x6qdesi.v"
   type="VERILOG"
   library="altera_avalon_mm_bridge_191" />
 <file
   path="altera_jtag_dc_streaming_191/sim/altera_avalon_st_jtag_interface.v"
   type="VERILOG"
   library="altera_jtag_dc_streaming_191" />
 <file
   path="altera_jtag_dc_streaming_191/sim/altera_jtag_dc_streaming.v"
   type="VERILOG"
   library="altera_jtag_dc_streaming_191" />
 <file
   path="altera_jtag_dc_streaming_191/sim/altera_jtag_sld_node.v"
   type="VERILOG"
   library="altera_jtag_dc_streaming_191" />
 <file
   path="altera_jtag_dc_streaming_191/sim/altera_jtag_streaming.v"
   type="VERILOG"
   library="altera_jtag_dc_streaming_191" />
 <file
   path="altera_jtag_dc_streaming_191/sim/altera_avalon_st_clock_crosser.v"
   type="VERILOG"
   library="altera_jtag_dc_streaming_191" />
 <file
   path="altera_jtag_dc_streaming_191/sim/altera_std_synchronizer_nocut.v"
   type="VERILOG"
   library="altera_jtag_dc_streaming_191" />
 <file
   path="altera_jtag_dc_streaming_191/sim/altera_avalon_st_pipeline_base.v"
   type="VERILOG"
   library="altera_jtag_dc_streaming_191" />
 <file
   path="altera_jtag_dc_streaming_191/sim/altera_avalon_st_idle_remover.v"
   type="VERILOG"
   library="altera_jtag_dc_streaming_191" />
 <file
   path="altera_jtag_dc_streaming_191/sim/altera_avalon_st_idle_inserter.v"
   type="VERILOG"
   library="altera_jtag_dc_streaming_191" />
 <file
   path="altera_jtag_dc_streaming_191/sim/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="altera_jtag_dc_streaming_191" />
 <file
   path="altera_jtag_dc_streaming_191/sim/altera_avalon_st_jtag_interface.sdc"
   type="SDC_ENTITY"
   library="altera_jtag_dc_streaming_191" />
 <file
   path="timing_adapter_191/sim/top_emif_0_timing_adapter_191_rrgemwi.sv"
   type="SYSTEM_VERILOG"
   library="timing_adapter_191" />
 <file
   path="altera_avalon_sc_fifo_191/sim/top_emif_0_altera_avalon_sc_fifo_191_e5eqkcq.v"
   type="VERILOG"
   library="altera_avalon_sc_fifo_191" />
 <file
   path="altera_avalon_st_bytes_to_packets_191/sim/altera_avalon_st_bytes_to_packets.v"
   type="VERILOG"
   library="altera_avalon_st_bytes_to_packets_191" />
 <file
   path="altera_avalon_st_packets_to_bytes_191/sim/altera_avalon_st_packets_to_bytes.v"
   type="VERILOG"
   library="altera_avalon_st_packets_to_bytes_191" />
 <file
   path="altera_avalon_packets_to_master_191/sim/altera_avalon_packets_to_master.v"
   type="VERILOG"
   library="altera_avalon_packets_to_master_191" />
 <file
   path="channel_adapter_191/sim/top_emif_0_channel_adapter_191_uc27kqq.sv"
   type="SYSTEM_VERILOG"
   library="channel_adapter_191" />
 <file
   path="channel_adapter_191/sim/top_emif_0_channel_adapter_191_cco4x3a.sv"
   type="SYSTEM_VERILOG"
   library="channel_adapter_191" />
 <file
   path="altera_reset_controller_191/sim/altera_reset_controller.v"
   type="VERILOG"
   library="altera_reset_controller_191" />
 <file
   path="altera_reset_controller_191/sim/altera_reset_synchronizer.v"
   type="VERILOG"
   library="altera_reset_controller_191" />
 <file
   path="altera_reset_controller_191/sim/altera_reset_controller.sdc"
   type="SDC_ENTITY"
   library="altera_reset_controller_191" />
 <file
   path="alt_mem_if_jtag_master_191/sim/top_emif_0_alt_mem_if_jtag_master_191_rksoe3i.v"
   type="VERILOG"
   library="alt_mem_if_jtag_master_191"
   hasInlineConfiguration="true" />
 <file
   path="altera_merlin_master_translator_191/sim/top_emif_0_altera_merlin_master_translator_191_g7h47bq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_master_translator_191" />
 <file
   path="altera_merlin_slave_translator_191/sim/top_emif_0_altera_merlin_slave_translator_191_x56fcki.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_translator_191" />
 <file
   path="altera_mm_interconnect_191/sim/top_emif_0_altera_mm_interconnect_191_3yb4cia.v"
   type="VERILOG"
   library="altera_mm_interconnect_191"
   hasInlineConfiguration="true" />
 <file
   path="altera_ip_col_if_191/sim/top_emif_0_altera_ip_col_if_191_ksrpnai.v"
   type="VERILOG"
   library="altera_ip_col_if_191"
   hasInlineConfiguration="true" />
 <file
   path="altera_avalon_onchip_memory2_191/sim/top_emif_0_altera_avalon_onchip_memory2_191_qdw5d3q.v"
   type="VERILOG"
   library="altera_avalon_onchip_memory2_191" />
 <file
   path="altera_avalon_onchip_memory2_191/sim/seq_cal_soft_m20k.hex"
   type="HEX"
   library="altera_avalon_onchip_memory2_191" />
 <file
   path="altera_mm_interconnect_191/sim/top_emif_0_altera_mm_interconnect_191_dexdb4a.v"
   type="VERILOG"
   library="altera_mm_interconnect_191"
   hasInlineConfiguration="true" />
 <file
   path="altera_emif_cal_slave_nf_191/sim/top_emif_0_altera_emif_cal_slave_nf_191_rmzieji.v"
   type="VERILOG"
   library="altera_emif_cal_slave_nf_191"
   hasInlineConfiguration="true" />
 <file
   path="altera_mm_interconnect_191/sim/top_emif_0_altera_mm_interconnect_191_monheay.v"
   type="VERILOG"
   library="altera_mm_interconnect_191"
   hasInlineConfiguration="true" />
 <file
   path="altera_emif_1910/sim/top_emif_0_altera_emif_1910_d3ribzq.v"
   type="VERILOG"
   library="altera_emif_1910"
   hasInlineConfiguration="true" />
 <file
   path="sim/top_emif_0.v"
   type="VERILOG"
   library="top_emif_0"
   hasInlineConfiguration="true" />
 <topLevel name="top_emif_0.top_emif_0" />
 <deviceFamily name="arria10" />
 <modelMap
   controllerPath="top_emif_0.emif_0.cal_slave_component.ioaux_soft_ram"
   modelPath="top_emif_0.emif_0.cal_slave_component.ioaux_soft_ram" />
</simPackage>
