{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1417589259286 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1417589259291 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 02 22:47:38 2014 " "Processing started: Tue Dec 02 22:47:38 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1417589259291 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1417589259291 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off vga_DS -c vga_DS " "Command: quartus_eda --read_settings_files=off --write_settings_files=off vga_DS -c vga_DS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1417589259291 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_DS_8_1200mv_85c_slow.svo H:/dshim/My Documents/GitHub/Microprocessor-Final-Project/vga/simulation/modelsim/ simulation " "Generated file vga_DS_8_1200mv_85c_slow.svo in folder \"H:/dshim/My Documents/GitHub/Microprocessor-Final-Project/vga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1417589261303 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_DS_8_1200mv_0c_slow.svo H:/dshim/My Documents/GitHub/Microprocessor-Final-Project/vga/simulation/modelsim/ simulation " "Generated file vga_DS_8_1200mv_0c_slow.svo in folder \"H:/dshim/My Documents/GitHub/Microprocessor-Final-Project/vga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1417589262215 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_DS_min_1200mv_0c_fast.svo H:/dshim/My Documents/GitHub/Microprocessor-Final-Project/vga/simulation/modelsim/ simulation " "Generated file vga_DS_min_1200mv_0c_fast.svo in folder \"H:/dshim/My Documents/GitHub/Microprocessor-Final-Project/vga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1417589263144 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_DS.svo H:/dshim/My Documents/GitHub/Microprocessor-Final-Project/vga/simulation/modelsim/ simulation " "Generated file vga_DS.svo in folder \"H:/dshim/My Documents/GitHub/Microprocessor-Final-Project/vga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1417589264065 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_DS_8_1200mv_85c_v_slow.sdo H:/dshim/My Documents/GitHub/Microprocessor-Final-Project/vga/simulation/modelsim/ simulation " "Generated file vga_DS_8_1200mv_85c_v_slow.sdo in folder \"H:/dshim/My Documents/GitHub/Microprocessor-Final-Project/vga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1417589264668 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_DS_8_1200mv_0c_v_slow.sdo H:/dshim/My Documents/GitHub/Microprocessor-Final-Project/vga/simulation/modelsim/ simulation " "Generated file vga_DS_8_1200mv_0c_v_slow.sdo in folder \"H:/dshim/My Documents/GitHub/Microprocessor-Final-Project/vga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1417589265253 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_DS_min_1200mv_0c_v_fast.sdo H:/dshim/My Documents/GitHub/Microprocessor-Final-Project/vga/simulation/modelsim/ simulation " "Generated file vga_DS_min_1200mv_0c_v_fast.sdo in folder \"H:/dshim/My Documents/GitHub/Microprocessor-Final-Project/vga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1417589265858 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_DS_v.sdo H:/dshim/My Documents/GitHub/Microprocessor-Final-Project/vga/simulation/modelsim/ simulation " "Generated file vga_DS_v.sdo in folder \"H:/dshim/My Documents/GitHub/Microprocessor-Final-Project/vga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1417589266513 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "317 " "Peak virtual memory: 317 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1417589266781 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 02 22:47:46 2014 " "Processing ended: Tue Dec 02 22:47:46 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1417589266781 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1417589266781 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1417589266781 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1417589266781 ""}
