

================================================================
== Vivado HLS Report for 'PE_4_6_s'
================================================================
* Date:           Mon Jun 14 19:27:51 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel0
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       35|       35| 0.117 us | 0.117 us |   35|   35|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       33|       33|        27|          1|          1|     8|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 1, D = 27, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 29 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 2 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%local_prev_V_0_0_0355 = alloca float"   --->   Operation 30 'alloca' 'local_prev_V_0_0_0355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%local_U_tmp_0_1_0356 = alloca float"   --->   Operation 31 'alloca' 'local_U_tmp_0_1_0356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = alloca float"   --->   Operation 32 'alloca' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_388 = alloca float"   --->   Operation 33 'alloca' 'tmp_388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_389 = alloca float"   --->   Operation 34 'alloca' 'tmp_389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_390 = alloca float"   --->   Operation 35 'alloca' 'tmp_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_391 = alloca float"   --->   Operation 36 'alloca' 'tmp_391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_392 = alloca float"   --->   Operation 37 'alloca' 'tmp_392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_393 = alloca float"   --->   Operation 38 'alloca' 'tmp_393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_394 = alloca float"   --->   Operation 39 'alloca' 'tmp_394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_V_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_V_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_U_tmp_1_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_U_tmp_1_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_L_drain_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.60ns)   --->   "br label %1" [src/kernel_kernel.cpp:315]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.65>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_0410_0 = phi i4 [ 4, %0 ], [ %c2_V, %hls_label_83_end ]"   --->   Operation 46 'phi' 'p_0410_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.65ns)   --->   "%icmp_ln315 = icmp eq i4 %p_0410_0, -4" [src/kernel_kernel.cpp:315]   --->   Operation 47 'icmp' 'icmp_ln315' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 48 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln315, label %4, label %hls_label_83_begin" [src/kernel_kernel.cpp:315]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.65ns)   --->   "%icmp_ln879 = icmp eq i4 %p_0410_0, 4" [src/kernel_kernel.cpp:336]   --->   Operation 50 'icmp' 'icmp_ln879' <Predicate = (!icmp_ln315)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %2, label %_ifconv" [src/kernel_kernel.cpp:336]   --->   Operation 51 'br' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br label %branch61" [src/kernel_kernel.cpp:341]   --->   Operation 52 'br' <Predicate = (!icmp_ln315 & !icmp_ln879 & p_0410_0 == 10)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "br label %branch61" [src/kernel_kernel.cpp:341]   --->   Operation 53 'br' <Predicate = (!icmp_ln315 & !icmp_ln879 & p_0410_0 == 9)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "br label %branch61" [src/kernel_kernel.cpp:341]   --->   Operation 54 'br' <Predicate = (!icmp_ln315 & !icmp_ln879 & p_0410_0 == 8)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "br label %branch61" [src/kernel_kernel.cpp:341]   --->   Operation 55 'br' <Predicate = (!icmp_ln315 & !icmp_ln879 & p_0410_0 == 7)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "br label %branch61" [src/kernel_kernel.cpp:341]   --->   Operation 56 'br' <Predicate = (!icmp_ln315 & !icmp_ln879 & p_0410_0 == 6)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "br label %branch61" [src/kernel_kernel.cpp:341]   --->   Operation 57 'br' <Predicate = (!icmp_ln315 & !icmp_ln879 & p_0410_0 == 5)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "br label %branch61" [src/kernel_kernel.cpp:341]   --->   Operation 58 'br' <Predicate = (!icmp_ln315 & !icmp_ln879 & p_0410_0 != 5 & p_0410_0 != 6 & p_0410_0 != 7 & p_0410_0 != 8 & p_0410_0 != 9 & p_0410_0 != 10)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "br label %branch61" [src/kernel_kernel.cpp:340]   --->   Operation 59 'br' <Predicate = (!icmp_ln315 & icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.33ns)   --->   "%c2_V = add i4 %p_0410_0, 1" [src/kernel_kernel.cpp:315]   --->   Operation 60 'add' 'c2_V' <Predicate = (!icmp_ln315)> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%local_prev_V_0_0_0355_load = load float* %local_prev_V_0_0_0355" [src/kernel_kernel.cpp:323]   --->   Operation 61 'load' 'local_prev_V_0_0_0355_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%local_U_tmp_0_1_0356_load = load float* %local_U_tmp_0_1_0356" [src/kernel_kernel.cpp:333]   --->   Operation 62 'load' 'local_U_tmp_0_1_0356_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.21ns)   --->   "%tmp_395 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %fifo_V_in_V)" [src/kernel_kernel.cpp:322]   --->   Operation 63 'read' 'tmp_395' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 64 [1/1] (0.33ns)   --->   "%add_ln323 = add i4 %p_0410_0, -4" [src/kernel_kernel.cpp:323]   --->   Operation 64 'add' 'add_ln323' <Predicate = true> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.65ns)   --->   "%icmp_ln323 = icmp eq i4 %add_ln323, 0" [src/kernel_kernel.cpp:323]   --->   Operation 65 'icmp' 'icmp_ln323' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.22ns)   --->   "%select_ln323 = select i1 %icmp_ln323, float %tmp_395, float %local_prev_V_0_0_0355_load" [src/kernel_kernel.cpp:323]   --->   Operation 66 'select' 'select_ln323' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (1.21ns)   --->   "%tmp_397 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %fifo_U_tmp_1_in_V)" [src/kernel_kernel.cpp:332]   --->   Operation 67 'read' 'tmp_397' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 68 [1/1] (0.22ns)   --->   "%select_ln333 = select i1 %icmp_ln323, float %tmp_397, float %local_U_tmp_0_1_0356_load" [src/kernel_kernel.cpp:333]   --->   Operation 68 'select' 'select_ln333' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %fifo_U_tmp_1_out_V, float %tmp_397)" [src/kernel_kernel.cpp:335]   --->   Operation 69 'write' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "store float %select_ln333, float* %local_U_tmp_0_1_0356" [src/kernel_kernel.cpp:336]   --->   Operation 70 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "store float %select_ln323, float* %local_prev_V_0_0_0355" [src/kernel_kernel.cpp:336]   --->   Operation 71 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.65ns)   --->   "%icmp_ln341 = icmp eq i4 %p_0410_0, 6" [src/kernel_kernel.cpp:341]   --->   Operation 72 'icmp' 'icmp_ln341' <Predicate = (!icmp_ln879)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.65ns)   --->   "%icmp_ln341_68 = icmp eq i4 %p_0410_0, 7" [src/kernel_kernel.cpp:341]   --->   Operation 73 'icmp' 'icmp_ln341_68' <Predicate = (!icmp_ln879)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.65ns)   --->   "%icmp_ln341_69 = icmp eq i4 %p_0410_0, -8" [src/kernel_kernel.cpp:341]   --->   Operation 74 'icmp' 'icmp_ln341_69' <Predicate = (!icmp_ln879)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.65ns)   --->   "%icmp_ln341_70 = icmp eq i4 %p_0410_0, -7" [src/kernel_kernel.cpp:341]   --->   Operation 75 'icmp' 'icmp_ln341_70' <Predicate = (!icmp_ln879)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.65ns)   --->   "%icmp_ln341_71 = icmp eq i4 %p_0410_0, -6" [src/kernel_kernel.cpp:341]   --->   Operation 76 'icmp' 'icmp_ln341_71' <Predicate = (!icmp_ln879)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.65ns)   --->   "%icmp_ln341_72 = icmp eq i4 %p_0410_0, 5" [src/kernel_kernel.cpp:341]   --->   Operation 77 'icmp' 'icmp_ln341_72' <Predicate = (!icmp_ln879)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.65ns)   --->   "switch i4 %p_0410_0, label %branch67 [
    i4 5, label %_ifconv.branch61_crit_edge
    i4 6, label %branch62
    i4 7, label %branch63
    i4 -8, label %branch64
    i4 -7, label %branch65
    i4 -6, label %branch66
  ]" [src/kernel_kernel.cpp:341]   --->   Operation 78 'switch' <Predicate = (!icmp_ln879)> <Delay = 0.65>
ST_3 : Operation 79 [1/1] (0.65ns)   --->   "%icmp_ln891 = icmp ugt i4 %p_0410_0, 4" [src/kernel_kernel.cpp:344]   --->   Operation 79 'icmp' 'icmp_ln891' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %icmp_ln891, label %3, label %hls_label_83_end" [src/kernel_kernel.cpp:344]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 81 [12/12] (2.32ns)   --->   "%tmp_43 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 81 'fdiv' 'tmp_43' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 82 [11/12] (2.32ns)   --->   "%tmp_43 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 82 'fdiv' 'tmp_43' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 83 [10/12] (2.32ns)   --->   "%tmp_43 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 83 'fdiv' 'tmp_43' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 84 [9/12] (2.32ns)   --->   "%tmp_43 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 84 'fdiv' 'tmp_43' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 85 [8/12] (2.32ns)   --->   "%tmp_43 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 85 'fdiv' 'tmp_43' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 86 [7/12] (2.32ns)   --->   "%tmp_43 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 86 'fdiv' 'tmp_43' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 87 [6/12] (2.32ns)   --->   "%tmp_43 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 87 'fdiv' 'tmp_43' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 88 [5/12] (2.32ns)   --->   "%tmp_43 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 88 'fdiv' 'tmp_43' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 89 [4/12] (2.32ns)   --->   "%tmp_43 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 89 'fdiv' 'tmp_43' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 90 [3/12] (2.32ns)   --->   "%tmp_43 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 90 'fdiv' 'tmp_43' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 91 [2/12] (2.32ns)   --->   "%tmp_43 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 91 'fdiv' 'tmp_43' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 92 [1/1] (0.00ns)   --->   "%local_L_tmp_0_0_0357_load = load float* %tmp" [src/kernel_kernel.cpp:341]   --->   Operation 92 'load' 'local_L_tmp_0_0_0357_load' <Predicate = (!icmp_ln879 & icmp_ln341_72)> <Delay = 0.00>
ST_15 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_388_load = load float* %tmp_388" [src/kernel_kernel.cpp:341]   --->   Operation 93 'load' 'tmp_388_load' <Predicate = (!icmp_ln879 & icmp_ln341 & !icmp_ln341_68 & !icmp_ln341_69 & !icmp_ln341_70 & !icmp_ln341_71 & !icmp_ln341_72)> <Delay = 0.00>
ST_15 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_389_load = load float* %tmp_389" [src/kernel_kernel.cpp:341]   --->   Operation 94 'load' 'tmp_389_load' <Predicate = (!icmp_ln879 & icmp_ln341_68 & !icmp_ln341_69 & !icmp_ln341_70 & !icmp_ln341_71 & !icmp_ln341_72)> <Delay = 0.00>
ST_15 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_390_load = load float* %tmp_390" [src/kernel_kernel.cpp:341]   --->   Operation 95 'load' 'tmp_390_load' <Predicate = (!icmp_ln879 & icmp_ln341_69 & !icmp_ln341_70 & !icmp_ln341_71 & !icmp_ln341_72)> <Delay = 0.00>
ST_15 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_391_load = load float* %tmp_391" [src/kernel_kernel.cpp:341]   --->   Operation 96 'load' 'tmp_391_load' <Predicate = (!icmp_ln879 & icmp_ln341_70 & !icmp_ln341_71 & !icmp_ln341_72)> <Delay = 0.00>
ST_15 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_392_load = load float* %tmp_392" [src/kernel_kernel.cpp:341]   --->   Operation 97 'load' 'tmp_392_load' <Predicate = (!icmp_ln879 & icmp_ln341_71 & !icmp_ln341_72)> <Delay = 0.00>
ST_15 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_393_load = load float* %tmp_393" [src/kernel_kernel.cpp:341]   --->   Operation 98 'load' 'tmp_393_load' <Predicate = (!icmp_ln879 & !icmp_ln341 & !icmp_ln341_68 & !icmp_ln341_69 & !icmp_ln341_70 & !icmp_ln341_71 & !icmp_ln341_72)> <Delay = 0.00>
ST_15 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node tmp_399)   --->   "%tmp_398 = select i1 %icmp_ln341, float %tmp_388_load, float %tmp_393_load" [src/kernel_kernel.cpp:341]   --->   Operation 99 'select' 'tmp_398' <Predicate = (!icmp_ln879 & !icmp_ln341_68 & !icmp_ln341_69 & !icmp_ln341_70 & !icmp_ln341_71 & !icmp_ln341_72)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 100 [1/1] (0.22ns) (out node of the LUT)   --->   "%tmp_399 = select i1 %icmp_ln341_68, float %tmp_389_load, float %tmp_398" [src/kernel_kernel.cpp:341]   --->   Operation 100 'select' 'tmp_399' <Predicate = (!icmp_ln879 & !icmp_ln341_69 & !icmp_ln341_70 & !icmp_ln341_71 & !icmp_ln341_72)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tmp_401)   --->   "%tmp_400 = select i1 %icmp_ln341_69, float %tmp_390_load, float %tmp_399" [src/kernel_kernel.cpp:341]   --->   Operation 101 'select' 'tmp_400' <Predicate = (!icmp_ln879 & !icmp_ln341_70 & !icmp_ln341_71 & !icmp_ln341_72)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 102 [1/1] (0.22ns) (out node of the LUT)   --->   "%tmp_401 = select i1 %icmp_ln341_70, float %tmp_391_load, float %tmp_400" [src/kernel_kernel.cpp:341]   --->   Operation 102 'select' 'tmp_401' <Predicate = (!icmp_ln879 & !icmp_ln341_71 & !icmp_ln341_72)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tmp_403)   --->   "%tmp_402 = select i1 %icmp_ln341_71, float %tmp_392_load, float %tmp_401" [src/kernel_kernel.cpp:341]   --->   Operation 103 'select' 'tmp_402' <Predicate = (!icmp_ln879 & !icmp_ln341_72)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 104 [1/1] (0.22ns) (out node of the LUT)   --->   "%tmp_403 = select i1 %icmp_ln341_72, float %local_L_tmp_0_0_0357_load, float %tmp_402" [src/kernel_kernel.cpp:341]   --->   Operation 104 'select' 'tmp_403' <Predicate = (!icmp_ln879)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 105 [1/1] (0.00ns)   --->   "store float %tmp_403, float* %tmp_393" [src/kernel_kernel.cpp:341]   --->   Operation 105 'store' <Predicate = (!icmp_ln879 & p_0410_0 == 10)> <Delay = 0.00>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "store float %tmp_403, float* %tmp_392" [src/kernel_kernel.cpp:341]   --->   Operation 106 'store' <Predicate = (!icmp_ln879 & p_0410_0 == 9)> <Delay = 0.00>
ST_15 : Operation 107 [1/1] (0.00ns)   --->   "store float %tmp_403, float* %tmp_391" [src/kernel_kernel.cpp:341]   --->   Operation 107 'store' <Predicate = (!icmp_ln879 & p_0410_0 == 8)> <Delay = 0.00>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "store float %tmp_403, float* %tmp_390" [src/kernel_kernel.cpp:341]   --->   Operation 108 'store' <Predicate = (!icmp_ln879 & p_0410_0 == 7)> <Delay = 0.00>
ST_15 : Operation 109 [1/1] (0.00ns)   --->   "store float %tmp_403, float* %tmp_389" [src/kernel_kernel.cpp:341]   --->   Operation 109 'store' <Predicate = (!icmp_ln879 & p_0410_0 == 6)> <Delay = 0.00>
ST_15 : Operation 110 [1/1] (0.00ns)   --->   "store float %tmp_403, float* %tmp_388" [src/kernel_kernel.cpp:341]   --->   Operation 110 'store' <Predicate = (!icmp_ln879 & p_0410_0 == 5)> <Delay = 0.00>
ST_15 : Operation 111 [1/1] (0.00ns)   --->   "store float %tmp_403, float* %tmp_394" [src/kernel_kernel.cpp:341]   --->   Operation 111 'store' <Predicate = (!icmp_ln879 & p_0410_0 != 5 & p_0410_0 != 6 & p_0410_0 != 7 & p_0410_0 != 8 & p_0410_0 != 9 & p_0410_0 != 10)> <Delay = 0.00>
ST_15 : Operation 112 [1/12] (2.32ns)   --->   "%tmp_43 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 112 'fdiv' 'tmp_43' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 113 [1/1] (0.00ns)   --->   "store float %tmp_43, float* %tmp" [src/kernel_kernel.cpp:340]   --->   Operation 113 'store' <Predicate = (icmp_ln879)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 1.56>
ST_16 : Operation 114 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %fifo_L_drain_out_V, float %tmp_43)" [src/kernel_kernel.cpp:339]   --->   Operation 114 'write' <Predicate = (icmp_ln879)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "%local_L_tmp_0_0_0357_load7 = load float* %tmp" [src/kernel_kernel.cpp:343]   --->   Operation 115 'load' 'local_L_tmp_0_0_0357_load7' <Predicate = (icmp_ln323)> <Delay = 0.00>
ST_16 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_388_load_1 = load float* %tmp_388" [src/kernel_kernel.cpp:343]   --->   Operation 116 'load' 'tmp_388_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_389_load_1 = load float* %tmp_389" [src/kernel_kernel.cpp:343]   --->   Operation 117 'load' 'tmp_389_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_390_load_1 = load float* %tmp_390" [src/kernel_kernel.cpp:343]   --->   Operation 118 'load' 'tmp_390_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_391_load_1 = load float* %tmp_391" [src/kernel_kernel.cpp:343]   --->   Operation 119 'load' 'tmp_391_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_392_load_1 = load float* %tmp_392" [src/kernel_kernel.cpp:343]   --->   Operation 120 'load' 'tmp_392_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_393_load_1 = load float* %tmp_393" [src/kernel_kernel.cpp:343]   --->   Operation 121 'load' 'tmp_393_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_394_load = load float* %tmp_394" [src/kernel_kernel.cpp:343]   --->   Operation 122 'load' 'tmp_394_load' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_16 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln343_89)   --->   "%select_ln343 = select i1 %icmp_ln323, float %local_L_tmp_0_0_0357_load7, float %tmp_394_load" [src/kernel_kernel.cpp:343]   --->   Operation 123 'select' 'select_ln343' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 124 [1/1] (0.65ns)   --->   "%icmp_ln343 = icmp eq i4 %add_ln323, 1" [src/kernel_kernel.cpp:343]   --->   Operation 124 'icmp' 'icmp_ln343' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 125 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln343_89 = select i1 %icmp_ln343, float %tmp_388_load_1, float %select_ln343" [src/kernel_kernel.cpp:343]   --->   Operation 125 'select' 'select_ln343_89' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 126 [1/1] (0.65ns)   --->   "%icmp_ln343_66 = icmp eq i4 %add_ln323, 2" [src/kernel_kernel.cpp:343]   --->   Operation 126 'icmp' 'icmp_ln343_66' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln343_91)   --->   "%select_ln343_90 = select i1 %icmp_ln343_66, float %tmp_389_load_1, float %select_ln343_89" [src/kernel_kernel.cpp:343]   --->   Operation 127 'select' 'select_ln343_90' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 128 [1/1] (0.65ns)   --->   "%icmp_ln343_67 = icmp eq i4 %add_ln323, 3" [src/kernel_kernel.cpp:343]   --->   Operation 128 'icmp' 'icmp_ln343_67' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 129 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln343_91 = select i1 %icmp_ln343_67, float %tmp_390_load_1, float %select_ln343_90" [src/kernel_kernel.cpp:343]   --->   Operation 129 'select' 'select_ln343_91' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 130 [1/1] (0.65ns)   --->   "%icmp_ln343_68 = icmp eq i4 %add_ln323, 4" [src/kernel_kernel.cpp:343]   --->   Operation 130 'icmp' 'icmp_ln343_68' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln343_93)   --->   "%select_ln343_92 = select i1 %icmp_ln343_68, float %tmp_391_load_1, float %select_ln343_91" [src/kernel_kernel.cpp:343]   --->   Operation 131 'select' 'select_ln343_92' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 132 [1/1] (0.65ns)   --->   "%icmp_ln343_69 = icmp eq i4 %add_ln323, 5" [src/kernel_kernel.cpp:343]   --->   Operation 132 'icmp' 'icmp_ln343_69' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 133 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln343_93 = select i1 %icmp_ln343_69, float %tmp_392_load_1, float %select_ln343_92" [src/kernel_kernel.cpp:343]   --->   Operation 133 'select' 'select_ln343_93' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 134 [1/1] (0.65ns)   --->   "%icmp_ln343_70 = icmp eq i4 %add_ln323, 6" [src/kernel_kernel.cpp:343]   --->   Operation 134 'icmp' 'icmp_ln343_70' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 135 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln343_94 = select i1 %icmp_ln343_70, float %tmp_393_load_1, float %select_ln343_93" [src/kernel_kernel.cpp:343]   --->   Operation 135 'select' 'select_ln343_94' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.32>
ST_17 : Operation 136 [4/4] (2.32ns)   --->   "%tmp_s = fmul float %select_ln343_94, %tmp_397" [src/kernel_kernel.cpp:343]   --->   Operation 136 'fmul' 'tmp_s' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.32>
ST_18 : Operation 137 [3/4] (2.32ns)   --->   "%tmp_s = fmul float %select_ln343_94, %tmp_397" [src/kernel_kernel.cpp:343]   --->   Operation 137 'fmul' 'tmp_s' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.32>
ST_19 : Operation 138 [2/4] (2.32ns)   --->   "%tmp_s = fmul float %select_ln343_94, %tmp_397" [src/kernel_kernel.cpp:343]   --->   Operation 138 'fmul' 'tmp_s' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.32>
ST_20 : Operation 139 [1/4] (2.32ns)   --->   "%tmp_s = fmul float %select_ln343_94, %tmp_397" [src/kernel_kernel.cpp:343]   --->   Operation 139 'fmul' 'tmp_s' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.34>
ST_21 : Operation 140 [7/7] (2.34ns)   --->   "%tmp_15 = fsub float %tmp_395, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 140 'fsub' 'tmp_15' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.34>
ST_22 : Operation 141 [6/7] (2.34ns)   --->   "%tmp_15 = fsub float %tmp_395, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 141 'fsub' 'tmp_15' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.34>
ST_23 : Operation 142 [5/7] (2.34ns)   --->   "%tmp_15 = fsub float %tmp_395, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 142 'fsub' 'tmp_15' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.34>
ST_24 : Operation 143 [4/7] (2.34ns)   --->   "%tmp_15 = fsub float %tmp_395, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 143 'fsub' 'tmp_15' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.34>
ST_25 : Operation 144 [3/7] (2.34ns)   --->   "%tmp_15 = fsub float %tmp_395, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 144 'fsub' 'tmp_15' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.34>
ST_26 : Operation 145 [2/7] (2.34ns)   --->   "%tmp_15 = fsub float %tmp_395, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 145 'fsub' 'tmp_15' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.34>
ST_27 : Operation 146 [1/7] (2.34ns)   --->   "%tmp_15 = fsub float %tmp_395, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 146 'fsub' 'tmp_15' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.21>
ST_28 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str190)" [src/kernel_kernel.cpp:315]   --->   Operation 147 'specregionbegin' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:316]   --->   Operation 148 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 149 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %fifo_V_out_V, float %tmp_15)" [src/kernel_kernel.cpp:345]   --->   Operation 149 'write' <Predicate = (icmp_ln891)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_28 : Operation 150 [1/1] (0.00ns)   --->   "br label %hls_label_83_end" [src/kernel_kernel.cpp:345]   --->   Operation 150 'br' <Predicate = (icmp_ln891)> <Delay = 0.00>
ST_28 : Operation 151 [1/1] (0.00ns)   --->   "%empty_477 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str190, i32 %tmp_42)" [src/kernel_kernel.cpp:348]   --->   Operation 151 'specregionend' 'empty_477' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_28 : Operation 152 [1/1] (0.00ns)   --->   "br label %1" [src/kernel_kernel.cpp:315]   --->   Operation 152 'br' <Predicate = (!icmp_ln315)> <Delay = 0.00>

State 29 <SV = 2> <Delay = 0.00>
ST_29 : Operation 153 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel.cpp:349]   --->   Operation 153 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c2.V') with incoming values : ('c2.V', src/kernel_kernel.cpp:315) [23]  (0.603 ns)

 <State 2>: 0.656ns
The critical path consists of the following:
	'phi' operation ('c2.V') with incoming values : ('c2.V', src/kernel_kernel.cpp:315) [23]  (0 ns)
	'icmp' operation ('icmp_ln315', src/kernel_kernel.cpp:315) [24]  (0.656 ns)

 <State 3>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_U_tmp_1_in_V' (src/kernel_kernel.cpp:332) [36]  (1.22 ns)
	fifo write on port 'fifo_U_tmp_1_out_V' (src/kernel_kernel.cpp:335) [38]  (1.22 ns)

 <State 4>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [86]  (2.33 ns)

 <State 5>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [86]  (2.33 ns)

 <State 6>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [86]  (2.33 ns)

 <State 7>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [86]  (2.33 ns)

 <State 8>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [86]  (2.33 ns)

 <State 9>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [86]  (2.33 ns)

 <State 10>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [86]  (2.33 ns)

 <State 11>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [86]  (2.33 ns)

 <State 12>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [86]  (2.33 ns)

 <State 13>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [86]  (2.33 ns)

 <State 14>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [86]  (2.33 ns)

 <State 15>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [86]  (2.33 ns)

 <State 16>: 1.56ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln343', src/kernel_kernel.cpp:343) [100]  (0.656 ns)
	'select' operation ('select_ln343_89', src/kernel_kernel.cpp:343) [101]  (0.227 ns)
	'select' operation ('select_ln343_90', src/kernel_kernel.cpp:343) [103]  (0 ns)
	'select' operation ('select_ln343_91', src/kernel_kernel.cpp:343) [105]  (0.227 ns)
	'select' operation ('select_ln343_92', src/kernel_kernel.cpp:343) [107]  (0 ns)
	'select' operation ('select_ln343_93', src/kernel_kernel.cpp:343) [109]  (0.227 ns)
	'select' operation ('select_ln343_94', src/kernel_kernel.cpp:343) [111]  (0.227 ns)

 <State 17>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', src/kernel_kernel.cpp:343) [112]  (2.32 ns)

 <State 18>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', src/kernel_kernel.cpp:343) [112]  (2.32 ns)

 <State 19>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', src/kernel_kernel.cpp:343) [112]  (2.32 ns)

 <State 20>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', src/kernel_kernel.cpp:343) [112]  (2.32 ns)

 <State 21>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('tmp', src/kernel_kernel.cpp:343) [113]  (2.34 ns)

 <State 22>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('tmp', src/kernel_kernel.cpp:343) [113]  (2.34 ns)

 <State 23>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('tmp', src/kernel_kernel.cpp:343) [113]  (2.34 ns)

 <State 24>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('tmp', src/kernel_kernel.cpp:343) [113]  (2.34 ns)

 <State 25>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('tmp', src/kernel_kernel.cpp:343) [113]  (2.34 ns)

 <State 26>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('tmp', src/kernel_kernel.cpp:343) [113]  (2.34 ns)

 <State 27>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('tmp', src/kernel_kernel.cpp:343) [113]  (2.34 ns)

 <State 28>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_V_out_V' (src/kernel_kernel.cpp:345) [117]  (1.22 ns)

 <State 29>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
