#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Jul 17 20:45:58 2023
# Process ID: 18280
# Current directory: D:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.runs/design_1_md5_wrap_0_0_synth_1
# Command line: vivado.exe -log design_1_md5_wrap_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_md5_wrap_0_0.tcl
# Log file: D:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.runs/design_1_md5_wrap_0_0_synth_1/design_1_md5_wrap_0_0.vds
# Journal file: D:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.runs/design_1_md5_wrap_0_0_synth_1\vivado.jou
# Running On: DESKTOP-NJN6FIJ, OS: Windows, CPU Frequency: 3494 MHz, CPU Physical cores: 14, Host memory: 34163 MB
#-----------------------------------------------------------
source design_1_md5_wrap_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_hls_prj/solution1/impl/export'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Work/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_md5_wrap_0_0
Command: synth_design -top design_1_md5_wrap_0_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11944
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2764.195 ; gain = 410.227
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_md5_wrap_0_0' [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ip/design_1_md5_wrap_0_0/synth/design_1_md5_wrap_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'md5_wrap' [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap.v:9]
INFO: [Synth 8-6157] synthesizing module 'md5_wrap_ctx_data_RAM_AUTO_1R1W' [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_ctx_data_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'md5_wrap_ctx_data_RAM_AUTO_1R1W' (0#1) [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_ctx_data_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'md5_wrap_md5_wrap_Pipeline_VITIS_LOOP_127_1' [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_md5_wrap_Pipeline_VITIS_LOOP_127_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'md5_wrap_md5_transform' [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_md5_transform.v:9]
INFO: [Synth 8-6155] done synthesizing module 'md5_wrap_md5_transform' (0#1) [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_md5_transform.v:9]
INFO: [Synth 8-6157] synthesizing module 'md5_wrap_flow_control_loop_pipe_sequential_init' [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'md5_wrap_flow_control_loop_pipe_sequential_init' (0#1) [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'md5_wrap_md5_wrap_Pipeline_VITIS_LOOP_127_1' (0#1) [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_md5_wrap_Pipeline_VITIS_LOOP_127_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'md5_wrap_md5_final_1' [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_md5_final_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'md5_wrap_md5_final_1_Pipeline_VITIS_LOOP_152_2' [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_md5_final_1_Pipeline_VITIS_LOOP_152_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'md5_wrap_md5_final_1_Pipeline_VITIS_LOOP_152_2' (0#1) [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_md5_final_1_Pipeline_VITIS_LOOP_152_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'md5_wrap_md5_final_1_Pipeline_3' [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_md5_final_1_Pipeline_3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'md5_wrap_md5_final_1_Pipeline_3' (0#1) [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_md5_final_1_Pipeline_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'md5_wrap_md5_final_1_Pipeline_VITIS_LOOP_147_1' [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_md5_final_1_Pipeline_VITIS_LOOP_147_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'md5_wrap_md5_final_1_Pipeline_VITIS_LOOP_147_1' (0#1) [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_md5_final_1_Pipeline_VITIS_LOOP_147_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'md5_wrap_md5_final_1_Pipeline_VITIS_LOOP_172_3' [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_md5_final_1_Pipeline_VITIS_LOOP_172_3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'md5_wrap_md5_final_1_Pipeline_VITIS_LOOP_172_3' (0#1) [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_md5_final_1_Pipeline_VITIS_LOOP_172_3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'md5_wrap_md5_final_1' (0#1) [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_md5_final_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'md5_wrap_CTRL_s_axi' [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_CTRL_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_CTRL_s_axi.v:207]
INFO: [Synth 8-6155] done synthesizing module 'md5_wrap_CTRL_s_axi' (0#1) [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_CTRL_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'md5_wrap_control_s_axi' [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_control_s_axi.v:177]
INFO: [Synth 8-6155] done synthesizing module 'md5_wrap_control_s_axi' (0#1) [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'md5_wrap_gmem_m_axi' [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'md5_wrap_gmem_m_axi_store' [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'md5_wrap_gmem_m_axi_fifo' [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'md5_wrap_gmem_m_axi_srl' [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'md5_wrap_gmem_m_axi_srl' (0#1) [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'md5_wrap_gmem_m_axi_fifo' (0#1) [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'md5_wrap_gmem_m_axi_fifo__parameterized0' [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'md5_wrap_gmem_m_axi_srl__parameterized0' [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'md5_wrap_gmem_m_axi_srl__parameterized0' (0#1) [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'md5_wrap_gmem_m_axi_fifo__parameterized0' (0#1) [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'md5_wrap_gmem_m_axi_fifo__parameterized1' [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'md5_wrap_gmem_m_axi_mem' [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'md5_wrap_gmem_m_axi_mem' (0#1) [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'md5_wrap_gmem_m_axi_fifo__parameterized1' (0#1) [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'md5_wrap_gmem_m_axi_fifo__parameterized2' [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'md5_wrap_gmem_m_axi_srl__parameterized1' [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'md5_wrap_gmem_m_axi_srl__parameterized1' (0#1) [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'md5_wrap_gmem_m_axi_fifo__parameterized2' (0#1) [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'md5_wrap_gmem_m_axi_fifo__parameterized3' [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'md5_wrap_gmem_m_axi_srl__parameterized2' [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'md5_wrap_gmem_m_axi_srl__parameterized2' (0#1) [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'md5_wrap_gmem_m_axi_fifo__parameterized3' (0#1) [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'md5_wrap_gmem_m_axi_store' (0#1) [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'md5_wrap_gmem_m_axi_load' [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:329]
INFO: [Synth 8-6157] synthesizing module 'md5_wrap_gmem_m_axi_fifo__parameterized4' [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'md5_wrap_gmem_m_axi_srl__parameterized3' [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'md5_wrap_gmem_m_axi_srl__parameterized3' (0#1) [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'md5_wrap_gmem_m_axi_fifo__parameterized4' (0#1) [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'md5_wrap_gmem_m_axi_fifo__parameterized5' [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'md5_wrap_gmem_m_axi_mem__parameterized0' [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'md5_wrap_gmem_m_axi_mem__parameterized0' (0#1) [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'md5_wrap_gmem_m_axi_fifo__parameterized5' (0#1) [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'md5_wrap_gmem_m_axi_load' (0#1) [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:329]
INFO: [Synth 8-6157] synthesizing module 'md5_wrap_gmem_m_axi_write' [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'md5_wrap_gmem_m_axi_burst_converter' [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'md5_wrap_gmem_m_axi_reg_slice' [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'md5_wrap_gmem_m_axi_reg_slice' (0#1) [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'md5_wrap_gmem_m_axi_burst_converter' (0#1) [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'md5_wrap_gmem_m_axi_fifo__parameterized6' [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'md5_wrap_gmem_m_axi_srl__parameterized4' [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'md5_wrap_gmem_m_axi_srl__parameterized4' (0#1) [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'md5_wrap_gmem_m_axi_fifo__parameterized6' (0#1) [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'md5_wrap_gmem_m_axi_throttle' [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:2140]
INFO: [Synth 8-6157] synthesizing module 'md5_wrap_gmem_m_axi_reg_slice__parameterized0' [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'md5_wrap_gmem_m_axi_reg_slice__parameterized0' (0#1) [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:2366]
INFO: [Synth 8-6157] synthesizing module 'md5_wrap_gmem_m_axi_fifo__parameterized7' [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'md5_wrap_gmem_m_axi_srl__parameterized5' [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'md5_wrap_gmem_m_axi_srl__parameterized5' (0#1) [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'md5_wrap_gmem_m_axi_fifo__parameterized7' (0#1) [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'md5_wrap_gmem_m_axi_fifo__parameterized8' [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'md5_wrap_gmem_m_axi_srl__parameterized6' [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'md5_wrap_gmem_m_axi_srl__parameterized6' (0#1) [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'md5_wrap_gmem_m_axi_fifo__parameterized8' (0#1) [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'md5_wrap_gmem_m_axi_throttle' (0#1) [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:2140]
INFO: [Synth 8-6157] synthesizing module 'md5_wrap_gmem_m_axi_reg_slice__parameterized1' [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'md5_wrap_gmem_m_axi_reg_slice__parameterized1' (0#1) [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:2366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'md5_wrap_gmem_m_axi_write' (0#1) [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'md5_wrap_gmem_m_axi_read' [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'md5_wrap_gmem_m_axi_reg_slice__parameterized2' [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'md5_wrap_gmem_m_axi_reg_slice__parameterized2' (0#1) [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:2366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'md5_wrap_gmem_m_axi_read' (0#1) [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'md5_wrap_gmem_m_axi' (0#1) [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_gmem_m_axi.v:11]
INFO: [Synth 8-6155] done synthesizing module 'md5_wrap' (0#1) [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_md5_wrap_0_0' (0#1) [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ip/design_1_md5_wrap_0_0/synth/design_1_md5_wrap_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ipshared/4883/hdl/verilog/md5_wrap_CTRL_s_axi.v:271]
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module md5_wrap_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module md5_wrap_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module md5_wrap_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module md5_wrap_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module md5_wrap_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module md5_wrap_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module md5_wrap_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module md5_wrap_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module md5_wrap_gmem_m_axi_srl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module md5_wrap_gmem_m_axi_srl__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_ARREADY in module md5_wrap_md5_final_1_Pipeline_VITIS_LOOP_172_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RVALID in module md5_wrap_md5_final_1_Pipeline_VITIS_LOOP_172_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[7] in module md5_wrap_md5_final_1_Pipeline_VITIS_LOOP_172_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[6] in module md5_wrap_md5_final_1_Pipeline_VITIS_LOOP_172_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[5] in module md5_wrap_md5_final_1_Pipeline_VITIS_LOOP_172_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[4] in module md5_wrap_md5_final_1_Pipeline_VITIS_LOOP_172_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[3] in module md5_wrap_md5_final_1_Pipeline_VITIS_LOOP_172_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[2] in module md5_wrap_md5_final_1_Pipeline_VITIS_LOOP_172_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[1] in module md5_wrap_md5_final_1_Pipeline_VITIS_LOOP_172_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[0] in module md5_wrap_md5_final_1_Pipeline_VITIS_LOOP_172_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RLAST in module md5_wrap_md5_final_1_Pipeline_VITIS_LOOP_172_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RID[0] in module md5_wrap_md5_final_1_Pipeline_VITIS_LOOP_172_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[10] in module md5_wrap_md5_final_1_Pipeline_VITIS_LOOP_172_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[9] in module md5_wrap_md5_final_1_Pipeline_VITIS_LOOP_172_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[8] in module md5_wrap_md5_final_1_Pipeline_VITIS_LOOP_172_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[7] in module md5_wrap_md5_final_1_Pipeline_VITIS_LOOP_172_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[6] in module md5_wrap_md5_final_1_Pipeline_VITIS_LOOP_172_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[5] in module md5_wrap_md5_final_1_Pipeline_VITIS_LOOP_172_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[4] in module md5_wrap_md5_final_1_Pipeline_VITIS_LOOP_172_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[3] in module md5_wrap_md5_final_1_Pipeline_VITIS_LOOP_172_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[2] in module md5_wrap_md5_final_1_Pipeline_VITIS_LOOP_172_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[1] in module md5_wrap_md5_final_1_Pipeline_VITIS_LOOP_172_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[0] in module md5_wrap_md5_final_1_Pipeline_VITIS_LOOP_172_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RUSER[0] in module md5_wrap_md5_final_1_Pipeline_VITIS_LOOP_172_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RRESP[1] in module md5_wrap_md5_final_1_Pipeline_VITIS_LOOP_172_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RRESP[0] in module md5_wrap_md5_final_1_Pipeline_VITIS_LOOP_172_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BRESP[1] in module md5_wrap_md5_final_1_Pipeline_VITIS_LOOP_172_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BRESP[0] in module md5_wrap_md5_final_1_Pipeline_VITIS_LOOP_172_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BID[0] in module md5_wrap_md5_final_1_Pipeline_VITIS_LOOP_172_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BUSER[0] in module md5_wrap_md5_final_1_Pipeline_VITIS_LOOP_172_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_ARREADY in module md5_wrap_md5_final_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RVALID in module md5_wrap_md5_final_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[7] in module md5_wrap_md5_final_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[6] in module md5_wrap_md5_final_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[5] in module md5_wrap_md5_final_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[4] in module md5_wrap_md5_final_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[3] in module md5_wrap_md5_final_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[2] in module md5_wrap_md5_final_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[1] in module md5_wrap_md5_final_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[0] in module md5_wrap_md5_final_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RLAST in module md5_wrap_md5_final_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RID[0] in module md5_wrap_md5_final_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[10] in module md5_wrap_md5_final_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[9] in module md5_wrap_md5_final_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[8] in module md5_wrap_md5_final_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[7] in module md5_wrap_md5_final_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[6] in module md5_wrap_md5_final_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[5] in module md5_wrap_md5_final_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[4] in module md5_wrap_md5_final_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[3] in module md5_wrap_md5_final_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[2] in module md5_wrap_md5_final_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[1] in module md5_wrap_md5_final_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[0] in module md5_wrap_md5_final_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RUSER[0] in module md5_wrap_md5_final_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RRESP[1] in module md5_wrap_md5_final_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RRESP[0] in module md5_wrap_md5_final_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_AWREADY in module md5_wrap_md5_wrap_Pipeline_VITIS_LOOP_127_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_WREADY in module md5_wrap_md5_wrap_Pipeline_VITIS_LOOP_127_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_ARREADY in module md5_wrap_md5_wrap_Pipeline_VITIS_LOOP_127_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RLAST in module md5_wrap_md5_wrap_Pipeline_VITIS_LOOP_127_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RID[0] in module md5_wrap_md5_wrap_Pipeline_VITIS_LOOP_127_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[10] in module md5_wrap_md5_wrap_Pipeline_VITIS_LOOP_127_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[9] in module md5_wrap_md5_wrap_Pipeline_VITIS_LOOP_127_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[8] in module md5_wrap_md5_wrap_Pipeline_VITIS_LOOP_127_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[7] in module md5_wrap_md5_wrap_Pipeline_VITIS_LOOP_127_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[6] in module md5_wrap_md5_wrap_Pipeline_VITIS_LOOP_127_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[5] in module md5_wrap_md5_wrap_Pipeline_VITIS_LOOP_127_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[4] in module md5_wrap_md5_wrap_Pipeline_VITIS_LOOP_127_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[3] in module md5_wrap_md5_wrap_Pipeline_VITIS_LOOP_127_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[2] in module md5_wrap_md5_wrap_Pipeline_VITIS_LOOP_127_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[1] in module md5_wrap_md5_wrap_Pipeline_VITIS_LOOP_127_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[0] in module md5_wrap_md5_wrap_Pipeline_VITIS_LOOP_127_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RUSER[0] in module md5_wrap_md5_wrap_Pipeline_VITIS_LOOP_127_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RRESP[1] in module md5_wrap_md5_wrap_Pipeline_VITIS_LOOP_127_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RRESP[0] in module md5_wrap_md5_wrap_Pipeline_VITIS_LOOP_127_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BVALID in module md5_wrap_md5_wrap_Pipeline_VITIS_LOOP_127_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BRESP[1] in module md5_wrap_md5_wrap_Pipeline_VITIS_LOOP_127_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BRESP[0] in module md5_wrap_md5_wrap_Pipeline_VITIS_LOOP_127_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BID[0] in module md5_wrap_md5_wrap_Pipeline_VITIS_LOOP_127_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BUSER[0] in module md5_wrap_md5_wrap_Pipeline_VITIS_LOOP_127_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port text_input[63] in module md5_wrap_md5_wrap_Pipeline_VITIS_LOOP_127_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port text_input[62] in module md5_wrap_md5_wrap_Pipeline_VITIS_LOOP_127_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port text_input[61] in module md5_wrap_md5_wrap_Pipeline_VITIS_LOOP_127_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port text_input[60] in module md5_wrap_md5_wrap_Pipeline_VITIS_LOOP_127_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port text_input[59] in module md5_wrap_md5_wrap_Pipeline_VITIS_LOOP_127_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port text_input[58] in module md5_wrap_md5_wrap_Pipeline_VITIS_LOOP_127_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port text_input[57] in module md5_wrap_md5_wrap_Pipeline_VITIS_LOOP_127_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port text_input[56] in module md5_wrap_md5_wrap_Pipeline_VITIS_LOOP_127_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port text_input[55] in module md5_wrap_md5_wrap_Pipeline_VITIS_LOOP_127_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port text_input[54] in module md5_wrap_md5_wrap_Pipeline_VITIS_LOOP_127_1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2936.898 ; gain = 582.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2954.832 ; gain = 600.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2954.832 ; gain = 600.863
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.340 . Memory (MB): peak = 2954.832 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ip/design_1_md5_wrap_0_0/constraints/md5_wrap_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.gen/sources_1/bd/design_1/ip/design_1_md5_wrap_0_0/constraints/md5_wrap_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.runs/design_1_md5_wrap_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.runs/design_1_md5_wrap_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3108.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.257 . Memory (MB): peak = 3139.652 ; gain = 31.453
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 3139.652 ; gain = 785.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 3139.652 ; gain = 785.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.runs/design_1_md5_wrap_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 3139.652 ; gain = 785.684
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'md5_wrap_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'md5_wrap_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'md5_wrap_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'md5_wrap_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'md5_wrap_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'md5_wrap_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'md5_wrap_gmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'md5_wrap_gmem_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "md5_wrap_ctx_data_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'md5_wrap_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'md5_wrap_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'md5_wrap_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'md5_wrap_control_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'md5_wrap_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'md5_wrap_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'md5_wrap_gmem_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'md5_wrap_gmem_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 3139.652 ; gain = 785.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 9     
	   2 Input   56 Bit       Adders := 1     
	   2 Input   52 Bit       Adders := 2     
	   2 Input   48 Bit       Adders := 1     
	   2 Input   40 Bit       Adders := 1     
	   2 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 201   
	   3 Input   32 Bit       Adders := 66    
	   4 Input   32 Bit       Adders := 64    
	   2 Input   24 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 4     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 5     
	   2 Input    5 Bit       Adders := 19    
	   2 Input    4 Bit       Adders := 15    
	   2 Input    3 Bit       Adders := 10    
	   3 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 166   
	   3 Input     32 Bit         XORs := 4     
	   2 Input      3 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              271 Bit    Registers := 1     
	               96 Bit    Registers := 6     
	               72 Bit    Registers := 3     
	               64 Bit    Registers := 18    
	               52 Bit    Registers := 2     
	               37 Bit    Registers := 1     
	               34 Bit    Registers := 2     
	               33 Bit    Registers := 3     
	               32 Bit    Registers := 354   
	               28 Bit    Registers := 8     
	               27 Bit    Registers := 9     
	               26 Bit    Registers := 8     
	               22 Bit    Registers := 6     
	               21 Bit    Registers := 2     
	               20 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 16    
	               15 Bit    Registers := 10    
	               14 Bit    Registers := 8     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 10    
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 10    
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 61    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 15    
	                5 Bit    Registers := 19    
	                4 Bit    Registers := 24    
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 134   
+---RAMs : 
	               8K Bit	(255 X 34 bit)          RAMs := 1     
	              567 Bit	(63 X 9 bit)          RAMs := 1     
	              512 Bit	(64 X 8 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  271 Bit        Muxes := 1     
	 272 Input  271 Bit        Muxes := 1     
	   2 Input  144 Bit        Muxes := 1     
	   2 Input  143 Bit        Muxes := 1     
	   2 Input  142 Bit        Muxes := 1     
	 109 Input  108 Bit        Muxes := 1     
	   2 Input   96 Bit        Muxes := 2     
	   2 Input   72 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 12    
	   2 Input   52 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 17    
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 2     
	   2 Input   30 Bit        Muxes := 2     
	   2 Input   29 Bit        Muxes := 2     
	   2 Input   28 Bit        Muxes := 2     
	   2 Input   27 Bit        Muxes := 2     
	   2 Input   26 Bit        Muxes := 2     
	   2 Input   25 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 2     
	   2 Input   23 Bit        Muxes := 2     
	   2 Input   22 Bit        Muxes := 2     
	   2 Input   21 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 2     
	   2 Input   19 Bit        Muxes := 2     
	   2 Input   18 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 3     
	  14 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 4     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 4     
	   2 Input   10 Bit        Muxes := 6     
	   2 Input    9 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 13    
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 4     
	  32 Input    6 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 10    
	   5 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 20    
	   2 Input    4 Bit        Muxes := 23    
	   3 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 14    
	   3 Input    3 Bit        Muxes := 4     
	   5 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 74    
	   5 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 15    
	   4 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 171   
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3971] The signal "inst/ctx_data_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:42 . Memory (MB): peak = 3139.652 ; gain = 785.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst                    | ctx_data_U/ram_reg                       | 64 x 8(READ_FIRST)     | W | R | 64 x 8(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|inst/i_9_8/gmem_m_axi_U | store_unit/buff_wdata/U_fifo_mem/mem_reg | 63 x 9(READ_FIRST)     | W |   | 63 x 9(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|inst/i_9_8/gmem_m_axi_U | load_unit/buff_rdata/U_fifo_mem/mem_reg  | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:45 . Memory (MB): peak = 3139.652 ; gain = 785.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:55 . Memory (MB): peak = 3139.652 ; gain = 785.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst                    | ctx_data_U/ram_reg                       | 64 x 8(READ_FIRST)     | W | R | 64 x 8(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|inst/i_9_8/gmem_m_axi_U | store_unit/buff_wdata/U_fifo_mem/mem_reg | 63 x 9(READ_FIRST)     | W |   | 63 x 9(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|inst/i_9_8/gmem_m_axi_U | load_unit/buff_rdata/U_fifo_mem/mem_reg  | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/ctx_data_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ctx_data_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:01:01 . Memory (MB): peak = 3139.652 ; gain = 785.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:01:05 . Memory (MB): peak = 3139.652 ; gain = 785.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:01:05 . Memory (MB): peak = 3139.652 ; gain = 785.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:01:07 . Memory (MB): peak = 3139.652 ; gain = 785.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:01:07 . Memory (MB): peak = 3139.652 ; gain = 785.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:01:07 . Memory (MB): peak = 3139.652 ; gain = 785.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:01:07 . Memory (MB): peak = 3139.652 ; gain = 785.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|md5_wrap    | grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/grp_md5_transform_fu_178/ctx_state_1_read_1_reg_5102_pp0_iter3_reg_reg[31] | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|md5_wrap    | grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/grp_md5_transform_fu_178/ctx_state_2_read_1_reg_5095_pp0_iter3_reg_reg[31] | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|md5_wrap    | grp_md5_final_1_fu_211/grp_md5_transform_fu_301/ctx_state_1_read_1_reg_5102_pp0_iter3_reg_reg[31]                        | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|md5_wrap    | grp_md5_final_1_fu_211/grp_md5_transform_fu_301/ctx_state_2_read_1_reg_5095_pp0_iter3_reg_reg[31]                        | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|md5_wrap    | grp_md5_final_1_fu_211/grp_md5_transform_fu_301/ctx_state_0_read_1_reg_5136_pp0_iter2_reg_reg[31]                        | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|md5_wrap    | grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196/grp_md5_transform_fu_178/ctx_state_0_read_1_reg_5136_pp0_iter2_reg_reg[31] | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
+------------+--------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[14] | 34     | 34         | 34     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[3]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[3]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[14] | 4      | 4          | 4      | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[14] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[14] | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[14] | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |  2968|
|2     |LUT1     |   215|
|3     |LUT2     |  5332|
|4     |LUT3     |  5659|
|5     |LUT4     |  3375|
|6     |LUT5     |  2737|
|7     |LUT6     |  3489|
|8     |RAMB18E1 |     3|
|11    |SRL16E   |   501|
|12    |FDRE     | 16439|
|13    |FDSE     |   140|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:01:07 . Memory (MB): peak = 3139.652 ; gain = 785.684
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:01:03 . Memory (MB): peak = 3139.652 ; gain = 600.863
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:01:08 . Memory (MB): peak = 3139.652 ; gain = 785.684
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.292 . Memory (MB): peak = 3139.652 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2971 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3139.652 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: ab9a22f7
INFO: [Common 17-83] Releasing license: Synthesis
139 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:01:14 . Memory (MB): peak = 3139.652 ; gain = 1191.957
INFO: [Common 17-1381] The checkpoint 'D:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.runs/design_1_md5_wrap_0_0_synth_1/design_1_md5_wrap_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_md5_wrap_0_0, cache-ID = 73b043270236f2a7
INFO: [Coretcl 2-1174] Renamed 56 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/USTC/2023_AMD-Xilinx_Summer_Camp/MD5-Accelerator/md5_vivado_prj/md5_vivado_prj.runs/design_1_md5_wrap_0_0_synth_1/design_1_md5_wrap_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_md5_wrap_0_0_utilization_synth.rpt -pb design_1_md5_wrap_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul 17 20:47:30 2023...
