<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE eagle SYSTEM "eagle.dtd">
<eagle version="9.6.1">
<drawing>
<settings>
<setting alwaysvectorfont="no"/>
<setting verticaltext="up"/>
</settings>
<grid distance="0.1" unitdist="inch" unit="inch" style="lines" multiple="1" display="no" altdistance="0.01" altunitdist="inch" altunit="inch"/>
<layers>
<layer number="1" name="Top" color="4" fill="1" visible="yes" active="yes"/>
<layer number="2" name="Route2" color="16" fill="1" visible="no" active="yes"/>
<layer number="3" name="Route3" color="17" fill="1" visible="no" active="yes"/>
<layer number="4" name="Route4" color="18" fill="1" visible="no" active="yes"/>
<layer number="5" name="Route5" color="19" fill="1" visible="no" active="yes"/>
<layer number="6" name="Route6" color="25" fill="1" visible="no" active="yes"/>
<layer number="7" name="Route7" color="26" fill="1" visible="no" active="yes"/>
<layer number="8" name="Route8" color="27" fill="1" visible="no" active="yes"/>
<layer number="9" name="Route9" color="28" fill="1" visible="no" active="yes"/>
<layer number="10" name="Route10" color="29" fill="1" visible="no" active="yes"/>
<layer number="11" name="Route11" color="30" fill="1" visible="no" active="yes"/>
<layer number="12" name="Route12" color="20" fill="1" visible="no" active="yes"/>
<layer number="13" name="Route13" color="21" fill="1" visible="no" active="yes"/>
<layer number="14" name="Route14" color="22" fill="1" visible="no" active="yes"/>
<layer number="15" name="Route15" color="23" fill="1" visible="no" active="yes"/>
<layer number="16" name="Bottom" color="1" fill="1" visible="yes" active="yes"/>
<layer number="17" name="Pads" color="2" fill="1" visible="yes" active="yes"/>
<layer number="18" name="Vias" color="2" fill="1" visible="yes" active="yes"/>
<layer number="19" name="Unrouted" color="6" fill="1" visible="yes" active="yes"/>
<layer number="20" name="Dimension" color="24" fill="1" visible="yes" active="yes"/>
<layer number="21" name="tPlace" color="7" fill="1" visible="yes" active="yes"/>
<layer number="22" name="bPlace" color="7" fill="1" visible="yes" active="yes"/>
<layer number="23" name="tOrigins" color="15" fill="1" visible="yes" active="yes"/>
<layer number="24" name="bOrigins" color="15" fill="1" visible="yes" active="yes"/>
<layer number="25" name="tNames" color="7" fill="1" visible="yes" active="yes"/>
<layer number="26" name="bNames" color="7" fill="1" visible="yes" active="yes"/>
<layer number="27" name="tValues" color="7" fill="1" visible="yes" active="yes"/>
<layer number="28" name="bValues" color="7" fill="1" visible="yes" active="yes"/>
<layer number="29" name="tStop" color="7" fill="3" visible="no" active="yes"/>
<layer number="30" name="bStop" color="7" fill="6" visible="no" active="yes"/>
<layer number="31" name="tCream" color="7" fill="4" visible="no" active="yes"/>
<layer number="32" name="bCream" color="7" fill="5" visible="no" active="yes"/>
<layer number="33" name="tFinish" color="6" fill="3" visible="no" active="yes"/>
<layer number="34" name="bFinish" color="6" fill="6" visible="no" active="yes"/>
<layer number="35" name="tGlue" color="7" fill="4" visible="no" active="yes"/>
<layer number="36" name="bGlue" color="7" fill="5" visible="no" active="yes"/>
<layer number="37" name="tTest" color="7" fill="1" visible="no" active="yes"/>
<layer number="38" name="bTest" color="7" fill="1" visible="no" active="yes"/>
<layer number="39" name="tKeepout" color="4" fill="11" visible="yes" active="yes"/>
<layer number="40" name="bKeepout" color="1" fill="11" visible="yes" active="yes"/>
<layer number="41" name="tRestrict" color="4" fill="10" visible="yes" active="yes"/>
<layer number="42" name="bRestrict" color="1" fill="10" visible="yes" active="yes"/>
<layer number="43" name="vRestrict" color="2" fill="10" visible="yes" active="yes"/>
<layer number="44" name="Drills" color="7" fill="1" visible="no" active="yes"/>
<layer number="45" name="Holes" color="7" fill="1" visible="no" active="yes"/>
<layer number="46" name="Milling" color="3" fill="1" visible="no" active="yes"/>
<layer number="47" name="Measures" color="7" fill="1" visible="no" active="yes"/>
<layer number="48" name="Document" color="7" fill="1" visible="yes" active="yes"/>
<layer number="49" name="Reference" color="7" fill="1" visible="yes" active="yes"/>
<layer number="51" name="tDocu" color="7" fill="1" visible="yes" active="yes"/>
<layer number="52" name="bDocu" color="7" fill="1" visible="yes" active="yes"/>
<layer number="88" name="SimResults" color="9" fill="1" visible="yes" active="yes"/>
<layer number="89" name="SimProbes" color="9" fill="1" visible="yes" active="yes"/>
<layer number="90" name="Modules" color="5" fill="1" visible="yes" active="yes"/>
<layer number="91" name="Nets" color="2" fill="1" visible="yes" active="yes"/>
<layer number="92" name="Busses" color="1" fill="1" visible="yes" active="yes"/>
<layer number="93" name="Pins" color="2" fill="1" visible="no" active="yes"/>
<layer number="94" name="Symbols" color="4" fill="1" visible="yes" active="yes"/>
<layer number="95" name="Names" color="7" fill="1" visible="yes" active="yes"/>
<layer number="96" name="Values" color="7" fill="1" visible="yes" active="yes"/>
<layer number="97" name="Info" color="7" fill="1" visible="yes" active="yes"/>
<layer number="98" name="Guide" color="6" fill="1" visible="yes" active="yes"/>
</layers>
<library>
<description>&lt;b&gt;Toshiba TBD6x783A 8 channel DMOS transistor arrays&lt;/b&gt;</description>
<packages>
<package name="DIL18" urn="urn:adsk.eagle:footprint:16182/1">
<description>&lt;b&gt;Dual In Line Package&lt;/b&gt;</description>
<wire x1="11.43" y1="2.921" x2="-11.43" y2="2.921" width="0.1524" layer="21"/>
<wire x1="-11.43" y1="-2.921" x2="11.43" y2="-2.921" width="0.1524" layer="21"/>
<wire x1="11.43" y1="2.921" x2="11.43" y2="-2.921" width="0.1524" layer="21"/>
<wire x1="-11.43" y1="2.921" x2="-11.43" y2="1.016" width="0.1524" layer="21"/>
<wire x1="-11.43" y1="-2.921" x2="-11.43" y2="-1.016" width="0.1524" layer="21"/>
<wire x1="-11.43" y1="1.016" x2="-11.43" y2="-1.016" width="0.1524" layer="21" curve="-180"/>
<pad name="1" x="-10.16" y="-3.81" drill="0.8128" shape="long" rot="R90"/>
<pad name="2" x="-7.62" y="-3.81" drill="0.8128" shape="long" rot="R90"/>
<pad name="7" x="5.08" y="-3.81" drill="0.8128" shape="long" rot="R90"/>
<pad name="8" x="7.62" y="-3.81" drill="0.8128" shape="long" rot="R90"/>
<pad name="3" x="-5.08" y="-3.81" drill="0.8128" shape="long" rot="R90"/>
<pad name="4" x="-2.54" y="-3.81" drill="0.8128" shape="long" rot="R90"/>
<pad name="6" x="2.54" y="-3.81" drill="0.8128" shape="long" rot="R90"/>
<pad name="5" x="0" y="-3.81" drill="0.8128" shape="long" rot="R90"/>
<pad name="9" x="10.16" y="-3.81" drill="0.8128" shape="long" rot="R90"/>
<pad name="10" x="10.16" y="3.81" drill="0.8128" shape="long" rot="R90"/>
<pad name="11" x="7.62" y="3.81" drill="0.8128" shape="long" rot="R90"/>
<pad name="12" x="5.08" y="3.81" drill="0.8128" shape="long" rot="R90"/>
<pad name="13" x="2.54" y="3.81" drill="0.8128" shape="long" rot="R90"/>
<pad name="14" x="0" y="3.81" drill="0.8128" shape="long" rot="R90"/>
<pad name="15" x="-2.54" y="3.81" drill="0.8128" shape="long" rot="R90"/>
<pad name="16" x="-5.08" y="3.81" drill="0.8128" shape="long" rot="R90"/>
<pad name="17" x="-7.62" y="3.81" drill="0.8128" shape="long" rot="R90"/>
<pad name="18" x="-10.16" y="3.81" drill="0.8128" shape="long" rot="R90"/>
<text x="-11.684" y="-3.048" size="1.27" layer="25" ratio="10" rot="R90">&gt;NAME</text>
<text x="-9.525" y="-0.635" size="1.27" layer="27" ratio="10">&gt;VALUE</text>
</package>
<package name="SOIC127P1030X245-18N" urn="urn:adsk.eagle:footprint:19998456/1">
<description>18-SOIC, 1.27 mm pitch, 10.30 mm span, 12.80 X 7.00 X 2.45 mm body
&lt;p&gt;18-pin SOIC package with 1.27 mm pitch, 10.30 mm span with body size 12.80 X 7.00 X 2.45 mm&lt;/p&gt;</description>
<circle x="-4.6276" y="5.8786" radius="0.25" width="0" layer="21"/>
<wire x1="-3.6" y1="5.6286" x2="-3.6" y2="6.5" width="0.12" layer="21"/>
<wire x1="-3.6" y1="6.5" x2="3.6" y2="6.5" width="0.12" layer="21"/>
<wire x1="3.6" y1="6.5" x2="3.6" y2="5.6286" width="0.12" layer="21"/>
<wire x1="-3.6" y1="-5.6286" x2="-3.6" y2="-6.5" width="0.12" layer="21"/>
<wire x1="-3.6" y1="-6.5" x2="3.6" y2="-6.5" width="0.12" layer="21"/>
<wire x1="3.6" y1="-6.5" x2="3.6" y2="-5.6286" width="0.12" layer="21"/>
<wire x1="3.6" y1="-6.5" x2="-3.6" y2="-6.5" width="0.12" layer="51"/>
<wire x1="-3.6" y1="-6.5" x2="-3.6" y2="6.5" width="0.12" layer="51"/>
<wire x1="-3.6" y1="6.5" x2="3.6" y2="6.5" width="0.12" layer="51"/>
<wire x1="3.6" y1="6.5" x2="3.6" y2="-6.5" width="0.12" layer="51"/>
<smd name="1" x="-4.7726" y="5.08" dx="1.7651" dy="0.5891" layer="1"/>
<smd name="2" x="-4.7726" y="3.81" dx="1.7651" dy="0.5891" layer="1"/>
<smd name="3" x="-4.7726" y="2.54" dx="1.7651" dy="0.5891" layer="1"/>
<smd name="4" x="-4.7726" y="1.27" dx="1.7651" dy="0.5891" layer="1"/>
<smd name="5" x="-4.7726" y="0" dx="1.7651" dy="0.5891" layer="1"/>
<smd name="6" x="-4.7726" y="-1.27" dx="1.7651" dy="0.5891" layer="1"/>
<smd name="7" x="-4.7726" y="-2.54" dx="1.7651" dy="0.5891" layer="1"/>
<smd name="8" x="-4.7726" y="-3.81" dx="1.7651" dy="0.5891" layer="1"/>
<smd name="9" x="-4.7726" y="-5.08" dx="1.7651" dy="0.5891" layer="1"/>
<smd name="10" x="4.7726" y="-5.08" dx="1.7651" dy="0.5891" layer="1"/>
<smd name="11" x="4.7726" y="-3.81" dx="1.7651" dy="0.5891" layer="1"/>
<smd name="12" x="4.7726" y="-2.54" dx="1.7651" dy="0.5891" layer="1"/>
<smd name="13" x="4.7726" y="-1.27" dx="1.7651" dy="0.5891" layer="1"/>
<smd name="14" x="4.7726" y="0" dx="1.7651" dy="0.5891" layer="1"/>
<smd name="15" x="4.7726" y="1.27" dx="1.7651" dy="0.5891" layer="1"/>
<smd name="16" x="4.7726" y="2.54" dx="1.7651" dy="0.5891" layer="1"/>
<smd name="17" x="4.7726" y="3.81" dx="1.7651" dy="0.5891" layer="1"/>
<smd name="18" x="4.7726" y="5.08" dx="1.7651" dy="0.5891" layer="1"/>
<text x="0" y="7.135" size="1.27" layer="25" align="bottom-center">&gt;NAME</text>
<text x="0" y="-7.135" size="1.27" layer="27" align="top-center">&gt;VALUE</text>
</package>
<package name="SOP65P640X155-18N" urn="urn:adsk.eagle:footprint:19998482/1">
<description>18-SOP, 0.65 mm pitch, 6.40 mm span, 6.60 X 4.40 X 1.55 mm body
&lt;p&gt;18-pin SOP package with 0.65 mm pitch, 6.40 mm span with body size 6.60 X 4.40 X 1.55 mm&lt;/p&gt;</description>
<circle x="-2.9538" y="3.3116" radius="0.25" width="0" layer="21"/>
<wire x1="-2.25" y1="3.0616" x2="-2.25" y2="3.4" width="0.12" layer="21"/>
<wire x1="-2.25" y1="3.4" x2="2.25" y2="3.4" width="0.12" layer="21"/>
<wire x1="2.25" y1="3.4" x2="2.25" y2="3.0616" width="0.12" layer="21"/>
<wire x1="-2.25" y1="-3.0616" x2="-2.25" y2="-3.4" width="0.12" layer="21"/>
<wire x1="-2.25" y1="-3.4" x2="2.25" y2="-3.4" width="0.12" layer="21"/>
<wire x1="2.25" y1="-3.4" x2="2.25" y2="-3.0616" width="0.12" layer="21"/>
<wire x1="2.25" y1="-3.4" x2="-2.25" y2="-3.4" width="0.12" layer="51"/>
<wire x1="-2.25" y1="-3.4" x2="-2.25" y2="3.4" width="0.12" layer="51"/>
<wire x1="-2.25" y1="3.4" x2="2.25" y2="3.4" width="0.12" layer="51"/>
<wire x1="2.25" y1="3.4" x2="2.25" y2="-3.4" width="0.12" layer="51"/>
<smd name="1" x="-2.9745" y="2.6" dx="1.3663" dy="0.4152" layer="1"/>
<smd name="2" x="-2.9745" y="1.95" dx="1.3663" dy="0.4152" layer="1"/>
<smd name="3" x="-2.9745" y="1.3" dx="1.3663" dy="0.4152" layer="1"/>
<smd name="4" x="-2.9745" y="0.65" dx="1.3663" dy="0.4152" layer="1"/>
<smd name="5" x="-2.9745" y="0" dx="1.3663" dy="0.4152" layer="1"/>
<smd name="6" x="-2.9745" y="-0.65" dx="1.3663" dy="0.4152" layer="1"/>
<smd name="7" x="-2.9745" y="-1.3" dx="1.3663" dy="0.4152" layer="1"/>
<smd name="8" x="-2.9745" y="-1.95" dx="1.3663" dy="0.4152" layer="1"/>
<smd name="9" x="-2.9745" y="-2.6" dx="1.3663" dy="0.4152" layer="1"/>
<smd name="10" x="2.9745" y="-2.6" dx="1.3663" dy="0.4152" layer="1"/>
<smd name="11" x="2.9745" y="-1.95" dx="1.3663" dy="0.4152" layer="1"/>
<smd name="12" x="2.9745" y="-1.3" dx="1.3663" dy="0.4152" layer="1"/>
<smd name="13" x="2.9745" y="-0.65" dx="1.3663" dy="0.4152" layer="1"/>
<smd name="14" x="2.9745" y="0" dx="1.3663" dy="0.4152" layer="1"/>
<smd name="15" x="2.9745" y="0.65" dx="1.3663" dy="0.4152" layer="1"/>
<smd name="16" x="2.9745" y="1.3" dx="1.3663" dy="0.4152" layer="1"/>
<smd name="17" x="2.9745" y="1.95" dx="1.3663" dy="0.4152" layer="1"/>
<smd name="18" x="2.9745" y="2.6" dx="1.3663" dy="0.4152" layer="1"/>
<text x="0" y="4.1966" size="1.27" layer="25" align="bottom-center">&gt;NAME</text>
<text x="0" y="-4.035" size="1.27" layer="27" align="top-center">&gt;VALUE</text>
</package>
<package name="SOIC127P1032X285-18N" urn="urn:adsk.eagle:footprint:19998515/1">
<description>18-SOIC, 1.27 mm pitch, 10.32 mm span, 11.52 X 7.50 X 2.85 mm body
&lt;p&gt;18-pin SOIC package with 1.27 mm pitch, 10.32 mm span with body size 11.52 X 7.50 X 2.85 mm&lt;/p&gt;</description>
<circle x="-4.7425" y="5.8875" radius="0.25" width="0" layer="21"/>
<wire x1="-3.81" y1="5.6375" x2="-3.81" y2="5.84" width="0.12" layer="21"/>
<wire x1="-3.81" y1="5.84" x2="3.81" y2="5.84" width="0.12" layer="21"/>
<wire x1="3.81" y1="5.84" x2="3.81" y2="5.6375" width="0.12" layer="21"/>
<wire x1="-3.81" y1="-5.6375" x2="-3.81" y2="-5.84" width="0.12" layer="21"/>
<wire x1="-3.81" y1="-5.84" x2="3.81" y2="-5.84" width="0.12" layer="21"/>
<wire x1="3.81" y1="-5.84" x2="3.81" y2="-5.6375" width="0.12" layer="21"/>
<wire x1="3.81" y1="-5.84" x2="-3.81" y2="-5.84" width="0.12" layer="51"/>
<wire x1="-3.81" y1="-5.84" x2="-3.81" y2="5.84" width="0.12" layer="51"/>
<wire x1="-3.81" y1="5.84" x2="3.81" y2="5.84" width="0.12" layer="51"/>
<wire x1="3.81" y1="5.84" x2="3.81" y2="-5.84" width="0.12" layer="51"/>
<smd name="1" x="-4.7217" y="5.08" dx="1.9064" dy="0.6071" layer="1"/>
<smd name="2" x="-4.7217" y="3.81" dx="1.9064" dy="0.6071" layer="1"/>
<smd name="3" x="-4.7217" y="2.54" dx="1.9064" dy="0.6071" layer="1"/>
<smd name="4" x="-4.7217" y="1.27" dx="1.9064" dy="0.6071" layer="1"/>
<smd name="5" x="-4.7217" y="0" dx="1.9064" dy="0.6071" layer="1"/>
<smd name="6" x="-4.7217" y="-1.27" dx="1.9064" dy="0.6071" layer="1"/>
<smd name="7" x="-4.7217" y="-2.54" dx="1.9064" dy="0.6071" layer="1"/>
<smd name="8" x="-4.7217" y="-3.81" dx="1.9064" dy="0.6071" layer="1"/>
<smd name="9" x="-4.7217" y="-5.08" dx="1.9064" dy="0.6071" layer="1"/>
<smd name="10" x="4.7217" y="-5.08" dx="1.9064" dy="0.6071" layer="1"/>
<smd name="11" x="4.7217" y="-3.81" dx="1.9064" dy="0.6071" layer="1"/>
<smd name="12" x="4.7217" y="-2.54" dx="1.9064" dy="0.6071" layer="1"/>
<smd name="13" x="4.7217" y="-1.27" dx="1.9064" dy="0.6071" layer="1"/>
<smd name="14" x="4.7217" y="0" dx="1.9064" dy="0.6071" layer="1"/>
<smd name="15" x="4.7217" y="1.27" dx="1.9064" dy="0.6071" layer="1"/>
<smd name="16" x="4.7217" y="2.54" dx="1.9064" dy="0.6071" layer="1"/>
<smd name="17" x="4.7217" y="3.81" dx="1.9064" dy="0.6071" layer="1"/>
<smd name="18" x="4.7217" y="5.08" dx="1.9064" dy="0.6071" layer="1"/>
<text x="0" y="6.7725" size="1.27" layer="25" align="bottom-center">&gt;NAME</text>
<text x="0" y="-6.475" size="1.27" layer="27" align="top-center">&gt;VALUE</text>
</package>
</packages>
<packages3d>
<package3d name="DIL18" urn="urn:adsk.eagle:package:16424/2" type="model">
<description>Dual In Line Package</description>
<packageinstances>
<packageinstance name="DIL18"/>
</packageinstances>
</package3d>
<package3d name="SOIC127P1030X245-18N" urn="urn:adsk.eagle:package:19998431/1" type="model">
<description>18-SOIC, 1.27 mm pitch, 10.30 mm span, 12.80 X 7.00 X 2.45 mm body
&lt;p&gt;18-pin SOIC package with 1.27 mm pitch, 10.30 mm span with body size 12.80 X 7.00 X 2.45 mm&lt;/p&gt;</description>
<packageinstances>
<packageinstance name="SOIC127P1030X245-18N"/>
</packageinstances>
</package3d>
<package3d name="SOP65P640X155-18N" urn="urn:adsk.eagle:package:19998477/1" type="model">
<description>18-SOP, 0.65 mm pitch, 6.40 mm span, 6.60 X 4.40 X 1.55 mm body
&lt;p&gt;18-pin SOP package with 0.65 mm pitch, 6.40 mm span with body size 6.60 X 4.40 X 1.55 mm&lt;/p&gt;</description>
<packageinstances>
<packageinstance name="SOP65P640X155-18N"/>
</packageinstances>
</package3d>
<package3d name="SOIC127P1032X285-18N" urn="urn:adsk.eagle:package:19998496/1" type="model">
<description>18-SOIC, 1.27 mm pitch, 10.32 mm span, 11.52 X 7.50 X 2.85 mm body
&lt;p&gt;18-pin SOIC package with 1.27 mm pitch, 10.32 mm span with body size 11.52 X 7.50 X 2.85 mm&lt;/p&gt;</description>
<packageinstances>
<packageinstance name="SOIC127P1032X285-18N"/>
</packageinstances>
</package3d>
</packages3d>
<symbols>
<symbol name="TBD62083A">
<wire x1="-7.62" y1="12.7" x2="7.62" y2="12.7" width="0.4064" layer="94"/>
<wire x1="7.62" y1="-12.7" x2="7.62" y2="12.7" width="0.4064" layer="94"/>
<wire x1="7.62" y1="-12.7" x2="-7.62" y2="-12.7" width="0.4064" layer="94"/>
<wire x1="-7.62" y1="12.7" x2="-7.62" y2="-12.7" width="0.4064" layer="94"/>
<text x="-7.62" y="13.462" size="1.778" layer="95">&gt;NAME</text>
<text x="-7.62" y="-15.24" size="1.778" layer="96">&gt;VALUE</text>
<pin name="I1" x="-12.7" y="10.16" length="middle" direction="in"/>
<pin name="I2" x="-12.7" y="7.62" length="middle" direction="in"/>
<pin name="I3" x="-12.7" y="5.08" length="middle" direction="in"/>
<pin name="I4" x="-12.7" y="2.54" length="middle" direction="in"/>
<pin name="I5" x="-12.7" y="0" length="middle" direction="in"/>
<pin name="I6" x="-12.7" y="-2.54" length="middle" direction="in"/>
<pin name="I7" x="-12.7" y="-5.08" length="middle" direction="in"/>
<pin name="I8" x="-12.7" y="-7.62" length="middle" direction="in"/>
<pin name="O8" x="12.7" y="-7.62" length="middle" direction="oc" rot="R180"/>
<pin name="O1" x="12.7" y="10.16" length="middle" direction="oc" rot="R180"/>
<pin name="O2" x="12.7" y="7.62" length="middle" direction="oc" rot="R180"/>
<pin name="O3" x="12.7" y="5.08" length="middle" direction="oc" rot="R180"/>
<pin name="O4" x="12.7" y="2.54" length="middle" direction="oc" rot="R180"/>
<pin name="O5" x="12.7" y="0" length="middle" direction="oc" rot="R180"/>
<pin name="O6" x="12.7" y="-2.54" length="middle" direction="oc" rot="R180"/>
<pin name="O7" x="12.7" y="-5.08" length="middle" direction="oc" rot="R180"/>
<pin name="CD+" x="12.7" y="-10.16" length="middle" direction="pas" rot="R180"/>
<pin name="GND" x="-12.7" y="-10.16" length="middle" direction="pwr"/>
</symbol>
<symbol name="TBD62783A">
<wire x1="-7.62" y1="12.7" x2="7.62" y2="12.7" width="0.4064" layer="94"/>
<wire x1="7.62" y1="-12.7" x2="7.62" y2="12.7" width="0.4064" layer="94"/>
<wire x1="7.62" y1="-12.7" x2="-7.62" y2="-12.7" width="0.4064" layer="94"/>
<wire x1="-7.62" y1="12.7" x2="-7.62" y2="-12.7" width="0.4064" layer="94"/>
<text x="-7.62" y="13.462" size="1.778" layer="95">&gt;NAME</text>
<text x="-7.62" y="-15.24" size="1.778" layer="96">&gt;VALUE</text>
<pin name="I1" x="-12.7" y="10.16" length="middle" direction="in"/>
<pin name="I2" x="-12.7" y="7.62" length="middle" direction="in"/>
<pin name="I3" x="-12.7" y="5.08" length="middle" direction="in"/>
<pin name="I4" x="-12.7" y="2.54" length="middle" direction="in"/>
<pin name="I5" x="-12.7" y="0" length="middle" direction="in"/>
<pin name="I6" x="-12.7" y="-2.54" length="middle" direction="in"/>
<pin name="I7" x="-12.7" y="-5.08" length="middle" direction="in"/>
<pin name="I8" x="-12.7" y="-7.62" length="middle" direction="in"/>
<pin name="O8" x="12.7" y="-7.62" length="middle" direction="oc" rot="R180"/>
<pin name="O1" x="12.7" y="10.16" length="middle" direction="oc" rot="R180"/>
<pin name="O2" x="12.7" y="7.62" length="middle" direction="oc" rot="R180"/>
<pin name="O3" x="12.7" y="5.08" length="middle" direction="oc" rot="R180"/>
<pin name="O4" x="12.7" y="2.54" length="middle" direction="oc" rot="R180"/>
<pin name="O5" x="12.7" y="0" length="middle" direction="oc" rot="R180"/>
<pin name="O6" x="12.7" y="-2.54" length="middle" direction="oc" rot="R180"/>
<pin name="O7" x="12.7" y="-5.08" length="middle" direction="oc" rot="R180"/>
<pin name="GND" x="12.7" y="-10.16" length="middle" direction="pas" rot="R180"/>
<pin name="VCC" x="-12.7" y="-10.16" length="middle" direction="pwr"/>
</symbol>
</symbols>
<devicesets>
<deviceset name="TBD62083A" prefix="IC" uservalue="yes">
<description>&lt;b&gt;8channel sink type DMOS transistor array&lt;/b&gt;

&lt;p&gt;TB62083A series and TB62084A series are DMOS transistor array with 8 circuits. It has a clamp diode for switching inductive loads built-in in each output. Please be careful about thermal conditions during use.&lt;/p&gt;

&lt;p&gt;&lt;b&gt;Features&lt;/b&gt;&lt;/p&gt;

&lt;ul&gt;
&lt;li&gt;8 circuits built-in&lt;/li&gt;
&lt;li&gt;High voltage: V&lt;sub&gt;OUT&lt;/sub&gt; = 50 V (MAX)&lt;/li&gt;
&lt;li&gt;High current: I&lt;sub&gt;OUT&lt;/sub&gt; = 500 mA/ch (MAX)&lt;/li&gt;
&lt;li&gt;Input voltage (output on):
&lt;ul&gt;
&lt;li&gt;TBD62083A series 2.5 V (MIN)&lt;/li&gt;
&lt;li&gt;TBD62084A series 7.0 V (MIN)&lt;/li&gt;
&lt;/ul&gt;
&lt;/li&gt;
&lt;li&gt;Input voltage (output off):
&lt;ul&gt;
&lt;li&gt;TBD62083A series 0.6 V (MAX)&lt;/li&gt;
&lt;li&gt;TBD62084A series 1.0 V (MAX)&lt;/li&gt;
&lt;/ul&gt;
&lt;/li&gt;
&lt;li&gt;Package:
&lt;ul&gt;
&lt;li&gt;PG type P-DIP18-300-2.54-001&lt;/li&gt;
&lt;li&gt;FG type SOP18-P-375-1.27&lt;/li&gt;
&lt;li&gt;FNG type SSOP18-P-225-0.65&lt;/li&gt;
&lt;li&gt;FWG type P-SOP18-0812-1.27-001&lt;/li&gt;
&lt;/ul&gt;
&lt;/li&gt;
&lt;/ul&gt;</description>
<gates>
<gate name="G$1" symbol="TBD62083A" x="0" y="0"/>
</gates>
<devices>
<device name="PG" package="DIL18">
<connects>
<connect gate="G$1" pin="CD+" pad="10"/>
<connect gate="G$1" pin="GND" pad="9"/>
<connect gate="G$1" pin="I1" pad="1"/>
<connect gate="G$1" pin="I2" pad="2"/>
<connect gate="G$1" pin="I3" pad="3"/>
<connect gate="G$1" pin="I4" pad="4"/>
<connect gate="G$1" pin="I5" pad="5"/>
<connect gate="G$1" pin="I6" pad="6"/>
<connect gate="G$1" pin="I7" pad="7"/>
<connect gate="G$1" pin="I8" pad="8"/>
<connect gate="G$1" pin="O1" pad="18"/>
<connect gate="G$1" pin="O2" pad="17"/>
<connect gate="G$1" pin="O3" pad="16"/>
<connect gate="G$1" pin="O4" pad="15"/>
<connect gate="G$1" pin="O5" pad="14"/>
<connect gate="G$1" pin="O6" pad="13"/>
<connect gate="G$1" pin="O7" pad="12"/>
<connect gate="G$1" pin="O8" pad="11"/>
</connects>
<package3dinstances>
<package3dinstance package3d_urn="urn:adsk.eagle:package:16424/2"/>
</package3dinstances>
<technologies>
<technology name=""/>
</technologies>
</device>
<device name="FG" package="SOIC127P1030X245-18N">
<connects>
<connect gate="G$1" pin="CD+" pad="10"/>
<connect gate="G$1" pin="GND" pad="9"/>
<connect gate="G$1" pin="I1" pad="1"/>
<connect gate="G$1" pin="I2" pad="2"/>
<connect gate="G$1" pin="I3" pad="3"/>
<connect gate="G$1" pin="I4" pad="4"/>
<connect gate="G$1" pin="I5" pad="5"/>
<connect gate="G$1" pin="I6" pad="6"/>
<connect gate="G$1" pin="I7" pad="7"/>
<connect gate="G$1" pin="I8" pad="8"/>
<connect gate="G$1" pin="O1" pad="18"/>
<connect gate="G$1" pin="O2" pad="17"/>
<connect gate="G$1" pin="O3" pad="16"/>
<connect gate="G$1" pin="O4" pad="15"/>
<connect gate="G$1" pin="O5" pad="14"/>
<connect gate="G$1" pin="O6" pad="13"/>
<connect gate="G$1" pin="O7" pad="12"/>
<connect gate="G$1" pin="O8" pad="11"/>
</connects>
<package3dinstances>
<package3dinstance package3d_urn="urn:adsk.eagle:package:19998431/1"/>
</package3dinstances>
<technologies>
<technology name=""/>
</technologies>
</device>
<device name="FNG" package="SOP65P640X155-18N">
<connects>
<connect gate="G$1" pin="CD+" pad="10"/>
<connect gate="G$1" pin="GND" pad="9"/>
<connect gate="G$1" pin="I1" pad="1"/>
<connect gate="G$1" pin="I2" pad="2"/>
<connect gate="G$1" pin="I3" pad="3"/>
<connect gate="G$1" pin="I4" pad="4"/>
<connect gate="G$1" pin="I5" pad="5"/>
<connect gate="G$1" pin="I6" pad="6"/>
<connect gate="G$1" pin="I7" pad="7"/>
<connect gate="G$1" pin="I8" pad="8"/>
<connect gate="G$1" pin="O1" pad="18"/>
<connect gate="G$1" pin="O2" pad="17"/>
<connect gate="G$1" pin="O3" pad="16"/>
<connect gate="G$1" pin="O4" pad="15"/>
<connect gate="G$1" pin="O5" pad="14"/>
<connect gate="G$1" pin="O6" pad="13"/>
<connect gate="G$1" pin="O7" pad="12"/>
<connect gate="G$1" pin="O8" pad="11"/>
</connects>
<package3dinstances>
<package3dinstance package3d_urn="urn:adsk.eagle:package:19998477/1"/>
</package3dinstances>
<technologies>
<technology name=""/>
</technologies>
</device>
<device name="FW" package="SOIC127P1032X285-18N">
<connects>
<connect gate="G$1" pin="CD+" pad="10"/>
<connect gate="G$1" pin="GND" pad="9"/>
<connect gate="G$1" pin="I1" pad="1"/>
<connect gate="G$1" pin="I2" pad="2"/>
<connect gate="G$1" pin="I3" pad="3"/>
<connect gate="G$1" pin="I4" pad="4"/>
<connect gate="G$1" pin="I5" pad="5"/>
<connect gate="G$1" pin="I6" pad="6"/>
<connect gate="G$1" pin="I7" pad="7"/>
<connect gate="G$1" pin="I8" pad="8"/>
<connect gate="G$1" pin="O1" pad="18"/>
<connect gate="G$1" pin="O2" pad="17"/>
<connect gate="G$1" pin="O3" pad="16"/>
<connect gate="G$1" pin="O4" pad="15"/>
<connect gate="G$1" pin="O5" pad="14"/>
<connect gate="G$1" pin="O6" pad="13"/>
<connect gate="G$1" pin="O7" pad="12"/>
<connect gate="G$1" pin="O8" pad="11"/>
</connects>
<package3dinstances>
<package3dinstance package3d_urn="urn:adsk.eagle:package:19998496/1"/>
</package3dinstances>
<technologies>
<technology name=""/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="TBD62783A" prefix="IC" uservalue="yes">
<description>&lt;b&gt;8channel source type DMOS transistor array&lt;/b&gt;

&lt;p&gt;TBD62783A series are DMOS transistor array with 8 circuits. It has a clamp diode for switching inductive loads
built-in in each output. Please be careful about thermal conditions during use.&lt;/p&gt;

&lt;p&gt;&lt;b&gt;Features&lt;/b&gt;&lt;/p&gt;

&lt;ul&gt;
&lt;li&gt;8 circuits built-in&lt;/li&gt;
&lt;li&gt;High voltage: V&lt;sub&gt;OUT&lt;/sub&gt; = 50 V (MAX)&lt;/li&gt;
&lt;li&gt;High current: I&lt;sub&gt;OUT&lt;/sub&gt; = -500 mA/ch (MAX)&lt;/li&gt;
&lt;li&gt;Input voltage (output on): 2.0 V (MIN)&lt;/li&gt;
&lt;/li&gt;Input voltage (output off): 0.6 V (MAX)&lt;/li&gt;
&lt;li&gt;TBD62084A series 1.0 V (MAX)&lt;/li&gt;
&lt;li&gt;Package:
&lt;ul&gt;
&lt;li&gt;PG type P-DIP18-300-2.54-001&lt;/li&gt;
&lt;li&gt;FG type SOP18-P-375-1.27&lt;/li&gt;
&lt;li&gt;FNG type SSOP18-P-225-0.65&lt;/li&gt;
&lt;li&gt;FWG type P-SOP18-0812-1.27-001&lt;/li&gt;
&lt;/ul&gt;
&lt;/li&gt;
&lt;/ul&gt;</description>
<gates>
<gate name="G$1" symbol="TBD62783A" x="0" y="0"/>
</gates>
<devices>
<device name="PG" package="DIL18">
<connects>
<connect gate="G$1" pin="GND" pad="10"/>
<connect gate="G$1" pin="I1" pad="1"/>
<connect gate="G$1" pin="I2" pad="2"/>
<connect gate="G$1" pin="I3" pad="3"/>
<connect gate="G$1" pin="I4" pad="4"/>
<connect gate="G$1" pin="I5" pad="5"/>
<connect gate="G$1" pin="I6" pad="6"/>
<connect gate="G$1" pin="I7" pad="7"/>
<connect gate="G$1" pin="I8" pad="8"/>
<connect gate="G$1" pin="O1" pad="18"/>
<connect gate="G$1" pin="O2" pad="17"/>
<connect gate="G$1" pin="O3" pad="16"/>
<connect gate="G$1" pin="O4" pad="15"/>
<connect gate="G$1" pin="O5" pad="14"/>
<connect gate="G$1" pin="O6" pad="13"/>
<connect gate="G$1" pin="O7" pad="12"/>
<connect gate="G$1" pin="O8" pad="11"/>
<connect gate="G$1" pin="VCC" pad="9"/>
</connects>
<package3dinstances>
<package3dinstance package3d_urn="urn:adsk.eagle:package:16424/2"/>
</package3dinstances>
<technologies>
<technology name=""/>
</technologies>
</device>
<device name="FG" package="SOIC127P1030X245-18N">
<connects>
<connect gate="G$1" pin="GND" pad="10"/>
<connect gate="G$1" pin="I1" pad="1"/>
<connect gate="G$1" pin="I2" pad="2"/>
<connect gate="G$1" pin="I3" pad="3"/>
<connect gate="G$1" pin="I4" pad="4"/>
<connect gate="G$1" pin="I5" pad="5"/>
<connect gate="G$1" pin="I6" pad="6"/>
<connect gate="G$1" pin="I7" pad="7"/>
<connect gate="G$1" pin="I8" pad="8"/>
<connect gate="G$1" pin="O1" pad="18"/>
<connect gate="G$1" pin="O2" pad="17"/>
<connect gate="G$1" pin="O3" pad="16"/>
<connect gate="G$1" pin="O4" pad="15"/>
<connect gate="G$1" pin="O5" pad="14"/>
<connect gate="G$1" pin="O6" pad="13"/>
<connect gate="G$1" pin="O7" pad="12"/>
<connect gate="G$1" pin="O8" pad="11"/>
<connect gate="G$1" pin="VCC" pad="9"/>
</connects>
<package3dinstances>
<package3dinstance package3d_urn="urn:adsk.eagle:package:19998431/1"/>
</package3dinstances>
<technologies>
<technology name=""/>
</technologies>
</device>
<device name="FNG" package="SOP65P640X155-18N">
<connects>
<connect gate="G$1" pin="GND" pad="10"/>
<connect gate="G$1" pin="I1" pad="1"/>
<connect gate="G$1" pin="I2" pad="2"/>
<connect gate="G$1" pin="I3" pad="3"/>
<connect gate="G$1" pin="I4" pad="4"/>
<connect gate="G$1" pin="I5" pad="5"/>
<connect gate="G$1" pin="I6" pad="6"/>
<connect gate="G$1" pin="I7" pad="7"/>
<connect gate="G$1" pin="I8" pad="8"/>
<connect gate="G$1" pin="O1" pad="18"/>
<connect gate="G$1" pin="O2" pad="17"/>
<connect gate="G$1" pin="O3" pad="16"/>
<connect gate="G$1" pin="O4" pad="15"/>
<connect gate="G$1" pin="O5" pad="14"/>
<connect gate="G$1" pin="O6" pad="13"/>
<connect gate="G$1" pin="O7" pad="12"/>
<connect gate="G$1" pin="O8" pad="11"/>
<connect gate="G$1" pin="VCC" pad="9"/>
</connects>
<package3dinstances>
<package3dinstance package3d_urn="urn:adsk.eagle:package:19998477/1"/>
</package3dinstances>
<technologies>
<technology name=""/>
</technologies>
</device>
<device name="FW" package="SOIC127P1032X285-18N">
<connects>
<connect gate="G$1" pin="GND" pad="10"/>
<connect gate="G$1" pin="I1" pad="1"/>
<connect gate="G$1" pin="I2" pad="2"/>
<connect gate="G$1" pin="I3" pad="3"/>
<connect gate="G$1" pin="I4" pad="4"/>
<connect gate="G$1" pin="I5" pad="5"/>
<connect gate="G$1" pin="I6" pad="6"/>
<connect gate="G$1" pin="I7" pad="7"/>
<connect gate="G$1" pin="I8" pad="8"/>
<connect gate="G$1" pin="O1" pad="18"/>
<connect gate="G$1" pin="O2" pad="17"/>
<connect gate="G$1" pin="O3" pad="16"/>
<connect gate="G$1" pin="O4" pad="15"/>
<connect gate="G$1" pin="O5" pad="14"/>
<connect gate="G$1" pin="O6" pad="13"/>
<connect gate="G$1" pin="O7" pad="12"/>
<connect gate="G$1" pin="O8" pad="11"/>
<connect gate="G$1" pin="VCC" pad="9"/>
</connects>
<package3dinstances>
<package3dinstance package3d_urn="urn:adsk.eagle:package:19998496/1"/>
</package3dinstances>
<technologies>
<technology name=""/>
</technologies>
</device>
</devices>
</deviceset>
</devicesets>
</library>
</drawing>
<compatibility>
<note version="8.3" severity="warning">
Since Version 8.3, EAGLE supports URNs for individual library
assets (packages, symbols, and devices). The URNs of those assets
will not be understood (or retained) with this version.
</note>
<note version="8.3" severity="warning">
Since Version 8.3, EAGLE supports the association of 3D packages
with devices in libraries, schematics, and board files. Those 3D
packages will not be understood (or retained) with this version.
</note>
</compatibility>
</eagle>
