

================================================================
== Vivado HLS Report for 'sha256_transform'
================================================================
* Date:           Wed Apr  7 17:47:19 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        SHA
* Solution:       solution2_array_partition
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.625|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  419|  419|  419|  419|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   32|   32|         2|          -|          -|    16|    no    |
        |- Loop 2  |  192|  192|         4|          -|          -|    48|    no    |
        |- Loop 3  |  192|  192|         3|          -|          -|    64|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   1120|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        3|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    269|    -|
|Register         |        -|      -|     750|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        3|      0|     750|   1389|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|       Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |k_U    |sha256_transform_k  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |m_U    |sha256_transform_m  |        2|  0|   0|    0|    64|   32|     1|         2048|
    +-------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                    |        3|  0|   0|    0|   128|   64|     2|         4096|
    +-------+--------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |a_fu_1029_p2           |     +    |      0|  0|  10|          32|          32|
    |add_ln34_fu_442_p2     |     +    |      0|  0|  15|           5|           1|
    |add_ln40_1_fu_486_p2   |     +    |      0|  0|  15|           4|           7|
    |add_ln40_2_fu_497_p2   |     +    |      0|  0|  15|           5|           7|
    |add_ln40_3_fu_508_p2   |     +    |      0|  0|  15|           6|           7|
    |add_ln40_4_fu_665_p2   |     +    |      0|  0|  10|          32|          32|
    |add_ln40_5_fu_659_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln40_fu_475_p2     |     +    |      0|  0|  15|           3|           7|
    |add_ln53_1_fu_807_p2   |     +    |      0|  0|  10|          32|          32|
    |add_ln53_2_fu_813_p2   |     +    |      0|  0|  10|          32|          32|
    |add_ln53_fu_931_p2     |     +    |      0|  0|  10|          32|          32|
    |add_ln62_fu_1025_p2    |     +    |      0|  0|  10|          32|          32|
    |add_ln65_fu_843_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln66_fu_848_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln67_fu_853_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln68_fu_858_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln69_fu_863_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln70_fu_868_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln71_fu_873_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln72_fu_878_p2     |     +    |      0|  0|  39|          32|          32|
    |e_fu_1020_p2           |     +    |      0|  0|  39|          32|          32|
    |i_3_fu_693_p2          |     +    |      0|  0|  15|           7|           1|
    |i_fu_681_p2            |     +    |      0|  0|  15|           1|           7|
    |m_d1                   |     +    |      0|  0|  10|          32|          32|
    |t1_fu_937_p2           |     +    |      0|  0|  10|          32|          32|
    |and_ln53_1_fu_789_p2   |    and   |      0|  0|  32|          32|          32|
    |and_ln53_fu_777_p2     |    and   |      0|  0|  32|          32|          32|
    |and_ln54_1_fu_831_p2   |    and   |      0|  0|  32|          32|          32|
    |and_ln54_fu_825_p2     |    and   |      0|  0|  32|          32|          32|
    |icmp_ln34_fu_436_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln38_fu_469_p2    |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln51_fu_687_p2    |   icmp   |      0|  0|  11|           7|           8|
    |xor_ln40_1_fu_583_p2   |    xor   |      0|  0|  32|          32|          32|
    |xor_ln40_2_fu_647_p2   |    xor   |      0|  0|  32|          32|          32|
    |xor_ln40_3_fu_653_p2   |    xor   |      0|  0|  32|          32|          32|
    |xor_ln40_fu_577_p2     |    xor   |      0|  0|  32|          32|          32|
    |xor_ln53_1_fu_771_p2   |    xor   |      0|  0|  32|          32|          32|
    |xor_ln53_2_fu_783_p2   |    xor   |      0|  0|  32|          32|           2|
    |xor_ln53_3_fu_795_p2   |    xor   |      0|  0|  32|          32|          32|
    |xor_ln53_fu_765_p2     |    xor   |      0|  0|  32|          32|          32|
    |xor_ln54_1_fu_1014_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln54_2_fu_819_p2   |    xor   |      0|  0|  32|          32|          32|
    |xor_ln54_3_fu_837_p2   |    xor   |      0|  0|  32|          32|          32|
    |xor_ln54_fu_1008_p2    |    xor   |      0|  0|  32|          32|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|1120|        1138|        1117|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  50|         11|    1|         11|
    |ap_return_0  |   9|          2|   32|         64|
    |ap_return_1  |   9|          2|   32|         64|
    |ap_return_2  |   9|          2|   32|         64|
    |ap_return_3  |   9|          2|   32|         64|
    |ap_return_4  |   9|          2|   32|         64|
    |ap_return_5  |   9|          2|   32|         64|
    |ap_return_6  |   9|          2|   32|         64|
    |ap_return_7  |   9|          2|   32|         64|
    |b_reg_410    |   9|          2|   32|         64|
    |c_reg_399    |   9|          2|   32|         64|
    |d_0_reg_378  |   9|          2|   32|         64|
    |d_reg_388    |   9|          2|   32|         64|
    |f_reg_367    |   9|          2|   32|         64|
    |g_reg_356    |   9|          2|   32|         64|
    |h_0_reg_336  |   9|          2|   32|         64|
    |h_reg_345    |   9|          2|   32|         64|
    |i_0_reg_313  |   9|          2|    5|         10|
    |i_1_reg_324  |   9|          2|    7|         14|
    |i_2_reg_421  |   9|          2|    7|         14|
    |m_address0   |  27|          5|    6|         30|
    |m_address1   |  21|          4|    6|         24|
    +-------------+----+-----------+-----+-----------+
    |Total        | 269|         58|  544|       1127|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln34_reg_1086    |   5|   0|    5|          0|
    |add_ln40_5_reg_1144  |  32|   0|   32|          0|
    |add_ln53_2_reg_1172  |  32|   0|   32|          0|
    |ap_CS_fsm            |  10|   0|   10|          0|
    |ap_return_0_preg     |  32|   0|   32|          0|
    |ap_return_1_preg     |  32|   0|   32|          0|
    |ap_return_2_preg     |  32|   0|   32|          0|
    |ap_return_3_preg     |  32|   0|   32|          0|
    |ap_return_4_preg     |  32|   0|   32|          0|
    |ap_return_5_preg     |  32|   0|   32|          0|
    |ap_return_6_preg     |  32|   0|   32|          0|
    |ap_return_7_preg     |  32|   0|   32|          0|
    |b_reg_410            |  32|   0|   32|          0|
    |c_reg_399            |  32|   0|   32|          0|
    |d_0_reg_378          |  32|   0|   32|          0|
    |d_reg_388            |  32|   0|   32|          0|
    |f_reg_367            |  32|   0|   32|          0|
    |g_reg_356            |  32|   0|   32|          0|
    |h_0_reg_336          |  32|   0|   32|          0|
    |h_reg_345            |  32|   0|   32|          0|
    |i_0_reg_313          |   5|   0|    5|          0|
    |i_1_reg_324          |   7|   0|    7|          0|
    |i_2_reg_421          |   7|   0|    7|          0|
    |i_3_reg_1157         |   7|   0|    7|          0|
    |m_load_1_reg_1129    |  32|   0|   32|          0|
    |reg_432              |  32|   0|   32|          0|
    |t1_reg_1182          |  32|   0|   32|          0|
    |xor_ln54_3_reg_1177  |  32|   0|   32|          0|
    |zext_ln36_reg_1091   |   5|   0|   64|         59|
    +---------------------+----+----+-----+-----------+
    |Total                | 750|   0|  809|         59|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+------------------+-----+-----+------------+------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | sha256_transform | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | sha256_transform | return value |
|ap_start          |  in |    1| ap_ctrl_hs | sha256_transform | return value |
|ap_done           | out |    1| ap_ctrl_hs | sha256_transform | return value |
|ap_idle           | out |    1| ap_ctrl_hs | sha256_transform | return value |
|ap_ready          | out |    1| ap_ctrl_hs | sha256_transform | return value |
|ap_return_0       | out |   32| ap_ctrl_hs | sha256_transform | return value |
|ap_return_1       | out |   32| ap_ctrl_hs | sha256_transform | return value |
|ap_return_2       | out |   32| ap_ctrl_hs | sha256_transform | return value |
|ap_return_3       | out |   32| ap_ctrl_hs | sha256_transform | return value |
|ap_return_4       | out |   32| ap_ctrl_hs | sha256_transform | return value |
|ap_return_5       | out |   32| ap_ctrl_hs | sha256_transform | return value |
|ap_return_6       | out |   32| ap_ctrl_hs | sha256_transform | return value |
|ap_return_7       | out |   32| ap_ctrl_hs | sha256_transform | return value |
|ctx_state_0_read  |  in |   32|   ap_none  | ctx_state_0_read |    scalar    |
|ctx_state_1_read  |  in |   32|   ap_none  | ctx_state_1_read |    scalar    |
|ctx_state_2_read  |  in |   32|   ap_none  | ctx_state_2_read |    scalar    |
|ctx_state_3_read  |  in |   32|   ap_none  | ctx_state_3_read |    scalar    |
|ctx_state_4_read  |  in |   32|   ap_none  | ctx_state_4_read |    scalar    |
|ctx_state_5_read  |  in |   32|   ap_none  | ctx_state_5_read |    scalar    |
|ctx_state_6_read  |  in |   32|   ap_none  | ctx_state_6_read |    scalar    |
|ctx_state_7_read  |  in |   32|   ap_none  | ctx_state_7_read |    scalar    |
|data_0_address0   | out |    4|  ap_memory |      data_0      |     array    |
|data_0_ce0        | out |    1|  ap_memory |      data_0      |     array    |
|data_0_q0         |  in |    8|  ap_memory |      data_0      |     array    |
|data_1_address0   | out |    4|  ap_memory |      data_1      |     array    |
|data_1_ce0        | out |    1|  ap_memory |      data_1      |     array    |
|data_1_q0         |  in |    8|  ap_memory |      data_1      |     array    |
|data_2_address0   | out |    4|  ap_memory |      data_2      |     array    |
|data_2_ce0        | out |    1|  ap_memory |      data_2      |     array    |
|data_2_q0         |  in |    8|  ap_memory |      data_2      |     array    |
|data_3_address0   | out |    4|  ap_memory |      data_3      |     array    |
|data_3_ce0        | out |    1|  ap_memory |      data_3      |     array    |
|data_3_q0         |  in |    8|  ap_memory |      data_3      |     array    |
+------------------+-----+-----+------------+------------------+--------------+

