Info: Starting: Create simulation model
Info: ip-generate --project-directory=C:/Users/pwhite8/vlsi/fpga/ --output-directory=C:/Users/pwhite8/vlsi/fpga/first_nios2_system/simulation/ --file-set=SIM_VHDL --report-file=sopcinfo:C:/Users/pwhite8/vlsi/fpga/first_nios2_system.sopcinfo --report-file=html:C:/Users/pwhite8/vlsi/fpga/first_nios2_system.html --report-file=sip:C:/Users/pwhite8/vlsi/fpga/first_nios2_system/simulation/first_nios2_system.sip --report-file=csv:C:/Users/pwhite8/vlsi/fpga/first_nios2_system.csv --report-file=spd:C:/Users/pwhite8/vlsi/fpga/first_nios2_system.spd --report-file=cmp:C:/Users/pwhite8/vlsi/fpga/first_nios2_system.cmp --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/pwhite8/vlsi/fpga/first_nios2_system.qsys
Progress: Loading fpga/first_nios2_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 13.0.1]
Progress: Parameterizing module onchip_mem
Progress: Adding cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu
Progress: Adding led_pio [altera_avalon_pio 13.0.1]
Progress: Parameterizing module led_pio
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sys_clk_timer [altera_avalon_timer 13.0.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding regfile [regfile 1.0]
Progress: Parameterizing module regfile
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: first_nios2_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: first_nios2_system.sysid: Time stamp will be automatically updated when this component is generated.
Info: first_nios2_system: Generating first_nios2_system "first_nios2_system" for SIM_VHDL
Info: pipeline_bridge_swap_transform: After transform: 8 modules, 30 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 17 modules, 57 connections
Info: merlin_domain_transform: After transform: 34 modules, 141 connections
Info: merlin_router_transform: After transform: 43 modules, 168 connections
Info: merlin_traffic_limiter_transform: After transform: 44 modules, 172 connections
Info: reset_adaptation_transform: After transform: 45 modules, 174 connections
Info: merlin_network_to_switch_transform: After transform: 62 modules, 220 connections
Info: limiter_update_transform: After transform: 62 modules, 221 connections
Info: merlin_mm_transform: After transform: 62 modules, 221 connections
Info: merlin_interrupt_mapper_transform: After transform: 63 modules, 224 connections
Info: onchip_mem: Starting RTL generation for module 'first_nios2_system_onchip_mem'
Info: onchip_mem:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=first_nios2_system_onchip_mem --dir=C:/Users/pwhite8/AppData/Local/Temp/alt5973_6023561028932220537.dir/0033_onchip_mem_gen/ --quartus_dir=C:/altera/13.0/quartus --vhdl --config=C:/Users/pwhite8/AppData/Local/Temp/alt5973_6023561028932220537.dir/0033_onchip_mem_gen//first_nios2_system_onchip_mem_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/pwhite8/AppData/Local/Temp/alt5973_6023561028932220537.dir/0033_onchip_mem_gen/  ]
Info: onchip_mem: Done RTL generation for module 'first_nios2_system_onchip_mem'
Info: onchip_mem: "first_nios2_system" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: cpu: Starting RTL generation for module 'first_nios2_system_cpu'
Info: cpu:   Generation command is [exec C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=first_nios2_system_cpu --dir=C:/Users/pwhite8/AppData/Local/Temp/alt5973_6023561028932220537.dir/0034_cpu_gen/ --quartus_dir=C:/altera/13.0/quartus --vhdl --config=C:/Users/pwhite8/AppData/Local/Temp/alt5973_6023561028932220537.dir/0034_cpu_gen//first_nios2_system_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/pwhite8/AppData/Local/Temp/alt5973_6023561028932220537.dir/0034_cpu_gen/    --bogus  ]
Info: cpu: # 2013.09.25 16:53:00 (*) Starting Nios II generation
Info: cpu: # 2013.09.25 16:53:00 (*)   Checking for plaintext license.
Info: cpu: # 2013.09.25 16:53:00 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0/quartus
Info: cpu: # 2013.09.25 16:53:00 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2013.09.25 16:53:02 (*)   Plaintext license not found.
Info: cpu: # 2013.09.25 16:53:02 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2013.09.25 16:53:02 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0/quartus
Info: cpu: # 2013.09.25 16:53:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2013.09.25 16:53:03 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2013.09.25 16:53:03 (*)   Elaborating CPU configuration settings
Info: cpu: # 2013.09.25 16:53:03 (*)   Creating all objects for CPU
Info: cpu: # 2013.09.25 16:53:04 (*)     Pipeline frontend
Info: cpu: # 2013.09.25 16:53:05 (*)   Creating 'C:/Users/pwhite8/AppData/Local/Temp/alt5973_6023561028932220537.dir/0034_cpu_gen//first_nios2_system_cpu_nios2_waves.do'
Info: cpu: # 2013.09.25 16:53:05 (*)   Generating RTL from CPU objects
Info: cpu: # 2013.09.25 16:53:09 (*)   Creating encrypted RTL
Info: cpu: # 2013.09.25 16:53:11 (*)   Creating IP functional simulation model
Info: cpu: # 2013.09.25 16:53:19 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'first_nios2_system_cpu'
Info: cpu: "first_nios2_system" instantiated altera_nios2_qsys "cpu"
Info: led_pio: Starting RTL generation for module 'first_nios2_system_led_pio'
Info: led_pio:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=first_nios2_system_led_pio --dir=C:/Users/pwhite8/AppData/Local/Temp/alt5973_6023561028932220537.dir/0035_led_pio_gen/ --quartus_dir=C:/altera/13.0/quartus --vhdl --config=C:/Users/pwhite8/AppData/Local/Temp/alt5973_6023561028932220537.dir/0035_led_pio_gen//first_nios2_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/pwhite8/AppData/Local/Temp/alt5973_6023561028932220537.dir/0035_led_pio_gen/  ]
Info: led_pio: Done RTL generation for module 'first_nios2_system_led_pio'
Info: led_pio: "first_nios2_system" instantiated altera_avalon_pio "led_pio"
Info: jtag_uart: Starting RTL generation for module 'first_nios2_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=first_nios2_system_jtag_uart --dir=C:/Users/pwhite8/AppData/Local/Temp/alt5973_6023561028932220537.dir/0036_jtag_uart_gen/ --quartus_dir=C:/altera/13.0/quartus --vhdl --config=C:/Users/pwhite8/AppData/Local/Temp/alt5973_6023561028932220537.dir/0036_jtag_uart_gen//first_nios2_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/pwhite8/AppData/Local/Temp/alt5973_6023561028932220537.dir/0036_jtag_uart_gen/  ]
Info: jtag_uart: Done RTL generation for module 'first_nios2_system_jtag_uart'
Info: jtag_uart: "first_nios2_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: sys_clk_timer: Starting RTL generation for module 'first_nios2_system_sys_clk_timer'
Info: sys_clk_timer:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=first_nios2_system_sys_clk_timer --dir=C:/Users/pwhite8/AppData/Local/Temp/alt5973_6023561028932220537.dir/0037_sys_clk_timer_gen/ --quartus_dir=C:/altera/13.0/quartus --vhdl --config=C:/Users/pwhite8/AppData/Local/Temp/alt5973_6023561028932220537.dir/0037_sys_clk_timer_gen//first_nios2_system_sys_clk_timer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/pwhite8/AppData/Local/Temp/alt5973_6023561028932220537.dir/0037_sys_clk_timer_gen/  ]
Info: sys_clk_timer: Done RTL generation for module 'first_nios2_system_sys_clk_timer'
Info: sys_clk_timer: "first_nios2_system" instantiated altera_avalon_timer "sys_clk_timer"
Info: sysid: Generating VHDL simulation model
Info: sysid: Generated simulation model first_nios2_system_sysid.vho
Info: sysid: "first_nios2_system" instantiated altera_avalon_sysid_qsys "sysid"
Info: regfile: "first_nios2_system" instantiated regfile "regfile"
Info: cpu_instruction_master_translator: "first_nios2_system" instantiated altera_merlin_master_translator "cpu_instruction_master_translator"
Info: cpu_jtag_debug_module_translator: "first_nios2_system" instantiated altera_merlin_slave_translator "cpu_jtag_debug_module_translator"
Info: cpu_instruction_master_translator_avalon_universal_master_0_agent: "first_nios2_system" instantiated altera_merlin_master_agent "cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: "first_nios2_system" instantiated altera_merlin_slave_agent "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: Generating VHDL simulation model
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: Generated simulation model first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "first_nios2_system" instantiated altera_avalon_sc_fifo "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "first_nios2_system" instantiated altera_merlin_router "addr_router"
Info: id_router: "first_nios2_system" instantiated altera_merlin_router "id_router"
Info: limiter: "first_nios2_system" instantiated altera_merlin_traffic_limiter "limiter"
Info: rst_controller: "first_nios2_system" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: Generating VHDL simulation model
Info: cmd_xbar_demux: Generated simulation model first_nios2_system_cmd_xbar_demux.vho
Info: cmd_xbar_demux: "first_nios2_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: Generating VHDL simulation model
Info: cmd_xbar_demux_001: Generated simulation model first_nios2_system_cmd_xbar_demux_001.vho
Info: cmd_xbar_demux_001: "first_nios2_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: Generating VHDL simulation model
Info: cmd_xbar_mux: Generated simulation model first_nios2_system_cmd_xbar_mux.vho
Info: cmd_xbar_mux: "first_nios2_system" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: Generating VHDL simulation model
Info: rsp_xbar_demux: Generated simulation model first_nios2_system_rsp_xbar_demux.vho
Info: rsp_xbar_demux: "first_nios2_system" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: Generating VHDL simulation model
Info: rsp_xbar_mux: Generated simulation model first_nios2_system_rsp_xbar_mux.vho
Info: rsp_xbar_mux: "first_nios2_system" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: irq_mapper: Generating VHDL simulation model
Info: irq_mapper: Generated simulation model first_nios2_system_irq_mapper.vho
Info: irq_mapper: "first_nios2_system" instantiated altera_irq_mapper "irq_mapper"
Info: first_nios2_system: Done first_nios2_system" with 23 modules, 151 files, 7193309 bytes
Info: ip-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:/Users/pwhite8/vlsi/fpga/first_nios2_system.spd --output-directory=C:/Users/pwhite8/vlsi/fpga/first_nios2_system/simulation/
Info: Doing: ip-make-simscript --spd=C:/Users/pwhite8/vlsi/fpga/first_nios2_system.spd --output-directory=C:/Users/pwhite8/vlsi/fpga/first_nios2_system/simulation/
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/pwhite8/vlsi/fpga/first_nios2_system/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/Users/pwhite8/vlsi/fpga/first_nios2_system/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/pwhite8/vlsi/fpga/first_nios2_system/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	16 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERAPRO simulator in C:/Users/pwhite8/vlsi/fpga/first_nios2_system/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create testbench Qsys system
Info: C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system.ipx
Info: ip-generate --project-directory=C:/Users/pwhite8/vlsi/fpga/ --output-directory=C:/Users/pwhite8/vlsi/fpga/ --report-file=sopcinfo:C:/Users/pwhite8/vlsi/fpga/first_nios2_system.sopcinfo --report-file=html:C:/Users/pwhite8/vlsi/fpga/first_nios2_system.html --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/pwhite8/vlsi/fpga/first_nios2_system.qsys
Progress: Loading fpga/first_nios2_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 13.0.1]
Progress: Parameterizing module onchip_mem
Progress: Adding cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu
Progress: Adding led_pio [altera_avalon_pio 13.0.1]
Progress: Parameterizing module led_pio
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sys_clk_timer [altera_avalon_timer 13.0.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding regfile [regfile 1.0]
Progress: Parameterizing module regfile
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: first_nios2_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: first_nios2_system.sysid: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Loading component library for testbench.
Progress: 
Progress: 
Progress: 
Progress: (1) searching C:/altera/13.0/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index C:/altera/13.0/quartus/sopc_builder/bin/root_components.ipx
Info: C:/altera/13.0/quartus/sopc_builder/bin/root_components.ipx: Loading now from components.ipx
Info: Reading index C:/altera/13.0/quartus/sopc_builder/bin/ip_component_categories.ipx
Info: C:/altera/13.0/quartus/sopc_builder/bin/ip_component_categories.ipx described 0 plugins, 0 paths, in 0.02 seconds
Info: C:/altera/13.0/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0.02 seconds
Info: Reading index C:/altera/13.0/ip/altera/altera_components.ipx
Info: C:/altera/13.0/ip/altera/altera_components.ipx described 823 plugins, 0 paths, in 0.13 seconds
Info: C:/altera/13.0/ip/**/* matched 97 files in 0.13 seconds
Info: P:/.altera.quartus/ip/13.0/**/* matched 0 files in 0.02 seconds
Info: C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system.ipx
Progress: Loading fpga/first_nios2_system.qsys
Progress: Loading fpga/regfile_hw.tcl
Info: C:/Users/pwhite8/vlsi/fpga/* matched 65 files in 0.03 seconds
Info: C:/Users/pwhite8/vlsi/fpga/ip/**/* matched 0 files in 0.00 seconds
Info: C:/Users/pwhite8/vlsi/fpga/*/* matched 452 files in 0.02 seconds
Info: C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system.ipx described 0 plugins, 3 paths, in 0.05 seconds
Progress: Loading testbench/first_nios2_system_tb.qsys
Info: C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/* matched 4 files in 0.05 seconds
Info: C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/*/* matched 1 files in 0.00 seconds
Info: Reading index C:/altera/13.0/quartus/sopc_builder/builtin.ipx
Info: C:/altera/13.0/quartus/sopc_builder/builtin.ipx described 103 plugins, 0 paths, in 0.02 seconds
Info: C:/altera/13.0/quartus/sopc_builder/**/* matched 9 files in 0.02 seconds
Info: Reading index C:/altera/13.0/quartus/common/librarian/factories/index.ipx
Info: C:/altera/13.0/quartus/common/librarian/factories/index.ipx described 151 plugins, 0 paths, in 0.02 seconds
Info: C:/altera/13.0/quartus/common/librarian/factories/**/* matched 4 files in 0.02 seconds
Info: C:/altera/13.0/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0.00 seconds
Info: C:/altera/13.0/quartus/sopc_builder/bin/root_components.ipx described 0 plugins, 9 paths, in 0.23 seconds
Info: C:/altera/13.0/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0.23 seconds
Progress: 
Progress: 
Progress: 
Info: Loading presets
Progress: Loading presets
Info: Running script C:/altera/13.0/quartus/sopc_builder/bin/tbgen.tcl
Info: acds::register_package_version 12.1
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #6 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #6 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: first_nios2_system
Info: TB_Gen: System design is: first_nios2_system
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in
Info: get_interface_property pio_0_external_connection EXPORT_OF
Info: get_instance_property led_pio CLASS_NAME
Info: get_instance_assignment led_pio testbench.partner.map.external_connection
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in_reset
Info: get_interface_property regfile_conduit_end EXPORT_OF
Info: get_instance_property regfile CLASS_NAME
Info: get_instance_assignment regfile testbench.partner.map.conduit_end
Info: send_message Info TB_Gen: Creating testbench system : first_nios2_system_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : first_nios2_system_tb with all standard BFMs
Info: create_system first_nios2_system_tb
Info: add_instance first_nios2_system_inst first_nios2_system 
Info: set_use_testbench_naming_pattern true
Info: get_instance_interfaces first_nios2_system_inst
Info: get_instance_interface_property first_nios2_system_inst clk CLASS_NAME
Info: get_instance_interface_property first_nios2_system_inst pio_0_external_connection CLASS_NAME
Info: get_instance_interface_property first_nios2_system_inst reset CLASS_NAME
Info: get_instance_interface_property first_nios2_system_inst regfile_conduit_end CLASS_NAME
Info: get_instance_interface_property first_nios2_system_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property first_nios2_system_inst clk CLASS_NAME
Info: add_instance first_nios2_system_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property first_nios2_system_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value first_nios2_system_inst clk clockRate
Info: set_instance_parameter_value first_nios2_system_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value first_nios2_system_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property first_nios2_system_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property first_nios2_system_inst clk CLASS_NAME
Info: get_instance_interfaces first_nios2_system_inst_clk_bfm
Info: get_instance_interface_property first_nios2_system_inst_clk_bfm clk CLASS_NAME
Info: add_connection first_nios2_system_inst_clk_bfm.clk first_nios2_system_inst.clk
Info: get_instance_interface_property first_nios2_system_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property first_nios2_system_inst reset CLASS_NAME
Info: add_instance first_nios2_system_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property first_nios2_system_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports first_nios2_system_inst reset
Info: get_instance_interface_port_property first_nios2_system_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value first_nios2_system_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value first_nios2_system_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property first_nios2_system_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces first_nios2_system_inst_reset_bfm
Info: get_instance_interface_property first_nios2_system_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property first_nios2_system_inst_reset_bfm clk CLASS_NAME
Info: get_instance_property first_nios2_system_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value first_nios2_system_inst reset associatedClock
Info: get_instance_interfaces first_nios2_system_inst_clk_bfm
Info: get_instance_interface_property first_nios2_system_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: first_nios2_system_inst_reset_bfm is not associated to any clock; connecting first_nios2_system_inst_reset_bfm to 'first_nios2_system_inst_clk_bfm.clk'
Warning: TB_Gen: first_nios2_system_inst_reset_bfm is not associated to any clock; connecting first_nios2_system_inst_reset_bfm to 'first_nios2_system_inst_clk_bfm.clk'
Info: add_connection first_nios2_system_inst_clk_bfm.clk first_nios2_system_inst_reset_bfm.clk
Info: get_instance_interface_property first_nios2_system_inst reset CLASS_NAME
Info: get_instance_interfaces first_nios2_system_inst_reset_bfm
Info: get_instance_interface_property first_nios2_system_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property first_nios2_system_inst_reset_bfm clk CLASS_NAME
Info: add_connection first_nios2_system_inst_reset_bfm.reset first_nios2_system_inst.reset
Info: get_instance_interface_property first_nios2_system_inst pio_0_external_connection CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: pio_0_external_connection
Info: TB_Gen: conduit_end found: pio_0_external_connection
Info: get_instance_interface_property first_nios2_system_inst pio_0_external_connection CLASS_NAME
Info: add_instance first_nios2_system_inst_pio_0_external_connection_bfm altera_conduit_bfm 
Info: get_instance_property first_nios2_system_inst_pio_0_external_connection_bfm CLASS_NAME
Info: get_instance_interface_parameter_value first_nios2_system_inst pio_0_external_connection associatedClock
Info: get_instance_interface_parameter_value first_nios2_system_inst pio_0_external_connection associatedReset
Info: get_instance_interface_ports first_nios2_system_inst pio_0_external_connection
Info: get_instance_interface_port_property first_nios2_system_inst pio_0_external_connection pio_0_external_connection_export ROLE
Info: get_instance_interface_port_property first_nios2_system_inst pio_0_external_connection pio_0_external_connection_export WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst pio_0_external_connection pio_0_external_connection_export DIRECTION
Info: set_instance_parameter_value first_nios2_system_inst_pio_0_external_connection_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value first_nios2_system_inst_pio_0_external_connection_bfm ENABLE_RESET 0
Info: set_instance_parameter_value first_nios2_system_inst_pio_0_external_connection_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value first_nios2_system_inst_pio_0_external_connection_bfm SIGNAL_WIDTHS 8
Info: set_instance_parameter_value first_nios2_system_inst_pio_0_external_connection_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property first_nios2_system_inst_pio_0_external_connection_bfm CLASS_NAME
Info: get_instance_interface_property first_nios2_system_inst pio_0_external_connection CLASS_NAME
Info: get_instance_interfaces first_nios2_system_inst_pio_0_external_connection_bfm
Info: get_instance_interface_property first_nios2_system_inst_pio_0_external_connection_bfm conduit CLASS_NAME
Info: add_connection first_nios2_system_inst_pio_0_external_connection_bfm.conduit first_nios2_system_inst.pio_0_external_connection
Info: get_instance_interface_property first_nios2_system_inst regfile_conduit_end CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: regfile_conduit_end
Info: TB_Gen: conduit_end found: regfile_conduit_end
Info: get_instance_interface_property first_nios2_system_inst regfile_conduit_end CLASS_NAME
Info: add_instance first_nios2_system_inst_regfile_conduit_end_bfm altera_conduit_bfm 
Info: get_instance_property first_nios2_system_inst_regfile_conduit_end_bfm CLASS_NAME
Info: get_instance_interface_parameter_value first_nios2_system_inst regfile_conduit_end associatedClock
Info: get_instance_interface_parameter_value first_nios2_system_inst regfile_conduit_end associatedReset
Info: get_instance_interface_ports first_nios2_system_inst regfile_conduit_end
Info: get_instance_interface_port_property first_nios2_system_inst regfile_conduit_end regfile_conduit_end_AVINTDIS ROLE
Info: get_instance_interface_port_property first_nios2_system_inst regfile_conduit_end regfile_conduit_end_AVINTDIS WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst regfile_conduit_end regfile_conduit_end_AVINTDIS DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst regfile_conduit_end regfile_conduit_end_T1INTOVR ROLE
Info: get_instance_interface_port_property first_nios2_system_inst regfile_conduit_end regfile_conduit_end_T1INTOVR WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst regfile_conduit_end regfile_conduit_end_T1INTOVR DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst regfile_conduit_end regfile_conduit_end_T1INTSTS ROLE
Info: get_instance_interface_port_property first_nios2_system_inst regfile_conduit_end regfile_conduit_end_T1INTSTS WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst regfile_conduit_end regfile_conduit_end_T1INTSTS DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst regfile_conduit_end regfile_conduit_end_T0INTSTS ROLE
Info: get_instance_interface_port_property first_nios2_system_inst regfile_conduit_end regfile_conduit_end_T0INTSTS WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst regfile_conduit_end regfile_conduit_end_T0INTSTS DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst regfile_conduit_end regfile_conduit_end_T1INTEN ROLE
Info: get_instance_interface_port_property first_nios2_system_inst regfile_conduit_end regfile_conduit_end_T1INTEN WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst regfile_conduit_end regfile_conduit_end_T1INTEN DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst regfile_conduit_end regfile_conduit_end_T0INTEN ROLE
Info: get_instance_interface_port_property first_nios2_system_inst regfile_conduit_end regfile_conduit_end_T0INTEN WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst regfile_conduit_end regfile_conduit_end_T0INTEN DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst regfile_conduit_end regfile_conduit_end_T1CNTEN ROLE
Info: get_instance_interface_port_property first_nios2_system_inst regfile_conduit_end regfile_conduit_end_T1CNTEN WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst regfile_conduit_end regfile_conduit_end_T1CNTEN DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst regfile_conduit_end regfile_conduit_end_T0CNTEN ROLE
Info: get_instance_interface_port_property first_nios2_system_inst regfile_conduit_end regfile_conduit_end_T0CNTEN WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst regfile_conduit_end regfile_conduit_end_T0CNTEN DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst regfile_conduit_end regfile_conduit_end_T1RST ROLE
Info: get_instance_interface_port_property first_nios2_system_inst regfile_conduit_end regfile_conduit_end_T1RST WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst regfile_conduit_end regfile_conduit_end_T1RST DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst regfile_conduit_end regfile_conduit_end_T0RST ROLE
Info: get_instance_interface_port_property first_nios2_system_inst regfile_conduit_end regfile_conduit_end_T0RST WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst regfile_conduit_end regfile_conduit_end_T0RST DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst regfile_conduit_end regfile_conduit_end_T0CNT ROLE
Info: get_instance_interface_port_property first_nios2_system_inst regfile_conduit_end regfile_conduit_end_T0CNT WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst regfile_conduit_end regfile_conduit_end_T0CNT DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst regfile_conduit_end regfile_conduit_end_T1CNT ROLE
Info: get_instance_interface_port_property first_nios2_system_inst regfile_conduit_end regfile_conduit_end_T1CNT WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst regfile_conduit_end regfile_conduit_end_T1CNT DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst regfile_conduit_end regfile_conduit_end_T0CMP ROLE
Info: get_instance_interface_port_property first_nios2_system_inst regfile_conduit_end regfile_conduit_end_T0CMP WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst regfile_conduit_end regfile_conduit_end_T0CMP DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst regfile_conduit_end regfile_conduit_end_T1CMP ROLE
Info: get_instance_interface_port_property first_nios2_system_inst regfile_conduit_end regfile_conduit_end_T1CMP WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst regfile_conduit_end regfile_conduit_end_T1CMP DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst regfile_conduit_end regfile_conduit_end_GP0 ROLE
Info: get_instance_interface_port_property first_nios2_system_inst regfile_conduit_end regfile_conduit_end_GP0 WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst regfile_conduit_end regfile_conduit_end_GP0 DIRECTION
Info: get_instance_interface_port_property first_nios2_system_inst regfile_conduit_end regfile_conduit_end_GP1 ROLE
Info: get_instance_interface_port_property first_nios2_system_inst regfile_conduit_end regfile_conduit_end_GP1 WIDTH
Info: get_instance_interface_port_property first_nios2_system_inst regfile_conduit_end regfile_conduit_end_GP1 DIRECTION
Info: set_instance_parameter_value first_nios2_system_inst_regfile_conduit_end_bfm CLOCKED_SIGNAL 1
Info: set_instance_parameter_value first_nios2_system_inst_regfile_conduit_end_bfm ENABLE_RESET 1
Info: set_instance_parameter_value first_nios2_system_inst_regfile_conduit_end_bfm SIGNAL_ROLES AVINTDIS T1INTOVR T1INTSTS T0INTSTS T1INTEN T0INTEN T1CNTEN T0CNTEN T1RST T0RST T0CNT T1CNT T0CMP T1CMP GP0 GP1
Info: set_instance_parameter_value first_nios2_system_inst_regfile_conduit_end_bfm SIGNAL_WIDTHS 1 1 1 1 1 1 1 1 1 1 32 32 32 32 32 32
Info: set_instance_parameter_value first_nios2_system_inst_regfile_conduit_end_bfm SIGNAL_DIRECTIONS input input input input input input input input input input input input input input input input
Info: get_instance_property first_nios2_system_inst_regfile_conduit_end_bfm CLASS_NAME
Info: get_instance_interfaces first_nios2_system_inst_regfile_conduit_end_bfm
Info: get_instance_interface_property first_nios2_system_inst_regfile_conduit_end_bfm clk CLASS_NAME
Info: get_instance_interface_property first_nios2_system_inst_regfile_conduit_end_bfm reset CLASS_NAME
Info: get_instance_interface_property first_nios2_system_inst_regfile_conduit_end_bfm conduit CLASS_NAME
Info: get_instance_property first_nios2_system_inst_regfile_conduit_end_bfm CLASS_NAME
Info: get_instance_interface_parameter_value first_nios2_system_inst regfile_conduit_end associatedClock
Info: get_instance_interface_property first_nios2_system_inst clk CLASS_NAME
Info: get_instance_interfaces first_nios2_system_inst_clk_bfm
Info: get_instance_interface_property first_nios2_system_inst_clk_bfm clk CLASS_NAME
Info: add_connection first_nios2_system_inst_clk_bfm.clk first_nios2_system_inst_regfile_conduit_end_bfm.clk
Info: get_instance_interfaces first_nios2_system_inst_regfile_conduit_end_bfm
Info: get_instance_interface_property first_nios2_system_inst_regfile_conduit_end_bfm clk CLASS_NAME
Info: get_instance_interface_property first_nios2_system_inst_regfile_conduit_end_bfm reset CLASS_NAME
Info: get_instance_interface_property first_nios2_system_inst_regfile_conduit_end_bfm conduit CLASS_NAME
Info: get_instance_property first_nios2_system_inst_regfile_conduit_end_bfm CLASS_NAME
Info: get_instance_interface_parameter_value first_nios2_system_inst regfile_conduit_end associatedReset
Info: get_instance_interface_property first_nios2_system_inst reset CLASS_NAME
Info: get_instance_interfaces first_nios2_system_inst_reset_bfm
Info: get_instance_interface_property first_nios2_system_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property first_nios2_system_inst_reset_bfm clk CLASS_NAME
Info: add_connection first_nios2_system_inst_reset_bfm.reset first_nios2_system_inst_regfile_conduit_end_bfm.reset
Info: get_instance_interface_property first_nios2_system_inst regfile_conduit_end CLASS_NAME
Info: get_instance_interfaces first_nios2_system_inst_regfile_conduit_end_bfm
Info: get_instance_interface_property first_nios2_system_inst_regfile_conduit_end_bfm clk CLASS_NAME
Info: get_instance_interface_property first_nios2_system_inst_regfile_conduit_end_bfm reset CLASS_NAME
Info: get_instance_interface_property first_nios2_system_inst_regfile_conduit_end_bfm conduit CLASS_NAME
Info: add_connection first_nios2_system_inst_regfile_conduit_end_bfm.conduit first_nios2_system_inst.regfile_conduit_end
Info: send_message Info TB_Gen: Saving testbench system: first_nios2_system_tb.qsys
Info: TB_Gen: Saving testbench system: first_nios2_system_tb.qsys
Info: save_system first_nios2_system_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb.qsys
Info: Done
Info: ip-generate --project-directory=C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/ --output-directory=C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/ --file-set=SIM_VHDL --report-file=html:C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb.html --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb.qsys --report-file=csv:C:/Users/pwhite8/vlsi/fpga/first_nios2_system_tb.csv --report-file=spd:C:/Users/pwhite8/vlsi/fpga/first_nios2_system_tb.spd
Progress: Loading testbench/first_nios2_system_tb.qsys
Progress: Reading input file
Progress: Adding first_nios2_system_inst [first_nios2_system 1.0]
Progress: Parameterizing module first_nios2_system_inst
Progress: Adding first_nios2_system_inst_clk_bfm [altera_avalon_clock_source 13.0]
Progress: Parameterizing module first_nios2_system_inst_clk_bfm
Progress: Adding first_nios2_system_inst_reset_bfm [altera_avalon_reset_source 13.0]
Progress: Parameterizing module first_nios2_system_inst_reset_bfm
Progress: Adding first_nios2_system_inst_pio_0_external_connection_bfm [altera_conduit_bfm 13.0]
Progress: Parameterizing module first_nios2_system_inst_pio_0_external_connection_bfm
Progress: Adding first_nios2_system_inst_regfile_conduit_end_bfm [altera_conduit_bfm 13.0]
Progress: Parameterizing module first_nios2_system_inst_regfile_conduit_end_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: first_nios2_system_tb.first_nios2_system_inst.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: first_nios2_system_tb.first_nios2_system_inst.sysid: Time stamp will be automatically updated when this component is generated.
Warning: first_nios2_system_tb.first_nios2_system_inst.regfile: The SIM_VHDL fileset must specify the top-level module name.
Info: first_nios2_system_tb.first_nios2_system_inst_clk_bfm: Elaborate: altera_clock_source
Info: first_nios2_system_tb.first_nios2_system_inst_clk_bfm:            $Revision: #1 $
Info: first_nios2_system_tb.first_nios2_system_inst_clk_bfm:            $Date: 2013/02/11 $
Info: first_nios2_system_tb.first_nios2_system_inst_reset_bfm: Elaborate: altera_reset_source
Info: first_nios2_system_tb.first_nios2_system_inst_reset_bfm:            $Revision: #1 $
Info: first_nios2_system_tb.first_nios2_system_inst_reset_bfm:            $Date: 2013/02/11 $
Info: first_nios2_system_tb.first_nios2_system_inst_reset_bfm: Reset is negatively asserted.
Info: first_nios2_system_tb: Generating first_nios2_system_tb "first_nios2_system_tb" for SIM_VHDL
Info: pipeline_bridge_swap_transform: After transform: 5 modules, 7 connections
Info: No custom instruction connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: merlin_translator_transform: After transform: 5 modules, 7 connections
Info: pipeline_bridge_swap_transform: After transform: 8 modules, 30 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 17 modules, 57 connections
Info: merlin_domain_transform: After transform: 34 modules, 141 connections
Info: merlin_router_transform: After transform: 43 modules, 168 connections
Info: merlin_traffic_limiter_transform: After transform: 44 modules, 172 connections
Info: reset_adaptation_transform: After transform: 45 modules, 174 connections
Info: merlin_network_to_switch_transform: After transform: 62 modules, 220 connections
Info: limiter_update_transform: After transform: 62 modules, 221 connections
Info: merlin_mm_transform: After transform: 62 modules, 221 connections
Info: merlin_interrupt_mapper_transform: After transform: 63 modules, 224 connections
Info: first_nios2_system_inst: "first_nios2_system_tb" instantiated first_nios2_system "first_nios2_system_inst"
Info: first_nios2_system_inst_clk_bfm: "first_nios2_system_tb" instantiated altera_avalon_clock_source "first_nios2_system_inst_clk_bfm"
Info: first_nios2_system_inst_reset_bfm: "first_nios2_system_tb" instantiated altera_avalon_reset_source "first_nios2_system_inst_reset_bfm"
Warning: first_nios2_system_inst_pio_0_external_connection_bfm: No files generated for fileset SIM_VHDL
Info: first_nios2_system_inst_pio_0_external_connection_bfm: "first_nios2_system_tb" instantiated altera_conduit_bfm "first_nios2_system_inst_pio_0_external_connection_bfm"
Warning: first_nios2_system_inst_regfile_conduit_end_bfm: No files generated for fileset SIM_VHDL
Info: first_nios2_system_inst_regfile_conduit_end_bfm: "first_nios2_system_tb" instantiated altera_conduit_bfm "first_nios2_system_inst_regfile_conduit_end_bfm"
Info: onchip_mem: Starting RTL generation for module 'first_nios2_system_onchip_mem'
Info: onchip_mem:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=first_nios2_system_onchip_mem --dir=C:/Users/pwhite8/AppData/Local/Temp/alt5973_6023561028932220537.dir/0080_onchip_mem_gen/ --quartus_dir=C:/altera/13.0/quartus --vhdl --config=C:/Users/pwhite8/AppData/Local/Temp/alt5973_6023561028932220537.dir/0080_onchip_mem_gen//first_nios2_system_onchip_mem_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/pwhite8/AppData/Local/Temp/alt5973_6023561028932220537.dir/0080_onchip_mem_gen/  ]
Info: onchip_mem: Done RTL generation for module 'first_nios2_system_onchip_mem'
Info: onchip_mem: "first_nios2_system_inst" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: cpu: Starting RTL generation for module 'first_nios2_system_cpu'
Info: cpu:   Generation command is [exec C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=first_nios2_system_cpu --dir=C:/Users/pwhite8/AppData/Local/Temp/alt5973_6023561028932220537.dir/0081_cpu_gen/ --quartus_dir=C:/altera/13.0/quartus --vhdl --config=C:/Users/pwhite8/AppData/Local/Temp/alt5973_6023561028932220537.dir/0081_cpu_gen//first_nios2_system_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/pwhite8/AppData/Local/Temp/alt5973_6023561028932220537.dir/0081_cpu_gen/    --bogus  ]
Info: cpu: # 2013.09.25 16:54:04 (*) Starting Nios II generation
Info: cpu: # 2013.09.25 16:54:04 (*)   Checking for plaintext license.
Info: cpu: # 2013.09.25 16:54:05 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0/quartus
Info: cpu: # 2013.09.25 16:54:05 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2013.09.25 16:54:06 (*)   Plaintext license not found.
Info: cpu: # 2013.09.25 16:54:06 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2013.09.25 16:54:06 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0/quartus
Info: cpu: # 2013.09.25 16:54:06 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2013.09.25 16:54:08 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2013.09.25 16:54:08 (*)   Elaborating CPU configuration settings
Info: cpu: # 2013.09.25 16:54:08 (*)   Creating all objects for CPU
Info: cpu: # 2013.09.25 16:54:09 (*)     Pipeline frontend
Info: cpu: # 2013.09.25 16:54:10 (*)   Creating 'C:/Users/pwhite8/AppData/Local/Temp/alt5973_6023561028932220537.dir/0081_cpu_gen//first_nios2_system_cpu_nios2_waves.do'
Info: cpu: # 2013.09.25 16:54:10 (*)   Generating RTL from CPU objects
Info: cpu: # 2013.09.25 16:54:14 (*)   Creating encrypted RTL
Info: cpu: # 2013.09.25 16:54:15 (*)   Creating IP functional simulation model
Info: cpu: # 2013.09.25 16:54:24 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'first_nios2_system_cpu'
Info: cpu: "first_nios2_system_inst" instantiated altera_nios2_qsys "cpu"
Info: led_pio: Starting RTL generation for module 'first_nios2_system_led_pio'
Info: led_pio:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=first_nios2_system_led_pio --dir=C:/Users/pwhite8/AppData/Local/Temp/alt5973_6023561028932220537.dir/0082_led_pio_gen/ --quartus_dir=C:/altera/13.0/quartus --vhdl --config=C:/Users/pwhite8/AppData/Local/Temp/alt5973_6023561028932220537.dir/0082_led_pio_gen//first_nios2_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/pwhite8/AppData/Local/Temp/alt5973_6023561028932220537.dir/0082_led_pio_gen/  ]
Info: led_pio: Done RTL generation for module 'first_nios2_system_led_pio'
Info: led_pio: "first_nios2_system_inst" instantiated altera_avalon_pio "led_pio"
Info: jtag_uart: Starting RTL generation for module 'first_nios2_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=first_nios2_system_jtag_uart --dir=C:/Users/pwhite8/AppData/Local/Temp/alt5973_6023561028932220537.dir/0083_jtag_uart_gen/ --quartus_dir=C:/altera/13.0/quartus --vhdl --config=C:/Users/pwhite8/AppData/Local/Temp/alt5973_6023561028932220537.dir/0083_jtag_uart_gen//first_nios2_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/pwhite8/AppData/Local/Temp/alt5973_6023561028932220537.dir/0083_jtag_uart_gen/  ]
Info: jtag_uart: Done RTL generation for module 'first_nios2_system_jtag_uart'
Info: jtag_uart: "first_nios2_system_inst" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: sys_clk_timer: Starting RTL generation for module 'first_nios2_system_sys_clk_timer'
Info: sys_clk_timer:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=first_nios2_system_sys_clk_timer --dir=C:/Users/pwhite8/AppData/Local/Temp/alt5973_6023561028932220537.dir/0084_sys_clk_timer_gen/ --quartus_dir=C:/altera/13.0/quartus --vhdl --config=C:/Users/pwhite8/AppData/Local/Temp/alt5973_6023561028932220537.dir/0084_sys_clk_timer_gen//first_nios2_system_sys_clk_timer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/pwhite8/AppData/Local/Temp/alt5973_6023561028932220537.dir/0084_sys_clk_timer_gen/  ]
Info: sys_clk_timer: Done RTL generation for module 'first_nios2_system_sys_clk_timer'
Info: sys_clk_timer: "first_nios2_system_inst" instantiated altera_avalon_timer "sys_clk_timer"
Info: sysid: Generating VHDL simulation model
Info: sysid: Generated simulation model first_nios2_system_sysid.vho
Info: sysid: "first_nios2_system_inst" instantiated altera_avalon_sysid_qsys "sysid"
Info: regfile: "first_nios2_system_inst" instantiated regfile "regfile"
Info: cpu_instruction_master_translator: "first_nios2_system_inst" instantiated altera_merlin_master_translator "cpu_instruction_master_translator"
Info: cpu_jtag_debug_module_translator: "first_nios2_system_inst" instantiated altera_merlin_slave_translator "cpu_jtag_debug_module_translator"
Info: cpu_instruction_master_translator_avalon_universal_master_0_agent: "first_nios2_system_inst" instantiated altera_merlin_master_agent "cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: "first_nios2_system_inst" instantiated altera_merlin_slave_agent "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: Generating VHDL simulation model
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: Generated simulation model first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "first_nios2_system_inst" instantiated altera_avalon_sc_fifo "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "first_nios2_system_inst" instantiated altera_merlin_router "addr_router"
Info: id_router: "first_nios2_system_inst" instantiated altera_merlin_router "id_router"
Info: limiter: "first_nios2_system_inst" instantiated altera_merlin_traffic_limiter "limiter"
Info: rst_controller: "first_nios2_system_inst" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: Generating VHDL simulation model
Info: cmd_xbar_demux: Generated simulation model first_nios2_system_cmd_xbar_demux.vho
Info: cmd_xbar_demux: "first_nios2_system_inst" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: Generating VHDL simulation model
Info: cmd_xbar_demux_001: Generated simulation model first_nios2_system_cmd_xbar_demux_001.vho
Info: cmd_xbar_demux_001: "first_nios2_system_inst" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: Generating VHDL simulation model
Info: cmd_xbar_mux: Generated simulation model first_nios2_system_cmd_xbar_mux.vho
Info: cmd_xbar_mux: "first_nios2_system_inst" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: Generating VHDL simulation model
Info: rsp_xbar_demux: Generated simulation model first_nios2_system_rsp_xbar_demux.vho
Info: rsp_xbar_demux: "first_nios2_system_inst" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: Generating VHDL simulation model
Info: rsp_xbar_mux: Generated simulation model first_nios2_system_rsp_xbar_mux.vho
Info: rsp_xbar_mux: "first_nios2_system_inst" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: irq_mapper: Generating VHDL simulation model
Info: irq_mapper: Generated simulation model first_nios2_system_irq_mapper.vho
Info: irq_mapper: "first_nios2_system_inst" instantiated altera_irq_mapper "irq_mapper"
Info: first_nios2_system_tb: Done first_nios2_system_tb" with 28 modules, 154 files, 7210791 bytes
Info: ip-generate succeeded.
Info: sim-script-gen --spd=C:/Users/pwhite8/vlsi/fpga/first_nios2_system_tb.spd --output-directory=C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/
Info: Doing: ip-make-simscript --spd=C:/Users/pwhite8/vlsi/fpga/first_nios2_system_tb.spd --output-directory=C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	19 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERAPRO simulator in C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create testbench Qsys system
Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/pwhite8/vlsi/fpga/ --output-directory=C:/Users/pwhite8/vlsi/fpga/first_nios2_system/ --report-file=bsf:C:/Users/pwhite8/vlsi/fpga/first_nios2_system.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/pwhite8/vlsi/fpga/first_nios2_system.qsys
Progress: Loading fpga/first_nios2_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 13.0.1]
Progress: Parameterizing module onchip_mem
Progress: Adding cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu
Progress: Adding led_pio [altera_avalon_pio 13.0.1]
Progress: Parameterizing module led_pio
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sys_clk_timer [altera_avalon_timer 13.0.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding regfile [regfile 1.0]
Progress: Parameterizing module regfile
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: first_nios2_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: first_nios2_system.sysid: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/pwhite8/vlsi/fpga/ --output-directory=C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/pwhite8/vlsi/fpga/first_nios2_system.sopcinfo --report-file=html:C:/Users/pwhite8/vlsi/fpga/first_nios2_system.html --report-file=qip:C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.qip --report-file=cmp:C:/Users/pwhite8/vlsi/fpga/first_nios2_system.cmp --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/pwhite8/vlsi/fpga/first_nios2_system.qsys --language=VHDL
Progress: Loading fpga/first_nios2_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 13.0.1]
Progress: Parameterizing module onchip_mem
Progress: Adding cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu
Progress: Adding led_pio [altera_avalon_pio 13.0.1]
Progress: Parameterizing module led_pio
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sys_clk_timer [altera_avalon_timer 13.0.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding regfile [regfile 1.0]
Progress: Parameterizing module regfile
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: first_nios2_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: first_nios2_system.sysid: Time stamp will be automatically updated when this component is generated.
Info: first_nios2_system: Generating first_nios2_system "first_nios2_system" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 8 modules, 30 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 17 modules, 57 connections
Info: merlin_domain_transform: After transform: 34 modules, 141 connections
Info: merlin_router_transform: After transform: 43 modules, 168 connections
Info: merlin_traffic_limiter_transform: After transform: 44 modules, 172 connections
Info: reset_adaptation_transform: After transform: 45 modules, 174 connections
Info: merlin_network_to_switch_transform: After transform: 62 modules, 220 connections
Info: limiter_update_transform: After transform: 62 modules, 221 connections
Info: merlin_mm_transform: After transform: 62 modules, 221 connections
Info: merlin_interrupt_mapper_transform: After transform: 63 modules, 224 connections
Info: onchip_mem: Starting RTL generation for module 'first_nios2_system_onchip_mem'
Info: onchip_mem:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=first_nios2_system_onchip_mem --dir=C:/Users/pwhite8/AppData/Local/Temp/alt5973_6023561028932220537.dir/0123_onchip_mem_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/pwhite8/AppData/Local/Temp/alt5973_6023561028932220537.dir/0123_onchip_mem_gen//first_nios2_system_onchip_mem_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_mem: Done RTL generation for module 'first_nios2_system_onchip_mem'
Info: onchip_mem: "first_nios2_system" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: cpu: Starting RTL generation for module 'first_nios2_system_cpu'
Info: cpu:   Generation command is [exec C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=first_nios2_system_cpu --dir=C:/Users/pwhite8/AppData/Local/Temp/alt5973_6023561028932220537.dir/0124_cpu_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/pwhite8/AppData/Local/Temp/alt5973_6023561028932220537.dir/0124_cpu_gen//first_nios2_system_cpu_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: cpu: # 2013.09.25 16:54:58 (*) Starting Nios II generation
Info: cpu: # 2013.09.25 16:54:58 (*)   Checking for plaintext license.
Info: cpu: # 2013.09.25 16:54:58 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0/quartus
Info: cpu: # 2013.09.25 16:54:58 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2013.09.25 16:55:00 (*)   Plaintext license not found.
Info: cpu: # 2013.09.25 16:55:00 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2013.09.25 16:55:00 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0/quartus
Info: cpu: # 2013.09.25 16:55:00 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2013.09.25 16:55:02 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2013.09.25 16:55:02 (*)   Elaborating CPU configuration settings
Info: cpu: # 2013.09.25 16:55:02 (*)   Creating all objects for CPU
Info: cpu: # 2013.09.25 16:55:02 (*)     Pipeline frontend
Info: cpu: # 2013.09.25 16:55:04 (*)   Generating RTL from CPU objects
Info: cpu: # 2013.09.25 16:55:06 (*)   Creating encrypted RTL
Info: cpu: # 2013.09.25 16:55:07 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'first_nios2_system_cpu'
Info: cpu: "first_nios2_system" instantiated altera_nios2_qsys "cpu"
Info: led_pio: Starting RTL generation for module 'first_nios2_system_led_pio'
Info: led_pio:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=first_nios2_system_led_pio --dir=C:/Users/pwhite8/AppData/Local/Temp/alt5973_6023561028932220537.dir/0125_led_pio_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/pwhite8/AppData/Local/Temp/alt5973_6023561028932220537.dir/0125_led_pio_gen//first_nios2_system_led_pio_component_configuration.pl  --do_build_sim=0  ]
Info: led_pio: Done RTL generation for module 'first_nios2_system_led_pio'
Info: led_pio: "first_nios2_system" instantiated altera_avalon_pio "led_pio"
Info: jtag_uart: Starting RTL generation for module 'first_nios2_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=first_nios2_system_jtag_uart --dir=C:/Users/pwhite8/AppData/Local/Temp/alt5973_6023561028932220537.dir/0126_jtag_uart_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/pwhite8/AppData/Local/Temp/alt5973_6023561028932220537.dir/0126_jtag_uart_gen//first_nios2_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'first_nios2_system_jtag_uart'
Info: jtag_uart: "first_nios2_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: sys_clk_timer: Starting RTL generation for module 'first_nios2_system_sys_clk_timer'
Info: sys_clk_timer:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=first_nios2_system_sys_clk_timer --dir=C:/Users/pwhite8/AppData/Local/Temp/alt5973_6023561028932220537.dir/0127_sys_clk_timer_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/pwhite8/AppData/Local/Temp/alt5973_6023561028932220537.dir/0127_sys_clk_timer_gen//first_nios2_system_sys_clk_timer_component_configuration.pl  --do_build_sim=0  ]
Info: sys_clk_timer: Done RTL generation for module 'first_nios2_system_sys_clk_timer'
Info: sys_clk_timer: "first_nios2_system" instantiated altera_avalon_timer "sys_clk_timer"
Info: sysid: "first_nios2_system" instantiated altera_avalon_sysid_qsys "sysid"
Info: regfile: "first_nios2_system" instantiated regfile "regfile"
Info: cpu_instruction_master_translator: "first_nios2_system" instantiated altera_merlin_master_translator "cpu_instruction_master_translator"
Info: cpu_jtag_debug_module_translator: "first_nios2_system" instantiated altera_merlin_slave_translator "cpu_jtag_debug_module_translator"
Info: cpu_instruction_master_translator_avalon_universal_master_0_agent: "first_nios2_system" instantiated altera_merlin_master_agent "cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: "first_nios2_system" instantiated altera_merlin_slave_agent "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "first_nios2_system" instantiated altera_avalon_sc_fifo "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "first_nios2_system" instantiated altera_merlin_router "addr_router"
Info: id_router: "first_nios2_system" instantiated altera_merlin_router "id_router"
Info: limiter: "first_nios2_system" instantiated altera_merlin_traffic_limiter "limiter"
Info: rst_controller: "first_nios2_system" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "first_nios2_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "first_nios2_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "first_nios2_system" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "first_nios2_system" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "first_nios2_system" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "first_nios2_system" instantiated altera_irq_mapper "irq_mapper"
Info: first_nios2_system: Done first_nios2_system" with 23 modules, 112 files, 2299072 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
