Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Mon Jul 20 14:22:13 2020
| Host         : DESKTOP-VR7SNNG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file PWM_w_Int_v1_0_control_sets_placed.rpt
| Design       : PWM_w_Int_v1_0
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    19 |
| Minimum Number of register sites lost to control set restrictions |     9 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              27 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             160 |           34 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+--------------------------------------------------+-----------------------------------+------------------+----------------+
|       Clock Signal      |                   Enable Signal                  |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-------------------------+--------------------------------------------------+-----------------------------------+------------------+----------------+
|  s00_axi_aclk_IBUF_BUFG |                                                  |                                   |                4 |              4 |
|  s00_axi_aclk_IBUF_BUFG | PWM_w_Int_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0 | PWM_w_Int_v1_0_S00_AXI_inst/SR[0] |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | PWM_w_Int_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0  | PWM_w_Int_v1_0_S00_AXI_inst/SR[0] |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | PWM_w_Int_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0 | PWM_w_Int_v1_0_S00_AXI_inst/SR[0] |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | PWM_w_Int_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0 | PWM_w_Int_v1_0_S00_AXI_inst/SR[0] |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | PWM_w_Int_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0  | PWM_w_Int_v1_0_S00_AXI_inst/SR[0] |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | PWM_w_Int_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0 | PWM_w_Int_v1_0_S00_AXI_inst/SR[0] |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | PWM_w_Int_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0 | PWM_w_Int_v1_0_S00_AXI_inst/SR[0] |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | PWM_w_Int_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0 | PWM_w_Int_v1_0_S00_AXI_inst/SR[0] |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | PWM_w_Int_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0  | PWM_w_Int_v1_0_S00_AXI_inst/SR[0] |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | PWM_w_Int_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0 | PWM_w_Int_v1_0_S00_AXI_inst/SR[0] |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | PWM_w_Int_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0 | PWM_w_Int_v1_0_S00_AXI_inst/SR[0] |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | PWM_w_Int_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0 | PWM_w_Int_v1_0_S00_AXI_inst/SR[0] |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | PWM_w_Int_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0  | PWM_w_Int_v1_0_S00_AXI_inst/SR[0] |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | PWM_w_Int_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0 | PWM_w_Int_v1_0_S00_AXI_inst/SR[0] |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | PWM_w_Int_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0 | PWM_w_Int_v1_0_S00_AXI_inst/SR[0] |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | PWM_w_Int_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0 | PWM_w_Int_v1_0_S00_AXI_inst/SR[0] |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG |                                                  | PWM_w_Int_v1_0_S00_AXI_inst/SR[0] |                7 |             27 |
|  s00_axi_aclk_IBUF_BUFG | PWM_w_Int_v1_0_S00_AXI_inst/slv_reg_rden         | PWM_w_Int_v1_0_S00_AXI_inst/SR[0] |               11 |             32 |
+-------------------------+--------------------------------------------------+-----------------------------------+------------------+----------------+


