C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                05/07/2020 07:38:27 PAGE 1   


C51 COMPILER V9.53.0.0, COMPILATION OF MODULE C8051F12X_FIR_DEMO
OBJECT MODULE PLACED IN C8051F12x_FIR_Demo.OBJ
COMPILER INVOKED BY: C:\Keil_v5\C51\BIN\C51.EXE C8051F12x_FIR_Demo.c OPTIMIZE(8,SPEED) BROWSE DEBUG OBJECTEXTEND TABS(2)

line level    source

   1          //-----------------------------------------------------------------------------
   2          // Includes
   3          //-----------------------------------------------------------------------------
   4          
   5          #include "si_toolchain.h"             // Compiler-specific declarations
   6                                                 // (Keil/SDCC)
   7          #include "C8051F120_defs.h"            // SFR declarations
   8          #include <stdio.h>
   9          #include <math.h>
  10          #include "fir.h"
  11          #include "modbus.h"
  12          
  13          //-------------------------- BIPOLIAR SELECTOR --------------------------------
  14          //#define BIPOLIAR_ADC
  15          //-----------------------------------------------------------------------------
  16          
  17          //-----------------------------------------------------------------------------
  18          // Global Constants
  19          //-----------------------------------------------------------------------------
  20          
  21          #define BAUDRATE     115200            // Baud rate of UART in bps
  22          
  23          #define INTCLK       24500000          // Internal oscillator frequency in Hz    
  24          
  25          #define SYSCLK       98000000          // Output of PLL derived from (INTCLK*2)
  26          
  27          #define SAMPLE_RATE  11000             // Sample frequency in Hz
  28          
  29          #define N            500               // Number of samples to capture at
  30                                                 // each DAC frequency
  31          
  32          #define PHASE_PRECISION  65536         // Range of phase accumulator
  33          
  34          #define OUTPUT_RATE_DAC  20000L        // DAC output rate in Hz
  35          
  36          #define START_FREQUENCY  10            // Define the starting frequency
  37          #define STOP_FREQUENCY   4999          // Define the ending frequency
  38          #define FREQ_STEP        10            // Define the number of Hz the frequency
  39                                                 // will step for the frequency sweep
  40          #define DAC1_VALUE       0x8000        // value for DAC1                                       
  41                                                 
  42          //-----------------------------------------------------------------------------
  43          // Macros
  44          //-----------------------------------------------------------------------------
  45          
  46          #if defined __C51__
  47          #include <intrins.h>
  48          #define NOP() \
*** WARNING C317 IN LINE 49 OF C8051F12x_FIR_Demo.c: attempt to redefine macro 'NOP'
  49             _nop_();
  50          #elif defined SDCC
              #define NOP() \
                 _asm \
                 nop \
                 _endasm;
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                05/07/2020 07:38:27 PAGE 2   

              #endif // defined SDCC
  56          
  57          // Single FIR_TAP macro takes advantage of mirroring
  58          // (i.e. the FIR coefficients are mirrored, so the coefficient only needs to be
  59          // loaded into the MAC registers once).
  60          #define FIR_TAP_MIRROR(X,Y,Z) \
  61             MAC0A = X; \
  62             MAC0BH = Y.u8[MSB]; \
  63             MAC0BL = Y.u8[LSB]; \
  64             MAC0BH = Z.u8[MSB]; \
  65             MAC0BL = Z.u8[LSB];
  66          
  67          // Single FIR_TAP macro
  68          #define FIR_TAP(X,Y) \
  69             MAC0A = X; \
  70             MAC0BH = Y.u8[MSB]; \
  71             MAC0BL = Y.u8[LSB];
  72          
  73          #define BREAK_MACRO \
  74             SFRPAGE = UART0_PAGE; \
  75             if(TI0 == 1 || RI0 == 1){ \
  76               break; \
  77             } \
  78             SFRPAGE = SFRPAGE_save;
  79          
  80          //-----------------------------------------------------------------------------
  81          // Global Variables
  82          //-----------------------------------------------------------------------------
  83          // For the FIR filter
  84          // 'x' holds the 'delay line' of input samples
  85          //idata SI_UU16_t x[TAPS];
  86          SI_SEGMENT_VARIABLE(x[FILTER_MAX_ORDER], SI_UU16_t, xdata);
  87          SI_SEGMENT_VARIABLE(B_FIR[FILTER_MAX_ORDER], SI_UU16_t, xdata);
  88          SI_SEGMENT_VARIABLE(TAPS, uint8_t, xdata);
  89          SI_SEGMENT_VARIABLE(data_for_filter[N], SI_UU16_t, xdata);
  90          SI_SEGMENT_VARIABLE(data_for_filter_counter, int, xdata);
  91          SI_SEGMENT_VARIABLE(filtered_samples[N], int, xdata);
  92          SI_SEGMENT_VARIABLE(freq_number, unsigned char, xdata);
  93          SI_SEGMENT_VARIABLE(phase_acc[12], SI_UU16_t, xdata) = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
  94          SI_SEGMENT_VARIABLE(FREQS[12], unsigned long, xdata) = {1343, 1445, 1547, 1649, 1751, 1853, 1955, 2057, 21
             -59, 2261, 2363, 2465};
  95          SI_SEGMENT_VARIABLE(frequency, unsigned long, xdata);
  96          SI_SEGMENT_VARIABLE(delay_index_arr[12], unsigned char, xdata) = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
  97          SI_SEGMENT_VARIABLE(freq_divider, unsigned char, xdata);
  98          SI_SEGMENT_VARIABLE(freq_dac_flags[12], unsigned char, xdata);
  99          
 100          sbit LED = P1^6;                                     // LED='1' means ON
 101          
 102          SI_SEGMENT_VARIABLE(Sample, SI_UU16_t, xdata);       // Filter output
 103          SI_SEGMENT_VARIABLE(Phase_Add[12], unsigned int, xdata); // For the frequency sweep
 104          //-----------------------------------------------------------------------------
 105          // Function Prototypes
 106          //-----------------------------------------------------------------------------
 107          
 108          void SYSCLK_Init (void);               // Configure system clock
 109          void PORT_Init (void);                 // Configure port output
 110          void UART0_Init (void);                // Configure UART operation
 111          void Timer0_Init(void);                // Configure Timer0
 112          void ADC0_Init (void);                 // Configure ADC
 113          void DAC0_Init(void);                  // Configure DAC0
 114          void DAC1_Init(void);                  // Configure DAC1
 115          void Timer3_Init (int counts);         // Configure Timer 3
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                05/07/2020 07:38:27 PAGE 3   

 116          void Timer4_Init (int counts);         // Configure Timer 4
 117          void Set_DAC_Frequency (unsigned long frequency);
 118          void init_after_flash_reload();
 119          
 120          // Define the UART printing functions
 121          #if defined __C51__
 122          char putchar (char c);                 // Define putchar for Keil
 123          #elif defined SDCC
              void putchar (char c);
              #endif // defined SDCC
 126          
 127          SI_INTERRUPT_PROTO(UART0_ISR, INTERRUPT_UART0);
 128          SI_INTERRUPT_PROTO(TIMER0_ISR, INTERRUPT_TIMER0);
 129          SI_INTERRUPT_PROTO(ADC0_ISR, INTERRUPT_ADC0_EOC);
 130          // A full cycle, 16-bit, 2's complement sine wave lookup table
 131          //int code SINE_TABLE[256] = {
 132          SI_SEGMENT_VARIABLE(SINE_TABLE[256], int, code) = {
 133             0x0000, 0x0324, 0x0647, 0x096a, 0x0c8b, 0x0fab, 0x12c8, 0x15e2,
 134             0x18f8, 0x1c0b, 0x1f19, 0x2223, 0x2528, 0x2826, 0x2b1f, 0x2e11,
 135             0x30fb, 0x33de, 0x36ba, 0x398c, 0x3c56, 0x3f17, 0x41ce, 0x447a,
 136             0x471c, 0x49b4, 0x4c3f, 0x4ebf, 0x5133, 0x539b, 0x55f5, 0x5842,
 137             0x5a82, 0x5cb4, 0x5ed7, 0x60ec, 0x62f2, 0x64e8, 0x66cf, 0x68a6,
 138             0x6a6d, 0x6c24, 0x6dca, 0x6f5f, 0x70e2, 0x7255, 0x73b5, 0x7504,
 139             0x7641, 0x776c, 0x7884, 0x798a, 0x7a7d, 0x7b5d, 0x7c29, 0x7ce3,
 140             0x7d8a, 0x7e1d, 0x7e9d, 0x7f09, 0x7f62, 0x7fa7, 0x7fd8, 0x7ff6,
 141             0x7fff, 0x7ff6, 0x7fd8, 0x7fa7, 0x7f62, 0x7f09, 0x7e9d, 0x7e1d,
 142             0x7d8a, 0x7ce3, 0x7c29, 0x7b5d, 0x7a7d, 0x798a, 0x7884, 0x776c,
 143             0x7641, 0x7504, 0x73b5, 0x7255, 0x70e2, 0x6f5f, 0x6dca, 0x6c24,
 144             0x6a6d, 0x68a6, 0x66cf, 0x64e8, 0x62f2, 0x60ec, 0x5ed7, 0x5cb4,
 145             0x5a82, 0x5842, 0x55f5, 0x539b, 0x5133, 0x4ebf, 0x4c3f, 0x49b4,
 146             0x471c, 0x447a, 0x41ce, 0x3f17, 0x3c56, 0x398c, 0x36ba, 0x33de,
 147             0x30fb, 0x2e11, 0x2b1f, 0x2826, 0x2528, 0x2223, 0x1f19, 0x1c0b,
 148             0x18f8, 0x15e2, 0x12c8, 0x0fab, 0x0c8b, 0x096a, 0x0647, 0x0324,
 149             0x0000, 0xfcdc, 0xf9b9, 0xf696, 0xf375, 0xf055, 0xed38, 0xea1e,
 150             0xe708, 0xe3f5, 0xe0e7, 0xdddd, 0xdad8, 0xd7da, 0xd4e1, 0xd1ef,
 151             0xcf05, 0xcc22, 0xc946, 0xc674, 0xc3aa, 0xc0e9, 0xbe32, 0xbb86,
 152             0xb8e4, 0xb64c, 0xb3c1, 0xb141, 0xaecd, 0xac65, 0xaa0b, 0xa7be,
 153             0xa57e, 0xa34c, 0xa129, 0x9f14, 0x9d0e, 0x9b18, 0x9931, 0x975a,
 154             0x9593, 0x93dc, 0x9236, 0x90a1, 0x8f1e, 0x8dab, 0x8c4b, 0x8afc,
 155             0x89bf, 0x8894, 0x877c, 0x8676, 0x8583, 0x84a3, 0x83d7, 0x831d,
 156             0x8276, 0x81e3, 0x8163, 0x80f7, 0x809e, 0x8059, 0x8028, 0x800a,
 157             0x8000, 0x800a, 0x8028, 0x8059, 0x809e, 0x80f7, 0x8163, 0x81e3,
 158             0x8276, 0x831d, 0x83d7, 0x84a3, 0x8583, 0x8676, 0x877c, 0x8894,
 159             0x89bf, 0x8afc, 0x8c4b, 0x8dab, 0x8f1e, 0x90a1, 0x9236, 0x93dc,
 160             0x9593, 0x975a, 0x9931, 0x9b18, 0x9d0e, 0x9f14, 0xa129, 0xa34c,
 161             0xa57e, 0xa7be, 0xaa0b, 0xac65, 0xaecd, 0xb141, 0xb3c1, 0xb64c,
 162             0xb8e4, 0xbb86, 0xbe32, 0xc0e9, 0xc3aa, 0xc674, 0xc946, 0xcc22,
 163             0xcf05, 0xd1ef, 0xd4e1, 0xd7da, 0xdad8, 0xdddd, 0xe0e7, 0xe3f5,
 164             0xe708, 0xea1e, 0xed38, 0xf055, 0xf375, 0xf696, 0xf9b9, 0xfcdc,
 165          };
 166          
 167          // Similar to STARTUP.A51 for Keil, this function stub for SDCC allows us to
 168          // disable the WDT before memory is initialized.
 169          #if defined SDCC
              void _sdcc_external_startup (void);
              
              void _sdcc_external_startup (void)
              {
                 WDTCN = 0xDE;                       // Disable watchdog timer
                 WDTCN = 0xAD;
              }
              #endif // defined SDCC
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                05/07/2020 07:38:27 PAGE 4   

 178          
 179          //-----------------------------------------------------------------------------
 180          // MAIN Routine
 181          //-----------------------------------------------------------------------------
 182          
 183          void main (void)
 184          {
 185   1         //-----------------------------------------------------------------------------
 186   1         // FIR VARIABLES
 187   1         //-----------------------------------------------------------------------------
 188   1         static unsigned char delay_index = 0;
 189   1         SI_SEGMENT_VARIABLE(coeff_index, unsigned char, xdata);
 190   1         SI_SEGMENT_VARIABLE(sample_index, unsigned char, xdata);
 191   1         SI_SEGMENT_VARIABLE(opposite_sample_index, unsigned char, xdata);
 192   1         SI_SEGMENT_VARIABLE(i, int, xdata);
 193   1         unsigned int RMS_Value = 0; 
 194   1        //-----------------------------------------------------------------------------
 195   1         void (*init_func_pointer)(void) = init_after_flash_reload;
 196   1         //-----------------------------------------------------------------------------
 197   1         
 198   1         WDTCN = 0xDE;                       // Disable watchdog timer
 199   1         WDTCN = 0xAD;
 200   1      
 201   1         SYSCLK_Init ();                     // Initialize oscillator
 202   1         PORT_Init ();                       // Initialize crossbar and GPIO
 203   1         UART0_Init ();                      // Initialize UART0
 204   1         Timer0_Init ();
 205   1        
 206   1         // Initialize Timer3 to overflow at the ADC sample rate
 207   1         Timer3_Init (SYSCLK/SAMPLE_RATE);
 208   1        
 209   1         // Initialize Timer4 to overflow at the DAC sample rate
 210   1         Timer4_Init (SYSCLK/OUTPUT_RATE_DAC);  
 211   1        
 212   1         DAC0_Init ();                       // Initialize the DAC0
 213   1         DAC1_Init ();                       // Initialize the DAC1
 214   1         ADC0_Init ();                       // Initialize the ADC  
 215   1        
 216   1         SFRPAGE = ADC0_PAGE;
 217   1      
 218   1         AD0EN = 1;                          // Enable ADC
 219   1      
 220   1         SFRPAGE = MAC0_PAGE;
 221   1      
 222   1         MAC0CF = 0x06;                      // Fractional mode; Saturate
 223   1                                             // enabled
 224   1         data_for_filter_counter = 0;
 225   1         
 226   1         //
 227   1         freq_number = 0;
 228   1         
 229   1         frequency = START_FREQUENCY;
 230   1         
 231   1         EA = 1;
 232   1        
 233   1         modbus_init_from_flash(init_func_pointer);
 234   1         
 235   1      //-----------------------------------------------------------------------------  
 236   1         while (1) {
 237   2            if (data_for_filter_counter == N) {
 238   3               for (freq_number=0; freq_number<12; freq_number++) {
 239   4                  delay_index = delay_index_arr [freq_number];
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                05/07/2020 07:38:27 PAGE 5   

 240   4                  // Initialize the delay line for the FIR filter
 241   4                  for (i = 0; i < FILTER_MAX_ORDER; i++)
 242   4                  {
 243   5                     x[i].s16 = 0;
 244   5                  }
 245   4                  // Initialize the sample array
 246   4                  for (i = 0; i < N; i ++)
 247   4                  {
 248   5                     filtered_samples[i] = 0;
 249   5                  }
 250   4                  //EA = 0;           
 251   4                  TAPS = populateFirCoefficients(B_FIR, freq_number);
 252   4                  //EA = 1;
 253   4                  if (TAPS != 61) {
 254   5                     NOP();
 255   5                  }
 256   4                  if (TAPS == 61) {
 257   5                    for (i=0; i<N; i++) {         
 258   6                       // Store ADC result in the delay line
 259   6                       x[delay_index].u16 = data_for_filter[i].u16;
 260   6                       // Sample_index points to newest data
 261   6                       sample_index = delay_index;         
 262   6                       // Update delay index
 263   6                       if (delay_index == (TAPS - 1))
 264   6                       {
 265   7                          delay_index = 0;
 266   7                       }
 267   6                       else
 268   6                       {
 269   7                          delay_index++;
 270   7                       }
 271   6      
 272   6                       MAC0CF |= 0x08;                  // Clear accumulator
 273   6                  
 274   6                       // Mirror algorithm
 275   6                       if (sample_index == TAPS - 1)
 276   6                       {
 277   7                          opposite_sample_index = 0;
 278   7                       }
 279   6                       else
 280   6                       {
 281   7                          opposite_sample_index = sample_index + 1;
 282   7                       }
 283   6                       for (coeff_index = 0; coeff_index < (TAPS / 2); coeff_index++)
 284   6                       {
 285   7                          FIR_TAP_MIRROR (B_FIR[coeff_index].u16, x[sample_index],
 286   7                          x[opposite_sample_index]);
 287   7                         
 288   7                          if (sample_index == 0)
 289   7                          {
 290   8                             sample_index = TAPS - 1;
 291   8                          }
 292   7                          else
 293   7                          {
 294   8                             sample_index--;
 295   8                          }
 296   7      
 297   7                          if (opposite_sample_index == TAPS - 1)
 298   7                          {
 299   8                             opposite_sample_index = 0;
 300   8                          }
 301   7                          else
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                05/07/2020 07:38:27 PAGE 6   

 302   7                          {
 303   8                             opposite_sample_index++;
 304   8                          }
 305   7                       }
 306   6                       if ((TAPS % 2) == 1)             // Handle middle tap of odd order filter
 307   6                       {
 308   7                          FIR_TAP (B_FIR[coeff_index].u16, x[sample_index]);
 309   7                          NOP ();
 310   7                          NOP ();
 311   7                          NOP ();
 312   7                       }
 313   6                       Sample.u16 = MAC0RND;
 314   6                       filtered_samples[i] = Sample.u16;
 315   6                    }
 316   5                    //EA = 0;
 317   5                    RMS_Value = RMS_Calc(filtered_samples, N, TAPS);
 318   5                    //EA = 1;
 319   5                    putRms2Modbus(RMS_Value, freq_number);
 320   5                    delay_index_arr [freq_number] = delay_index;
 321   5                  }
 322   4               }
 323   3               LED = !LED;
 324   3               data_for_filter_counter = 0;
 325   3            }
 326   2         }
 327   1      //-----------------------------------------------------------------------------  
 328   1      }
 329          
 330          //-----------------------------------------------------------------------------
 331          // Initialization Subroutines
 332          //-----------------------------------------------------------------------------
 333          
 334          //-----------------------------------------------------------------------------
 335          // SYSCLK_Init
 336          //-----------------------------------------------------------------------------
 337          //
 338          // Return Value:  None
 339          // Parameters:    None
 340          //
 341          // This routine initializes the system clock to use the internal 24.5MHz*4
 342          // oscillator as its clock source.
 343          //
 344          //-----------------------------------------------------------------------------
 345          void SYSCLK_Init (void)
 346          {
 347   1         SI_SEGMENT_VARIABLE(i, char, xdata);
 348   1        
 349   1         SI_SEGMENT_VARIABLE(SFRPAGE_SAVE, char, xdata);
 350   1        
 351   1         SFRPAGE_SAVE = SFRPAGE;             // Save Current SFR page
 352   1      
 353   1         SFRPAGE = CONFIG_PAGE;              // Switch to the necessary SFRPAGE
 354   1      
 355   1         OSCICN = 0x83;
 356   1      
 357   1         // Step 2. Set the PLLSRC bit (PLL0CN.2) to select the desired
 358   1         // clock source for the PLL.
 359   1         PLL0CN &= ~0x04;                    // Internal oscillator
 360   1      
 361   1         // Step 3. Program the Flash read timing bits, FLRT (FLSCL.5-4) to the
 362   1         // appropriate value for the new clock rate (see Section 15. Flash Memory
 363   1         // on page 199).
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                05/07/2020 07:38:27 PAGE 7   

 364   1         SFRPAGE = LEGACY_PAGE;
 365   1         FLSCL |= 0x30;                      // >= 100 MHz
 366   1         SFRPAGE = CONFIG_PAGE;
 367   1      
 368   1         // Step 4. Enable power to the PLL by setting PLLPWR (PLL0CN.0) to ‘1’.
 369   1         PLL0CN |= 0x01;
 370   1      
 371   1         // Step 5. Program the PLL0DIV register to produce the divided reference
 372   1         // frequency to the PLL.
 373   1         PLL0DIV = 0x01;
 374   1      
 375   1         // Step 6. Program the PLLLP3-0 bits (PLL0FLT.3-0) to the appropriate
 376   1         // range for the divided reference frequency.
 377   1         PLL0FLT |= 0x01;
 378   1      
 379   1         // Step 7. Program the PLLICO1-0 bits (PLL0FLT.5-4) to the appropriate
 380   1         // range for the PLL output frequency.
 381   1         PLL0FLT &= ~0x30;
 382   1      
 383   1         // Step 8. Program the PLL0MUL register to the desired clock multiplication
 384   1         // factor.
 385   1         PLL0MUL = 0x04;
 386   1      
 387   1         // Step 9. Wait at least 5 µs, to provide a fast frequency lock.
 388   1         for (i = 100; i > 0; i--);
 389   1      
 390   1         // Step 10. Enable the PLL by setting PLLEN (PLL0CN.1) to ‘1’.
 391   1         PLL0CN |= 0x02;
 392   1      
 393   1         // Step 11. Poll PLLLCK (PLL0CN.4) until it changes from ‘0’ to ‘1’.
 394   1         while ((PLL0CN & 0x10) != 0x10);
 395   1      
 396   1         // Step 12. Switch the System Clock source to the PLL using the CLKSEL
 397   1         // register.
 398   1         CLKSEL = 0x02;
 399   1      
 400   1         SFRPAGE = SFRPAGE_SAVE;             // Restore the SFRPAGE
 401   1      }
 402          
 403          //-----------------------------------------------------------------------------
 404          // PORT_Init
 405          //-----------------------------------------------------------------------------
 406          //
 407          // Return Value:  None
 408          // Parameters:    None
 409          //
 410          // Configure the Crossbar and GPIO ports.
 411          //
 412          // Pinout:
 413          //
 414          // P0.0 - UART TX1 (push-pull)
 415          // P0.1 - UART RX1
 416          //
 417          // P1.6 - LED (push-pull)
 418          //
 419          // DAC0 - DAC0 output
 420          //
 421          // AIN0.0 - ADC0 analog input
 422          //
 423          // Note: DAC0 and AIN0.0 must be tied together.
 424          //
 425          //-----------------------------------------------------------------------------
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                05/07/2020 07:38:27 PAGE 8   

 426          void PORT_Init (void)
 427          {
 428   1         SI_SEGMENT_VARIABLE(SFRPAGE_save, unsigned char, xdata);
 429   1         SFRPAGE_save = SFRPAGE;             // Save the current SFRPAGE
 430   1      
 431   1         SFRPAGE = CONFIG_PAGE;              // Switch to the necessary SFRPAGE
 432   1      
 433   1         XBR0     = 0x04;
 434   1         XBR1     = 0x00;
 435   1         XBR2     = 0x40;                    // Enable crossbar and weak pull-up
 436   1                                             // Enable UART0
 437   1      
 438   1         P0MDOUT |= 0x01;                    // Set TX1 pin to push-pull
 439   1         P1MDOUT |= 0x40;                    // Set P1.6(LED) to push-pull
 440   1        
 441   1         SFRPAGE = SFRPAGE_save;             // Restore the SFRPAGE
 442   1      }
 443          
 444          //-----------------------------------------------------------------------------
 445          // UART0_Init
 446          //-----------------------------------------------------------------------------
 447          void Timer0_Init(void)
 448          {
 449   1        SI_SEGMENT_VARIABLE(SFRPAGE_save, unsigned char, xdata);
 450   1        SFRPAGE_save = SFRPAGE;
 451   1        
 452   1        SFRPAGE = TIMER01_PAGE;
 453   1        
 454   1        TMOD   &= 0xFD;
 455   1        TMOD   |= 0x01;
 456   1        TH0     = 0x00;
 457   1        TL0     = 0x00;
 458   1        ET0     = 1;
 459   1        TR0     = 1;
 460   1        CKCON  |= 0x08;
 461   1        SFRPAGE = SFRPAGE_save;
 462   1      }
 463          //-----------------------------------------------------------------------------
 464          // UART0_Init
 465          //-----------------------------------------------------------------------------
 466          //
 467          // Return Value:  None
 468          // Parameters:    None
 469          //
 470          // Configure the UART0 using Timer1, for <BAUDRATE> and 8-N-1.
 471          //
 472          //-----------------------------------------------------------------------------
 473          void UART0_Init (void)
 474          {
 475   1         SI_SEGMENT_VARIABLE(SFRPAGE_save, unsigned char, xdata); 
 476   1         SFRPAGE_save = SFRPAGE; // Save the current SFRPAGE
 477   1      
 478   1         SFRPAGE = UART0_PAGE;               // Switch to the necessary SFRPAGE
 479   1          
 480   1         SCON0  = 0x70;
 481   1         TMOD   = 0x20;
 482   1         TH1    = 0x5D;///0xE5;///0x5D;////0xE5;// - 115200;
 483   1         TR1    = 1;
 484   1         CKCON |= 0x10;
 485   1         PCON  |= 0x80;//SMOD0 = 1 
 486   1        
 487   1         TI0    = 0;                         // Indicate TX0 ready
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                05/07/2020 07:38:27 PAGE 9   

 488   1         
 489   1         PS0    = 1;
 490   1        
 491   1         ES0    = 1; 
 492   1        
 493   1         SFRPAGE = SFRPAGE_save;             // Restore the SFRPAGE
 494   1      }
 495          //-----------------------------------------------------------------------------
 496          // DAC0_Init
 497          //-----------------------------------------------------------------------------
 498          //
 499          // Return Value:  None
 500          // Parameters:    None
 501          //
 502          // Configure DAC1 to update on Timer4 overflows.  VREF is already enabled by
 503          // the ADC initialization code.
 504          //
 505          //-----------------------------------------------------------------------------
 506          void DAC0_Init(void){
 507   1      
 508   1         SI_SEGMENT_VARIABLE(SFRPAGE_SAVE, char, xdata);
 509   1         SFRPAGE_SAVE = SFRPAGE;             // Save Current SFR page
 510   1      
 511   1         SFRPAGE = DAC0_PAGE;
 512   1      
 513   1         DAC0CN = 0x94;                      // Enable DAC0 in left-justified mode
 514   1                                             // managed by Timer4 overflows
 515   1      
 516   1         SFRPAGE = SFRPAGE_SAVE;             // Restore SFR page
 517   1      }
 518          
 519          //-----------------------------------------------------------------------------
 520          // DAC1_Init
 521          //-----------------------------------------------------------------------------
 522          //
 523          // Return Value:  None
 524          // Parameters:    None
 525          //
 526          // Configure DAC1 to update on write to DAC1H.  VREF is already enabled by
 527          // the ADC initialization code.
 528          //
 529          //-----------------------------------------------------------------------------
 530          void DAC1_Init(void){
 531   1      
 532   1         SI_SEGMENT_VARIABLE(SFRPAGE_SAVE, char, xdata);
 533   1         SFRPAGE_SAVE = SFRPAGE;             // Save Current SFR page
 534   1      
 535   1         SFRPAGE = DAC1_PAGE;
 536   1      
 537   1         DAC1CN = 0x84;                      // Enable DAC1 in left-justified mode
 538   1                                             // managed by write data to DAC1H
 539   1         
 540   1         DAC1 = DAC1_VALUE;                  // Write to DAC1
 541   1      
 542   1         SFRPAGE = SFRPAGE_SAVE;             // Restore SFR page
 543   1      }
 544          
 545          //-----------------------------------------------------------------------------
 546          // ADC0_Init
 547          //-----------------------------------------------------------------------------
 548          //
 549          // Return Value:  None
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                05/07/2020 07:38:27 PAGE 10  

 550          // Parameters:    None
 551          //
 552          // Configures ADC0 to make single-ended analog measurements on pin AIN0.0 for
 553          // the FIR filter.  Timer3 overflows are the conversion source and the data is
 554          // left-justified.  This function also enables the ADC end-of-conversion
 555          // interrupt and leaves the ADC disabled.
 556          //
 557          //-----------------------------------------------------------------------------
 558          void ADC0_Init (void)
 559          {
 560   1         SI_SEGMENT_VARIABLE(SFRPAGE_SAVE, char, xdata);
 561   1        
 562   1         SFRPAGE_SAVE = SFRPAGE;             // Save Current SFR page
 563   1      
 564   1         SFRPAGE = ADC0_PAGE;
 565   1      
 566   1         ADC0CN = 0x05;                      // ADC0 disabled; normal tracking
 567   1                                             // mode; ADC0 conversions are initiated
 568   1                                             // on overflow of Timer3; ADC0 data is
 569   1                                             // left-justified
 570   1      
 571   1         REF0CN = 0x03;                      // Enable on-chip VREF and VREF output
 572   1                                             // buffer
 573   1      #ifndef BIPOLIAR_ADC
 574   1         AMX0SL = 0x00;                      // Select AIN0.0 as ADC mux input
 575   1      #else 
                 AMX0CF = 0x01;
                 AMX0SL = 0x00;
              #endif
 579   1        
 580   1         ADC0CF = (SYSCLK/2500000) << 3;     // ADC conversion clock = 2.5MHz
 581   1      
 582   1         EIE2 |= 0x02;                       // Enable ADC interrupts
 583   1      
 584   1         SFRPAGE = SFRPAGE_SAVE;             // Restore SFR page
 585   1      }
 586          
 587          //-----------------------------------------------------------------------------
 588          // Timer3_Init
 589          //-----------------------------------------------------------------------------
 590          //
 591          // Return Value:  None
 592          // Parameters:    None
 593          //
 594          // Configure Timer3 to auto-reload at interval specified by <counts> (no
 595          // interrupt generated) using SYSCLK as its time base.
 596          //
 597          // Timer 3 overflow automatically triggers ADC0 conversion.
 598          //
 599          //-----------------------------------------------------------------------------
 600          void Timer3_Init (int counts)
 601          {
 602   1         SI_SEGMENT_VARIABLE(SFRPAGE_SAVE, char, xdata);
 603   1        
 604   1         SFRPAGE_SAVE = SFRPAGE;             // Save Current SFR page
 605   1      
 606   1         SFRPAGE = TMR3_PAGE;
 607   1      
 608   1         TMR3CN = 0x00;                      // Stop Timer3; Clear TF3;
 609   1         TMR3CF = 0x08;                      // use SYSCLK as timebase
 610   1      
 611   1         RCAP3   = -counts;                  // Init reload values
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                05/07/2020 07:38:27 PAGE 11  

 612   1         TMR3    = RCAP3;                    // set to reload immediately
 613   1         EIE2   &= ~0x01;                    // Disable Timer3 interrupts
 614   1         TR3 = 1;                            // Start Timer3
 615   1      
 616   1         SFRPAGE = SFRPAGE_SAVE;             // Restore SFR page
 617   1      }
 618          //-----------------------------------------------------------------------------
 619          // Timer4_Init
 620          //-----------------------------------------------------------------------------
 621          //
 622          // Return Value:  None
 623          // Parameters:
 624          //   1) counts - the number of timer clocks to count before a timer interrupt
 625          //           should occur
 626          //
 627          // Configure Timer4 to auto-reload mode and to generate interrupts
 628          // at intervals specified in <counts> using SYSCLK as its time base.
 629          //
 630          // Timer 4 overflow controls the DAC update rate.
 631          //
 632          //-----------------------------------------------------------------------------
 633          void Timer4_Init (int counts)
 634          {
 635   1         SI_SEGMENT_VARIABLE(SFRPAGE_SAVE, char, xdata);
 636   1        
 637   1         SFRPAGE_SAVE = SFRPAGE;          // Save Current SFR page
 638   1      
 639   1         SFRPAGE = TMR4_PAGE;
 640   1      
 641   1         TMR4CN = 0x00;                   // Stop Timer4; Clear overflow flag (TF4);
 642   1                                          // Set to Auto-Reload Mode
 643   1      
 644   1         TMR4CF = 0x08;                   // Configure Timer4 to increment;
 645   1                                          // Timer4 counts SYSCLKs
 646   1      
 647   1         RCAP4 = -counts;                 // Set reload value
 648   1         TMR4 = RCAP4;                    // Initialzie Timer4 to reload value
 649   1        
 650   1         EIE2 |= 0x04;                    // Enable Timer4 interrupts
 651   1         TR4 = 1;                         // Start Timer4
 652   1      
 653   1         SFRPAGE = SFRPAGE_SAVE;          // Restore SFR page
 654   1      }
 655          //-----------------------------------------------------------------------------
 656          // ADC0_ISR
 657          //-----------------------------------------------------------------------------
 658          //
 659          // ADC0 end-of-conversion ISR
 660          //
 661          // This interrupt service routine is called on ADC0 conversion complete.
 662          // The ADC result is converted to signed and stored in the FIR delay line.
 663          //
 664          // If the global <FIR_On> bit is set to a '1', then the FIR output is computed
 665          // and stored in the global variable 'Sample'.  The 'Sample_Ready' indicator
 666          // bit is set to indicate the value is ready.
 667          //
 668          // If <FIR_On> is set to '0', then the ADC sample is copied to the global
 669          // 'Sample' variable.  The 'Sample_Ready' indicator bit is set to indicate
 670          // that the value is ready.
 671          //
 672          //-----------------------------------------------------------------------------
 673          //void ADC0_ISR (void) interrupt 15
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                05/07/2020 07:38:27 PAGE 12  

 674          #pragma NOAREGS
 675          SI_INTERRUPT(ADC0_ISR, INTERRUPT_ADC0_EOC)
 676          {
 677   1         volatile SI_UU16_t input;
 678   1        
 679   1         AD0INT = 0;                         // Clear ADC conversion complete
 680   1                                             // indicator
 681   1      
 682   1         input.s16 = ADC0^0x8000;            // Convert to bipolar value
 683   1         
 684   1         
 685   1         if (data_for_filter_counter < N) {
 686   2            data_for_filter [data_for_filter_counter++].u16 = input.u16;
 687   2         }
 688   1      }
 689          
 690          #pragma NOAREGS
 691          SI_INTERRUPT(TIMER0_ISR, INTERRUPT_TIMER0)
 692          {
 693   1        unsigned char SFRPAGE_save = SFRPAGE;
 694   1        SFRPAGE = TIMER01_PAGE;
 695   1        TH0     = 0x00;
 696   1        TL0     = 0x00;
 697   1        TF0     = 0;
 698   1        SFRPAGE = SFRPAGE_save;
 699   1        if(modbus_was_sendind_received()) {
 700   2          modbus_command_received();
 701   2          LED     = !LED;
 702   2        }
 703   1        SFRPAGE = SFRPAGE_save;
 704   1      }
 705          
 706          #pragma NOAREGS
 707          SI_INTERRUPT(UART0_ISR, INTERRUPT_UART0)
 708          {
 709   1        unsigned char SFRPAGE_save = SFRPAGE; // Save the current SFRPAGE
 710   1        SFRPAGE = UART0_PAGE;
 711   1        if(RI0 == 1) {
 712   2          //SFRPAGE = TMR4_PAGE;
 713   2          //TR4 = 0;
 714   2          //SFRPAGE = UART0_PAGE;
 715   2          //AD0EN = 0;
 716   2          modbus_byte_receive(SBUF0);
 717   2          RI0 = 0;
 718   2        }
 719   1        if(TI0 == 1) {
 720   2          TI0 = 0;
 721   2          if (modbus_transmit_buffer_is_empty()) {
 722   3          }
 723   2          else {
 724   3            modbus_transmit_byte();
 725   3          }
 726   2        }
 727   1        SFRPAGE = SFRPAGE_save;               // Restore the SFRPAGE  
 728   1      }
 729          //-----------------------------------------------------------------------------
 730          // Timer4_ISR
 731          //-----------------------------------------------------------------------------
 732          //
 733          // This ISR is called on Timer4 overflows.  Timer4 is set to auto-reload mode
 734          // and is used to schedule the DAC output sample rate in this example.
 735          // Note that the value that is written to DAC1 during this ISR call is
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                05/07/2020 07:38:27 PAGE 13  

 736          // actually transferred to DAC1 at the next Timer4 overflow.
 737          //
 738          //-----------------------------------------------------------------------------
 739          //void Timer4_ISR (void) interrupt 16
 740          #pragma NOAREGS
 741          SI_INTERRUPT(Timer4_ISR, INTERRUPT_TIMER4)
 742          { 
 743   1         char number = 0;
 744   1         int temp1 = 0;                      // The temporary value that passes
 745   1                                             // through 3 stages before being written
 746   1                                             // to the IDAC
 747   1         TMR3CN &= ~0x80;                    // Clear Timer3 overflow flag
 748   1        
 749   1         for (number=0; number<12; number++) {
 750   2            if (freq_dac_flags [number] == 1) {
 751   3              phase_acc[number].u16 += Phase_Add [number];
 752   3              temp1 += (SINE_TABLE[phase_acc[number].u8[MSB]] / freq_divider);
 753   3            }
 754   2         }
 755   1        
 756   1         //LED = !LED;
 757   1         
 758   1         SFRPAGE = DAC0_PAGE;
 759   1      
 760   1         // Add a DC bias to make the rails 0 to 65535
 761   1         // Note: the XOR with 0x8000 translates the bipolar quantity into
 762   1         // a unipolar quantity.
 763   1      
 764   1         DAC0 = 0x8000 ^ temp1;              // Write to DAC0
 765   1      }
 766          
 767          #pragma NOAREGS
 768          void init_after_flash_reload() {
 769   1         //-----------------------------------------------------------------------
 770   1         SI_SEGMENT_VARIABLE(i, char, xdata);
 771   1         //----------------------- FREQ DIVIDER INIT -----------------------------
 772   1         freq_divider = modbus_get_freq_divider();
 773   1         if (freq_divider == 0) {
 774   2            freq_divider = 1;
 775   2         }
 776   1         //--------------------------- FREQ INIT ---------------------------------
 777   1         modbus_init_freqs(FREQS);
 778   1         //-----------------------------------------------------------------------
 779   1         for (i=0; i<12; i++) {
 780   2            Phase_Add [i] = (unsigned int)((unsigned long)((FREQS [i] *
 781   2                      PHASE_PRECISION) / OUTPUT_RATE_DAC));
 782   2            if (getFreqFromModbusForDAC(i) != 0) {
 783   3               freq_dac_flags [i] = 1;
 784   3            } else {
 785   3               freq_dac_flags [i] = 0;
 786   3            }
 787   2         }
 788   1         //-----------------------------------------------------------------------
 789   1      }
 790          
 791          //-----------------------------------------------------------------------------
 792          // putchar
 793          //-----------------------------------------------------------------------------
 794          //
 795          // Return Value:
 796          //   1) char c - returns the char c that was passed as a parameter
 797          // Parameters:
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                05/07/2020 07:38:27 PAGE 14  

 798          //   1) char c - the character to be printed
 799          //
 800          // Print the character <c> using UART0 at <BAUDRATE>.
 801          //
 802          //-----------------------------------------------------------------------------
 803          #if defined __C51__
 804          char putchar (char c)
 805          #elif defined SDCC
              void putchar (char c)
              #endif
 808          {
 809   1         modbus_push_transmit_buffer(c);
 810   1      #if defined __C51__
 811   1         return c;                           // Print the character
 812   1      #endif
 813   1      }
 814          //-----------------------------------------------------------------------------
 815          // End Of File
 816          //-----------------------------------------------------------------------------


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =   1796    ----
   CONSTANT SIZE    =    512    ----
   XDATA SIZE       =   2375      16
   PDATA SIZE       =   ----    ----
   DATA SIZE        =      1      12
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  1 WARNING(S),  0 ERROR(S)
