==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 372.707 ; gain = 0.105 ; free physical = 1845 ; free virtual = 10382
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 372.707 ; gain = 0.105 ; free physical = 1845 ; free virtual = 10382
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 372.984 ; gain = 0.383 ; free physical = 1831 ; free virtual = 10369
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div5_chunk' into 'int_63_div5' (test.cpp:5127) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div10' into 'operator_long_div10' (test.cpp:5139) automatically.
WARNING: [SYNCHK 200-23] test.cpp:5126: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 500.922 ; gain = 128.320 ; free physical = 1826 ; free virtual = 10365
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:5123) in function 'int_63_div5' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div5' into 'lut_div5_chunk' (test.cpp:2538) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div5' into 'lut_div5_chunk' (test.cpp:2539) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div5' into 'lut_div5_chunk' (test.cpp:2540) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div5' into 'lut_div5_chunk' (test.cpp:2541) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div5' into 'lut_div5_chunk' (test.cpp:2542) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q2_div5' into 'lut_div5_chunk' (test.cpp:2543) automatically.
INFO: [XFORM 203-602] Inlining function 'int_63_div5' into 'operator_int_64_div10' (test.cpp:5135) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div10' into 'operator_long_div10' (test.cpp:5139) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 500.922 ; gain = 128.320 ; free physical = 1801 ; free virtual = 10340
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 500.922 ; gain = 128.320 ; free physical = 1791 ; free virtual = 10330
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_long_div10' ...
WARNING: [SYN 201-107] Renaming port name 'operator_long_div10/in' to 'operator_long_div10/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div5_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.63 seconds; current allocated memory: 94.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 94.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_long_div10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (44.9385ns) exceeds the target (target clock period: 50ns, clock uncertainty: 6.25ns, effective delay budget: 43.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('call_ret_9_i_i', test.cpp:5127->test.cpp:5135->test.cpp:5139) to 'lut_div5_chunk' (3.74 ns)
	'call' operation ('call_ret_i_i_5', test.cpp:5127->test.cpp:5135->test.cpp:5139) to 'lut_div5_chunk' (3.74 ns)
	'call' operation ('call_ret_10_i_i', test.cpp:5127->test.cpp:5135->test.cpp:5139) to 'lut_div5_chunk' (3.74 ns)
	'call' operation ('call_ret_11_i_i', test.cpp:5127->test.cpp:5135->test.cpp:5139) to 'lut_div5_chunk' (3.74 ns)
	'call' operation ('call_ret_12_i_i', test.cpp:5127->test.cpp:5135->test.cpp:5139) to 'lut_div5_chunk' (3.74 ns)
	'call' operation ('call_ret_13_i_i', test.cpp:5127->test.cpp:5135->test.cpp:5139) to 'lut_div5_chunk' (3.74 ns)
	'call' operation ('call_ret_14_i_i', test.cpp:5127->test.cpp:5135->test.cpp:5139) to 'lut_div5_chunk' (3.74 ns)
	'call' operation ('call_ret_15_i_i', test.cpp:5127->test.cpp:5135->test.cpp:5139) to 'lut_div5_chunk' (3.74 ns)
	'call' operation ('call_ret_16_i_i', test.cpp:5127->test.cpp:5135->test.cpp:5139) to 'lut_div5_chunk' (3.74 ns)
	'call' operation ('call_ret_17_i_i', test.cpp:5127->test.cpp:5135->test.cpp:5139) to 'lut_div5_chunk' (3.74 ns)
	'call' operation ('call_ret_18_i_i', test.cpp:5127->test.cpp:5135->test.cpp:5139) to 'lut_div5_chunk' (3.74 ns)
	'call' operation ('call_ret_19_i_i', test.cpp:5127->test.cpp:5135->test.cpp:5139) to 'lut_div5_chunk' (3.74 ns)
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6599:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6678:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6733:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6812:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6888:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6967:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7046:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7122:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7202:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7268:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7347:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7402:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7478:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7557:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7633:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7709:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7788:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7865:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 1287 ; free virtual = 9984
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 1287 ; free virtual = 9984
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 1326 ; free virtual = 10027
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div5_chunk' into 'int_63_div5' (test.cpp:5266) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div10' into 'operator_long_div10' (test.cpp:5280) automatically.
WARNING: [SYNCHK 200-23] test.cpp:5265: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 1323 ; free virtual = 10025
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:5262) in function 'int_63_div5' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div5' into 'lut_div5_chunk' (test.cpp:2665) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div5' into 'lut_div5_chunk' (test.cpp:2666) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div5' into 'lut_div5_chunk' (test.cpp:2667) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div5' into 'lut_div5_chunk' (test.cpp:2668) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div5' into 'lut_div5_chunk' (test.cpp:2669) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q2_div5' into 'lut_div5_chunk' (test.cpp:2670) automatically.
INFO: [XFORM 203-602] Inlining function 'int_63_div5' into 'operator_int_64_div10' (test.cpp:5274) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div10' into 'operator_long_div10' (test.cpp:5280) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 1289 ; free virtual = 9993
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 1280 ; free virtual = 9984
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_long_div10' ...
WARNING: [SYN 201-107] Renaming port name 'operator_long_div10/in' to 'operator_long_div10/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div5_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.66 seconds; current allocated memory: 178.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 178.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_long_div10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (41.1936ns) exceeds the target (target clock period: 20ns, clock uncertainty: 2.5ns, effective delay budget: 17.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('call_ret_i_i_5', test.cpp:5266->test.cpp:5274->test.cpp:5280) to 'lut_div5_chunk' (3.74 ns)
	'call' operation ('call_ret_10_i_i', test.cpp:5266->test.cpp:5274->test.cpp:5280) to 'lut_div5_chunk' (3.74 ns)
	'call' operation ('call_ret_11_i_i', test.cpp:5266->test.cpp:5274->test.cpp:5280) to 'lut_div5_chunk' (3.74 ns)
	'call' operation ('call_ret_12_i_i', test.cpp:5266->test.cpp:5274->test.cpp:5280) to 'lut_div5_chunk' (3.74 ns)
	'call' operation ('call_ret_13_i_i', test.cpp:5266->test.cpp:5274->test.cpp:5280) to 'lut_div5_chunk' (3.74 ns)
	'call' operation ('call_ret_14_i_i', test.cpp:5266->test.cpp:5274->test.cpp:5280) to 'lut_div5_chunk' (3.74 ns)
	'call' operation ('call_ret_15_i_i', test.cpp:5266->test.cpp:5274->test.cpp:5280) to 'lut_div5_chunk' (3.74 ns)
	'call' operation ('call_ret_16_i_i', test.cpp:5266->test.cpp:5274->test.cpp:5280) to 'lut_div5_chunk' (3.74 ns)
	'call' operation ('call_ret_17_i_i', test.cpp:5266->test.cpp:5274->test.cpp:5280) to 'lut_div5_chunk' (3.74 ns)
	'call' operation ('call_ret_18_i_i', test.cpp:5266->test.cpp:5274->test.cpp:5280) to 'lut_div5_chunk' (3.74 ns)
	'call' operation ('call_ret_19_i_i', test.cpp:5266->test.cpp:5274->test.cpp:5280) to 'lut_div5_chunk' (3.74 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 178.658 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 178.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div5_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'operator_long_div10_mux_646_1_1_1' to 'operator_long_divbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_long_divbkb': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div5_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 180.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_long_div10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_long_div10/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_long_div10' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_long_div10'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 181.479 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 1306 ; free virtual = 10014
INFO: [SYSC 207-301] Generating SystemC RTL for operator_long_div10.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_long_div10.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_long_div10.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div11'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6600:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6679:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6734:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6813:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6889:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6968:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7047:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7123:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7203:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7269:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7348:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7403:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7479:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7558:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7634:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7710:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7789:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7866:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 564.602 ; gain = 192.000 ; free physical = 1420 ; free virtual = 10037
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 564.602 ; gain = 192.000 ; free physical = 1420 ; free virtual = 10037
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 564.602 ; gain = 192.000 ; free physical = 1412 ; free virtual = 10034
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div5_chunk' into 'int_63_div5' (test.cpp:5267) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div10' into 'operator_long_div10' (test.cpp:5281) automatically.
WARNING: [SYNCHK 200-23] test.cpp:5266: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 564.602 ; gain = 192.000 ; free physical = 1403 ; free virtual = 10026
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:5263) in function 'int_63_div5' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div5' into 'lut_div5_chunk' (test.cpp:2665) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div5' into 'lut_div5_chunk' (test.cpp:2666) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div5' into 'lut_div5_chunk' (test.cpp:2667) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div5' into 'lut_div5_chunk' (test.cpp:2668) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div5' into 'lut_div5_chunk' (test.cpp:2669) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q2_div5' into 'lut_div5_chunk' (test.cpp:2670) automatically.
INFO: [XFORM 203-602] Inlining function 'int_63_div5' into 'operator_int_64_div10' (test.cpp:5275) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div10' into 'operator_long_div10' (test.cpp:5281) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 564.602 ; gain = 192.000 ; free physical = 1356 ; free virtual = 9981
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 564.602 ; gain = 192.000 ; free physical = 1385 ; free virtual = 10009
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_long_div10' ...
WARNING: [SYN 201-107] Renaming port name 'operator_long_div10/in' to 'operator_long_div10/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div5_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.78 seconds; current allocated memory: 178.057 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 178.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_long_div10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (41.1936ns) exceeds the target (target clock period: 20ns, clock uncertainty: 2.5ns, effective delay budget: 17.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('call_ret_i_i_5', test.cpp:5267->test.cpp:5275->test.cpp:5281) to 'lut_div5_chunk' (3.74 ns)
	'call' operation ('call_ret_10_i_i', test.cpp:5267->test.cpp:5275->test.cpp:5281) to 'lut_div5_chunk' (3.74 ns)
	'call' operation ('call_ret_11_i_i', test.cpp:5267->test.cpp:5275->test.cpp:5281) to 'lut_div5_chunk' (3.74 ns)
	'call' operation ('call_ret_12_i_i', test.cpp:5267->test.cpp:5275->test.cpp:5281) to 'lut_div5_chunk' (3.74 ns)
	'call' operation ('call_ret_13_i_i', test.cpp:5267->test.cpp:5275->test.cpp:5281) to 'lut_div5_chunk' (3.74 ns)
	'call' operation ('call_ret_14_i_i', test.cpp:5267->test.cpp:5275->test.cpp:5281) to 'lut_div5_chunk' (3.74 ns)
	'call' operation ('call_ret_15_i_i', test.cpp:5267->test.cpp:5275->test.cpp:5281) to 'lut_div5_chunk' (3.74 ns)
	'call' operation ('call_ret_16_i_i', test.cpp:5267->test.cpp:5275->test.cpp:5281) to 'lut_div5_chunk' (3.74 ns)
	'call' operation ('call_ret_17_i_i', test.cpp:5267->test.cpp:5275->test.cpp:5281) to 'lut_div5_chunk' (3.74 ns)
	'call' operation ('call_ret_18_i_i', test.cpp:5267->test.cpp:5275->test.cpp:5281) to 'lut_div5_chunk' (3.74 ns)
	'call' operation ('call_ret_19_i_i', test.cpp:5267->test.cpp:5275->test.cpp:5281) to 'lut_div5_chunk' (3.74 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 178.686 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 179.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div5_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'operator_long_div10_mux_646_1_1_1' to 'operator_long_divbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_long_divbkb': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div5_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 180.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_long_div10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_long_div10/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_long_div10' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_long_div10'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 181.479 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 564.602 ; gain = 192.000 ; free physical = 1365 ; free virtual = 9990
INFO: [SYSC 207-301] Generating SystemC RTL for operator_long_div10.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_long_div10.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_long_div10.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div11'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6600:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6679:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6734:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6813:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6889:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6968:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7047:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7123:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7203:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7269:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7348:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7403:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7479:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7558:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7634:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7710:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7789:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7864:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 564.609 ; gain = 192.000 ; free physical = 1393 ; free virtual = 10004
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 564.609 ; gain = 192.000 ; free physical = 1393 ; free virtual = 10004
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 564.609 ; gain = 192.000 ; free physical = 1383 ; free virtual = 9997
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div5_chunk' into 'int_63_div5' (test.cpp:5267) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div10' into 'operator_long_div10' (test.cpp:5281) automatically.
WARNING: [SYNCHK 200-23] test.cpp:5266: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 564.609 ; gain = 192.000 ; free physical = 1364 ; free virtual = 9980
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:5263) in function 'int_63_div5' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div5' into 'lut_div5_chunk' (test.cpp:2665) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div5' into 'lut_div5_chunk' (test.cpp:2666) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div5' into 'lut_div5_chunk' (test.cpp:2667) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div5' into 'lut_div5_chunk' (test.cpp:2668) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div5' into 'lut_div5_chunk' (test.cpp:2669) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q2_div5' into 'lut_div5_chunk' (test.cpp:2670) automatically.
INFO: [XFORM 203-602] Inlining function 'int_63_div5' into 'operator_int_64_div10' (test.cpp:5275) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div10' into 'operator_long_div10' (test.cpp:5281) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 564.609 ; gain = 192.000 ; free physical = 1327 ; free virtual = 9945
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 564.609 ; gain = 192.000 ; free physical = 1318 ; free virtual = 9936
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_long_div10' ...
WARNING: [SYN 201-107] Renaming port name 'operator_long_div10/in' to 'operator_long_div10/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div5_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.18 seconds; current allocated memory: 178.083 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 178.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_long_div10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (41.1936ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('call_ret_i_i_5', test.cpp:5267->test.cpp:5275->test.cpp:5281) to 'lut_div5_chunk' (3.74 ns)
	'call' operation ('call_ret_10_i_i', test.cpp:5267->test.cpp:5275->test.cpp:5281) to 'lut_div5_chunk' (3.74 ns)
	'call' operation ('call_ret_11_i_i', test.cpp:5267->test.cpp:5275->test.cpp:5281) to 'lut_div5_chunk' (3.74 ns)
	'call' operation ('call_ret_12_i_i', test.cpp:5267->test.cpp:5275->test.cpp:5281) to 'lut_div5_chunk' (3.74 ns)
	'call' operation ('call_ret_13_i_i', test.cpp:5267->test.cpp:5275->test.cpp:5281) to 'lut_div5_chunk' (3.74 ns)
	'call' operation ('call_ret_14_i_i', test.cpp:5267->test.cpp:5275->test.cpp:5281) to 'lut_div5_chunk' (3.74 ns)
	'call' operation ('call_ret_15_i_i', test.cpp:5267->test.cpp:5275->test.cpp:5281) to 'lut_div5_chunk' (3.74 ns)
	'call' operation ('call_ret_16_i_i', test.cpp:5267->test.cpp:5275->test.cpp:5281) to 'lut_div5_chunk' (3.74 ns)
	'call' operation ('call_ret_17_i_i', test.cpp:5267->test.cpp:5275->test.cpp:5281) to 'lut_div5_chunk' (3.74 ns)
	'call' operation ('call_ret_18_i_i', test.cpp:5267->test.cpp:5275->test.cpp:5281) to 'lut_div5_chunk' (3.74 ns)
	'call' operation ('call_ret_19_i_i', test.cpp:5267->test.cpp:5275->test.cpp:5281) to 'lut_div5_chunk' (3.74 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 178.712 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 179.041 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div5_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'operator_long_div10_mux_646_1_1_1' to 'operator_long_divbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_long_divbkb': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div5_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 180.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_long_div10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_long_div10/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_long_div10' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_long_div10'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 181.527 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 564.609 ; gain = 192.000 ; free physical = 1293 ; free virtual = 9914
INFO: [SYSC 207-301] Generating SystemC RTL for operator_long_div10.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_long_div10.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_long_div10.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div11'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div11'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div11'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div11'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div11'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div11'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6600:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6679:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6734:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6813:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6889:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6968:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7047:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7123:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7203:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7269:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7348:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7403:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7479:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7558:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7634:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7710:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7789:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7866:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 372.707 ; gain = 0.105 ; free physical = 1221 ; free virtual = 9880
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 372.707 ; gain = 0.105 ; free physical = 1221 ; free virtual = 9880
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 501.379 ; gain = 128.777 ; free physical = 1192 ; free virtual = 9854
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div5_chunk' into 'int_63_div5' (test.cpp:5267) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div10' into 'operator_long_div10' (test.cpp:5281) automatically.
WARNING: [SYNCHK 200-23] test.cpp:5266: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 501.379 ; gain = 128.777 ; free physical = 1161 ; free virtual = 9827
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:5263) in function 'int_63_div5' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div5' into 'lut_div5_chunk' (test.cpp:2665) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div5' into 'lut_div5_chunk' (test.cpp:2666) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div5' into 'lut_div5_chunk' (test.cpp:2667) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div5' into 'lut_div5_chunk' (test.cpp:2668) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div5' into 'lut_div5_chunk' (test.cpp:2669) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q2_div5' into 'lut_div5_chunk' (test.cpp:2670) automatically.
INFO: [XFORM 203-602] Inlining function 'int_63_div5' into 'operator_int_64_div10' (test.cpp:5275) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div10' into 'operator_long_div10' (test.cpp:5281) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 501.379 ; gain = 128.777 ; free physical = 1128 ; free virtual = 9796
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 501.379 ; gain = 128.777 ; free physical = 1123 ; free virtual = 9787
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_long_div10' ...
WARNING: [SYN 201-107] Renaming port name 'operator_long_div10/in' to 'operator_long_div10/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div5_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.92 seconds; current allocated memory: 122.240 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 122.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_long_div10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (41.1936ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('call_ret_i_i_5', test.cpp:5267->test.cpp:5275->test.cpp:5281) to 'lut_div5_chunk' (3.74 ns)
	'call' operation ('call_ret_10_i_i', test.cpp:5267->test.cpp:5275->test.cpp:5281) to 'lut_div5_chunk' (3.74 ns)
	'call' operation ('call_ret_11_i_i', test.cpp:5267->test.cpp:5275->test.cpp:5281) to 'lut_div5_chunk' (3.74 ns)
	'call' operation ('call_ret_12_i_i', test.cpp:5267->test.cpp:5275->test.cpp:5281) to 'lut_div5_chunk' (3.74 ns)
	'call' operation ('call_ret_13_i_i', test.cpp:5267->test.cpp:5275->test.cpp:5281) to 'lut_div5_chunk' (3.74 ns)
	'call' operation ('call_ret_14_i_i', test.cpp:5267->test.cpp:5275->test.cpp:5281) to 'lut_div5_chunk' (3.74 ns)
	'call' operation ('call_ret_15_i_i', test.cpp:5267->test.cpp:5275->test.cpp:5281) to 'lut_div5_chunk' (3.74 ns)
	'call' operation ('call_ret_16_i_i', test.cpp:5267->test.cpp:5275->test.cpp:5281) to 'lut_div5_chunk' (3.74 ns)
	'call' operation ('call_ret_17_i_i', test.cpp:5267->test.cpp:5275->test.cpp:5281) to 'lut_div5_chunk' (3.74 ns)
	'call' operation ('call_ret_18_i_i', test.cpp:5267->test.cpp:5275->test.cpp:5281) to 'lut_div5_chunk' (3.74 ns)
	'call' operation ('call_ret_19_i_i', test.cpp:5267->test.cpp:5275->test.cpp:5281) to 'lut_div5_chunk' (3.74 ns)
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:13:30 ; elapsed = 00:19:16 . Memory (MB): peak = 639.605 ; gain = 267.000 ; free physical = 2088 ; free virtual = 9738
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:13:30 ; elapsed = 00:19:16 . Memory (MB): peak = 639.605 ; gain = 267.000 ; free physical = 2088 ; free virtual = 9738
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:13:30 ; elapsed = 00:19:16 . Memory (MB): peak = 639.605 ; gain = 267.000 ; free physical = 2086 ; free virtual = 9738
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:13:31 ; elapsed = 00:19:17 . Memory (MB): peak = 639.605 ; gain = 267.000 ; free physical = 2085 ; free virtual = 9737
INFO: [XFORM 203-602] Inlining function 'int_63_div5' into 'operator_long_div10' (test.cpp:599) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:13:31 ; elapsed = 00:19:17 . Memory (MB): peak = 639.605 ; gain = 267.000 ; free physical = 2074 ; free virtual = 9728
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:13:31 ; elapsed = 00:19:17 . Memory (MB): peak = 639.605 ; gain = 267.000 ; free physical = 2074 ; free virtual = 9728
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_long_div10' ...
WARNING: [SYN 201-107] Renaming port name 'operator_long_div10/in' to 'operator_long_div10/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div5_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 228.12 seconds; current allocated memory: 223.870 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 223.975 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_long_div10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 224.373 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (3.18337ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.3125ns, effective delay budget: 2.1875ns).
INFO: [BIND 205-100] The critical path consists of the following:
	wire read on port 'in_r' (0 ns)
	'call' operation ('call_ret1_i', test.cpp:533->test.cpp:599) to 'lut_div5_chunk' (3.18 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 224.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div5_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div5_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 225.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_long_div10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_long_div10/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_long_div10' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_long_div10'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 226.552 MB.
INFO: [RTMG 210-279] Implementing memory 'lut_div5_chunk_r0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div5_chunk_r1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div5_chunk_r2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div5_chunk_q0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div5_chunk_q1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div5_chunk_q2_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:13:32 ; elapsed = 00:19:18 . Memory (MB): peak = 639.605 ; gain = 267.000 ; free physical = 2064 ; free virtual = 9720
INFO: [SYSC 207-301] Generating SystemC RTL for operator_long_div10.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_long_div10.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_long_div10.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div11'.
INFO: [HLS 200-10] Cleaning up the solution database.
