INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Github/Computer_Organization/src/project_14/project_14.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol PC_plus_4, assumed default net type wire [F:/Github/Computer_Organization/src/project_14/project_14.srcs/sources_1/new/CPU.v:101]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Github/Computer_Organization/src/project_14/project_14.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Github/Computer_Organization/src/project_14/project_14.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
WARNING: [VRFC 10-1315] redeclaration of ansi port register is not allowed [F:/Github/Computer_Organization/src/project_14/project_14.srcs/sources_1/new/decoder.v:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Github/Computer_Organization/src/project_14/project_14.srcs/sources_1/new/dmemory32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmemory32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Github/Computer_Organization/src/project_14/project_14.srcs/sources_1/new/execute_unitx32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unitx32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Github/Computer_Organization/src/project_12/project_12.srcs/sources_1/new/ifetc32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Github/Computer_Organization/src/project_14/project_14.srcs/sources_1/new/ioread.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ioread
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Github/Computer_Organization/src/project_14/project_14.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Github/Computer_Organization/src/project_14/project_14.srcs/sources_1/new/memorio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memorio
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Github/Computer_Organization/src/project_14/project_14.srcs/sources_1/new/switchs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Github/Computer_Organization/src/project_14/project_14.srcs/sim_1/new/sim_CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_CPU
