
---------- Begin Simulation Statistics ----------
simSeconds                                   0.004704                       # Number of seconds simulated (Second)
simTicks                                   4704078000                       # Number of ticks simulated (Tick)
finalTick                                  4704078000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    132.97                       # Real time elapsed on the host (Second)
hostTickRate                                 35377615                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8772316                       # Number of bytes of host memory used (Byte)
simInsts                                     10000001                       # Number of instructions simulated (Count)
simOps                                       18680745                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    75206                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     140491                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          9408157                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        21311287                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      249                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       20421923                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  10151                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              2630777                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           5748124                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  96                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             8682073                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.352194                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.351284                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   3126824     36.01%     36.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    789545      9.09%     45.11% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1083193     12.48%     57.58% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    977371     11.26%     68.84% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    835479      9.62%     78.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    723573      8.33%     86.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    614651      7.08%     93.88% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    365304      4.21%     98.09% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    166133      1.91%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               8682073                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  292961     86.68%     86.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     86.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     86.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     86.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     86.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     86.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     86.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     86.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     86.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     86.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     86.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     86.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     86.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     86.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     86.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      5      0.00%     86.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     86.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     86.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     86.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    3      0.00%     86.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     86.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     86.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     86.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     86.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     86.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     86.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     86.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     86.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     86.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     86.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     86.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     86.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     86.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     86.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     86.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     86.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     86.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     86.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     86.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     86.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     86.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     86.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     86.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     86.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     86.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     86.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  34433     10.19%     96.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 10337      3.06%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               242      0.07%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               18      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        62776      0.31%      0.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      16576244     81.17%     81.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         8005      0.04%     81.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv        157716      0.77%     82.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        11754      0.06%     82.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     82.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          315      0.00%     82.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     82.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     82.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     82.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     82.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         1414      0.01%     82.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        13111      0.06%     82.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     82.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        14455      0.07%     82.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        13283      0.07%     82.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     82.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift          996      0.00%     82.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     82.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     82.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd           21      0.00%     82.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     82.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     82.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            4      0.00%     82.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            9      0.00%     82.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     82.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult           36      0.00%     82.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     82.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     82.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     82.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     82.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     82.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     82.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     82.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     82.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     82.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     82.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     82.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     82.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     82.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     82.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     82.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     82.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      2401365     11.76%     94.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1121903      5.49%     99.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        26631      0.13%     99.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        11885      0.06%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       20421923                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.170661                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              337999                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.016551                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 49685543                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                23842893                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        20132326                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    188525                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    99716                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            93658                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    20602774                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        94372                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          20293868                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       2406229                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    128054                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            3531479                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        2214532                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      1125250                       # Number of stores executed (Count)
system.cpu.numRate                           2.157050                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                           31208                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          726084                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      18680745                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.940816                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.940816                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.062908                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.062908                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   29503205                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  15267883                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                      128505                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      68630                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    13111725                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    7834064                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   7983396                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      153                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        2510679                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1159457                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       175898                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       115229                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 2569726                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           2113087                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             58646                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1279912                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1261829                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.985872                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  101438                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups           20019                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              17516                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             2503                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          621                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         2623756                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             153                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             58086                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      8321705                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.244822                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.713319                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         3329748     40.01%     40.01% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1266674     15.22%     55.23% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          747203      8.98%     64.21% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1028810     12.36%     76.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          361567      4.34%     80.92% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          276275      3.32%     84.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          174761      2.10%     86.34% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          136310      1.64%     87.98% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1000357     12.02%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      8321705                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             10000001                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               18680745                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     3248831                       # Number of memory references committed (Count)
system.cpu.commit.loads                       2182663                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    2101127                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      90670                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    18521173                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 87946                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        58291      0.31%      0.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     15160779     81.16%     81.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         7803      0.04%     81.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv       151975      0.81%     82.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        11510      0.06%     82.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     82.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          272      0.00%     82.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     82.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     82.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     82.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     82.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         1178      0.01%     82.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        12651      0.07%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        13812      0.07%     82.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        12991      0.07%     82.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     82.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          582      0.00%     82.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     82.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     82.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd           21      0.00%     82.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     82.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     82.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     82.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            9      0.00%     82.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     82.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult           36      0.00%     82.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     82.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     82.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     82.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     82.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     82.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     82.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     82.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     82.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     82.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     82.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     82.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     82.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     82.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     82.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     82.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     82.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      2157043     11.55%     94.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      1054329      5.64%     99.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        25620      0.14%     99.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        11839      0.06%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     18680745                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1000357                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        3073932                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           3073932                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       3073932                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          3073932                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        58152                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           58152                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        58152                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          58152                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   3686253969                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   3686253969                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   3686253969                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   3686253969                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      3132084                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       3132084                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      3132084                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      3132084                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.018567                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.018567                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.018567                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.018567                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 63389.977456                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 63389.977456                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 63389.977456                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 63389.977456                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        26129                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          526                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          579                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            7                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      45.127807                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    75.142857                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         3105                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              3105                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        36950                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         36950                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        36950                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        36950                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        21202                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        21202                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        21202                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        21202                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   1462771969                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   1462771969                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   1462771969                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   1462771969                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.006769                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.006769                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.006769                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.006769                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 68992.169088                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 68992.169088                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 68992.169088                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 68992.169088                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  20172                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      2011276                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         2011276                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        54632                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         54632                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   3460976000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   3460976000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      2065908                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      2065908                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.026445                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.026445                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 63350.710206                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 63350.710206                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        36895                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        36895                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        17737                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        17737                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1242671500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1242671500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.008586                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.008586                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 70060.974235                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 70060.974235                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      1062656                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1062656                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         3520                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         3520                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    225277969                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    225277969                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      1066176                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1066176                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.003302                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.003302                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 63999.423011                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 63999.423011                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           55                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           55                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         3465                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         3465                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    220100469                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    220100469                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.003250                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.003250                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 63521.058874                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 63521.058874                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4704078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1012.191200                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              3095134                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              21196                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             146.024439                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              148000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1012.191200                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.988468                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.988468                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           47                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          379                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          592                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            6285364                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           6285364                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4704078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  2536144                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               2619423                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   3128468                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                339249                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  58789                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1221069                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1191                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               21984222                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  5213                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4704078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4704078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles            2640004                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       12133708                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     2569726                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1380783                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       5976975                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  119890                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  647                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          4502                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                   1703900                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 20052                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            8682073                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.595761                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.352773                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  4896454     56.40%     56.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   210948      2.43%     58.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   263631      3.04%     61.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   291810      3.36%     65.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   439223      5.06%     70.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   288062      3.32%     73.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   218673      2.52%     76.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   172466      1.99%     78.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1900806     21.89%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              8682073                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.273138                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.289701                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        1666759                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           1666759                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       1666759                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          1666759                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        37141                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           37141                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        37141                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          37141                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    957943500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    957943500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    957943500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    957943500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      1703900                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       1703900                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      1703900                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      1703900                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.021798                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.021798                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.021798                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.021798                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 25792.076142                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 25792.076142                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 25792.076142                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 25792.076142                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          131                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            4                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      32.750000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks        35295                       # number of writebacks (Count)
system.cpu.icache.writebacks::total             35295                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst         1333                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total          1333                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst         1333                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total         1333                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        35808                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        35808                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        35808                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        35808                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    885295000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    885295000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    885295000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    885295000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.021015                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.021015                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.021015                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.021015                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 24723.385836                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 24723.385836                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 24723.385836                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 24723.385836                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                  35295                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      1666759                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         1666759                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        37141                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         37141                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    957943500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    957943500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      1703900                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      1703900                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.021798                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.021798                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 25792.076142                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 25792.076142                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst         1333                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total         1333                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        35808                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        35808                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    885295000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    885295000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.021015                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.021015                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 24723.385836                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 24723.385836                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4704078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           487.207725                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              1702566                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              35807                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs              47.548412                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               77000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   487.207725                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.951578                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.951578                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          506                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          490                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.988281                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            3443607                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           3443607                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4704078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     58789                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    1298960                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    96010                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               21311536                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 4076                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  2510679                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 1159457                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   190                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      6960                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    81603                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            307                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          25473                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        35122                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                60595                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.mispredictedLVP                1207930                       # mispredictedLVP (Count)
system.cpu.iew.LvpCorrect                       33793                       # LvpCorrect (Count)
system.cpu.iew.instsToCommit                 20255002                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                20225984                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  15316565                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  26611867                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.149835                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.575554                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4704078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4704078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      334397                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  328015                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  329                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 307                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  93288                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 1453                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    538                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            2182663                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              5.761368                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            21.241775                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                2136739     97.90%     97.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1365      0.06%     97.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  491      0.02%     97.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  276      0.01%     97.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  255      0.01%     98.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  305      0.01%     98.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  439      0.02%     98.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 1413      0.06%     98.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 1936      0.09%     98.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 1967      0.09%     98.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              10056      0.46%     98.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               3562      0.16%     98.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               1151      0.05%     98.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               4665      0.21%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               1741      0.08%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               3419      0.16%     99.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               9236      0.42%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               1326      0.06%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                248      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 78      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 66      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                155      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 45      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 50      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                208      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                104      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 52      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                353      0.02%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 39      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 25      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              898      0.04%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              818                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              2182663                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 2403288                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 1125261                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      5279                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      2670                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4704078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 1704571                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       878                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4704078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   4704078000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  58789                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  2673045                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 1592476                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           4135                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   3313796                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1039832                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               21754303                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 14756                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 600623                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 182035                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 261051                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents             101                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            40684375                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    78172411                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 29594987                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    105776                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              34508286                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  6176066                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     179                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 164                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1460892                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         28619921                       # The number of ROB reads (Count)
system.cpu.rob.writes                        42970498                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 10000001                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   18680745                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    73                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls.avgPriority_writebacks::samples      4945.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      2057.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     21052.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000529476500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          295                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          295                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               83986                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               4626                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       56998                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      38396                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     56998                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    38396                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                  33889                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                 33451                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.31                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 56998                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                38396                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   16737                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    5075                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    1056                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     231                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     80                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    261                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    290                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    303                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    303                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    305                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    306                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    304                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    304                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    300                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    308                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    299                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    299                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    300                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    295                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    296                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    295                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          295                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      78.298305                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     48.284952                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     85.587640                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-31            123     41.69%     41.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-63            57     19.32%     61.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-95            35     11.86%     72.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-127           23      7.80%     80.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-159           15      5.08%     85.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-191            8      2.71%     88.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-223           13      4.41%     92.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::224-255            5      1.69%     94.58% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-287            7      2.37%     96.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::288-319            4      1.36%     98.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::352-383            2      0.68%     98.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::416-447            1      0.34%     99.32% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::480-511            1      0.34%     99.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::544-575            1      0.34%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           295                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          295                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.667797                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.629997                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.162691                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16              213     72.20%     72.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                1      0.34%     72.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               62     21.02%     93.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                6      2.03%     95.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               11      3.73%     99.32% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                2      0.68%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           295                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                 2168896                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 3647872                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              2457344                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              775470134.63637292                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              522385895.81210172                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    4704066000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      49311.97                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       131648                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      1347328                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       314688                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 27985930.505404032767                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 286417019.445680916309                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 66896849.924682363868                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst        35802                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        21196                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        38396                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     63177250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    789259000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 116287058750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst      1764.63                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     37236.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   3028624.30                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst      2291328                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      1356544                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        3647872                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst      2291328                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total      2291328                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       198720                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       198720                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst        35802                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        21196                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           56998                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         3105                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           3105                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst      487093964                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      288376171                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         775470135                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst    487093964                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     487093964                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     42244197                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         42244197                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     42244197                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst     487093964                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     288376171                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        817714332                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                23109                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                4917                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         1289                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         1582                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         1993                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         1839                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         1220                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         1459                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         1220                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         1577                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         1270                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         1313                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         1280                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         2204                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         1690                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          977                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          901                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         1295                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          260                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          252                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          325                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          527                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          399                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          154                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          313                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          291                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          267                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          490                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          401                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          276                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          276                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          161                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          268                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          257                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               419142500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             115545000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          852436250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                18137.63                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           36887.63                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               10996                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               3640                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            47.58                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           74.03                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        13390                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   133.955489                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    98.086732                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   162.254450                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         8324     62.17%     62.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         3541     26.45%     88.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          699      5.22%     93.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          274      2.05%     95.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          141      1.05%     96.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           94      0.70%     97.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           69      0.52%     98.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           32      0.24%     98.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          216      1.61%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        13390                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               1478976                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             314688                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              314.402950                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               66.896850                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.98                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                2.46                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.52                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               52.22                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4704078000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        50786820                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        26993835                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       86958060                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy      13159620                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 371242560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   1812139440                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    280354080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    2641634415                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   561.562630                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    712030750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    157040000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3835007250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        44817780                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        23821215                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       78040200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy      12507120                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 371242560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   1574997780                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    480052320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    2585478975                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   549.625022                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1232967750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    157040000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3314070250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4704078000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               53535                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          3105                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean         35295                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             17067                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 6                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               3468                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              3468                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq           35808                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          17728                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::system.mem_ctrls.port       106904                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::total       106904                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        62570                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::total        62570                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  169474                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache.mem_side_port::system.mem_ctrls.port      4550144                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache.mem_side_port::total      4550144                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.mem_ctrls.port      1555264                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::total      1555264                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  6105408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                6                       # Total snoops (Count)
system.membus.snoopTraffic                        384                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              57010                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.000351                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.018727                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    56990     99.96%     99.96% # Request fanout histogram (Count)
system.membus.snoopFanout::1                       20      0.04%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::3                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::4                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                57010                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4704078000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy           276750500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          179681750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          115384750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         112477                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        55469                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.loadValPred.constant_verification_unit.constLoadHits       402092                       # Number of loads marked constant that hit in the CVU CAM (Unspecified)
system.cpu.loadValPred.constant_verification_unit.constLoadMisses       398266                       # Number of loads marked constant that missed in the CVU CAM (Unspecified)
system.cpu.loadValPred.constant_verification_unit.numCAMReplacements        52004                       # Number of CVU CAM entries replaced (Unspecified)
system.cpu.loadValPred.constant_verification_unit.numLoadAccesses       800358                       # Number of loads marked constant which accessed the CVU (Unspecified)
system.cpu.loadValPred.constant_verification_unit.numStoreAccesses      1179884                       # Number of store instructions which accessed the CVU (Unspecified)
system.cpu.loadValPred.constant_verification_unit.numStoreHits       346162                       # Number of stores that hit in the CVU CAM (Unspecified)
system.cpu.loadValPred.constant_verification_unit.numStoreMisses       833722                       # Number of stores that missed in the CVU CAM (Unspecified)
system.cpu.loadValPred.numConstLoads           808735                       # Number of loads classified as constant (Unspecified)
system.cpu.loadValPred.numConstLoadsCorrect       402092                       # Number of constant loads correctly predicted (Unspecified)
system.cpu.loadValPred.numConstLoadsMispredicted       398266                       # Number of constant loads incorrectly predicted (Unspecified)
system.cpu.loadValPred.numConstValOne           41541                       # Number of constant loads with value 1 (Unspecified)
system.cpu.loadValPred.numConstValZero         105528                       # Number of constant loads with value 0 (Unspecified)
system.cpu.loadValPred.numPredictableLoads       446743                       # Number of loads classified as predictable (Unspecified)
system.cpu.loadValPred.numPredictableLoadsCorrect       397770                       # Number of loads correctly classified as predictable (Unspecified)
system.cpu.loadValPred.numPredictableLoadsIncorrect        43595                       # Number of loads incorrectly classified as predictable (Unspecified)
system.cpu.loadValPred.totalLoads             2401748                       # Total loads processed by the Load value predictor (Unspecified)

---------- End Simulation Statistics   ----------
