# A PROCESSER TO DOWNSAMPLE AN IMAGE USING VERILOG (GROUP)

The task is to design a custom processor, an ISA and develop the assembly code to filter and downsample a given image. Additional credit is given for implementation of a cache memory and DSP functionalities. We are supplied with an Altera de2-115 FPGA board. 