// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2VmV, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (SystemVerilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "Typhoon")
  (DATE "11/05/2018 18:34:53")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2726:2726:2726) (2793:2793:2793))
        (PORT oe (3279:3279:3279) (3258:3258:3258))
        (IOPATH i o (2918:2918:2918) (2876:2876:2876))
        (IOPATH oe o (2959:2959:2959) (2862:2862:2862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3265:3265:3265) (3232:3232:3232))
        (PORT oe (2552:2552:2552) (2610:2610:2610))
        (IOPATH i o (2898:2898:2898) (2856:2856:2856))
        (IOPATH oe o (2959:2959:2959) (2862:2862:2862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3467:3467:3467) (3436:3436:3436))
        (PORT oe (2321:2321:2321) (2394:2394:2394))
        (IOPATH i o (2918:2918:2918) (2876:2876:2876))
        (IOPATH oe o (2959:2959:2959) (2862:2862:2862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2720:2720:2720) (2751:2751:2751))
        (PORT oe (2321:2321:2321) (2394:2394:2394))
        (IOPATH i o (2918:2918:2918) (2876:2876:2876))
        (IOPATH oe o (2959:2959:2959) (2862:2862:2862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3044:3044:3044) (3001:3001:3001))
        (PORT oe (3271:3271:3271) (3255:3255:3255))
        (IOPATH i o (2898:2898:2898) (2856:2856:2856))
        (IOPATH oe o (2959:2959:2959) (2862:2862:2862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2916:2916:2916) (2959:2959:2959))
        (PORT oe (2680:2680:2680) (2746:2746:2746))
        (IOPATH i o (2908:2908:2908) (2866:2866:2866))
        (IOPATH oe o (2959:2959:2959) (2862:2862:2862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2927:2927:2927) (2928:2928:2928))
        (PORT oe (2680:2680:2680) (2746:2746:2746))
        (IOPATH i o (2908:2908:2908) (2866:2866:2866))
        (IOPATH oe o (2959:2959:2959) (2862:2862:2862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2536:2536:2536) (2491:2491:2491))
        (PORT oe (2687:2687:2687) (2750:2750:2750))
        (IOPATH i o (2898:2898:2898) (2856:2856:2856))
        (IOPATH oe o (2959:2959:2959) (2862:2862:2862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3069:3069:3069) (3003:3003:3003))
        (PORT oe (3331:3331:3331) (3456:3456:3456))
        (IOPATH i o (2935:2935:2935) (2910:2910:2910))
        (IOPATH oe o (2944:2944:2944) (2867:2867:2867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2693:2693:2693) (2666:2666:2666))
        (PORT oe (2825:2825:2825) (2970:2970:2970))
        (IOPATH i o (2915:2915:2915) (2890:2890:2890))
        (IOPATH oe o (2944:2944:2944) (2867:2867:2867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1310:1310:1310) (1362:1362:1362))
        (PORT oe (3660:3660:3660) (3760:3760:3760))
        (IOPATH i o (2925:2925:2925) (2900:2900:2900))
        (IOPATH oe o (2944:2944:2944) (2867:2867:2867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2244:2244:2244) (2265:2265:2265))
        (PORT oe (2677:2677:2677) (2779:2779:2779))
        (IOPATH i o (2925:2925:2925) (2900:2900:2900))
        (IOPATH oe o (2944:2944:2944) (2867:2867:2867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3092:3092:3092) (3049:3049:3049))
        (PORT oe (2820:2820:2820) (2851:2851:2851))
        (IOPATH i o (2905:2905:2905) (2880:2880:2880))
        (IOPATH oe o (2944:2944:2944) (2867:2867:2867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2329:2329:2329) (2348:2348:2348))
        (PORT oe (3003:3003:3003) (3012:3012:3012))
        (IOPATH i o (2908:2908:2908) (2866:2866:2866))
        (IOPATH oe o (2959:2959:2959) (2862:2862:2862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3375:3375:3375) (3376:3376:3376))
        (PORT oe (3271:3271:3271) (3255:3255:3255))
        (IOPATH i o (2898:2898:2898) (2856:2856:2856))
        (IOPATH oe o (2959:2959:2959) (2862:2862:2862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_DQ\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2755:2755:2755) (2758:2758:2758))
        (PORT oe (3003:3003:3003) (3012:3012:3012))
        (IOPATH i o (2908:2908:2908) (2866:2866:2866))
        (IOPATH oe o (2959:2959:2959) (2862:2862:2862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2232:2232:2232) (2271:2271:2271))
        (IOPATH i o (2868:2868:2868) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3465:3465:3465) (3487:3487:3487))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2831:2831:2831) (2901:2901:2901))
        (IOPATH i o (2898:2898:2898) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2955:2955:2955) (3102:3102:3102))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3688:3688:3688) (3789:3789:3789))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3240:3240:3240) (3224:3224:3224))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4140:4140:4140) (4290:4290:4290))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4301:4301:4301) (4315:4315:4315))
        (IOPATH i o (2885:2885:2885) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3412:3412:3412) (3470:3470:3470))
        (IOPATH i o (2888:2888:2888) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3432:3432:3432) (3474:3474:3474))
        (IOPATH i o (4120:4120:4120) (4191:4191:4191))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3158:3158:3158) (3283:3283:3283))
        (IOPATH i o (2915:2915:2915) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2532:2532:2532) (2487:2487:2487))
        (IOPATH i o (2915:2915:2915) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3689:3689:3689) (3641:3641:3641))
        (IOPATH i o (4160:4160:4160) (4231:4231:4231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3053:3053:3053) (2989:2989:2989))
        (IOPATH i o (2915:2915:2915) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2426:2426:2426) (2371:2371:2371))
        (IOPATH i o (2895:2895:2895) (2870:2870:2870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2383:2383:2383) (2376:2376:2376))
        (IOPATH i o (4200:4200:4200) (4262:4262:4262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[16\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2173:2173:2173) (2153:2153:2153))
        (IOPATH i o (2888:2888:2888) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[17\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2645:2645:2645) (2707:2707:2707))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[18\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3056:3056:3056) (3086:3086:3086))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_ADDR\[19\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1946:1946:1946) (1966:1966:1966))
        (IOPATH i o (4120:4120:4120) (4191:4191:4191))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_OE_N\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3871:3871:3871) (3782:3782:3782))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE SRAM_WE_N\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2666:2666:2666) (2728:2728:2728))
        (IOPATH i o (2888:2888:2888) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SRAM_CLK\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (720:720:720) (826:826:826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE SRAM_CLK\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (187:187:187) (173:173:173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (445:445:445) (502:502:502))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (488:488:488) (551:551:551))
        (PORT datad (482:482:482) (535:535:535))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (433:433:433) (488:488:488))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2113:2113:2113))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1460:1460:1460) (1432:1432:1432))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2113:2113:2113))
        (PORT asdata (1136:1136:1136) (1166:1166:1166))
        (PORT ena (1460:1460:1460) (1432:1432:1432))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (464:464:464) (527:527:527))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2113:2113:2113))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1460:1460:1460) (1432:1432:1432))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2113:2113:2113))
        (PORT asdata (858:858:858) (915:915:915))
        (PORT ena (1460:1460:1460) (1432:1432:1432))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datab (288:288:288) (371:371:371))
        (PORT datad (425:425:425) (437:437:437))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (429:429:429))
        (PORT datab (497:497:497) (562:562:562))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (424:424:424) (436:436:436))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2113:2113:2113))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|lastRoundRobin\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2526:2526:2526))
        (PORT asdata (1613:1613:1613) (1670:1670:1670))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|lastRoundRobin\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2526:2526:2526))
        (PORT asdata (1529:1529:1529) (1590:1590:1590))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|FIFOread\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (425:425:425) (476:476:476))
        (PORT datad (978:978:978) (1011:1011:1011))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|FIFOread\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1257:1257:1257) (1312:1312:1312))
        (PORT datab (1153:1153:1153) (1221:1221:1221))
        (PORT datad (380:380:380) (385:385:385))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|FIFOread\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (826:826:826))
        (PORT datab (1154:1154:1154) (1223:1223:1223))
        (PORT datac (1205:1205:1205) (1266:1266:1266))
        (PORT datad (793:793:793) (826:826:826))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|FIFOread\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (282:282:282))
        (PORT datab (840:840:840) (867:867:867))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|FIFOread\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2526:2526:2526))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2113:2113:2113))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1186:1186:1186) (1172:1172:1172))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (418:418:418))
        (PORT datab (472:472:472) (491:491:491))
        (PORT datad (476:476:476) (534:534:534))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2113:2113:2113))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (454:454:454))
        (PORT datab (330:330:330) (422:422:422))
        (PORT datac (283:283:283) (370:370:370))
        (PORT datad (303:303:303) (391:391:391))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2113:2113:2113))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1186:1186:1186) (1172:1172:1172))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (417:417:417))
        (PORT datab (335:335:335) (431:431:431))
        (PORT datac (294:294:294) (385:385:385))
        (PORT datad (438:438:438) (449:449:449))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (461:461:461))
        (PORT datad (215:215:215) (241:241:241))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2113:2113:2113))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2113:2113:2113))
        (PORT asdata (894:894:894) (942:942:942))
        (PORT ena (1186:1186:1186) (1172:1172:1172))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datac (254:254:254) (334:334:334))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2113:2113:2113))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1186:1186:1186) (1172:1172:1172))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (418:418:418))
        (PORT datab (335:335:335) (431:431:431))
        (PORT datac (295:295:295) (385:385:385))
        (PORT datad (437:437:437) (448:448:448))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2113:2113:2113))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (452:452:452))
        (PORT datad (212:212:212) (239:239:239))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2113:2113:2113))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2111:2111:2111))
        (PORT asdata (901:901:901) (953:953:953))
        (PORT ena (1159:1159:1159) (1138:1138:1138))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2111:2111:2111))
        (PORT asdata (908:908:908) (963:963:963))
        (PORT ena (1159:1159:1159) (1138:1138:1138))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (378:378:378))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (282:282:282))
        (PORT datab (547:547:547) (601:601:601))
        (PORT datac (494:494:494) (550:550:550))
        (PORT datad (410:410:410) (416:416:416))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2111:2111:2111))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2113:2113:2113))
        (PORT asdata (863:863:863) (910:910:910))
        (PORT ena (1186:1186:1186) (1172:1172:1172))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (473:473:473) (531:531:531))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2113:2113:2113))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1186:1186:1186) (1172:1172:1172))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (313:313:313) (416:416:416))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2113:2113:2113))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1186:1186:1186) (1172:1172:1172))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (580:580:580))
        (PORT datab (335:335:335) (431:431:431))
        (PORT datac (310:310:310) (412:412:412))
        (PORT datad (439:439:439) (450:450:450))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (281:281:281))
        (PORT datab (289:289:289) (373:373:373))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (438:438:438) (449:449:449))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2113:2113:2113))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|valid_rdreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (876:876:876))
        (PORT datab (285:285:285) (368:368:368))
        (PORT datad (453:453:453) (505:505:505))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE BOARD_CLK\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (720:720:720) (826:826:826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE BOARD_CLK\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (187:187:187) (173:173:173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (476:476:476) (534:534:534))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|ram_address_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (416:416:416))
        (PORT datad (277:277:277) (349:349:349))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2033:2033:2033) (2023:2023:2023))
        (PORT d[1] (2033:2033:2033) (2023:2023:2023))
        (PORT d[2] (2033:2033:2033) (2023:2023:2023))
        (PORT d[3] (2033:2033:2033) (2023:2023:2023))
        (PORT d[4] (1002:1002:1002) (1028:1028:1028))
        (PORT d[5] (1002:1002:1002) (1028:1028:1028))
        (PORT d[6] (1002:1002:1002) (1028:1028:1028))
        (PORT d[7] (1002:1002:1002) (1028:1028:1028))
        (PORT d[8] (2033:2033:2033) (2023:2023:2023))
        (PORT d[9] (2033:2033:2033) (2023:2023:2023))
        (PORT d[10] (2033:2033:2033) (2023:2023:2023))
        (PORT d[11] (2033:2033:2033) (2023:2023:2023))
        (PORT d[12] (1002:1002:1002) (1028:1028:1028))
        (PORT d[13] (1002:1002:1002) (1028:1028:1028))
        (PORT d[14] (1002:1002:1002) (1028:1028:1028))
        (PORT d[15] (1002:1002:1002) (1028:1028:1028))
        (PORT d[16] (2033:2033:2033) (2023:2023:2023))
        (PORT d[17] (1002:1002:1002) (1028:1028:1028))
        (PORT d[18] (2033:2033:2033) (2023:2023:2023))
        (PORT d[19] (2033:2033:2033) (2023:2023:2023))
        (PORT d[20] (2033:2033:2033) (2023:2023:2023))
        (PORT clk (2494:2494:2494) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1669:1669:1669) (1681:1681:1681))
        (PORT d[1] (1669:1669:1669) (1681:1681:1681))
        (PORT d[2] (1669:1669:1669) (1681:1681:1681))
        (PORT d[3] (1669:1669:1669) (1681:1681:1681))
        (PORT clk (2490:2490:2490) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2515:2515:2515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (751:751:751) (745:745:745))
        (PORT d[1] (871:871:871) (912:912:912))
        (PORT d[2] (1479:1479:1479) (1502:1502:1502))
        (PORT d[3] (747:747:747) (741:741:741))
        (PORT clk (2447:2447:2447) (2433:2433:2433))
        (PORT stall (1083:1083:1083) (1152:1152:1152))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2433:2433:2433))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[3\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2430:2430:2430))
        (PORT ena (1586:1586:1586) (1514:1514:1514))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (SETUP ena (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|FIFOread\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (738:738:738))
        (PORT datab (1151:1151:1151) (1219:1219:1219))
        (PORT datac (1206:1206:1206) (1268:1268:1268))
        (PORT datad (381:381:381) (386:386:386))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|FIFOread\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (828:828:828))
        (PORT datab (1157:1157:1157) (1226:1226:1226))
        (PORT datac (1204:1204:1204) (1265:1265:1265))
        (PORT datad (792:792:792) (824:824:824))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|FIFOread\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (458:458:458))
        (PORT datab (842:842:842) (871:871:871))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|FIFOread\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2526:2526:2526))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (362:362:362))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1481:1481:1481) (1452:1452:1452))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (428:428:428))
        (PORT datab (527:527:527) (588:588:588))
        (PORT datac (744:744:744) (739:739:739))
        (PORT datad (279:279:279) (362:362:362))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (425:425:425))
        (PORT datab (530:530:530) (591:591:591))
        (PORT datac (748:748:748) (743:743:743))
        (PORT datad (280:280:280) (363:363:363))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (454:454:454))
        (PORT datad (214:214:214) (240:240:240))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (455:455:455))
        (PORT datab (311:311:311) (405:405:405))
        (PORT datac (301:301:301) (380:380:380))
        (PORT datad (296:296:296) (380:380:380))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1481:1481:1481) (1452:1452:1452))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (453:453:453))
        (PORT datad (212:212:212) (239:239:239))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (279:279:279) (372:372:372))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1481:1481:1481) (1452:1452:1452))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (254:254:254) (334:334:334))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1481:1481:1481) (1452:1452:1452))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (785:785:785))
        (PORT datab (313:313:313) (405:405:405))
        (PORT datad (498:498:498) (551:551:551))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2119:2119:2119))
        (PORT asdata (1188:1188:1188) (1241:1241:1241))
        (PORT ena (1160:1160:1160) (1144:1144:1144))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (828:828:828) (870:870:870))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2119:2119:2119))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1160:1160:1160) (1144:1144:1144))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2119:2119:2119))
        (PORT asdata (1188:1188:1188) (1227:1227:1227))
        (PORT ena (1160:1160:1160) (1144:1144:1144))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2133:2133:2133))
        (PORT asdata (685:685:685) (773:773:773))
        (PORT ena (1481:1481:1481) (1452:1452:1452))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (280:280:280) (365:365:365))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1481:1481:1481) (1452:1452:1452))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (284:284:284))
        (PORT datab (314:314:314) (408:408:408))
        (PORT datac (279:279:279) (372:372:372))
        (PORT datad (732:732:732) (726:726:726))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (903:903:903))
        (PORT datab (296:296:296) (384:384:384))
        (PORT datad (747:747:747) (801:801:801))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (691:691:691))
        (PORT datab (874:874:874) (913:913:913))
        (PORT datac (781:781:781) (824:824:824))
        (PORT datad (770:770:770) (817:817:817))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datab (288:288:288) (372:372:372))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2119:2119:2119))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|valid_rdreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (901:901:901))
        (PORT datab (295:295:295) (382:382:382))
        (PORT datad (745:745:745) (799:799:799))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (496:496:496) (548:548:548))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|ram_address_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datac (279:279:279) (371:371:371))
        (PORT datad (281:281:281) (366:366:366))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1047:1047:1047) (1074:1074:1074))
        (PORT d[1] (1047:1047:1047) (1074:1074:1074))
        (PORT d[2] (1047:1047:1047) (1074:1074:1074))
        (PORT d[3] (1047:1047:1047) (1074:1074:1074))
        (PORT d[4] (1003:1003:1003) (1029:1029:1029))
        (PORT d[5] (1003:1003:1003) (1029:1029:1029))
        (PORT d[6] (1003:1003:1003) (1029:1029:1029))
        (PORT d[7] (1003:1003:1003) (1029:1029:1029))
        (PORT d[8] (1047:1047:1047) (1074:1074:1074))
        (PORT d[9] (1047:1047:1047) (1074:1074:1074))
        (PORT d[10] (1047:1047:1047) (1074:1074:1074))
        (PORT d[11] (1047:1047:1047) (1074:1074:1074))
        (PORT d[12] (1003:1003:1003) (1029:1029:1029))
        (PORT d[13] (1003:1003:1003) (1029:1029:1029))
        (PORT d[14] (1003:1003:1003) (1029:1029:1029))
        (PORT d[15] (1003:1003:1003) (1029:1029:1029))
        (PORT d[16] (1047:1047:1047) (1074:1074:1074))
        (PORT d[17] (1003:1003:1003) (1029:1029:1029))
        (PORT d[18] (1047:1047:1047) (1074:1074:1074))
        (PORT d[19] (1047:1047:1047) (1074:1074:1074))
        (PORT d[20] (1047:1047:1047) (1074:1074:1074))
        (PORT clk (2500:2500:2500) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1648:1648:1648) (1658:1658:1658))
        (PORT d[1] (1648:1648:1648) (1658:1658:1658))
        (PORT d[2] (1648:1648:1648) (1658:1658:1658))
        (PORT d[3] (1648:1648:1648) (1658:1658:1658))
        (PORT clk (2496:2496:2496) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2523:2523:2523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (456:456:456) (461:461:461))
        (PORT d[1] (1423:1423:1423) (1431:1431:1431))
        (PORT d[2] (839:839:839) (880:880:880))
        (PORT d[3] (457:457:457) (465:465:465))
        (PORT clk (2453:2453:2453) (2440:2440:2440))
        (PORT stall (1115:1115:1115) (1178:1178:1178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2440:2440:2440))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[2\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2437:2437:2437))
        (PORT ena (1252:1252:1252) (1202:1202:1202))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (SETUP ena (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2118:2118:2118))
        (PORT asdata (926:926:926) (972:972:972))
        (PORT ena (1027:1027:1027) (1064:1064:1064))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (592:592:592))
        (PORT datab (471:471:471) (540:540:540))
        (PORT datac (277:277:277) (341:341:341))
        (PORT datad (319:319:319) (411:411:411))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (330:330:330) (423:423:423))
        (PORT datad (214:214:214) (241:241:241))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2118:2118:2118))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (591:591:591))
        (PORT datab (327:327:327) (420:420:420))
        (PORT datac (470:470:470) (525:525:525))
        (PORT datad (319:319:319) (411:411:411))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2118:2118:2118))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1027:1027:1027) (1064:1064:1064))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (330:330:330))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2118:2118:2118))
        (PORT asdata (612:612:612) (639:639:639))
        (PORT ena (1027:1027:1027) (1064:1064:1064))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (473:473:473) (542:542:542))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2118:2118:2118))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1027:1027:1027) (1064:1064:1064))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (377:377:377))
        (PORT datab (351:351:351) (452:452:452))
        (PORT datad (705:705:705) (750:750:750))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2118:2118:2118))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (384:384:384))
        (PORT datab (319:319:319) (406:406:406))
        (PORT datad (319:319:319) (411:411:411))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2118:2118:2118))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (325:325:325) (418:418:418))
        (PORT datad (211:211:211) (238:238:238))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2118:2118:2118))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2118:2118:2118))
        (PORT asdata (922:922:922) (967:967:967))
        (PORT ena (1027:1027:1027) (1064:1064:1064))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2118:2118:2118))
        (PORT asdata (874:874:874) (924:924:924))
        (PORT ena (1027:1027:1027) (1064:1064:1064))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (427:427:427) (479:479:479))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (379:379:379))
        (PORT datab (238:238:238) (274:274:274))
        (PORT datac (469:469:469) (523:523:523))
        (PORT datad (304:304:304) (376:376:376))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2118:2118:2118))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2118:2118:2118))
        (PORT asdata (872:872:872) (920:920:920))
        (PORT ena (1027:1027:1027) (1064:1064:1064))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2118:2118:2118))
        (PORT asdata (890:890:890) (952:952:952))
        (PORT ena (1027:1027:1027) (1064:1064:1064))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (319:319:319) (411:411:411))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2118:2118:2118))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1027:1027:1027) (1064:1064:1064))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (428:428:428) (469:469:469))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (380:380:380))
        (PORT datab (351:351:351) (452:452:452))
        (PORT datac (465:465:465) (518:518:518))
        (PORT datad (286:286:286) (363:363:363))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (525:525:525))
        (PORT datab (238:238:238) (274:274:274))
        (PORT datac (272:272:272) (336:336:336))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2118:2118:2118))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|FIFOread\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (741:741:741))
        (PORT datab (1158:1158:1158) (1227:1227:1227))
        (PORT datac (1202:1202:1202) (1263:1263:1263))
        (PORT datad (211:211:211) (238:238:238))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|FIFOread\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (825:825:825))
        (PORT datab (1152:1152:1152) (1220:1220:1220))
        (PORT datac (1206:1206:1206) (1268:1268:1268))
        (PORT datad (794:794:794) (827:827:827))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|FIFOread\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (423:423:423))
        (PORT datab (843:843:843) (871:871:871))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|FIFOread\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2526:2526:2526))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|valid_rdreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (377:377:377))
        (PORT datab (286:286:286) (369:369:369))
        (PORT datad (1037:1037:1037) (1070:1070:1070))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datac (1287:1287:1287) (1301:1301:1301))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|ram_address_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datac (491:491:491) (537:537:537))
        (PORT datad (471:471:471) (516:516:516))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1989:1989:1989) (1970:1970:1970))
        (PORT d[1] (1989:1989:1989) (1970:1970:1970))
        (PORT d[2] (1989:1989:1989) (1970:1970:1970))
        (PORT d[3] (1989:1989:1989) (1970:1970:1970))
        (PORT d[4] (977:977:977) (999:999:999))
        (PORT d[5] (977:977:977) (999:999:999))
        (PORT d[6] (977:977:977) (999:999:999))
        (PORT d[7] (977:977:977) (999:999:999))
        (PORT d[8] (1989:1989:1989) (1970:1970:1970))
        (PORT d[9] (1989:1989:1989) (1970:1970:1970))
        (PORT d[10] (1989:1989:1989) (1970:1970:1970))
        (PORT d[11] (1989:1989:1989) (1970:1970:1970))
        (PORT d[12] (977:977:977) (999:999:999))
        (PORT d[13] (977:977:977) (999:999:999))
        (PORT d[14] (977:977:977) (999:999:999))
        (PORT d[15] (977:977:977) (999:999:999))
        (PORT d[16] (1989:1989:1989) (1970:1970:1970))
        (PORT d[17] (977:977:977) (999:999:999))
        (PORT d[18] (1989:1989:1989) (1970:1970:1970))
        (PORT d[19] (1989:1989:1989) (1970:1970:1970))
        (PORT d[20] (1989:1989:1989) (1970:1970:1970))
        (PORT clk (2479:2479:2479) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1662:1662:1662) (1674:1674:1674))
        (PORT d[1] (1662:1662:1662) (1674:1674:1674))
        (PORT d[2] (1662:1662:1662) (1674:1674:1674))
        (PORT d[3] (1662:1662:1662) (1674:1674:1674))
        (PORT clk (2475:2475:2475) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2500:2500:2500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (460:460:460) (469:469:469))
        (PORT d[1] (848:848:848) (899:899:899))
        (PORT d[2] (859:859:859) (905:905:905))
        (PORT d[3] (1040:1040:1040) (1031:1031:1031))
        (PORT clk (2432:2432:2432) (2418:2418:2418))
        (PORT stall (1069:1069:1069) (1129:1129:1129))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2418:2418:2418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[0\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2415:2415:2415))
        (PORT ena (1536:1536:1536) (1474:1474:1474))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (SETUP ena (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2104:2104:2104))
        (PORT asdata (852:852:852) (905:905:905))
        (PORT ena (1156:1156:1156) (1137:1137:1137))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (423:423:423))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2103:2103:2103))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1170:1170:1170) (1152:1152:1152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (424:424:424))
        (PORT datab (329:329:329) (423:423:423))
        (PORT datac (284:284:284) (369:369:369))
        (PORT datad (425:425:425) (434:434:434))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (432:432:432))
        (PORT datad (216:216:216) (242:242:242))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2103:2103:2103))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (476:476:476) (522:522:522))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2104:2104:2104))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1156:1156:1156) (1137:1137:1137))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (283:283:283))
        (PORT datab (523:523:523) (567:567:567))
        (PORT datac (449:449:449) (507:507:507))
        (PORT datad (407:407:407) (415:415:415))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2104:2104:2104))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|cntr_cout\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (876:876:876))
        (PORT datab (303:303:303) (396:396:396))
        (PORT datac (278:278:278) (377:377:377))
        (PORT datad (469:469:469) (528:528:528))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (329:329:329) (423:423:423))
        (PORT datad (480:480:480) (539:539:539))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2103:2103:2103))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (429:429:429))
        (PORT datad (211:211:211) (237:237:237))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2103:2103:2103))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2103:2103:2103))
        (PORT asdata (694:694:694) (775:775:775))
        (PORT ena (1170:1170:1170) (1152:1152:1152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (587:587:587))
        (PORT datab (329:329:329) (423:423:423))
        (PORT datac (470:470:470) (525:525:525))
        (PORT datad (288:288:288) (364:364:364))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2103:2103:2103))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1170:1170:1170) (1152:1152:1152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (254:254:254) (334:334:334))
        (PORT datad (259:259:259) (331:331:331))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2103:2103:2103))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1170:1170:1170) (1152:1152:1152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (418:418:418))
        (PORT datab (456:456:456) (472:472:472))
        (PORT datad (482:482:482) (541:541:541))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2103:2103:2103))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2103:2103:2103))
        (PORT asdata (872:872:872) (924:924:924))
        (PORT ena (1170:1170:1170) (1152:1152:1152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2103:2103:2103))
        (PORT asdata (876:876:876) (926:926:926))
        (PORT ena (1170:1170:1170) (1152:1152:1152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (875:875:875))
        (PORT datab (304:304:304) (397:397:397))
        (PORT datad (470:470:470) (529:529:529))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (481:481:481) (540:540:540))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2103:2103:2103))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1170:1170:1170) (1152:1152:1152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (430:430:430))
        (PORT datab (319:319:319) (407:407:407))
        (PORT datac (465:465:465) (522:522:522))
        (PORT datad (422:422:422) (431:431:431))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datac (255:255:255) (336:336:336))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2103:2103:2103))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|valid_rdreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (875:875:875))
        (PORT datab (301:301:301) (394:394:394))
        (PORT datad (466:466:466) (524:524:524))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (482:482:482) (541:541:541))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|ram_address_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datac (287:287:287) (372:372:372))
        (PORT datad (284:284:284) (359:359:359))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1003:1003:1003) (1020:1020:1020))
        (PORT d[1] (1003:1003:1003) (1020:1020:1020))
        (PORT d[2] (1003:1003:1003) (1020:1020:1020))
        (PORT d[3] (1003:1003:1003) (1020:1020:1020))
        (PORT d[4] (994:994:994) (1019:1019:1019))
        (PORT d[5] (994:994:994) (1019:1019:1019))
        (PORT d[6] (994:994:994) (1019:1019:1019))
        (PORT d[7] (994:994:994) (1019:1019:1019))
        (PORT d[8] (1003:1003:1003) (1020:1020:1020))
        (PORT d[9] (1003:1003:1003) (1020:1020:1020))
        (PORT d[10] (1003:1003:1003) (1020:1020:1020))
        (PORT d[11] (1003:1003:1003) (1020:1020:1020))
        (PORT d[12] (994:994:994) (1019:1019:1019))
        (PORT d[13] (994:994:994) (1019:1019:1019))
        (PORT d[14] (994:994:994) (1019:1019:1019))
        (PORT d[15] (994:994:994) (1019:1019:1019))
        (PORT d[16] (1003:1003:1003) (1020:1020:1020))
        (PORT d[17] (994:994:994) (1019:1019:1019))
        (PORT d[18] (1003:1003:1003) (1020:1020:1020))
        (PORT d[19] (1003:1003:1003) (1020:1020:1020))
        (PORT d[20] (1003:1003:1003) (1020:1020:1020))
        (PORT clk (2487:2487:2487) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1330:1330:1330) (1355:1355:1355))
        (PORT d[1] (1330:1330:1330) (1355:1355:1355))
        (PORT d[2] (1330:1330:1330) (1355:1355:1355))
        (PORT d[3] (1330:1330:1330) (1355:1355:1355))
        (PORT clk (2483:2483:2483) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2506:2506:2506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2507:2507:2507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (786:786:786) (787:787:787))
        (PORT d[1] (860:860:860) (909:909:909))
        (PORT d[2] (888:888:888) (931:931:931))
        (PORT d[3] (798:798:798) (794:794:794))
        (PORT clk (2440:2440:2440) (2424:2424:2424))
        (PORT stall (1381:1381:1381) (1441:1441:1441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2424:2424:2424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|ADDR_FIFO_generate\[1\]\.addr_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2421:2421:2421))
        (PORT ena (1848:1848:1848) (1786:1786:1786))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (SETUP ena (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux20\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (504:504:504))
        (PORT datab (518:518:518) (596:596:596))
        (PORT datac (402:402:402) (411:411:411))
        (PORT datad (741:741:741) (736:736:736))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux20\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (426:426:426))
        (PORT datab (800:800:800) (809:809:809))
        (PORT datac (775:775:775) (776:776:776))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_WE_N)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2098:2098:2098))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (950:950:950) (940:940:940))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|FIFOread\~5)
    (DELAY
      (ABSOLUTE
        (PORT datad (979:979:979) (1012:1012:1012))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|FIFOread\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (739:739:739))
        (PORT datab (1154:1154:1154) (1223:1223:1223))
        (PORT datac (1204:1204:1204) (1266:1266:1266))
        (PORT datad (214:214:214) (240:240:240))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|FIFOread\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (828:828:828))
        (PORT datab (1157:1157:1157) (1226:1226:1226))
        (PORT datac (1203:1203:1203) (1265:1265:1265))
        (PORT datad (792:792:792) (824:824:824))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|FIFOread\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (842:842:842) (869:869:869))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|FIFOread\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2526:2526:2526))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|valid_rdreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (389:389:389))
        (PORT datab (475:475:475) (535:535:535))
        (PORT datad (774:774:774) (810:810:810))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2113:2113:2113))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1460:1460:1460) (1432:1432:1432))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (554:554:554))
        (PORT datac (475:475:475) (538:538:538))
        (PORT datad (438:438:438) (448:448:448))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (601:601:601))
        (PORT datab (329:329:329) (422:422:422))
        (PORT datad (220:220:220) (250:250:250))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2111:2111:2111))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (587:587:587))
        (PORT datab (498:498:498) (562:562:562))
        (PORT datac (455:455:455) (511:511:511))
        (PORT datad (716:716:716) (754:754:754))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2113:2113:2113))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1460:1460:1460) (1432:1432:1432))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (375:375:375))
        (PORT datac (256:256:256) (337:337:337))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2113:2113:2113))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1460:1460:1460) (1432:1432:1432))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (588:588:588))
        (PORT datab (489:489:489) (497:497:497))
        (PORT datad (443:443:443) (502:502:502))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2111:2111:2111))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (326:326:326) (419:419:419))
        (PORT datad (224:224:224) (254:254:254))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2111:2111:2111))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (600:600:600))
        (PORT datab (328:328:328) (421:421:421))
        (PORT datad (221:221:221) (251:251:251))
        (IOPATH dataa combout (358:358:358) (360:360:360))
        (IOPATH datab combout (361:361:361) (364:364:364))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2111:2111:2111))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2113:2113:2113))
        (PORT asdata (1097:1097:1097) (1140:1140:1140))
        (PORT ena (1460:1460:1460) (1432:1432:1432))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2113:2113:2113))
        (PORT asdata (861:861:861) (913:913:913))
        (PORT ena (1460:1460:1460) (1432:1432:1432))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (552:552:552))
        (PORT datab (237:237:237) (273:273:273))
        (PORT datac (455:455:455) (512:512:512))
        (PORT datad (421:421:421) (433:433:433))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2113:2113:2113))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|int_rdempty)
    (DELAY
      (ABSOLUTE
        (PORT datac (277:277:277) (358:358:358))
        (PORT datad (261:261:261) (338:338:338))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (549:549:549))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (595:595:595))
        (PORT datab (532:532:532) (597:597:597))
        (PORT datad (222:222:222) (252:252:252))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2094:2094:2094))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2094:2094:2094))
        (PORT asdata (700:700:700) (786:786:786))
        (PORT ena (1200:1200:1200) (1198:1198:1198))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2094:2094:2094))
        (PORT asdata (698:698:698) (783:783:783))
        (PORT ena (1200:1200:1200) (1198:1198:1198))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (460:460:460) (512:512:512))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (426:426:426))
        (PORT datab (330:330:330) (422:422:422))
        (PORT datac (380:380:380) (386:386:386))
        (PORT datad (449:449:449) (471:471:471))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2094:2094:2094))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|valid_rdreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (735:735:735))
        (PORT datab (812:812:812) (861:861:861))
        (PORT datad (266:266:266) (343:343:343))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2094:2094:2094))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1200:1200:1200) (1198:1198:1198))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (550:550:550))
        (PORT datab (344:344:344) (443:443:443))
        (PORT datad (455:455:455) (479:479:479))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (589:589:589))
        (PORT datab (536:536:536) (601:601:601))
        (PORT datad (219:219:219) (248:248:248))
        (IOPATH dataa combout (358:358:358) (360:360:360))
        (IOPATH datab combout (361:361:361) (364:364:364))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2094:2094:2094))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2094:2094:2094))
        (PORT asdata (702:702:702) (787:787:787))
        (PORT ena (1200:1200:1200) (1198:1198:1198))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (593:593:593))
        (PORT datab (533:533:533) (597:597:597))
        (PORT datac (293:293:293) (384:384:384))
        (PORT datad (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2094:2094:2094))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1200:1200:1200) (1198:1198:1198))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (371:371:371))
        (PORT datac (424:424:424) (481:481:481))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2094:2094:2094))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1200:1200:1200) (1198:1198:1198))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (552:552:552))
        (PORT datab (346:346:346) (444:444:444))
        (PORT datad (456:456:456) (480:480:480))
        (IOPATH dataa combout (358:358:358) (360:360:360))
        (IOPATH datab combout (361:361:361) (364:364:364))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2094:2094:2094))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (597:597:597))
        (PORT datad (224:224:224) (253:253:253))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2094:2094:2094))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2094:2094:2094))
        (PORT asdata (706:706:706) (780:780:780))
        (PORT ena (1200:1200:1200) (1198:1198:1198))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2094:2094:2094))
        (PORT asdata (859:859:859) (915:915:915))
        (PORT ena (1200:1200:1200) (1198:1198:1198))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (312:312:312) (401:401:401))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2094:2094:2094))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1200:1200:1200) (1198:1198:1198))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (378:378:378))
        (PORT datab (989:989:989) (1004:1004:1004))
        (PORT datac (427:427:427) (476:476:476))
        (PORT datad (453:453:453) (477:477:477))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (452:452:452) (513:513:513))
        (PORT datad (501:501:501) (558:558:558))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (491:491:491) (524:524:524))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (313:313:313) (402:402:402))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2094:2094:2094))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|int_rdempty)
    (DELAY
      (ABSOLUTE
        (PORT datab (297:297:297) (383:383:383))
        (PORT datad (276:276:276) (348:348:348))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (404:404:404))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (594:594:594))
        (PORT datab (353:353:353) (460:460:460))
        (PORT datad (221:221:221) (251:251:251))
        (IOPATH dataa combout (358:358:358) (360:360:360))
        (IOPATH datab combout (361:361:361) (364:364:364))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2103:2103:2103))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2103:2103:2103))
        (PORT asdata (693:693:693) (773:773:773))
        (PORT ena (1447:1447:1447) (1425:1425:1425))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (477:477:477) (529:529:529))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2103:2103:2103))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1447:1447:1447) (1425:1425:1425))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (780:780:780))
        (PORT datab (840:840:840) (884:884:884))
        (PORT datac (697:697:697) (704:704:704))
        (PORT datad (827:827:827) (875:875:875))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2098:2098:2098))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|valid_rdreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (PORT datac (782:782:782) (832:832:832))
        (PORT datad (808:808:808) (849:849:849))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2103:2103:2103))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1447:1447:1447) (1425:1425:1425))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (358:358:358) (453:453:453))
        (PORT datac (270:270:270) (361:361:361))
        (PORT datad (739:739:739) (751:751:751))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (353:353:353) (460:460:460))
        (PORT datad (221:221:221) (251:251:251))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2103:2103:2103))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (601:601:601))
        (PORT datab (354:354:354) (461:461:461))
        (PORT datad (220:220:220) (250:250:250))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2103:2103:2103))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (424:424:424))
        (PORT datab (357:357:357) (452:452:452))
        (PORT datac (318:318:318) (424:424:424))
        (PORT datad (495:495:495) (552:552:552))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2103:2103:2103))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1447:1447:1447) (1425:1425:1425))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2103:2103:2103))
        (PORT asdata (690:690:690) (770:770:770))
        (PORT ena (1447:1447:1447) (1425:1425:1425))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (371:371:371))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2103:2103:2103))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1447:1447:1447) (1425:1425:1425))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (406:406:406))
        (PORT datab (360:360:360) (456:456:456))
        (PORT datad (739:739:739) (751:751:751))
        (IOPATH dataa combout (358:358:358) (360:360:360))
        (IOPATH datab combout (361:361:361) (364:364:364))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2103:2103:2103))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (351:351:351) (457:457:457))
        (PORT datac (307:307:307) (390:390:390))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (327:327:327) (414:414:414))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2103:2103:2103))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1447:1447:1447) (1425:1425:1425))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2103:2103:2103))
        (PORT asdata (714:714:714) (792:792:792))
        (PORT ena (1447:1447:1447) (1425:1425:1425))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2103:2103:2103))
        (PORT asdata (724:724:724) (824:824:824))
        (PORT ena (1447:1447:1447) (1425:1425:1425))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (378:378:378))
        (PORT datab (287:287:287) (370:370:370))
        (PORT datad (739:739:739) (751:751:751))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (792:792:792))
        (PORT datab (884:884:884) (923:923:923))
        (PORT datac (696:696:696) (701:701:701))
        (PORT datad (731:731:731) (737:737:737))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2098:2098:2098))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux54\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (424:424:424))
        (PORT datab (318:318:318) (406:406:406))
        (PORT datac (282:282:282) (366:366:366))
        (PORT datad (349:349:349) (455:455:455))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (275:275:275) (371:371:371))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2098:2098:2098))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1487:1487:1487) (1446:1446:1446))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (477:477:477))
        (PORT datab (327:327:327) (420:420:420))
        (PORT datad (221:221:221) (251:251:251))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2098:2098:2098))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (474:474:474))
        (PORT datab (312:312:312) (407:407:407))
        (PORT datac (481:481:481) (544:544:544))
        (PORT datad (463:463:463) (518:518:518))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity3a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2098:2098:2098))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1487:1487:1487) (1446:1446:1446))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (371:371:371))
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2098:2098:2098))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1487:1487:1487) (1446:1446:1446))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (457:457:457) (509:509:509))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2096:2096:2096))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1160:1160:1160) (1147:1147:1147))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (517:517:517) (582:582:582))
        (PORT datac (737:737:737) (730:730:730))
        (PORT datad (286:286:286) (362:362:362))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (475:475:475))
        (PORT datad (221:221:221) (250:250:250))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2098:2098:2098))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (466:466:466))
        (PORT datad (463:463:463) (518:518:518))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (352:352:352))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2096:2096:2096))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1160:1160:1160) (1147:1147:1147))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2098:2098:2098))
        (PORT asdata (728:728:728) (834:834:834))
        (PORT ena (1487:1487:1487) (1446:1446:1446))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2098:2098:2098))
        (PORT asdata (698:698:698) (784:784:784))
        (PORT ena (1487:1487:1487) (1446:1446:1446))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (522:522:522))
        (PORT datab (767:767:767) (761:761:761))
        (PORT datad (254:254:254) (326:326:326))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_mux\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (421:421:421))
        (PORT datab (517:517:517) (582:582:582))
        (PORT datac (737:737:737) (730:730:730))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_lsb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2098:2098:2098))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|valid_rdreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (805:805:805) (854:854:854))
        (PORT datac (278:278:278) (358:358:358))
        (PORT datad (766:766:766) (813:813:813))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (783:783:783))
        (PORT datab (520:520:520) (585:585:585))
        (PORT datad (285:285:285) (360:360:360))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2098:2098:2098))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (466:466:466))
        (PORT datab (330:330:330) (422:422:422))
        (PORT datad (219:219:219) (248:248:248))
        (IOPATH dataa combout (358:358:358) (360:360:360))
        (IOPATH datab combout (361:361:361) (364:364:364))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2098:2098:2098))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2098:2098:2098))
        (PORT asdata (684:684:684) (775:775:775))
        (PORT ena (1487:1487:1487) (1446:1446:1446))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2098:2098:2098))
        (PORT asdata (685:685:685) (774:774:774))
        (PORT ena (1487:1487:1487) (1446:1446:1446))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_mux\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (418:418:418))
        (PORT datab (313:313:313) (408:408:408))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (735:735:735) (726:726:726))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdemp_eq_comp_msb_aeb)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2098:2098:2098))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux54\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (428:428:428))
        (PORT datab (237:237:237) (273:273:273))
        (PORT datac (779:779:779) (824:824:824))
        (PORT datad (756:756:756) (798:798:798))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux54\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (501:501:501))
        (PORT datab (784:784:784) (785:785:785))
        (PORT datac (662:662:662) (648:648:648))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux54\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (789:789:789) (847:847:847))
        (PORT datab (816:816:816) (862:862:862))
        (PORT datac (714:714:714) (754:754:754))
        (PORT datad (665:665:665) (655:655:655))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux55\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (503:503:503))
        (PORT datab (519:519:519) (597:597:597))
        (PORT datac (227:227:227) (274:274:274))
        (PORT datad (229:229:229) (263:263:263))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux53\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (506:506:506))
        (PORT datab (518:518:518) (596:596:596))
        (PORT datac (223:223:223) (269:269:269))
        (PORT datad (228:228:228) (262:262:262))
        (IOPATH dataa combout (391:391:391) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|roundRobin\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (451:451:451))
        (PORT datab (244:244:244) (284:284:284))
        (PORT datad (214:214:214) (241:241:241))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|roundRobin\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2098:2098:2098))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux54\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (505:505:505))
        (PORT datab (319:319:319) (408:408:408))
        (PORT datac (282:282:282) (366:366:366))
        (PORT datad (739:739:739) (741:741:741))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|controllerIdle\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (319:319:319))
        (PORT datac (241:241:241) (280:280:280))
        (PORT datad (229:229:229) (263:263:263))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|roundRobin\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (503:503:503))
        (PORT datab (244:244:244) (284:284:284))
        (PORT datac (241:241:241) (280:280:280))
        (PORT datad (216:216:216) (243:243:243))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|roundRobin\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (313:313:313))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|roundRobin\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2098:2098:2098))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (782:782:782) (826:826:826))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|ram_address_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datac (486:486:486) (537:537:537))
        (PORT datad (476:476:476) (525:525:525))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (947:947:947) (961:961:961))
        (PORT d[1] (947:947:947) (961:961:961))
        (PORT d[2] (947:947:947) (961:961:961))
        (PORT d[3] (947:947:947) (961:961:961))
        (PORT d[4] (978:978:978) (1002:1002:1002))
        (PORT d[5] (978:978:978) (1002:1002:1002))
        (PORT d[6] (978:978:978) (1002:1002:1002))
        (PORT d[7] (978:978:978) (1002:1002:1002))
        (PORT d[8] (947:947:947) (961:961:961))
        (PORT d[9] (947:947:947) (961:961:961))
        (PORT d[10] (947:947:947) (961:961:961))
        (PORT d[11] (947:947:947) (961:961:961))
        (PORT d[12] (978:978:978) (1002:1002:1002))
        (PORT d[13] (978:978:978) (1002:1002:1002))
        (PORT d[14] (978:978:978) (1002:1002:1002))
        (PORT d[15] (978:978:978) (1002:1002:1002))
        (PORT clk (2487:2487:2487) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1293:1293:1293) (1316:1316:1316))
        (PORT d[1] (1293:1293:1293) (1316:1316:1316))
        (PORT d[2] (1293:1293:1293) (1316:1316:1316))
        (PORT d[3] (1293:1293:1293) (1316:1316:1316))
        (PORT clk (2483:2483:2483) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2506:2506:2506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2507:2507:2507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (794:794:794) (786:786:786))
        (PORT d[1] (1209:1209:1209) (1244:1244:1244))
        (PORT d[2] (1190:1190:1190) (1212:1212:1212))
        (PORT d[3] (1092:1092:1092) (1075:1075:1075))
        (PORT clk (2440:2440:2440) (2424:2424:2424))
        (PORT stall (1407:1407:1407) (1484:1484:1484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2424:2424:2424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[3\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2421:2421:2421))
        (PORT ena (1880:1880:1880) (1807:1807:1807))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (SETUP ena (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datab (513:513:513) (576:576:576))
        (IOPATH datab combout (441:441:441) (443:443:443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|ram_address_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (417:417:417))
        (PORT datac (275:275:275) (369:369:369))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1277:1277:1277) (1287:1287:1287))
        (PORT d[1] (1277:1277:1277) (1287:1287:1287))
        (PORT d[2] (1277:1277:1277) (1287:1287:1287))
        (PORT d[3] (1277:1277:1277) (1287:1287:1287))
        (PORT d[4] (962:962:962) (984:984:984))
        (PORT d[5] (962:962:962) (984:984:984))
        (PORT d[6] (962:962:962) (984:984:984))
        (PORT d[7] (962:962:962) (984:984:984))
        (PORT d[8] (1277:1277:1277) (1287:1287:1287))
        (PORT d[9] (1277:1277:1277) (1287:1287:1287))
        (PORT d[10] (1277:1277:1277) (1287:1287:1287))
        (PORT d[11] (1277:1277:1277) (1287:1287:1287))
        (PORT d[12] (962:962:962) (984:984:984))
        (PORT d[13] (962:962:962) (984:984:984))
        (PORT d[14] (962:962:962) (984:984:984))
        (PORT d[15] (962:962:962) (984:984:984))
        (PORT clk (2479:2479:2479) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1320:1320:1320) (1342:1342:1342))
        (PORT d[1] (1320:1320:1320) (1342:1342:1342))
        (PORT d[2] (1320:1320:1320) (1342:1342:1342))
        (PORT d[3] (1320:1320:1320) (1342:1342:1342))
        (PORT clk (2475:2475:2475) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2500:2500:2500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (817:817:817) (809:809:809))
        (PORT d[1] (822:822:822) (861:861:861))
        (PORT d[2] (824:824:824) (865:865:865))
        (PORT d[3] (740:740:740) (731:731:731))
        (PORT clk (2432:2432:2432) (2418:2418:2418))
        (PORT stall (1114:1114:1114) (1179:1179:1179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2418:2418:2418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[2\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2415:2415:2415))
        (PORT ena (1551:1551:1551) (1484:1484:1484))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (SETUP ena (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datac (461:461:461) (524:524:524))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|ram_address_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datac (454:454:454) (510:510:510))
        (PORT datad (445:445:445) (503:503:503))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (984:984:984) (1009:1009:1009))
        (PORT d[1] (984:984:984) (1009:1009:1009))
        (PORT d[2] (984:984:984) (1009:1009:1009))
        (PORT d[3] (984:984:984) (1009:1009:1009))
        (PORT d[4] (984:984:984) (1009:1009:1009))
        (PORT d[5] (984:984:984) (1009:1009:1009))
        (PORT d[6] (984:984:984) (1009:1009:1009))
        (PORT d[7] (984:984:984) (1009:1009:1009))
        (PORT d[8] (984:984:984) (1009:1009:1009))
        (PORT d[9] (984:984:984) (1009:1009:1009))
        (PORT d[10] (984:984:984) (1009:1009:1009))
        (PORT d[11] (984:984:984) (1009:1009:1009))
        (PORT d[12] (984:984:984) (1009:1009:1009))
        (PORT d[13] (984:984:984) (1009:1009:1009))
        (PORT d[14] (984:984:984) (1009:1009:1009))
        (PORT d[15] (984:984:984) (1009:1009:1009))
        (PORT clk (2494:2494:2494) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1640:1640:1640) (1650:1650:1650))
        (PORT d[1] (1640:1640:1640) (1650:1650:1650))
        (PORT d[2] (1640:1640:1640) (1650:1650:1650))
        (PORT d[3] (1640:1640:1640) (1650:1650:1650))
        (PORT clk (2490:2490:2490) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2515:2515:2515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (753:753:753) (742:742:742))
        (PORT d[1] (867:867:867) (902:902:902))
        (PORT d[2] (885:885:885) (922:922:922))
        (PORT d[3] (786:786:786) (780:780:780))
        (PORT clk (2447:2447:2447) (2433:2433:2433))
        (PORT stall (1110:1110:1110) (1178:1178:1178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2433:2433:2433))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[1\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2430:2430:2430))
        (PORT ena (1245:1245:1245) (1193:1193:1193))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (SETUP ena (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter1a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (1057:1057:1057) (1068:1068:1068))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|ram_address_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datac (798:798:798) (838:838:838))
        (PORT datad (826:826:826) (868:868:868))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (611:611:611) (637:637:637))
        (PORT d[1] (611:611:611) (637:637:637))
        (PORT d[2] (611:611:611) (637:637:637))
        (PORT d[3] (611:611:611) (637:637:637))
        (PORT d[4] (580:580:580) (596:596:596))
        (PORT d[5] (580:580:580) (596:596:596))
        (PORT d[6] (580:580:580) (596:596:596))
        (PORT d[7] (580:580:580) (596:596:596))
        (PORT d[8] (611:611:611) (637:637:637))
        (PORT d[9] (611:611:611) (637:637:637))
        (PORT d[10] (611:611:611) (637:637:637))
        (PORT d[11] (611:611:611) (637:637:637))
        (PORT d[12] (580:580:580) (596:596:596))
        (PORT d[13] (580:580:580) (596:596:596))
        (PORT d[14] (580:580:580) (596:596:596))
        (PORT d[15] (580:580:580) (596:596:596))
        (PORT clk (2471:2471:2471) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1649:1649:1649) (1659:1659:1659))
        (PORT d[1] (1649:1649:1649) (1659:1659:1659))
        (PORT d[2] (1649:1649:1649) (1659:1659:1659))
        (PORT d[3] (1649:1649:1649) (1659:1659:1659))
        (PORT clk (2467:2467:2467) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2491:2491:2491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2492:2492:2492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (738:738:738) (729:729:729))
        (PORT d[1] (1186:1186:1186) (1212:1212:1212))
        (PORT d[2] (1172:1172:1172) (1197:1197:1197))
        (PORT d[3] (757:757:757) (746:746:746))
        (PORT clk (2424:2424:2424) (2409:2409:2409))
        (PORT stall (1105:1105:1105) (1166:1166:1166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2409:2409:2409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE SRAM\|DATA_FIFO_generate\[0\]\.data_inputPort\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block7a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2418:2418:2418) (2406:2406:2406))
        (PORT ena (1540:1540:1540) (1477:1477:1477))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (SETUP ena (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux36\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1249:1249:1249) (1323:1323:1323))
        (PORT datab (953:953:953) (1052:1052:1052))
        (PORT datac (1034:1034:1034) (1020:1020:1020))
        (PORT datad (689:689:689) (687:687:687))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux36\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1658:1658:1658) (1690:1690:1690))
        (PORT datab (1048:1048:1048) (1053:1053:1053))
        (PORT datac (1045:1045:1045) (1032:1032:1032))
        (PORT datad (737:737:737) (736:736:736))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|DQ_buffer\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (318:318:318))
        (PORT datab (260:260:260) (303:303:303))
        (PORT datac (242:242:242) (281:281:281))
        (PORT datad (229:229:229) (252:252:252))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2096:2096:2096))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1150:1150:1150) (1131:1131:1131))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux35\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (851:851:851) (919:919:919))
        (PORT datab (860:860:860) (930:930:930))
        (PORT datac (756:756:756) (755:755:755))
        (PORT datad (1053:1053:1053) (1035:1035:1035))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux35\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (899:899:899))
        (PORT datab (1044:1044:1044) (1037:1037:1037))
        (PORT datac (755:755:755) (759:759:759))
        (PORT datad (1043:1043:1043) (1034:1034:1034))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2096:2096:2096))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1150:1150:1150) (1131:1131:1131))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux34\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1181:1181:1181) (1175:1175:1175))
        (PORT datab (954:954:954) (1053:1053:1053))
        (PORT datac (1198:1198:1198) (1275:1275:1275))
        (PORT datad (713:713:713) (712:712:712))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux34\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1657:1657:1657) (1689:1689:1689))
        (PORT datab (1101:1101:1101) (1106:1106:1106))
        (PORT datac (743:743:743) (745:745:745))
        (PORT datad (1008:1008:1008) (1000:1000:1000))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2096:2096:2096))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1150:1150:1150) (1131:1131:1131))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux33\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1250:1250:1250) (1324:1324:1324))
        (PORT datab (949:949:949) (1048:1048:1048))
        (PORT datac (1051:1051:1051) (1042:1042:1042))
        (PORT datad (730:730:730) (727:727:727))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux33\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1117:1117:1117) (1107:1107:1107))
        (PORT datab (744:744:744) (746:746:746))
        (PORT datac (1338:1338:1338) (1325:1325:1325))
        (PORT datad (788:788:788) (850:850:850))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2096:2096:2096))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1150:1150:1150) (1131:1131:1131))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux32\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1248:1248:1248) (1321:1321:1321))
        (PORT datab (959:959:959) (1060:1060:1060))
        (PORT datac (1039:1039:1039) (1026:1026:1026))
        (PORT datad (736:736:736) (730:730:730))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux32\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1652:1652:1652) (1683:1683:1683))
        (PORT datab (1366:1366:1366) (1342:1342:1342))
        (PORT datac (1027:1027:1027) (1019:1019:1019))
        (PORT datad (1070:1070:1070) (1064:1064:1064))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2096:2096:2096))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1150:1150:1150) (1131:1131:1131))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux31\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1250:1250:1250) (1324:1324:1324))
        (PORT datab (947:947:947) (1046:1046:1046))
        (PORT datac (717:717:717) (707:707:707))
        (PORT datad (994:994:994) (985:985:985))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux31\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (845:845:845) (903:903:903))
        (PORT datab (1045:1045:1045) (1052:1052:1052))
        (PORT datac (1063:1063:1063) (1056:1056:1056))
        (PORT datad (708:708:708) (709:709:709))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2096:2096:2096))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1150:1150:1150) (1131:1131:1131))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux30\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1248:1248:1248) (1322:1322:1322))
        (PORT datab (957:957:957) (1058:1058:1058))
        (PORT datac (1024:1024:1024) (1015:1015:1015))
        (PORT datad (707:707:707) (704:704:704))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux30\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1656:1656:1656) (1688:1688:1688))
        (PORT datab (1118:1118:1118) (1107:1107:1107))
        (PORT datac (749:749:749) (752:752:752))
        (PORT datad (1043:1043:1043) (1035:1035:1035))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2096:2096:2096))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1150:1150:1150) (1131:1131:1131))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux29\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1251:1251:1251) (1325:1325:1325))
        (PORT datab (943:943:943) (1041:1041:1041))
        (PORT datac (1034:1034:1034) (1026:1026:1026))
        (PORT datad (687:687:687) (685:685:685))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux29\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (843:843:843) (900:900:900))
        (PORT datab (737:737:737) (737:737:737))
        (PORT datac (1680:1680:1680) (1642:1642:1642))
        (PORT datad (1006:1006:1006) (998:998:998))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2096:2096:2096))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1150:1150:1150) (1131:1131:1131))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux28\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1564:1564:1564) (1654:1654:1654))
        (PORT datab (1105:1105:1105) (1096:1096:1096))
        (PORT datac (909:909:909) (976:976:976))
        (PORT datad (1020:1020:1020) (989:989:989))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux28\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1125:1125:1125) (1103:1103:1103))
        (PORT datab (1402:1402:1402) (1379:1379:1379))
        (PORT datac (1536:1536:1536) (1616:1616:1616))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2504:2504:2504))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1458:1458:1458) (1417:1417:1417))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux27\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1576:1576:1576) (1669:1669:1669))
        (PORT datab (938:938:938) (1006:1006:1006))
        (PORT datac (1075:1075:1075) (1055:1055:1055))
        (PORT datad (1092:1092:1092) (1070:1070:1070))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux27\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1332:1332:1332) (1306:1306:1306))
        (PORT datab (947:947:947) (1020:1020:1020))
        (PORT datac (1022:1022:1022) (1013:1013:1013))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2504:2504:2504))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1458:1458:1458) (1417:1417:1417))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux26\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (462:462:462))
        (PORT datab (949:949:949) (1048:1048:1048))
        (PORT datac (1199:1199:1199) (1277:1277:1277))
        (PORT datad (987:987:987) (956:956:956))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux26\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1058:1058:1058) (1020:1020:1020))
        (PORT datab (772:772:772) (782:782:782))
        (PORT datac (916:916:916) (1013:1013:1013))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2528:2528:2528))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1448:1448:1448) (1415:1415:1415))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux25\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (772:772:772))
        (PORT datab (1206:1206:1206) (1257:1257:1257))
        (PORT datac (1098:1098:1098) (1124:1124:1124))
        (PORT datad (1058:1058:1058) (1034:1034:1034))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux25\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1147:1147:1147) (1122:1122:1122))
        (PORT datab (950:950:950) (1022:1022:1022))
        (PORT datac (1050:1050:1050) (1042:1042:1042))
        (PORT datad (708:708:708) (710:710:710))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2504:2504:2504))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1458:1458:1458) (1417:1417:1417))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux24\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1249:1249:1249) (1322:1322:1322))
        (PORT datab (436:436:436) (449:449:449))
        (PORT datac (918:918:918) (1014:1014:1014))
        (PORT datad (991:991:991) (959:959:959))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux24\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (818:818:818))
        (PORT datab (1033:1033:1033) (1016:1016:1016))
        (PORT datac (915:915:915) (1012:1012:1012))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2528:2528:2528))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1448:1448:1448) (1415:1415:1415))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux23\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1251:1251:1251) (1325:1325:1325))
        (PORT datab (944:944:944) (1042:1042:1042))
        (PORT datac (436:436:436) (439:439:439))
        (PORT datad (751:751:751) (745:745:745))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux23\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (1008:1008:1008))
        (PORT datab (974:974:974) (966:966:966))
        (PORT datac (730:730:730) (773:773:773))
        (PORT datad (933:933:933) (904:904:904))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2096:2096:2096))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1150:1150:1150) (1131:1131:1131))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux22\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1566:1566:1566) (1656:1656:1656))
        (PORT datab (946:946:946) (1018:1018:1018))
        (PORT datac (1095:1095:1095) (1076:1076:1076))
        (PORT datad (1036:1036:1036) (1013:1013:1013))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux22\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1348:1348:1348) (1318:1318:1318))
        (PORT datab (1079:1079:1079) (1072:1072:1072))
        (PORT datac (1535:1535:1535) (1615:1615:1615))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2504:2504:2504))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1458:1458:1458) (1417:1417:1417))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux21\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1251:1251:1251) (1324:1324:1324))
        (PORT datab (475:475:475) (473:473:473))
        (PORT datac (904:904:904) (998:998:998))
        (PORT datad (743:743:743) (737:737:737))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux21\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (901:901:901))
        (PORT datab (750:750:750) (750:750:750))
        (PORT datac (956:956:956) (936:936:936))
        (PORT datad (971:971:971) (950:950:950))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|DQ_buffer\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2096:2096:2096))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1150:1150:1150) (1131:1131:1131))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux19\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1262:1262:1262) (1357:1357:1357))
        (PORT datab (971:971:971) (1070:1070:1070))
        (PORT datac (1074:1074:1074) (1069:1069:1069))
        (PORT datad (709:709:709) (706:706:706))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux19\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1102:1102:1102) (1088:1088:1088))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (1056:1056:1056) (1047:1047:1047))
        (PORT datad (1221:1221:1221) (1296:1296:1296))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2103:2103:2103))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux18\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1261:1261:1261) (1355:1355:1355))
        (PORT datab (970:970:970) (1069:1069:1069))
        (PORT datac (1077:1077:1077) (1070:1070:1070))
        (PORT datad (1037:1037:1037) (1029:1029:1029))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux18\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1079:1079:1079) (1079:1079:1079))
        (PORT datab (967:967:967) (1065:1065:1065))
        (PORT datac (684:684:684) (679:679:679))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2103:2103:2103))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux17\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1260:1260:1260) (1354:1354:1354))
        (PORT datab (969:969:969) (1068:1068:1068))
        (PORT datac (703:703:703) (699:699:699))
        (PORT datad (1012:1012:1012) (997:997:997))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux17\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1258:1258:1258) (1352:1352:1352))
        (PORT datab (236:236:236) (272:272:272))
        (PORT datac (1084:1084:1084) (1085:1085:1085))
        (PORT datad (1005:1005:1005) (997:997:997))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2103:2103:2103))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1577:1577:1577) (1670:1670:1670))
        (PORT datab (937:937:937) (1005:1005:1005))
        (PORT datac (732:732:732) (723:723:723))
        (PORT datad (623:623:623) (600:600:600))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux16\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (746:746:746))
        (PORT datab (816:816:816) (804:804:804))
        (PORT datac (906:906:906) (973:973:973))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2112:2112:2112))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux15\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1260:1260:1260) (1346:1346:1346))
        (PORT datab (956:956:956) (939:939:939))
        (PORT datac (1198:1198:1198) (1279:1279:1279))
        (PORT datad (744:744:744) (737:737:737))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux15\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (785:785:785) (776:776:776))
        (PORT datab (432:432:432) (444:444:444))
        (PORT datac (1203:1203:1203) (1285:1285:1285))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2127:2127:2127))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux14\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1261:1261:1261) (1356:1356:1356))
        (PORT datab (971:971:971) (1070:1070:1070))
        (PORT datac (1028:1028:1028) (1012:1012:1012))
        (PORT datad (1052:1052:1052) (1033:1033:1033))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux14\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (973:973:973) (1072:1072:1072))
        (PORT datac (721:721:721) (712:712:712))
        (PORT datad (1050:1050:1050) (1037:1037:1037))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2103:2103:2103))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux13\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1004:1004:1004))
        (PORT datab (942:942:942) (1012:1012:1012))
        (PORT datac (1531:1531:1531) (1610:1610:1610))
        (PORT datad (398:398:398) (398:398:398))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux13\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1562:1562:1562) (1651:1651:1651))
        (PORT datab (1024:1024:1024) (996:996:996))
        (PORT datac (205:205:205) (236:236:236))
        (PORT datad (750:750:750) (743:743:743))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2112:2112:2112))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux12\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (776:776:776))
        (PORT datab (1401:1401:1401) (1404:1404:1404))
        (PORT datac (1198:1198:1198) (1279:1279:1279))
        (PORT datad (1221:1221:1221) (1287:1287:1287))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux12\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (450:450:450))
        (PORT datab (1753:1753:1753) (1723:1723:1723))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (1214:1214:1214) (1280:1280:1280))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2127:2127:2127))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1256:1256:1256) (1349:1349:1349))
        (PORT datab (966:966:966) (1064:1064:1064))
        (PORT datac (750:750:750) (747:747:747))
        (PORT datad (435:435:435) (436:436:436))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux11\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1256:1256:1256) (1349:1349:1349))
        (PORT datab (793:793:793) (786:786:786))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (740:740:740) (739:739:739))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2103:2103:2103))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1256:1256:1256) (1350:1350:1350))
        (PORT datab (967:967:967) (1065:1065:1065))
        (PORT datac (752:752:752) (750:750:750))
        (PORT datad (755:755:755) (751:751:751))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux10\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (282:282:282))
        (PORT datab (484:484:484) (484:484:484))
        (PORT datac (964:964:964) (941:941:941))
        (PORT datad (1048:1048:1048) (1076:1076:1076))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2103:2103:2103))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1571:1571:1571) (1663:1663:1663))
        (PORT datab (942:942:942) (1011:1011:1011))
        (PORT datac (738:738:738) (720:720:720))
        (PORT datad (1048:1048:1048) (1027:1027:1027))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux9\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1574:1574:1574) (1666:1666:1666))
        (PORT datab (1141:1141:1141) (1120:1120:1120))
        (PORT datac (1261:1261:1261) (1227:1227:1227))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2112:2112:2112))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1263:1263:1263) (1359:1359:1359))
        (PORT datab (972:972:972) (1072:1072:1072))
        (PORT datac (958:958:958) (922:922:922))
        (PORT datad (766:766:766) (764:764:764))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux8\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (672:672:672))
        (PORT datab (971:971:971) (1071:1071:1071))
        (PORT datac (977:977:977) (951:951:951))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2103:2103:2103))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1238:1238:1238) (1333:1333:1333))
        (PORT datab (1119:1119:1119) (1094:1094:1094))
        (PORT datac (1065:1065:1065) (1050:1050:1050))
        (PORT datad (1220:1220:1220) (1286:1286:1286))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux7\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1243:1243:1243) (1339:1339:1339))
        (PORT datab (736:736:736) (735:735:735))
        (PORT datac (1035:1035:1035) (1019:1019:1019))
        (PORT datad (208:208:208) (231:231:231))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2127:2127:2127))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1255:1255:1255) (1340:1340:1340))
        (PORT datab (1086:1086:1086) (1069:1069:1069))
        (PORT datac (1200:1200:1200) (1281:1281:1281))
        (PORT datad (1068:1068:1068) (1041:1041:1041))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1251:1251:1251) (1335:1335:1335))
        (PORT datab (781:781:781) (765:765:765))
        (PORT datac (1328:1328:1328) (1290:1290:1290))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2127:2127:2127))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1259:1259:1259) (1353:1353:1353))
        (PORT datab (969:969:969) (1067:1067:1067))
        (PORT datac (942:942:942) (915:915:915))
        (PORT datad (626:626:626) (598:598:598))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1258:1258:1258) (1352:1352:1352))
        (PORT datab (1373:1373:1373) (1356:1356:1356))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (750:750:750) (745:745:745))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2103:2103:2103))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1239:1239:1239) (1334:1334:1334))
        (PORT datab (1341:1341:1341) (1294:1294:1294))
        (PORT datac (1081:1081:1081) (1055:1055:1055))
        (PORT datad (1216:1216:1216) (1281:1281:1281))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (737:737:737))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (748:748:748) (729:729:729))
        (PORT datad (1218:1218:1218) (1285:1285:1285))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2127:2127:2127))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1246:1246:1246) (1329:1329:1329))
        (PORT datab (1027:1027:1027) (987:987:987))
        (PORT datac (1203:1203:1203) (1285:1285:1285))
        (PORT datad (959:959:959) (928:928:928))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1237:1237:1237) (1331:1331:1331))
        (PORT datab (471:471:471) (468:468:468))
        (PORT datac (778:778:778) (772:772:772))
        (PORT datad (208:208:208) (232:232:232))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2127:2127:2127))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1251:1251:1251) (1335:1335:1335))
        (PORT datab (1115:1115:1115) (1092:1092:1092))
        (PORT datac (1201:1201:1201) (1283:1283:1283))
        (PORT datad (1061:1061:1061) (1037:1037:1037))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1250:1250:1250) (1334:1334:1334))
        (PORT datab (775:775:775) (762:762:762))
        (PORT datac (1097:1097:1097) (1077:1077:1077))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2127:2127:2127))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1567:1567:1567) (1657:1657:1657))
        (PORT datab (945:945:945) (1017:1017:1017))
        (PORT datac (742:742:742) (734:734:734))
        (PORT datad (1054:1054:1054) (1031:1031:1031))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1564:1564:1564) (1653:1653:1653))
        (PORT datab (1325:1325:1325) (1307:1307:1307))
        (PORT datac (1052:1052:1052) (1039:1039:1039))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2112:2112:2112))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1248:1248:1248) (1332:1332:1332))
        (PORT datab (1326:1326:1326) (1281:1281:1281))
        (PORT datac (1202:1202:1202) (1284:1284:1284))
        (PORT datad (1043:1043:1043) (1026:1026:1026))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|Mux0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1258:1258:1258) (1343:1343:1343))
        (PORT datab (728:728:728) (728:728:728))
        (PORT datac (1414:1414:1414) (1390:1390:1390))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_ADDR\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2127:2127:2127))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SRAM\|SRAM_OE_N\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (406:406:406) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SRAM\|SRAM_OE_N)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2535:2535:2535))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1124:1124:1124) (1098:1098:1098))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
)
