<profile>

<section name = "Vitis HLS Report for 'tanh_custom_Pipeline_VITIS_LOOP_14_1'" level="0">
<item name = "Date">Mon Nov  4 00:24:19 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">cordic_tanh</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a35t-cpg236-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.073 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">79, 79, 0.790 us, 0.790 us, 79, 79, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_14_1">77, 77, 18, 15, 1, 5, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 83, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 10, 898, 742, -</column>
<column name="Memory">0, -, 32, 7, -</column>
<column name="Multiplexer">-, -, -, 267, -</column>
<column name="Register">-, -, 471, -, -</column>
<specialColumn name="Available">100, 90, 41600, 20800, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 11, 3, 5, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fadd_32ns_32ns_32_7_full_dsp_1_U2">fadd_32ns_32ns_32_7_full_dsp_1, 0, 2, 306, 231, 0</column>
<column name="faddfsub_32ns_32ns_32_7_full_dsp_1_U1">faddfsub_32ns_32ns_32_7_full_dsp_1, 0, 2, 306, 231, 0</column>
<column name="fcmp_32ns_32ns_1_2_no_dsp_1_U5">fcmp_32ns_32ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U3">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 140, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U4">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 140, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="tanh_custom_tanh_in_U">tanh_custom_Pipeline_VITIS_LOOP_14_1_tanh_custom_tanh_in_ROM_AUTO_1R, 0, 32, 7, 0, 13, 32, 1, 416</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln14_fu_183_p2">+, 0, 0, 11, 3, 1</column>
<column name="and_ln16_fu_242_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln14_fu_177_p2">icmp, 0, 0, 8, 3, 3</column>
<column name="icmp_ln16_1_fu_230_p2">icmp, 0, 0, 15, 23, 1</column>
<column name="icmp_ln16_fu_224_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="or_ln16_fu_236_p2">or, 0, 0, 2, 1, 1</column>
<column name="d_fu_248_p3">select, 0, 0, 32, 1, 30</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">65, 16, 1, 16</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_xold_load_1">9, 2, 32, 64</column>
<column name="ap_sig_allocacmp_y_load">9, 2, 32, 64</column>
<column name="grp_fu_111_opcode">13, 3, 2, 6</column>
<column name="grp_fu_111_p0">13, 3, 32, 96</column>
<column name="grp_fu_111_p1">13, 3, 32, 96</column>
<column name="grp_fu_119_p0">17, 4, 32, 128</column>
<column name="grp_fu_119_p1">21, 5, 32, 160</column>
<column name="grp_fu_124_p0">13, 3, 32, 96</column>
<column name="grp_fu_124_p1">13, 3, 32, 96</column>
<column name="i_fu_74">9, 2, 3, 6</column>
<column name="pow_fu_70">9, 2, 32, 64</column>
<column name="xold_fu_62">9, 2, 32, 64</column>
<column name="y_fu_58">9, 2, 32, 64</column>
<column name="z_fu_66">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">15, 0, 15, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="d_reg_351">1, 0, 32, 31</column>
<column name="i_fu_74">3, 0, 3, 0</column>
<column name="icmp_ln14_reg_328">1, 0, 1, 0</column>
<column name="mul6_reg_374">32, 0, 32, 0</column>
<column name="pow_fu_70">32, 0, 32, 0</column>
<column name="pow_load_reg_339">32, 0, 32, 0</column>
<column name="reg_133">32, 0, 32, 0</column>
<column name="reg_139">32, 0, 32, 0</column>
<column name="reg_145">32, 0, 32, 0</column>
<column name="tanh_custom_tanh_in_load_reg_357">32, 0, 32, 0</column>
<column name="xold_fu_62">32, 0, 32, 0</column>
<column name="xold_load_1_reg_368">32, 0, 32, 0</column>
<column name="y_1_reg_379">32, 0, 32, 0</column>
<column name="y_fu_58">32, 0, 32, 0</column>
<column name="y_load_reg_362">32, 0, 32, 0</column>
<column name="z_fu_66">32, 0, 32, 0</column>
<column name="z_load_reg_332">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, tanh_custom_Pipeline_VITIS_LOOP_14_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, tanh_custom_Pipeline_VITIS_LOOP_14_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, tanh_custom_Pipeline_VITIS_LOOP_14_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, tanh_custom_Pipeline_VITIS_LOOP_14_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, tanh_custom_Pipeline_VITIS_LOOP_14_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, tanh_custom_Pipeline_VITIS_LOOP_14_1, return value</column>
<column name="angle">in, 32, ap_none, angle, scalar</column>
<column name="x_2_out">out, 32, ap_vld, x_2_out, pointer</column>
<column name="x_2_out_ap_vld">out, 1, ap_vld, x_2_out, pointer</column>
<column name="y_out">out, 32, ap_vld, y_out, pointer</column>
<column name="y_out_ap_vld">out, 1, ap_vld, y_out, pointer</column>
</table>
</item>
</section>
</profile>
