$date
	Tue Oct 17 21:01:30 2017
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module hello $end
$var reg 1 ! clk $end
$scope module print $end
$var wire 1 " clk $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
0!
$end
#100
1!
1"
#200
0!
0"
#300
1!
1"
#400
0!
0"
#500
1!
1"
#600
0!
0"
#700
1!
1"
#800
0!
0"
#900
1!
1"
#1000
0!
0"
#1100
1!
1"
#1200
0!
0"
#1300
1!
1"
#1400
0!
0"
#1500
1!
1"
#1600
0!
0"
#1700
1!
1"
#1800
0!
0"
#1900
1!
1"
#2000
0!
0"
#2100
1!
1"
#2200
0!
0"
#2300
1!
1"
#2400
0!
0"
#2500
1!
1"
#2600
0!
0"
#2700
1!
1"
#2800
0!
0"
#2900
1!
1"
#3000
0!
0"
#3100
1!
1"
#3200
0!
0"
#3300
1!
1"
#3400
0!
0"
#3500
1!
1"
#3600
0!
0"
#3700
1!
1"
#3800
0!
0"
#3900
1!
1"
#4000
0!
0"
#4100
1!
1"
#4200
0!
0"
#4300
1!
1"
#4400
0!
0"
#4500
1!
1"
#4600
0!
0"
#4700
1!
1"
#4800
0!
0"
#4900
1!
1"
#5000
0!
0"
#5100
1!
1"
#5200
0!
0"
#5300
1!
1"
#5400
0!
0"
#5500
1!
1"
#5600
0!
0"
#5700
1!
1"
#5800
0!
0"
#5900
1!
1"
#6000
0!
0"
#6100
1!
1"
#6200
0!
0"
#6300
1!
1"
#6400
0!
0"
#6500
1!
1"
#6600
0!
0"
#6700
1!
1"
#6800
0!
0"
#6900
1!
1"
#7000
0!
0"
#7100
1!
1"
#7200
0!
0"
#7300
1!
1"
#7400
0!
0"
#7500
1!
1"
#7600
0!
0"
#7700
1!
1"
#7800
0!
0"
#7900
1!
1"
#8000
0!
0"
#8100
1!
1"
#8200
0!
0"
#8300
1!
1"
#8400
0!
0"
#8500
1!
1"
#8600
0!
0"
#8700
1!
1"
#8800
0!
0"
#8900
1!
1"
#9000
0!
0"
#9100
1!
1"
#9200
0!
0"
#9300
1!
1"
#9400
0!
0"
#9500
1!
1"
#9600
0!
0"
#9700
1!
1"
#9800
0!
0"
#9900
1!
1"
#10000
0!
0"
