|--------------------------------------------|
|- ispLEVER Fitter Report File              -|
|- Version 5.0.00.47.15.05                       -|
|- (c)Copyright, Lattice Semiconductor 2002 -|
|--------------------------------------------|




Project_Summary
~~~~~~~~~~~~~~~

Project Name :          verilog_m4a3
Project Path :          C:\users\smooker\CPLD
Project Fitted on :     Fri Sep 19 06:40:26 2025

Device :                M4A3-64/32
Package :               44TQFP
Speed :                 -7
Partnumber :            M4A3-64/32-7VC
Source Format :         Pure_Verilog_HDL


// Project 'verilog_m4a3' was Fitted Successfully! //


Compilation_Times
~~~~~~~~~~~~~~~~~
Reading/DRC                                   0 sec
Partition                                     0 sec
Place                                         0 sec
Route                                         0 sec
Jedec/Report generation                       0 sec
                                         --------
Fitter                                   00:00:00


Design_Summary
~~~~~~~~~~~~~~
  Total Input Pins :                  2
  Total Output Pins :                 4
  Total Bidir I/O Pins :              0
  Total Flip-Flops :                  4
  Total Product Terms :              10
  Total Reserved Pins :               0
  Total Reserved Blocks :             0


Device_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
                                 Total
                               Available  Used  Available  Utilization
Dedicated Pins
  Input-Only Pins                ..       ..     ..    -->    ..
  Clock/Input Pins                2        2      0    -->   100%
I/O Pins                         32        4     28    -->    12%
Logic Macrocells                 64        4     60    -->     6%
  Input Registers                32        0     32    -->     0%
  Unusable Macrocells            ..        0     ..

CSM Outputs/Total Block Inputs  132        5    127    -->     3%
Logical Product Terms           320       10    310    -->     3%
Product Term Clusters            64        3     61    -->     4%


Blocks_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
                                                                  # of PT  
                   I/O    Inp    Macrocells   Macrocells   logic  clusters 
          Fanin    Pins   Reg   Used Unusable  available    PTs   available  Pwr
---------------------------------------------------------------------------------
Maximum     33      8      8     --     --         16       80       16       -
---------------------------------------------------------------------------------
Block  A     5      4      0      4      0         12       10       13       Hi 
Block  B     0      0      0      0      0         16        0       16       Hi 
Block  C     0      0      0      0      0         16        0       16       Hi 
Block  D     0      0      0      0      0         16        0       16       Hi 
---------------------------------------------------------------------------------

<Note> Four rightmost columns above reflect last status of the placement process.
<Note> Pwr (Power) : Hi = High
                     Lo = Low.


Optimizer_and_Fitter_Options
~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No (1)
Block Reservation :                    No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              Yes
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes

@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    Yes
  D/T Synthesis :                      Yes
  Clock Optimization :                 No
  Input Register Optimization :        Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          16
  Max. Equation Fanin :                32
  Keep Xor :                           Yes

@Utilization_options
  Max. % of macrocells used :          100
  Max. % of block inputs used :        100
  Max. % of segment lines used :       ---
  Max. % of macrocells used :          ---


@Import_Source_Constraint_Option       No

@Zero_Hold_Time                        No

@Pull_up                               No

@User_Signature                        #H0

@Output_Slew_Rate                      Default = Fast(2)

@Power                                 Default = High(2)


Device Options:
<Note> 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
<Note> 2 : For user-specified constraints on individual signals, refer to the Output, 
           Bidir and Burried Signal Lists.




Pinout_Listing
~~~~~~~~~~~~~~
      | Pin  |Blk |Assigned|
Pin No| Type |Pad |Pin     | Signal name
---------------------------------------------------------------
    1 |  I_O | A2 |        |
2     |  I_O | A1 |        |
3     |  I_O | A0 |        |
4     | JTAG |    |        |
5     | CkIn |    |   *    |clk
6     |  GND |    |        |
7     | JTAG |    |        |
8     |  I_O | B0 |        |
9     |  I_O | B1 |        |
10    |  I_O | B2 |        |
11    |  I_O | B3 |        |
12    |  I_O | B4 |        |
13    |  I_O | B5 |        |
14    |  I_O | B6 |        |
15    |  I_O | B7 |        |
16    |  Vcc |    |        |
17    |  GND |    |        |
18    |  I_O | C7 |        |
19    |  I_O | C6 |        |
20    |  I_O | C5 |        |
21    |  I_O | C4 |        |
22    |  I_O | C3 |        |
23    |  I_O | C2 |        |
24    |  I_O | C1 |        |
25    |  I_O | C0 |        |
26    | JTAG |    |        |
27    | CkIn |    |   *    |rstn
28    |  GND |    |        |
29    | JTAG |    |        |
30    |  I_O | D0 |        |
31    |  I_O | D1 |        |
32    |  I_O | D2 |        |
33    |  I_O | D3 |        |
34    |  I_O | D4 |        |
35    |  I_O | D5 |        |
36    |  I_O | D6 |        |
37    |  I_O | D7 |        |
38    |  Vcc |    |        |
39    |  GND |    |        |
40    |  I_O | A7 |        |
41    |  I_O | A6 |   *    |out_0_
42    |  I_O | A5 |   *    |out_1_
43    |  I_O | A4 |   *    |out_2_
44    |  I_O | A3 |   *    |out_3_

---------------------------------------------------------------------------

<Note> Blk Pad : This notation refers to the Block I/O pad number in the device.
<Note> Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
<Note> Pin Type : 
           CkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected



Input_Signal_List
~~~~~~~~~~~~~~~~~
                 P R
            Pin  r e O   Input 
Pin Blk PTs Type e s E   Fanout Pwr Slew      Signal 
----------------------------------------------------------------------
  5  .   . Ck/I          A---    -  Fast      clk   
 27  .   . Ck/I          A---    -  Fast      rstn   
----------------------------------------------------------------------

<Note> Power : Hi = High
               MH = Medium High
               ML = Medium Low
               Lo = Low



Output_Signal_List
~~~~~~~~~~~~~~~~~~
                 P R
            Pin  r e O   Output 
Pin Blk PTs Type e s E   Fanout Pwr Slew      Signal 
----------------------------------------------------------------------
 41  A   1  DFF  * *     ----    Hi Fast      out_0_   
 42  A   2  DFF  * *     ----    Hi Fast      out_1_   
 43  A   3  DFF  * *     ----    Hi Fast      out_2_   
 44  A   4  DFF  * *     ----    Hi Fast      out_3_   
----------------------------------------------------------------------

<Note> Power : Hi = High
               MH = Medium High
               ML = Medium Low
               Lo = Low



Bidir_Signal_List
~~~~~~~~~~~~~~~~~
                 P R
            Pin  r e O   Bidir 
Pin Blk PTs Type e s E   Fanout Pwr Slew      Signal 
----------------------------------------------------------------------
----------------------------------------------------------------------

<Note> Power : Hi = High
               MH = Medium High
               ML = Medium Low
               Lo = Low



Buried_Signal_List
~~~~~~~~~~~~~~~~~~
                 P R
            Pin  r e O   Node 
#Mc Blk PTs Type e s E   Fanout Pwr Slew      Signal 
----------------------------------------------------------------------
 A1  A   1  DFF  * *     A---    Hi  -        RN_out_0_   --> out_0_
 A0  A   2  DFF  * *     A---    Hi  -        RN_out_1_   --> out_1_
 A12  A   3  DFF  * *     A---    Hi  -        RN_out_2_   --> out_2_
 A8  A   4  DFF  * *     A---    Hi  -        RN_out_3_   --> out_3_
----------------------------------------------------------------------

<Note> Power : Hi = High
               MH = Medium High
               ML = Medium Low
               Lo = Low




Signals_Fanout_List
~~~~~~~~~~~~~~~~~~~
Signal Source  :    Fanout List
-----------------------------------------------------------------------------
       rstn{. }:         out_3_{ A}         out_2_{ A}         out_1_{ A}
               :         out_0_{ A}
  RN_out_3_{ B}:         out_3_{ A}
  RN_out_2_{ B}:         out_3_{ A}         out_2_{ A}
  RN_out_1_{ B}:         out_3_{ A}         out_2_{ A}         out_1_{ A}
  RN_out_0_{ B}:         out_3_{ A}         out_2_{ A}         out_1_{ A}
               :         out_0_{ A}
-----------------------------------------------------------------------------

<Note> {.} : Indicates block location of signal


Set_Reset_Summary
~~~~~~~~~~~~~~~~~

Block  A
block level set pt   : GND
block level reset pt : GND
Equations :
|     |     |Block|Block| Signal
| Reg |Mode |Set  |Reset| Name
+-----+-----+-----+-----+------------------------
|  *  |  S  | BS  | BR  | out_3_
|  *  |  S  | BS  | BR  | out_2_
|  *  |  S  | BS  | BR  | out_1_
|  *  |  S  | BS  | BR  | out_0_
|  *  |  S  | BS  | BR  | RN_out_3_
|  *  |  S  | BS  | BR  | RN_out_2_
|  *  |  S  | BS  | BR  | RN_out_1_
|  *  |  S  | BS  | BR  | RN_out_0_


Block  B
block level set pt   : 
block level reset pt : 
Equations :
|     |     |Block|Block| Signal
| Reg |Mode |Set  |Reset| Name
+-----+-----+-----+-----+------------------------


Block  C
block level set pt   : 
block level reset pt : 
Equations :
|     |     |Block|Block| Signal
| Reg |Mode |Set  |Reset| Name
+-----+-----+-----+-----+------------------------


Block  D
block level set pt   : 
block level reset pt : 
Equations :
|     |     |Block|Block| Signal
| Reg |Mode |Set  |Reset| Name
+-----+-----+-----+-----+------------------------


<Note> (S) means the macrocell is configured in synchronous mode
       i.e. it uses the block-level set and reset pt.
       (A) means the macrocell is configured in asynchronous mode
       i.e. it can have its independant set or reset pt.
       (BS) means the block-level set pt is selected.
       (BR) means the block-level reset pt is selected.




BLOCK_A_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM             Signal    Source        CSM             Signal    Source
------------------------------------    ------------------------------------
mx A0             ...           ...     mx A17             ...           ...
mx A1             ...           ...     mx A18             ...           ...
mx A2             ...           ...     mx A19             ...           ...
mx A3             ...           ...     mx A20             ...           ...
mx A4       RN_out_0_     mcell  A1     mx A21             ...           ...
mx A5             ...           ...     mx A22             ...           ...
mx A6            rstn        pin 27     mx A23       RN_out_3_     mcell  A8
mx A7             ...           ...     mx A24             ...           ...
mx A8             ...           ...     mx A25             ...           ...
mx A9             ...           ...     mx A26             ...           ...
mx A10             ...           ...     mx A27             ...           ...
mx A11             ...           ...     mx A28             ...           ...
mx A12             ...           ...     mx A29             ...           ...
mx A13       RN_out_1_     mcell  A0     mx A30             ...           ...
mx A14             ...           ...     mx A31             ...           ...
mx A15       RN_out_2_    mcell  A12     mx A32             ...           ...
mx A16             ...           ...
----------------------------------------------------------------------------

<Note> CSM indicates the mux inputs from the Central Switch Matrix.
<Note> Source indicates where the signal comes from (pin or macrocell). 




PostFit_Equations
~~~~~~~~~~~~~~~~~


 P-Terms   Fan-in  Fan-out  Type  Name (attributes)
---------  ------  -------  ----  -----------------
   4          5        1    Pin   out_3_.D 
   1          1        1    Pin   out_3_.C 
   3          4        1    Pin   out_2_.D 
   1          1        1    Pin   out_2_.C 
   2          3        1    Pin   out_1_.D 
   1          1        1    Pin   out_1_.C 
   1          2        1    Pin   out_0_.D 
   1          1        1    Pin   out_0_.C 
=========
  14                 P-Term Total: 14
                       Total Pins: 6
                      Total Nodes: 0
            Average P-Term/Output: 2


Equations:

out_3_.D = (rstn & !out_0_.Q & out_3_.Q
     # rstn & !out_1_.Q & out_3_.Q
     # rstn & !out_2_.Q & out_3_.Q
     # rstn & out_0_.Q & out_1_.Q & out_2_.Q & !out_3_.Q);

out_3_.C = (clk);

out_2_.D = (rstn & !out_0_.Q & out_2_.Q
     # rstn & !out_1_.Q & out_2_.Q
     # rstn & out_0_.Q & out_1_.Q & !out_2_.Q);

out_2_.C = (clk);

out_1_.D = (rstn & !out_0_.Q & out_1_.Q
     # rstn & out_0_.Q & !out_1_.Q);

out_1_.C = (clk);

out_0_.D = (rstn & !out_0_.Q);

out_0_.C = (clk);


Reverse-Polarity Equations:

