Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Jan 14 21:07:41 2024
| Host         : xyw-luv running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k160t-ffg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    355         
TIMING-18  Warning           Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (355)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3253)
5. checking no_input_delay (4)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (355)
--------------------------
 There are 347 register/latch pins with no clock driven by root clock pin: m0/clk_vga_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: m2/get_food_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3253)
---------------------------------------------------
 There are 3253 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.858        0.000                      0                 2212        0.089        0.000                      0                 2212        4.600        0.000                       0                   781  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.858        0.000                      0                 2212        0.089        0.000                      0                 2212        4.600        0.000                       0                   781  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.858ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.858ns  (required time - arrival time)
  Source:                 m2/snake_x_reg[0][0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/hit_self_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.030ns  (logic 1.300ns (14.396%)  route 7.730ns (85.604%))
  Logic Levels:           18  (LUT5=2 LUT6=16)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.647ns = ( 14.647 - 10.000 ) 
    Source Clock Delay      (SCD):    5.018ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         1.589     5.018    m2/CLK
    SLICE_X49Y59         FDSE                                         r  m2/snake_x_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDSE (Prop_fdse_C_Q)         0.246     5.264 r  m2/snake_x_reg[0][0]/Q
                         net (fo=101, routed)         0.931     6.195    m2/snake_x_reg[62][4]_0[0]
    SLICE_X47Y61         LUT6 (Prop_lut6_I1_O)        0.153     6.348 f  m2/hit_self_i_377/O
                         net (fo=1, routed)           0.306     6.655    m2/hit_self_i_377_n_0
    SLICE_X47Y61         LUT5 (Prop_lut5_I2_O)        0.053     6.708 f  m2/hit_self_i_372/O
                         net (fo=1, routed)           0.296     7.004    m2/hit_self_i_372_n_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I5_O)        0.053     7.057 f  m2/hit_self_i_352/O
                         net (fo=1, routed)           0.710     7.766    m2/hit_self_i_352_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I5_O)        0.053     7.819 r  m2/hit_self_i_324/O
                         net (fo=1, routed)           0.496     8.316    m2/hit_self_i_324_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I0_O)        0.053     8.369 r  m2/hit_self_i_285/O
                         net (fo=1, routed)           0.238     8.606    m2/hit_self_i_285_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I4_O)        0.053     8.659 r  m2/hit_self_i_265/O
                         net (fo=1, routed)           0.319     8.978    m2/hit_self_i_265_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I1_O)        0.053     9.031 f  m2/hit_self_i_247/O
                         net (fo=1, routed)           0.315     9.347    m2/hit_self_i_247_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I2_O)        0.053     9.400 f  m2/hit_self_i_221/O
                         net (fo=1, routed)           0.499     9.899    m2/hit_self_i_221_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I2_O)        0.053     9.952 f  m2/hit_self_i_190/O
                         net (fo=1, routed)           0.451    10.403    m2/hit_self_i_190_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I3_O)        0.053    10.456 f  m2/hit_self_i_154/O
                         net (fo=1, routed)           0.371    10.827    m2/hit_self_i_154_n_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I4_O)        0.053    10.880 f  m2/hit_self_i_124/O
                         net (fo=1, routed)           0.511    11.391    m2/hit_self_i_124_n_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I3_O)        0.053    11.444 f  m2/hit_self_i_96/O
                         net (fo=1, routed)           0.528    11.972    m2/hit_self_i_96_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I1_O)        0.053    12.025 r  m2/hit_self_i_66/O
                         net (fo=1, routed)           0.344    12.369    m2/hit_self_i_66_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I2_O)        0.053    12.422 f  m2/hit_self_i_41/O
                         net (fo=1, routed)           0.453    12.876    m2/hit_self_i_41_n_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I1_O)        0.053    12.929 r  m2/hit_self_i_23/O
                         net (fo=1, routed)           0.240    13.169    m2/hit_self_i_23_n_0
    SLICE_X56Y63         LUT6 (Prop_lut6_I2_O)        0.053    13.222 r  m2/hit_self_i_12/O
                         net (fo=1, routed)           0.381    13.603    m2/hit_self_i_12_n_0
    SLICE_X56Y63         LUT6 (Prop_lut6_I3_O)        0.053    13.656 r  m2/hit_self_i_3/O
                         net (fo=1, routed)           0.339    13.995    m2/hit_self_i_3_n_0
    SLICE_X56Y65         LUT5 (Prop_lut5_I2_O)        0.053    14.048 r  m2/hit_self_i_1/O
                         net (fo=1, routed)           0.000    14.048    m2/hit_self_i_1_n_0
    SLICE_X56Y65         FDRE                                         r  m2/hit_self_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         1.467    14.647    m2/CLK
    SLICE_X56Y65         FDRE                                         r  m2/hit_self_reg/C
                         clock pessimism              0.261    14.908    
                         clock uncertainty           -0.035    14.873    
    SLICE_X56Y65         FDRE (Setup_fdre_C_D)        0.034    14.907    m2/hit_self_reg
  -------------------------------------------------------------------
                         required time                         14.907    
                         arrival time                         -14.048    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             1.250ns  (required time - arrival time)
  Source:                 m2/snake_length_display_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/snake_x_reg[54][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.453ns  (logic 4.106ns (48.574%)  route 4.347ns (51.426%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.661ns = ( 14.661 - 10.000 ) 
    Source Clock Delay      (SCD):    5.012ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         1.583     5.012    m2/CLK
    SLICE_X42Y71         FDSE                                         r  m2/snake_length_display_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDSE (Prop_fdse_C_Q)         0.308     5.320 r  m2/snake_length_display_reg[0]/Q
                         net (fo=59, routed)          0.297     5.617    m2/snake_length_display[0]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_B[0]_P[23])
                                                      3.098     8.715 r  m2/snake_length2/P[23]
                         net (fo=2, routed)           0.857     9.571    m2/snake_length2_n_82
    SLICE_X44Y73         LUT4 (Prop_lut4_I0_O)        0.053     9.624 r  m2/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000     9.624    m2/i__carry__1_i_5_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     9.840 r  m2/snake_length1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.840    m2/snake_length1_inferred__1/i__carry__1_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.900 f  m2/snake_length1_inferred__1/i__carry__2/CO[3]
                         net (fo=25, routed)          0.758    10.659    m2/CO[0]
    SLICE_X40Y76         LUT5 (Prop_lut5_I0_O)        0.053    10.712 r  m2/snake_x[15][4]_i_1/O
                         net (fo=11, routed)          0.306    11.018    m2/snake_x[15][4]_i_1_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.053    11.071 r  m2/snake_x[16][4]_i_1/O
                         net (fo=12, routed)          0.256    11.327    m2/snake_x[16][4]_i_1_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I0_O)        0.053    11.380 r  m2/snake_x[22][4]_i_1/O
                         net (fo=13, routed)          0.365    11.745    m2/snake_x[22][4]_i_1_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I0_O)        0.053    11.798 r  m2/snake_x[26][4]_i_1/O
                         net (fo=13, routed)          0.458    12.256    m2/snake_x[26][4]_i_1_n_0
    SLICE_X35Y71         LUT6 (Prop_lut6_I0_O)        0.053    12.309 r  m2/snake_x[38][4]_i_1/O
                         net (fo=11, routed)          0.241    12.550    m2/snake_x[38][4]_i_1_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.053    12.603 r  m2/snake_x[46][4]_i_1/O
                         net (fo=11, routed)          0.425    13.028    m2/snake_x[46][4]_i_1_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.053    13.081 r  m2/snake_x[54][4]_i_1/O
                         net (fo=10, routed)          0.384    13.465    m2/snake_x[54][4]_i_1_n_0
    SLICE_X37Y65         FDRE                                         r  m2/snake_x_reg[54][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         1.481    14.661    m2/CLK
    SLICE_X37Y65         FDRE                                         r  m2/snake_x_reg[54][3]/C
                         clock pessimism              0.333    14.994    
                         clock uncertainty           -0.035    14.959    
    SLICE_X37Y65         FDRE (Setup_fdre_C_CE)      -0.244    14.715    m2/snake_x_reg[54][3]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                         -13.465    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 m2/snake_length_display_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/snake_x_reg[54][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.387ns  (logic 4.106ns (48.959%)  route 4.281ns (51.041%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 14.659 - 10.000 ) 
    Source Clock Delay      (SCD):    5.012ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         1.583     5.012    m2/CLK
    SLICE_X42Y71         FDSE                                         r  m2/snake_length_display_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDSE (Prop_fdse_C_Q)         0.308     5.320 r  m2/snake_length_display_reg[0]/Q
                         net (fo=59, routed)          0.297     5.617    m2/snake_length_display[0]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_B[0]_P[23])
                                                      3.098     8.715 r  m2/snake_length2/P[23]
                         net (fo=2, routed)           0.857     9.571    m2/snake_length2_n_82
    SLICE_X44Y73         LUT4 (Prop_lut4_I0_O)        0.053     9.624 r  m2/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000     9.624    m2/i__carry__1_i_5_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     9.840 r  m2/snake_length1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.840    m2/snake_length1_inferred__1/i__carry__1_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.900 f  m2/snake_length1_inferred__1/i__carry__2/CO[3]
                         net (fo=25, routed)          0.758    10.659    m2/CO[0]
    SLICE_X40Y76         LUT5 (Prop_lut5_I0_O)        0.053    10.712 r  m2/snake_x[15][4]_i_1/O
                         net (fo=11, routed)          0.306    11.018    m2/snake_x[15][4]_i_1_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.053    11.071 r  m2/snake_x[16][4]_i_1/O
                         net (fo=12, routed)          0.256    11.327    m2/snake_x[16][4]_i_1_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I0_O)        0.053    11.380 r  m2/snake_x[22][4]_i_1/O
                         net (fo=13, routed)          0.365    11.745    m2/snake_x[22][4]_i_1_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I0_O)        0.053    11.798 r  m2/snake_x[26][4]_i_1/O
                         net (fo=13, routed)          0.458    12.256    m2/snake_x[26][4]_i_1_n_0
    SLICE_X35Y71         LUT6 (Prop_lut6_I0_O)        0.053    12.309 r  m2/snake_x[38][4]_i_1/O
                         net (fo=11, routed)          0.241    12.550    m2/snake_x[38][4]_i_1_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.053    12.603 r  m2/snake_x[46][4]_i_1/O
                         net (fo=11, routed)          0.425    13.028    m2/snake_x[46][4]_i_1_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.053    13.081 r  m2/snake_x[54][4]_i_1/O
                         net (fo=10, routed)          0.318    13.399    m2/snake_x[54][4]_i_1_n_0
    SLICE_X38Y66         FDRE                                         r  m2/snake_x_reg[54][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         1.479    14.659    m2/CLK
    SLICE_X38Y66         FDRE                                         r  m2/snake_x_reg[54][0]/C
                         clock pessimism              0.333    14.992    
                         clock uncertainty           -0.035    14.957    
    SLICE_X38Y66         FDRE (Setup_fdre_C_CE)      -0.219    14.738    m2/snake_x_reg[54][0]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                         -13.399    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 m2/snake_length_display_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/snake_x_reg[54][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.387ns  (logic 4.106ns (48.959%)  route 4.281ns (51.041%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 14.659 - 10.000 ) 
    Source Clock Delay      (SCD):    5.012ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         1.583     5.012    m2/CLK
    SLICE_X42Y71         FDSE                                         r  m2/snake_length_display_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDSE (Prop_fdse_C_Q)         0.308     5.320 r  m2/snake_length_display_reg[0]/Q
                         net (fo=59, routed)          0.297     5.617    m2/snake_length_display[0]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_B[0]_P[23])
                                                      3.098     8.715 r  m2/snake_length2/P[23]
                         net (fo=2, routed)           0.857     9.571    m2/snake_length2_n_82
    SLICE_X44Y73         LUT4 (Prop_lut4_I0_O)        0.053     9.624 r  m2/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000     9.624    m2/i__carry__1_i_5_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     9.840 r  m2/snake_length1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.840    m2/snake_length1_inferred__1/i__carry__1_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.900 f  m2/snake_length1_inferred__1/i__carry__2/CO[3]
                         net (fo=25, routed)          0.758    10.659    m2/CO[0]
    SLICE_X40Y76         LUT5 (Prop_lut5_I0_O)        0.053    10.712 r  m2/snake_x[15][4]_i_1/O
                         net (fo=11, routed)          0.306    11.018    m2/snake_x[15][4]_i_1_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.053    11.071 r  m2/snake_x[16][4]_i_1/O
                         net (fo=12, routed)          0.256    11.327    m2/snake_x[16][4]_i_1_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I0_O)        0.053    11.380 r  m2/snake_x[22][4]_i_1/O
                         net (fo=13, routed)          0.365    11.745    m2/snake_x[22][4]_i_1_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I0_O)        0.053    11.798 r  m2/snake_x[26][4]_i_1/O
                         net (fo=13, routed)          0.458    12.256    m2/snake_x[26][4]_i_1_n_0
    SLICE_X35Y71         LUT6 (Prop_lut6_I0_O)        0.053    12.309 r  m2/snake_x[38][4]_i_1/O
                         net (fo=11, routed)          0.241    12.550    m2/snake_x[38][4]_i_1_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.053    12.603 r  m2/snake_x[46][4]_i_1/O
                         net (fo=11, routed)          0.425    13.028    m2/snake_x[46][4]_i_1_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.053    13.081 r  m2/snake_x[54][4]_i_1/O
                         net (fo=10, routed)          0.318    13.399    m2/snake_x[54][4]_i_1_n_0
    SLICE_X38Y66         FDRE                                         r  m2/snake_x_reg[54][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         1.479    14.659    m2/CLK
    SLICE_X38Y66         FDRE                                         r  m2/snake_x_reg[54][1]/C
                         clock pessimism              0.333    14.992    
                         clock uncertainty           -0.035    14.957    
    SLICE_X38Y66         FDRE (Setup_fdre_C_CE)      -0.219    14.738    m2/snake_x_reg[54][1]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                         -13.399    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 m2/snake_length_display_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/snake_x_reg[54][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.387ns  (logic 4.106ns (48.959%)  route 4.281ns (51.041%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 14.659 - 10.000 ) 
    Source Clock Delay      (SCD):    5.012ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         1.583     5.012    m2/CLK
    SLICE_X42Y71         FDSE                                         r  m2/snake_length_display_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDSE (Prop_fdse_C_Q)         0.308     5.320 r  m2/snake_length_display_reg[0]/Q
                         net (fo=59, routed)          0.297     5.617    m2/snake_length_display[0]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_B[0]_P[23])
                                                      3.098     8.715 r  m2/snake_length2/P[23]
                         net (fo=2, routed)           0.857     9.571    m2/snake_length2_n_82
    SLICE_X44Y73         LUT4 (Prop_lut4_I0_O)        0.053     9.624 r  m2/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000     9.624    m2/i__carry__1_i_5_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     9.840 r  m2/snake_length1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.840    m2/snake_length1_inferred__1/i__carry__1_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.900 f  m2/snake_length1_inferred__1/i__carry__2/CO[3]
                         net (fo=25, routed)          0.758    10.659    m2/CO[0]
    SLICE_X40Y76         LUT5 (Prop_lut5_I0_O)        0.053    10.712 r  m2/snake_x[15][4]_i_1/O
                         net (fo=11, routed)          0.306    11.018    m2/snake_x[15][4]_i_1_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.053    11.071 r  m2/snake_x[16][4]_i_1/O
                         net (fo=12, routed)          0.256    11.327    m2/snake_x[16][4]_i_1_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I0_O)        0.053    11.380 r  m2/snake_x[22][4]_i_1/O
                         net (fo=13, routed)          0.365    11.745    m2/snake_x[22][4]_i_1_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I0_O)        0.053    11.798 r  m2/snake_x[26][4]_i_1/O
                         net (fo=13, routed)          0.458    12.256    m2/snake_x[26][4]_i_1_n_0
    SLICE_X35Y71         LUT6 (Prop_lut6_I0_O)        0.053    12.309 r  m2/snake_x[38][4]_i_1/O
                         net (fo=11, routed)          0.241    12.550    m2/snake_x[38][4]_i_1_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.053    12.603 r  m2/snake_x[46][4]_i_1/O
                         net (fo=11, routed)          0.425    13.028    m2/snake_x[46][4]_i_1_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.053    13.081 r  m2/snake_x[54][4]_i_1/O
                         net (fo=10, routed)          0.318    13.399    m2/snake_x[54][4]_i_1_n_0
    SLICE_X38Y66         FDRE                                         r  m2/snake_x_reg[54][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         1.479    14.659    m2/CLK
    SLICE_X38Y66         FDRE                                         r  m2/snake_x_reg[54][4]/C
                         clock pessimism              0.333    14.992    
                         clock uncertainty           -0.035    14.957    
    SLICE_X38Y66         FDRE (Setup_fdre_C_CE)      -0.219    14.738    m2/snake_x_reg[54][4]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                         -13.399    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.348ns  (required time - arrival time)
  Source:                 m2/snake_length_display_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/snake_x_reg[54][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.354ns  (logic 4.106ns (49.152%)  route 4.248ns (50.848%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.660ns = ( 14.660 - 10.000 ) 
    Source Clock Delay      (SCD):    5.012ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         1.583     5.012    m2/CLK
    SLICE_X42Y71         FDSE                                         r  m2/snake_length_display_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDSE (Prop_fdse_C_Q)         0.308     5.320 r  m2/snake_length_display_reg[0]/Q
                         net (fo=59, routed)          0.297     5.617    m2/snake_length_display[0]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_B[0]_P[23])
                                                      3.098     8.715 r  m2/snake_length2/P[23]
                         net (fo=2, routed)           0.857     9.571    m2/snake_length2_n_82
    SLICE_X44Y73         LUT4 (Prop_lut4_I0_O)        0.053     9.624 r  m2/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000     9.624    m2/i__carry__1_i_5_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     9.840 r  m2/snake_length1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.840    m2/snake_length1_inferred__1/i__carry__1_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.900 f  m2/snake_length1_inferred__1/i__carry__2/CO[3]
                         net (fo=25, routed)          0.758    10.659    m2/CO[0]
    SLICE_X40Y76         LUT5 (Prop_lut5_I0_O)        0.053    10.712 r  m2/snake_x[15][4]_i_1/O
                         net (fo=11, routed)          0.306    11.018    m2/snake_x[15][4]_i_1_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.053    11.071 r  m2/snake_x[16][4]_i_1/O
                         net (fo=12, routed)          0.256    11.327    m2/snake_x[16][4]_i_1_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I0_O)        0.053    11.380 r  m2/snake_x[22][4]_i_1/O
                         net (fo=13, routed)          0.365    11.745    m2/snake_x[22][4]_i_1_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I0_O)        0.053    11.798 r  m2/snake_x[26][4]_i_1/O
                         net (fo=13, routed)          0.458    12.256    m2/snake_x[26][4]_i_1_n_0
    SLICE_X35Y71         LUT6 (Prop_lut6_I0_O)        0.053    12.309 r  m2/snake_x[38][4]_i_1/O
                         net (fo=11, routed)          0.241    12.550    m2/snake_x[38][4]_i_1_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.053    12.603 r  m2/snake_x[46][4]_i_1/O
                         net (fo=11, routed)          0.425    13.028    m2/snake_x[46][4]_i_1_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.053    13.081 r  m2/snake_x[54][4]_i_1/O
                         net (fo=10, routed)          0.285    13.366    m2/snake_x[54][4]_i_1_n_0
    SLICE_X37Y66         FDRE                                         r  m2/snake_x_reg[54][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         1.480    14.660    m2/CLK
    SLICE_X37Y66         FDRE                                         r  m2/snake_x_reg[54][2]/C
                         clock pessimism              0.333    14.993    
                         clock uncertainty           -0.035    14.958    
    SLICE_X37Y66         FDRE (Setup_fdre_C_CE)      -0.244    14.714    m2/snake_x_reg[54][2]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                         -13.366    
  -------------------------------------------------------------------
                         slack                                  1.348    

Slack (MET) :             1.348ns  (required time - arrival time)
  Source:                 m2/snake_length_display_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/snake_y_reg[54][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.354ns  (logic 4.106ns (49.152%)  route 4.248ns (50.848%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.660ns = ( 14.660 - 10.000 ) 
    Source Clock Delay      (SCD):    5.012ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         1.583     5.012    m2/CLK
    SLICE_X42Y71         FDSE                                         r  m2/snake_length_display_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDSE (Prop_fdse_C_Q)         0.308     5.320 r  m2/snake_length_display_reg[0]/Q
                         net (fo=59, routed)          0.297     5.617    m2/snake_length_display[0]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_B[0]_P[23])
                                                      3.098     8.715 r  m2/snake_length2/P[23]
                         net (fo=2, routed)           0.857     9.571    m2/snake_length2_n_82
    SLICE_X44Y73         LUT4 (Prop_lut4_I0_O)        0.053     9.624 r  m2/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000     9.624    m2/i__carry__1_i_5_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     9.840 r  m2/snake_length1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.840    m2/snake_length1_inferred__1/i__carry__1_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.900 f  m2/snake_length1_inferred__1/i__carry__2/CO[3]
                         net (fo=25, routed)          0.758    10.659    m2/CO[0]
    SLICE_X40Y76         LUT5 (Prop_lut5_I0_O)        0.053    10.712 r  m2/snake_x[15][4]_i_1/O
                         net (fo=11, routed)          0.306    11.018    m2/snake_x[15][4]_i_1_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.053    11.071 r  m2/snake_x[16][4]_i_1/O
                         net (fo=12, routed)          0.256    11.327    m2/snake_x[16][4]_i_1_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I0_O)        0.053    11.380 r  m2/snake_x[22][4]_i_1/O
                         net (fo=13, routed)          0.365    11.745    m2/snake_x[22][4]_i_1_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I0_O)        0.053    11.798 r  m2/snake_x[26][4]_i_1/O
                         net (fo=13, routed)          0.458    12.256    m2/snake_x[26][4]_i_1_n_0
    SLICE_X35Y71         LUT6 (Prop_lut6_I0_O)        0.053    12.309 r  m2/snake_x[38][4]_i_1/O
                         net (fo=11, routed)          0.241    12.550    m2/snake_x[38][4]_i_1_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.053    12.603 r  m2/snake_x[46][4]_i_1/O
                         net (fo=11, routed)          0.425    13.028    m2/snake_x[46][4]_i_1_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.053    13.081 r  m2/snake_x[54][4]_i_1/O
                         net (fo=10, routed)          0.285    13.366    m2/snake_x[54][4]_i_1_n_0
    SLICE_X36Y66         FDRE                                         r  m2/snake_y_reg[54][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         1.480    14.660    m2/CLK
    SLICE_X36Y66         FDRE                                         r  m2/snake_y_reg[54][1]/C
                         clock pessimism              0.333    14.993    
                         clock uncertainty           -0.035    14.958    
    SLICE_X36Y66         FDRE (Setup_fdre_C_CE)      -0.244    14.714    m2/snake_y_reg[54][1]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                         -13.366    
  -------------------------------------------------------------------
                         slack                                  1.348    

Slack (MET) :             1.348ns  (required time - arrival time)
  Source:                 m2/snake_length_display_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/snake_y_reg[54][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.354ns  (logic 4.106ns (49.152%)  route 4.248ns (50.848%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.660ns = ( 14.660 - 10.000 ) 
    Source Clock Delay      (SCD):    5.012ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         1.583     5.012    m2/CLK
    SLICE_X42Y71         FDSE                                         r  m2/snake_length_display_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDSE (Prop_fdse_C_Q)         0.308     5.320 r  m2/snake_length_display_reg[0]/Q
                         net (fo=59, routed)          0.297     5.617    m2/snake_length_display[0]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_B[0]_P[23])
                                                      3.098     8.715 r  m2/snake_length2/P[23]
                         net (fo=2, routed)           0.857     9.571    m2/snake_length2_n_82
    SLICE_X44Y73         LUT4 (Prop_lut4_I0_O)        0.053     9.624 r  m2/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000     9.624    m2/i__carry__1_i_5_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     9.840 r  m2/snake_length1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.840    m2/snake_length1_inferred__1/i__carry__1_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.900 f  m2/snake_length1_inferred__1/i__carry__2/CO[3]
                         net (fo=25, routed)          0.758    10.659    m2/CO[0]
    SLICE_X40Y76         LUT5 (Prop_lut5_I0_O)        0.053    10.712 r  m2/snake_x[15][4]_i_1/O
                         net (fo=11, routed)          0.306    11.018    m2/snake_x[15][4]_i_1_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.053    11.071 r  m2/snake_x[16][4]_i_1/O
                         net (fo=12, routed)          0.256    11.327    m2/snake_x[16][4]_i_1_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I0_O)        0.053    11.380 r  m2/snake_x[22][4]_i_1/O
                         net (fo=13, routed)          0.365    11.745    m2/snake_x[22][4]_i_1_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I0_O)        0.053    11.798 r  m2/snake_x[26][4]_i_1/O
                         net (fo=13, routed)          0.458    12.256    m2/snake_x[26][4]_i_1_n_0
    SLICE_X35Y71         LUT6 (Prop_lut6_I0_O)        0.053    12.309 r  m2/snake_x[38][4]_i_1/O
                         net (fo=11, routed)          0.241    12.550    m2/snake_x[38][4]_i_1_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.053    12.603 r  m2/snake_x[46][4]_i_1/O
                         net (fo=11, routed)          0.425    13.028    m2/snake_x[46][4]_i_1_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.053    13.081 r  m2/snake_x[54][4]_i_1/O
                         net (fo=10, routed)          0.285    13.366    m2/snake_x[54][4]_i_1_n_0
    SLICE_X37Y66         FDRE                                         r  m2/snake_y_reg[54][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         1.480    14.660    m2/CLK
    SLICE_X37Y66         FDRE                                         r  m2/snake_y_reg[54][3]/C
                         clock pessimism              0.333    14.993    
                         clock uncertainty           -0.035    14.958    
    SLICE_X37Y66         FDRE (Setup_fdre_C_CE)      -0.244    14.714    m2/snake_y_reg[54][3]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                         -13.366    
  -------------------------------------------------------------------
                         slack                                  1.348    

Slack (MET) :             1.348ns  (required time - arrival time)
  Source:                 m2/snake_length_display_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/snake_y_reg[54][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.354ns  (logic 4.106ns (49.152%)  route 4.248ns (50.848%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.660ns = ( 14.660 - 10.000 ) 
    Source Clock Delay      (SCD):    5.012ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         1.583     5.012    m2/CLK
    SLICE_X42Y71         FDSE                                         r  m2/snake_length_display_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDSE (Prop_fdse_C_Q)         0.308     5.320 r  m2/snake_length_display_reg[0]/Q
                         net (fo=59, routed)          0.297     5.617    m2/snake_length_display[0]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_B[0]_P[23])
                                                      3.098     8.715 r  m2/snake_length2/P[23]
                         net (fo=2, routed)           0.857     9.571    m2/snake_length2_n_82
    SLICE_X44Y73         LUT4 (Prop_lut4_I0_O)        0.053     9.624 r  m2/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000     9.624    m2/i__carry__1_i_5_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     9.840 r  m2/snake_length1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.840    m2/snake_length1_inferred__1/i__carry__1_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.900 f  m2/snake_length1_inferred__1/i__carry__2/CO[3]
                         net (fo=25, routed)          0.758    10.659    m2/CO[0]
    SLICE_X40Y76         LUT5 (Prop_lut5_I0_O)        0.053    10.712 r  m2/snake_x[15][4]_i_1/O
                         net (fo=11, routed)          0.306    11.018    m2/snake_x[15][4]_i_1_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.053    11.071 r  m2/snake_x[16][4]_i_1/O
                         net (fo=12, routed)          0.256    11.327    m2/snake_x[16][4]_i_1_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I0_O)        0.053    11.380 r  m2/snake_x[22][4]_i_1/O
                         net (fo=13, routed)          0.365    11.745    m2/snake_x[22][4]_i_1_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I0_O)        0.053    11.798 r  m2/snake_x[26][4]_i_1/O
                         net (fo=13, routed)          0.458    12.256    m2/snake_x[26][4]_i_1_n_0
    SLICE_X35Y71         LUT6 (Prop_lut6_I0_O)        0.053    12.309 r  m2/snake_x[38][4]_i_1/O
                         net (fo=11, routed)          0.241    12.550    m2/snake_x[38][4]_i_1_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.053    12.603 r  m2/snake_x[46][4]_i_1/O
                         net (fo=11, routed)          0.425    13.028    m2/snake_x[46][4]_i_1_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.053    13.081 r  m2/snake_x[54][4]_i_1/O
                         net (fo=10, routed)          0.285    13.366    m2/snake_x[54][4]_i_1_n_0
    SLICE_X37Y66         FDRE                                         r  m2/snake_y_reg[54][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         1.480    14.660    m2/CLK
    SLICE_X37Y66         FDRE                                         r  m2/snake_y_reg[54][4]/C
                         clock pessimism              0.333    14.993    
                         clock uncertainty           -0.035    14.958    
    SLICE_X37Y66         FDRE (Setup_fdre_C_CE)      -0.244    14.714    m2/snake_y_reg[54][4]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                         -13.366    
  -------------------------------------------------------------------
                         slack                                  1.348    

Slack (MET) :             1.377ns  (required time - arrival time)
  Source:                 m2/snake_length_display_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/snake_y_reg[54][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.349ns  (logic 4.106ns (49.178%)  route 4.243ns (50.822%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.660ns = ( 14.660 - 10.000 ) 
    Source Clock Delay      (SCD):    5.012ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         1.583     5.012    m2/CLK
    SLICE_X42Y71         FDSE                                         r  m2/snake_length_display_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDSE (Prop_fdse_C_Q)         0.308     5.320 r  m2/snake_length_display_reg[0]/Q
                         net (fo=59, routed)          0.297     5.617    m2/snake_length_display[0]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_B[0]_P[23])
                                                      3.098     8.715 r  m2/snake_length2/P[23]
                         net (fo=2, routed)           0.857     9.571    m2/snake_length2_n_82
    SLICE_X44Y73         LUT4 (Prop_lut4_I0_O)        0.053     9.624 r  m2/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000     9.624    m2/i__carry__1_i_5_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     9.840 r  m2/snake_length1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.840    m2/snake_length1_inferred__1/i__carry__1_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.900 f  m2/snake_length1_inferred__1/i__carry__2/CO[3]
                         net (fo=25, routed)          0.758    10.659    m2/CO[0]
    SLICE_X40Y76         LUT5 (Prop_lut5_I0_O)        0.053    10.712 r  m2/snake_x[15][4]_i_1/O
                         net (fo=11, routed)          0.306    11.018    m2/snake_x[15][4]_i_1_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.053    11.071 r  m2/snake_x[16][4]_i_1/O
                         net (fo=12, routed)          0.256    11.327    m2/snake_x[16][4]_i_1_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I0_O)        0.053    11.380 r  m2/snake_x[22][4]_i_1/O
                         net (fo=13, routed)          0.365    11.745    m2/snake_x[22][4]_i_1_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I0_O)        0.053    11.798 r  m2/snake_x[26][4]_i_1/O
                         net (fo=13, routed)          0.458    12.256    m2/snake_x[26][4]_i_1_n_0
    SLICE_X35Y71         LUT6 (Prop_lut6_I0_O)        0.053    12.309 r  m2/snake_x[38][4]_i_1/O
                         net (fo=11, routed)          0.241    12.550    m2/snake_x[38][4]_i_1_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.053    12.603 r  m2/snake_x[46][4]_i_1/O
                         net (fo=11, routed)          0.425    13.028    m2/snake_x[46][4]_i_1_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.053    13.081 r  m2/snake_x[54][4]_i_1/O
                         net (fo=10, routed)          0.280    13.362    m2/snake_x[54][4]_i_1_n_0
    SLICE_X38Y65         FDRE                                         r  m2/snake_y_reg[54][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         1.480    14.660    m2/CLK
    SLICE_X38Y65         FDRE                                         r  m2/snake_y_reg[54][2]/C
                         clock pessimism              0.333    14.993    
                         clock uncertainty           -0.035    14.958    
    SLICE_X38Y65         FDRE (Setup_fdre_C_CE)      -0.219    14.739    m2/snake_y_reg[54][2]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                         -13.362    
  -------------------------------------------------------------------
                         slack                                  1.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 m2/snake_x_reg[7][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/snake_x_reg[8][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.100ns (31.312%)  route 0.219ns (68.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         0.594     1.840    m2/CLK
    SLICE_X61Y55         FDRE                                         r  m2/snake_x_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.100     1.940 r  m2/snake_x_reg[7][0]/Q
                         net (fo=26, routed)          0.219     2.159    m2/snake_x_reg[62][4]_0[21]
    SLICE_X55Y55         FDRE                                         r  m2/snake_x_reg[8][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         0.812     2.297    m2/CLK
    SLICE_X55Y55         FDRE                                         r  m2/snake_x_reg[8][0]/C
                         clock pessimism             -0.267     2.030    
    SLICE_X55Y55         FDRE (Hold_fdre_C_D)         0.040     2.070    m2/snake_x_reg[8][0]
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 m2/snake_x_reg[7][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/snake_x_reg[8][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.100ns (31.115%)  route 0.221ns (68.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         0.594     1.840    m2/CLK
    SLICE_X60Y55         FDRE                                         r  m2/snake_x_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.100     1.940 r  m2/snake_x_reg[7][3]/Q
                         net (fo=18, routed)          0.221     2.161    m2/snake_x_1dim[38]
    SLICE_X55Y55         FDRE                                         r  m2/snake_x_reg[8][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         0.812     2.297    m2/CLK
    SLICE_X55Y55         FDRE                                         r  m2/snake_x_reg[8][3]/C
                         clock pessimism             -0.267     2.030    
    SLICE_X55Y55         FDRE (Hold_fdre_C_D)         0.041     2.071    m2/snake_x_reg[8][3]
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 m2/snake_x_reg[7][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/snake_x_reg[8][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.100ns (30.648%)  route 0.226ns (69.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         0.594     1.840    m2/CLK
    SLICE_X60Y55         FDRE                                         r  m2/snake_x_reg[7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.100     1.940 r  m2/snake_x_reg[7][1]/Q
                         net (fo=24, routed)          0.226     2.166    m2/snake_x_reg[62][4]_0[22]
    SLICE_X55Y55         FDRE                                         r  m2/snake_x_reg[8][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         0.812     2.297    m2/CLK
    SLICE_X55Y55         FDRE                                         r  m2/snake_x_reg[8][1]/C
                         clock pessimism             -0.267     2.030    
    SLICE_X55Y55         FDRE (Hold_fdre_C_D)         0.038     2.068    m2/snake_x_reg[8][1]
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 m2/snake_x_reg[14][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/snake_x_reg[15][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.245%)  route 0.231ns (69.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         0.587     1.833    m2/CLK
    SLICE_X57Y67         FDRE                                         r  m2/snake_x_reg[14][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.100     1.933 r  m2/snake_x_reg[14][4]/Q
                         net (fo=17, routed)          0.231     2.163    m2/snake_x_reg[62][4]_0[44]
    SLICE_X55Y73         FDRE                                         r  m2/snake_x_reg[15][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         0.797     2.282    m2/CLK
    SLICE_X55Y73         FDRE                                         r  m2/snake_x_reg[15][4]/C
                         clock pessimism             -0.267     2.015    
    SLICE_X55Y73         FDRE (Hold_fdre_C_D)         0.047     2.062    m2/snake_x_reg[15][4]
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 m2/snake_x_reg[19][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/snake_x_reg[20][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.118ns (34.982%)  route 0.219ns (65.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.292ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         0.587     1.833    m2/CLK
    SLICE_X58Y82         FDRE                                         r  m2/snake_x_reg[19][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.118     1.951 r  m2/snake_x_reg[19][3]/Q
                         net (fo=18, routed)          0.219     2.170    m2/snake_x_1dim[98]
    SLICE_X53Y83         FDRE                                         r  m2/snake_x_reg[20][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         0.807     2.292    m2/CLK
    SLICE_X53Y83         FDRE                                         r  m2/snake_x_reg[20][3]/C
                         clock pessimism             -0.267     2.025    
    SLICE_X53Y83         FDRE (Hold_fdre_C_D)         0.043     2.068    m2/snake_x_reg[20][3]
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 m2/snake_y_reg[7][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/snake_y_reg[8][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.100ns (29.322%)  route 0.241ns (70.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         0.593     1.839    m2/CLK
    SLICE_X59Y55         FDRE                                         r  m2/snake_y_reg[7][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDRE (Prop_fdre_C_Q)         0.100     1.939 r  m2/snake_y_reg[7][4]/Q
                         net (fo=13, routed)          0.241     2.180    m2/snake_y_1dim[39]
    SLICE_X55Y58         FDRE                                         r  m2/snake_y_reg[8][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         0.811     2.296    m2/CLK
    SLICE_X55Y58         FDRE                                         r  m2/snake_y_reg[8][4]/C
                         clock pessimism             -0.267     2.029    
    SLICE_X55Y58         FDRE (Hold_fdre_C_D)         0.047     2.076    m2/snake_y_reg[8][4]
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 m2/snake_x_reg[19][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/snake_x_reg[20][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.100ns (29.185%)  route 0.243ns (70.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.293ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         0.587     1.833    m2/CLK
    SLICE_X59Y82         FDRE                                         r  m2/snake_x_reg[19][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         FDRE (Prop_fdre_C_Q)         0.100     1.933 r  m2/snake_x_reg[19][4]/Q
                         net (fo=17, routed)          0.243     2.175    m2/snake_x_reg[62][4]_0[59]
    SLICE_X53Y84         FDRE                                         r  m2/snake_x_reg[20][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         0.808     2.293    m2/CLK
    SLICE_X53Y84         FDRE                                         r  m2/snake_x_reg[20][4]/C
                         clock pessimism             -0.267     2.026    
    SLICE_X53Y84         FDRE (Hold_fdre_C_D)         0.040     2.066    m2/snake_x_reg[20][4]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 m2/snake_x_reg[19][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/snake_x_reg[20][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.118ns (34.404%)  route 0.225ns (65.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.292ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         0.587     1.833    m2/CLK
    SLICE_X58Y82         FDRE                                         r  m2/snake_x_reg[19][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.118     1.951 r  m2/snake_x_reg[19][2]/Q
                         net (fo=20, routed)          0.225     2.176    m2/snake_x_1dim[97]
    SLICE_X53Y83         FDRE                                         r  m2/snake_x_reg[20][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         0.807     2.292    m2/CLK
    SLICE_X53Y83         FDRE                                         r  m2/snake_x_reg[20][2]/C
                         clock pessimism             -0.267     2.025    
    SLICE_X53Y83         FDRE (Hold_fdre_C_D)         0.041     2.066    m2/snake_x_reg[20][2]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 m2/snake_x_reg[14][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/snake_x_reg[15][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.100ns (29.795%)  route 0.236ns (70.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         0.587     1.833    m2/CLK
    SLICE_X57Y67         FDRE                                         r  m2/snake_x_reg[14][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.100     1.933 r  m2/snake_x_reg[14][2]/Q
                         net (fo=20, routed)          0.236     2.168    m2/snake_x_1dim[72]
    SLICE_X55Y73         FDRE                                         r  m2/snake_x_reg[15][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         0.797     2.282    m2/CLK
    SLICE_X55Y73         FDRE                                         r  m2/snake_x_reg[15][2]/C
                         clock pessimism             -0.267     2.015    
    SLICE_X55Y73         FDRE (Hold_fdre_C_D)         0.041     2.056    m2/snake_x_reg[15][2]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 m2/snake_x_reg[13][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m2/snake_x_reg[14][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.100ns (52.363%)  route 0.091ns (47.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         0.588     1.834    m2/CLK
    SLICE_X56Y66         FDRE                                         r  m2/snake_x_reg[13][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y66         FDRE (Prop_fdre_C_Q)         0.100     1.934 r  m2/snake_x_reg[13][0]/Q
                         net (fo=26, routed)          0.091     2.025    m2/snake_x_reg[62][4]_0[39]
    SLICE_X57Y66         FDRE                                         r  m2/snake_x_reg[14][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         0.805     2.290    m2/CLK
    SLICE_X57Y66         FDRE                                         r  m2/snake_x_reg[14][0]/C
                         clock pessimism             -0.445     1.845    
    SLICE_X57Y66         FDRE (Hold_fdre_C_D)         0.040     1.885    m2/snake_x_reg[14][0]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         10.000      8.400      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X56Y146  m0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X35Y95   m12/data_reg[7]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X35Y95   m12/data_reg[9]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X32Y98   m12/num_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X32Y98   m12/num_reg[3]/C
Min Period        n/a     FDSE/C   n/a            0.750         10.000      9.250      SLICE_X49Y59   m2/snake_x_reg[0][0]/C
Min Period        n/a     FDSE/C   n/a            0.750         10.000      9.250      SLICE_X49Y59   m2/snake_x_reg[0][3]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X55Y73   m2/snake_x_reg[15][4]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X56Y57   m2/snake_x_reg[2][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X56Y146  m0/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X56Y146  m0/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X35Y95   m12/data_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X35Y95   m12/data_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X35Y95   m12/data_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X35Y95   m12/data_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X32Y98   m12/num_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X32Y98   m12/num_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X32Y98   m12/num_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X32Y98   m12/num_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X56Y146  m0/clk_vga_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X56Y146  m0/clk_vga_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X56Y146  m0/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X56Y146  m0/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X34Y93   m1/direction_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X34Y93   m1/direction_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X34Y93   m1/direction_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X34Y93   m1/direction_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X34Y96   m12/data_break_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X34Y96   m12/data_break_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3265 Endpoints
Min Delay          3265 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m6/m0/col_addr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m6/snake_r_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.946ns  (logic 1.913ns (8.337%)  route 21.033ns (91.663%))
  Logic Levels:           21  (CARRY4=3 FDRE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDRE                         0.000     0.000 r  m6/m0/col_addr_reg[4]/C
    SLICE_X44Y76         FDRE (Prop_fdre_C_Q)         0.308     0.308 r  m6/m0/col_addr_reg[4]/Q
                         net (fo=322, routed)         7.850     8.158    m2/Q[2]
    SLICE_X61Y56         LUT4 (Prop_lut4_I3_O)        0.053     8.211 r  m2/snake_r[1]_i_299/O
                         net (fo=1, routed)           0.246     8.457    m2/snake_r[1]_i_299_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     8.687 r  m2/snake_r_reg[1]_i_130/CO[3]
                         net (fo=1, routed)           0.000     8.687    m2/snake_r_reg[1]_i_130_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.745 r  m2/snake_r_reg[1]_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.745    m2/snake_r_reg[1]_i_45_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     8.924 f  m2/snake_r_reg[1]_i_18/CO[0]
                         net (fo=9, routed)           1.208    10.132    m2/snake_r_reg[1]_i_18_n_3
    SLICE_X61Y69         LUT4 (Prop_lut4_I3_O)        0.174    10.306 r  m2/snake_r[1]_i_9/O
                         net (fo=23, routed)          0.817    11.123    m2/snake_r[1]_i_9_n_0
    SLICE_X65Y64         LUT6 (Prop_lut6_I5_O)        0.169    11.292 f  m2/snake_r[2]_i_61/O
                         net (fo=3, routed)           1.096    12.389    m2/snake_r[2]_i_61_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I0_O)        0.053    12.442 f  m2/snake_g[2]_i_34/O
                         net (fo=12, routed)          0.553    12.995    m2/snake_g[2]_i_34_n_0
    SLICE_X57Y71         LUT5 (Prop_lut5_I0_O)        0.053    13.048 f  m2/snake_b[3]_i_9/O
                         net (fo=21, routed)          1.977    15.025    m2/snake_b[3]_i_9_n_0
    SLICE_X42Y80         LUT2 (Prop_lut2_I0_O)        0.053    15.078 f  m2/snake_b[3]_i_21/O
                         net (fo=10, routed)          0.492    15.569    m2/snake_b[3]_i_21_n_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I0_O)        0.053    15.622 f  m2/snake_b[3]_i_29/O
                         net (fo=2, routed)           0.882    16.505    m2/snake_b[3]_i_29_n_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I1_O)        0.053    16.558 r  m2/snake_r[3]_i_1133/O
                         net (fo=1, routed)           0.784    17.342    m2/snake_r[3]_i_1133_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I1_O)        0.053    17.395 f  m2/snake_r[3]_i_926/O
                         net (fo=1, routed)           0.431    17.826    m2/snake_r[3]_i_926_n_0
    SLICE_X47Y81         LUT5 (Prop_lut5_I4_O)        0.053    17.879 f  m2/snake_r[3]_i_736/O
                         net (fo=2, routed)           0.600    18.479    m2/snake_r[3]_i_736_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I2_O)        0.053    18.532 f  m2/snake_r[3]_i_543/O
                         net (fo=1, routed)           0.543    19.076    m2/snake_r[3]_i_543_n_0
    SLICE_X58Y79         LUT6 (Prop_lut6_I4_O)        0.053    19.129 f  m2/snake_r[3]_i_355/O
                         net (fo=1, routed)           0.568    19.697    m2/snake_r[3]_i_355_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I3_O)        0.053    19.750 f  m2/snake_r[3]_i_177/O
                         net (fo=1, routed)           0.254    20.003    m2/snake_r[3]_i_177_n_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I5_O)        0.053    20.056 f  m2/snake_r[3]_i_68/O
                         net (fo=1, routed)           0.827    20.883    m2/snake_r[3]_i_68_n_0
    SLICE_X59Y72         LUT5 (Prop_lut5_I4_O)        0.053    20.936 f  m2/snake_r[3]_i_23/O
                         net (fo=1, routed)           0.408    21.344    m2/snake_r[3]_i_23_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.053    21.397 r  m2/snake_r[3]_i_8/O
                         net (fo=1, routed)           0.246    21.643    m2/snake_r[3]_i_8_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I3_O)        0.053    21.696 r  m2/snake_r[3]_i_2/O
                         net (fo=12, routed)          1.250    22.946    m6/E[0]
    SLICE_X48Y79         FDSE                                         r  m6/snake_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m6/m0/col_addr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m6/snake_g_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.791ns  (logic 1.913ns (8.394%)  route 20.878ns (91.606%))
  Logic Levels:           21  (CARRY4=3 FDRE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDRE                         0.000     0.000 r  m6/m0/col_addr_reg[4]/C
    SLICE_X44Y76         FDRE (Prop_fdre_C_Q)         0.308     0.308 r  m6/m0/col_addr_reg[4]/Q
                         net (fo=322, routed)         7.850     8.158    m2/Q[2]
    SLICE_X61Y56         LUT4 (Prop_lut4_I3_O)        0.053     8.211 r  m2/snake_r[1]_i_299/O
                         net (fo=1, routed)           0.246     8.457    m2/snake_r[1]_i_299_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     8.687 r  m2/snake_r_reg[1]_i_130/CO[3]
                         net (fo=1, routed)           0.000     8.687    m2/snake_r_reg[1]_i_130_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.745 r  m2/snake_r_reg[1]_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.745    m2/snake_r_reg[1]_i_45_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     8.924 f  m2/snake_r_reg[1]_i_18/CO[0]
                         net (fo=9, routed)           1.208    10.132    m2/snake_r_reg[1]_i_18_n_3
    SLICE_X61Y69         LUT4 (Prop_lut4_I3_O)        0.174    10.306 r  m2/snake_r[1]_i_9/O
                         net (fo=23, routed)          0.817    11.123    m2/snake_r[1]_i_9_n_0
    SLICE_X65Y64         LUT6 (Prop_lut6_I5_O)        0.169    11.292 f  m2/snake_r[2]_i_61/O
                         net (fo=3, routed)           1.096    12.389    m2/snake_r[2]_i_61_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I0_O)        0.053    12.442 f  m2/snake_g[2]_i_34/O
                         net (fo=12, routed)          0.553    12.995    m2/snake_g[2]_i_34_n_0
    SLICE_X57Y71         LUT5 (Prop_lut5_I0_O)        0.053    13.048 f  m2/snake_b[3]_i_9/O
                         net (fo=21, routed)          1.977    15.025    m2/snake_b[3]_i_9_n_0
    SLICE_X42Y80         LUT2 (Prop_lut2_I0_O)        0.053    15.078 f  m2/snake_b[3]_i_21/O
                         net (fo=10, routed)          0.492    15.569    m2/snake_b[3]_i_21_n_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I0_O)        0.053    15.622 f  m2/snake_b[3]_i_29/O
                         net (fo=2, routed)           0.882    16.505    m2/snake_b[3]_i_29_n_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I1_O)        0.053    16.558 r  m2/snake_r[3]_i_1133/O
                         net (fo=1, routed)           0.784    17.342    m2/snake_r[3]_i_1133_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I1_O)        0.053    17.395 f  m2/snake_r[3]_i_926/O
                         net (fo=1, routed)           0.431    17.826    m2/snake_r[3]_i_926_n_0
    SLICE_X47Y81         LUT5 (Prop_lut5_I4_O)        0.053    17.879 f  m2/snake_r[3]_i_736/O
                         net (fo=2, routed)           0.600    18.479    m2/snake_r[3]_i_736_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I2_O)        0.053    18.532 f  m2/snake_r[3]_i_543/O
                         net (fo=1, routed)           0.543    19.076    m2/snake_r[3]_i_543_n_0
    SLICE_X58Y79         LUT6 (Prop_lut6_I4_O)        0.053    19.129 f  m2/snake_r[3]_i_355/O
                         net (fo=1, routed)           0.568    19.697    m2/snake_r[3]_i_355_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I3_O)        0.053    19.750 f  m2/snake_r[3]_i_177/O
                         net (fo=1, routed)           0.254    20.003    m2/snake_r[3]_i_177_n_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I5_O)        0.053    20.056 f  m2/snake_r[3]_i_68/O
                         net (fo=1, routed)           0.827    20.883    m2/snake_r[3]_i_68_n_0
    SLICE_X59Y72         LUT5 (Prop_lut5_I4_O)        0.053    20.936 f  m2/snake_r[3]_i_23/O
                         net (fo=1, routed)           0.408    21.344    m2/snake_r[3]_i_23_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.053    21.397 r  m2/snake_r[3]_i_8/O
                         net (fo=1, routed)           0.246    21.643    m2/snake_r[3]_i_8_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I3_O)        0.053    21.696 r  m2/snake_r[3]_i_2/O
                         net (fo=12, routed)          1.095    22.791    m6/E[0]
    SLICE_X53Y79         FDSE                                         r  m6/snake_g_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m6/m0/col_addr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m6/snake_g_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.779ns  (logic 1.913ns (8.398%)  route 20.866ns (91.602%))
  Logic Levels:           21  (CARRY4=3 FDRE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDRE                         0.000     0.000 r  m6/m0/col_addr_reg[4]/C
    SLICE_X44Y76         FDRE (Prop_fdre_C_Q)         0.308     0.308 r  m6/m0/col_addr_reg[4]/Q
                         net (fo=322, routed)         7.850     8.158    m2/Q[2]
    SLICE_X61Y56         LUT4 (Prop_lut4_I3_O)        0.053     8.211 r  m2/snake_r[1]_i_299/O
                         net (fo=1, routed)           0.246     8.457    m2/snake_r[1]_i_299_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     8.687 r  m2/snake_r_reg[1]_i_130/CO[3]
                         net (fo=1, routed)           0.000     8.687    m2/snake_r_reg[1]_i_130_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.745 r  m2/snake_r_reg[1]_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.745    m2/snake_r_reg[1]_i_45_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     8.924 f  m2/snake_r_reg[1]_i_18/CO[0]
                         net (fo=9, routed)           1.208    10.132    m2/snake_r_reg[1]_i_18_n_3
    SLICE_X61Y69         LUT4 (Prop_lut4_I3_O)        0.174    10.306 r  m2/snake_r[1]_i_9/O
                         net (fo=23, routed)          0.817    11.123    m2/snake_r[1]_i_9_n_0
    SLICE_X65Y64         LUT6 (Prop_lut6_I5_O)        0.169    11.292 f  m2/snake_r[2]_i_61/O
                         net (fo=3, routed)           1.096    12.389    m2/snake_r[2]_i_61_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I0_O)        0.053    12.442 f  m2/snake_g[2]_i_34/O
                         net (fo=12, routed)          0.553    12.995    m2/snake_g[2]_i_34_n_0
    SLICE_X57Y71         LUT5 (Prop_lut5_I0_O)        0.053    13.048 f  m2/snake_b[3]_i_9/O
                         net (fo=21, routed)          1.977    15.025    m2/snake_b[3]_i_9_n_0
    SLICE_X42Y80         LUT2 (Prop_lut2_I0_O)        0.053    15.078 f  m2/snake_b[3]_i_21/O
                         net (fo=10, routed)          0.492    15.569    m2/snake_b[3]_i_21_n_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I0_O)        0.053    15.622 f  m2/snake_b[3]_i_29/O
                         net (fo=2, routed)           0.882    16.505    m2/snake_b[3]_i_29_n_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I1_O)        0.053    16.558 r  m2/snake_r[3]_i_1133/O
                         net (fo=1, routed)           0.784    17.342    m2/snake_r[3]_i_1133_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I1_O)        0.053    17.395 f  m2/snake_r[3]_i_926/O
                         net (fo=1, routed)           0.431    17.826    m2/snake_r[3]_i_926_n_0
    SLICE_X47Y81         LUT5 (Prop_lut5_I4_O)        0.053    17.879 f  m2/snake_r[3]_i_736/O
                         net (fo=2, routed)           0.600    18.479    m2/snake_r[3]_i_736_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I2_O)        0.053    18.532 f  m2/snake_r[3]_i_543/O
                         net (fo=1, routed)           0.543    19.076    m2/snake_r[3]_i_543_n_0
    SLICE_X58Y79         LUT6 (Prop_lut6_I4_O)        0.053    19.129 f  m2/snake_r[3]_i_355/O
                         net (fo=1, routed)           0.568    19.697    m2/snake_r[3]_i_355_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I3_O)        0.053    19.750 f  m2/snake_r[3]_i_177/O
                         net (fo=1, routed)           0.254    20.003    m2/snake_r[3]_i_177_n_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I5_O)        0.053    20.056 f  m2/snake_r[3]_i_68/O
                         net (fo=1, routed)           0.827    20.883    m2/snake_r[3]_i_68_n_0
    SLICE_X59Y72         LUT5 (Prop_lut5_I4_O)        0.053    20.936 f  m2/snake_r[3]_i_23/O
                         net (fo=1, routed)           0.408    21.344    m2/snake_r[3]_i_23_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.053    21.397 r  m2/snake_r[3]_i_8/O
                         net (fo=1, routed)           0.246    21.643    m2/snake_r[3]_i_8_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I3_O)        0.053    21.696 r  m2/snake_r[3]_i_2/O
                         net (fo=12, routed)          1.083    22.779    m6/E[0]
    SLICE_X55Y79         FDSE                                         r  m6/snake_g_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m6/address/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            m6/FAIL_LOAD/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.734ns  (logic 3.398ns (14.947%)  route 19.336ns (85.053%))
  Logic Levels:           1  (DSP48E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  m6/address/CLK
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      3.398     3.398 r  m6/address/P[0]
                         net (fo=208, routed)        19.336    22.734    m6/FAIL_LOAD/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y0          RAMB36E1                                     r  m6/FAIL_LOAD/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m6/m0/col_addr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m6/snake_b_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.492ns  (logic 1.913ns (8.505%)  route 20.579ns (91.495%))
  Logic Levels:           21  (CARRY4=3 FDRE=1 LUT2=1 LUT4=3 LUT5=3 LUT6=10)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDRE                         0.000     0.000 r  m6/m0/col_addr_reg[4]/C
    SLICE_X44Y76         FDRE (Prop_fdre_C_Q)         0.308     0.308 r  m6/m0/col_addr_reg[4]/Q
                         net (fo=322, routed)         7.850     8.158    m2/Q[2]
    SLICE_X61Y56         LUT4 (Prop_lut4_I3_O)        0.053     8.211 r  m2/snake_r[1]_i_299/O
                         net (fo=1, routed)           0.246     8.457    m2/snake_r[1]_i_299_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     8.687 r  m2/snake_r_reg[1]_i_130/CO[3]
                         net (fo=1, routed)           0.000     8.687    m2/snake_r_reg[1]_i_130_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.745 r  m2/snake_r_reg[1]_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.745    m2/snake_r_reg[1]_i_45_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     8.924 f  m2/snake_r_reg[1]_i_18/CO[0]
                         net (fo=9, routed)           1.208    10.132    m2/snake_r_reg[1]_i_18_n_3
    SLICE_X61Y69         LUT4 (Prop_lut4_I3_O)        0.174    10.306 r  m2/snake_r[1]_i_9/O
                         net (fo=23, routed)          0.817    11.123    m2/snake_r[1]_i_9_n_0
    SLICE_X65Y64         LUT6 (Prop_lut6_I5_O)        0.169    11.292 f  m2/snake_r[2]_i_61/O
                         net (fo=3, routed)           1.096    12.389    m2/snake_r[2]_i_61_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I0_O)        0.053    12.442 f  m2/snake_g[2]_i_34/O
                         net (fo=12, routed)          0.553    12.995    m2/snake_g[2]_i_34_n_0
    SLICE_X57Y71         LUT5 (Prop_lut5_I0_O)        0.053    13.048 f  m2/snake_b[3]_i_9/O
                         net (fo=21, routed)          1.977    15.025    m2/snake_b[3]_i_9_n_0
    SLICE_X42Y80         LUT2 (Prop_lut2_I0_O)        0.053    15.078 f  m2/snake_b[3]_i_21/O
                         net (fo=10, routed)          1.176    16.254    m2/snake_b[3]_i_21_n_0
    SLICE_X40Y75         LUT4 (Prop_lut4_I2_O)        0.053    16.307 f  m2/snake_b[3]_i_33/O
                         net (fo=1, routed)           0.694    17.001    m2/snake_b[3]_i_33_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I1_O)        0.053    17.054 f  m2/snake_b[3]_i_30/O
                         net (fo=1, routed)           0.643    17.698    m2/snake_b[3]_i_30_n_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I3_O)        0.053    17.751 r  m2/snake_b[3]_i_24/O
                         net (fo=1, routed)           0.602    18.353    m2/snake_b[3]_i_24_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I1_O)        0.053    18.406 f  m2/snake_b[3]_i_22/O
                         net (fo=1, routed)           0.581    18.987    m2/snake_b[3]_i_22_n_0
    SLICE_X47Y81         LUT5 (Prop_lut5_I4_O)        0.053    19.040 f  m2/snake_b[3]_i_19/O
                         net (fo=1, routed)           0.728    19.768    m2/snake_b[3]_i_19_n_0
    SLICE_X54Y80         LUT6 (Prop_lut6_I3_O)        0.053    19.821 r  m2/snake_b[3]_i_16/O
                         net (fo=1, routed)           0.551    20.373    m2/snake_b[3]_i_16_n_0
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.053    20.426 f  m2/snake_b[3]_i_11/O
                         net (fo=1, routed)           0.529    20.955    m2/snake_b[3]_i_11_n_0
    SLICE_X58Y76         LUT6 (Prop_lut6_I3_O)        0.053    21.008 f  m2/snake_b[3]_i_10/O
                         net (fo=1, routed)           0.377    21.385    m2/snake_b[3]_i_10_n_0
    SLICE_X58Y72         LUT5 (Prop_lut5_I4_O)        0.053    21.438 f  m2/snake_b[3]_i_5/O
                         net (fo=1, routed)           0.568    22.006    m2/snake_b[3]_i_5_n_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I1_O)        0.053    22.059 r  m2/snake_b[3]_i_3/O
                         net (fo=1, routed)           0.380    22.439    m2/snake_b[3]_i_3_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I4_O)        0.053    22.492 r  m2/snake_b[3]_i_1/O
                         net (fo=1, routed)           0.000    22.492    m6/snake_b_reg[3]_0[3]
    SLICE_X62Y71         FDRE                                         r  m6/snake_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m6/address/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            m6/FAIL_LOAD/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.436ns  (logic 3.398ns (15.145%)  route 19.038ns (84.855%))
  Logic Levels:           1  (DSP48E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  m6/address/CLK
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      3.398     3.398 r  m6/address/P[0]
                         net (fo=208, routed)        19.038    22.436    m6/FAIL_LOAD/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y1          RAMB36E1                                     r  m6/FAIL_LOAD/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m6/m0/col_addr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m6/snake_g_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.242ns  (logic 1.913ns (8.601%)  route 20.329ns (91.399%))
  Logic Levels:           21  (CARRY4=3 FDRE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDRE                         0.000     0.000 r  m6/m0/col_addr_reg[4]/C
    SLICE_X44Y76         FDRE (Prop_fdre_C_Q)         0.308     0.308 r  m6/m0/col_addr_reg[4]/Q
                         net (fo=322, routed)         7.850     8.158    m2/Q[2]
    SLICE_X61Y56         LUT4 (Prop_lut4_I3_O)        0.053     8.211 r  m2/snake_r[1]_i_299/O
                         net (fo=1, routed)           0.246     8.457    m2/snake_r[1]_i_299_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     8.687 r  m2/snake_r_reg[1]_i_130/CO[3]
                         net (fo=1, routed)           0.000     8.687    m2/snake_r_reg[1]_i_130_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.745 r  m2/snake_r_reg[1]_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.745    m2/snake_r_reg[1]_i_45_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     8.924 f  m2/snake_r_reg[1]_i_18/CO[0]
                         net (fo=9, routed)           1.208    10.132    m2/snake_r_reg[1]_i_18_n_3
    SLICE_X61Y69         LUT4 (Prop_lut4_I3_O)        0.174    10.306 r  m2/snake_r[1]_i_9/O
                         net (fo=23, routed)          0.817    11.123    m2/snake_r[1]_i_9_n_0
    SLICE_X65Y64         LUT6 (Prop_lut6_I5_O)        0.169    11.292 f  m2/snake_r[2]_i_61/O
                         net (fo=3, routed)           1.096    12.389    m2/snake_r[2]_i_61_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I0_O)        0.053    12.442 f  m2/snake_g[2]_i_34/O
                         net (fo=12, routed)          0.553    12.995    m2/snake_g[2]_i_34_n_0
    SLICE_X57Y71         LUT5 (Prop_lut5_I0_O)        0.053    13.048 f  m2/snake_b[3]_i_9/O
                         net (fo=21, routed)          1.977    15.025    m2/snake_b[3]_i_9_n_0
    SLICE_X42Y80         LUT2 (Prop_lut2_I0_O)        0.053    15.078 f  m2/snake_b[3]_i_21/O
                         net (fo=10, routed)          0.492    15.569    m2/snake_b[3]_i_21_n_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I0_O)        0.053    15.622 f  m2/snake_b[3]_i_29/O
                         net (fo=2, routed)           0.882    16.505    m2/snake_b[3]_i_29_n_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I1_O)        0.053    16.558 r  m2/snake_r[3]_i_1133/O
                         net (fo=1, routed)           0.784    17.342    m2/snake_r[3]_i_1133_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I1_O)        0.053    17.395 f  m2/snake_r[3]_i_926/O
                         net (fo=1, routed)           0.431    17.826    m2/snake_r[3]_i_926_n_0
    SLICE_X47Y81         LUT5 (Prop_lut5_I4_O)        0.053    17.879 f  m2/snake_r[3]_i_736/O
                         net (fo=2, routed)           0.600    18.479    m2/snake_r[3]_i_736_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I2_O)        0.053    18.532 f  m2/snake_r[3]_i_543/O
                         net (fo=1, routed)           0.543    19.076    m2/snake_r[3]_i_543_n_0
    SLICE_X58Y79         LUT6 (Prop_lut6_I4_O)        0.053    19.129 f  m2/snake_r[3]_i_355/O
                         net (fo=1, routed)           0.568    19.697    m2/snake_r[3]_i_355_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I3_O)        0.053    19.750 f  m2/snake_r[3]_i_177/O
                         net (fo=1, routed)           0.254    20.003    m2/snake_r[3]_i_177_n_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I5_O)        0.053    20.056 f  m2/snake_r[3]_i_68/O
                         net (fo=1, routed)           0.827    20.883    m2/snake_r[3]_i_68_n_0
    SLICE_X59Y72         LUT5 (Prop_lut5_I4_O)        0.053    20.936 f  m2/snake_r[3]_i_23/O
                         net (fo=1, routed)           0.408    21.344    m2/snake_r[3]_i_23_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.053    21.397 r  m2/snake_r[3]_i_8/O
                         net (fo=1, routed)           0.246    21.643    m2/snake_r[3]_i_8_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I3_O)        0.053    21.696 r  m2/snake_r[3]_i_2/O
                         net (fo=12, routed)          0.546    22.242    m6/E[0]
    SLICE_X59Y70         FDRE                                         r  m6/snake_g_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m6/m0/col_addr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m6/snake_r_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.217ns  (logic 1.913ns (8.610%)  route 20.304ns (91.390%))
  Logic Levels:           21  (CARRY4=3 FDRE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDRE                         0.000     0.000 r  m6/m0/col_addr_reg[4]/C
    SLICE_X44Y76         FDRE (Prop_fdre_C_Q)         0.308     0.308 r  m6/m0/col_addr_reg[4]/Q
                         net (fo=322, routed)         7.850     8.158    m2/Q[2]
    SLICE_X61Y56         LUT4 (Prop_lut4_I3_O)        0.053     8.211 r  m2/snake_r[1]_i_299/O
                         net (fo=1, routed)           0.246     8.457    m2/snake_r[1]_i_299_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     8.687 r  m2/snake_r_reg[1]_i_130/CO[3]
                         net (fo=1, routed)           0.000     8.687    m2/snake_r_reg[1]_i_130_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.745 r  m2/snake_r_reg[1]_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.745    m2/snake_r_reg[1]_i_45_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     8.924 f  m2/snake_r_reg[1]_i_18/CO[0]
                         net (fo=9, routed)           1.208    10.132    m2/snake_r_reg[1]_i_18_n_3
    SLICE_X61Y69         LUT4 (Prop_lut4_I3_O)        0.174    10.306 r  m2/snake_r[1]_i_9/O
                         net (fo=23, routed)          0.817    11.123    m2/snake_r[1]_i_9_n_0
    SLICE_X65Y64         LUT6 (Prop_lut6_I5_O)        0.169    11.292 f  m2/snake_r[2]_i_61/O
                         net (fo=3, routed)           1.096    12.389    m2/snake_r[2]_i_61_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I0_O)        0.053    12.442 f  m2/snake_g[2]_i_34/O
                         net (fo=12, routed)          0.553    12.995    m2/snake_g[2]_i_34_n_0
    SLICE_X57Y71         LUT5 (Prop_lut5_I0_O)        0.053    13.048 f  m2/snake_b[3]_i_9/O
                         net (fo=21, routed)          1.977    15.025    m2/snake_b[3]_i_9_n_0
    SLICE_X42Y80         LUT2 (Prop_lut2_I0_O)        0.053    15.078 f  m2/snake_b[3]_i_21/O
                         net (fo=10, routed)          0.492    15.569    m2/snake_b[3]_i_21_n_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I0_O)        0.053    15.622 f  m2/snake_b[3]_i_29/O
                         net (fo=2, routed)           0.882    16.505    m2/snake_b[3]_i_29_n_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I1_O)        0.053    16.558 r  m2/snake_r[3]_i_1133/O
                         net (fo=1, routed)           0.784    17.342    m2/snake_r[3]_i_1133_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I1_O)        0.053    17.395 f  m2/snake_r[3]_i_926/O
                         net (fo=1, routed)           0.431    17.826    m2/snake_r[3]_i_926_n_0
    SLICE_X47Y81         LUT5 (Prop_lut5_I4_O)        0.053    17.879 f  m2/snake_r[3]_i_736/O
                         net (fo=2, routed)           0.600    18.479    m2/snake_r[3]_i_736_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I2_O)        0.053    18.532 f  m2/snake_r[3]_i_543/O
                         net (fo=1, routed)           0.543    19.076    m2/snake_r[3]_i_543_n_0
    SLICE_X58Y79         LUT6 (Prop_lut6_I4_O)        0.053    19.129 f  m2/snake_r[3]_i_355/O
                         net (fo=1, routed)           0.568    19.697    m2/snake_r[3]_i_355_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I3_O)        0.053    19.750 f  m2/snake_r[3]_i_177/O
                         net (fo=1, routed)           0.254    20.003    m2/snake_r[3]_i_177_n_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I5_O)        0.053    20.056 f  m2/snake_r[3]_i_68/O
                         net (fo=1, routed)           0.827    20.883    m2/snake_r[3]_i_68_n_0
    SLICE_X59Y72         LUT5 (Prop_lut5_I4_O)        0.053    20.936 f  m2/snake_r[3]_i_23/O
                         net (fo=1, routed)           0.408    21.344    m2/snake_r[3]_i_23_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.053    21.397 r  m2/snake_r[3]_i_8/O
                         net (fo=1, routed)           0.246    21.643    m2/snake_r[3]_i_8_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I3_O)        0.053    21.696 r  m2/snake_r[3]_i_2/O
                         net (fo=12, routed)          0.521    22.217    m6/E[0]
    SLICE_X63Y69         FDRE                                         r  m6/snake_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m6/m0/col_addr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m6/snake_b_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.194ns  (logic 1.913ns (8.620%)  route 20.281ns (91.380%))
  Logic Levels:           21  (CARRY4=3 FDRE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDRE                         0.000     0.000 r  m6/m0/col_addr_reg[4]/C
    SLICE_X44Y76         FDRE (Prop_fdre_C_Q)         0.308     0.308 r  m6/m0/col_addr_reg[4]/Q
                         net (fo=322, routed)         7.850     8.158    m2/Q[2]
    SLICE_X61Y56         LUT4 (Prop_lut4_I3_O)        0.053     8.211 r  m2/snake_r[1]_i_299/O
                         net (fo=1, routed)           0.246     8.457    m2/snake_r[1]_i_299_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     8.687 r  m2/snake_r_reg[1]_i_130/CO[3]
                         net (fo=1, routed)           0.000     8.687    m2/snake_r_reg[1]_i_130_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.745 r  m2/snake_r_reg[1]_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.745    m2/snake_r_reg[1]_i_45_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     8.924 f  m2/snake_r_reg[1]_i_18/CO[0]
                         net (fo=9, routed)           1.208    10.132    m2/snake_r_reg[1]_i_18_n_3
    SLICE_X61Y69         LUT4 (Prop_lut4_I3_O)        0.174    10.306 r  m2/snake_r[1]_i_9/O
                         net (fo=23, routed)          0.817    11.123    m2/snake_r[1]_i_9_n_0
    SLICE_X65Y64         LUT6 (Prop_lut6_I5_O)        0.169    11.292 f  m2/snake_r[2]_i_61/O
                         net (fo=3, routed)           1.096    12.389    m2/snake_r[2]_i_61_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I0_O)        0.053    12.442 f  m2/snake_g[2]_i_34/O
                         net (fo=12, routed)          0.553    12.995    m2/snake_g[2]_i_34_n_0
    SLICE_X57Y71         LUT5 (Prop_lut5_I0_O)        0.053    13.048 f  m2/snake_b[3]_i_9/O
                         net (fo=21, routed)          1.977    15.025    m2/snake_b[3]_i_9_n_0
    SLICE_X42Y80         LUT2 (Prop_lut2_I0_O)        0.053    15.078 f  m2/snake_b[3]_i_21/O
                         net (fo=10, routed)          0.492    15.569    m2/snake_b[3]_i_21_n_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I0_O)        0.053    15.622 f  m2/snake_b[3]_i_29/O
                         net (fo=2, routed)           0.882    16.505    m2/snake_b[3]_i_29_n_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I1_O)        0.053    16.558 r  m2/snake_r[3]_i_1133/O
                         net (fo=1, routed)           0.784    17.342    m2/snake_r[3]_i_1133_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I1_O)        0.053    17.395 f  m2/snake_r[3]_i_926/O
                         net (fo=1, routed)           0.431    17.826    m2/snake_r[3]_i_926_n_0
    SLICE_X47Y81         LUT5 (Prop_lut5_I4_O)        0.053    17.879 f  m2/snake_r[3]_i_736/O
                         net (fo=2, routed)           0.600    18.479    m2/snake_r[3]_i_736_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I2_O)        0.053    18.532 f  m2/snake_r[3]_i_543/O
                         net (fo=1, routed)           0.543    19.076    m2/snake_r[3]_i_543_n_0
    SLICE_X58Y79         LUT6 (Prop_lut6_I4_O)        0.053    19.129 f  m2/snake_r[3]_i_355/O
                         net (fo=1, routed)           0.568    19.697    m2/snake_r[3]_i_355_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I3_O)        0.053    19.750 f  m2/snake_r[3]_i_177/O
                         net (fo=1, routed)           0.254    20.003    m2/snake_r[3]_i_177_n_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I5_O)        0.053    20.056 f  m2/snake_r[3]_i_68/O
                         net (fo=1, routed)           0.827    20.883    m2/snake_r[3]_i_68_n_0
    SLICE_X59Y72         LUT5 (Prop_lut5_I4_O)        0.053    20.936 f  m2/snake_r[3]_i_23/O
                         net (fo=1, routed)           0.408    21.344    m2/snake_r[3]_i_23_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.053    21.397 r  m2/snake_r[3]_i_8/O
                         net (fo=1, routed)           0.246    21.643    m2/snake_r[3]_i_8_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I3_O)        0.053    21.696 r  m2/snake_r[3]_i_2/O
                         net (fo=12, routed)          0.498    22.194    m6/E[0]
    SLICE_X64Y70         FDSE                                         r  m6/snake_b_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m6/m0/col_addr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m6/pixel_flag_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.171ns  (logic 1.913ns (8.628%)  route 20.258ns (91.372%))
  Logic Levels:           21  (CARRY4=3 FDRE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDRE                         0.000     0.000 r  m6/m0/col_addr_reg[4]/C
    SLICE_X44Y76         FDRE (Prop_fdre_C_Q)         0.308     0.308 r  m6/m0/col_addr_reg[4]/Q
                         net (fo=322, routed)         7.850     8.158    m2/Q[2]
    SLICE_X61Y56         LUT4 (Prop_lut4_I3_O)        0.053     8.211 r  m2/snake_r[1]_i_299/O
                         net (fo=1, routed)           0.246     8.457    m2/snake_r[1]_i_299_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     8.687 r  m2/snake_r_reg[1]_i_130/CO[3]
                         net (fo=1, routed)           0.000     8.687    m2/snake_r_reg[1]_i_130_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.745 r  m2/snake_r_reg[1]_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.745    m2/snake_r_reg[1]_i_45_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     8.924 f  m2/snake_r_reg[1]_i_18/CO[0]
                         net (fo=9, routed)           1.208    10.132    m2/snake_r_reg[1]_i_18_n_3
    SLICE_X61Y69         LUT4 (Prop_lut4_I3_O)        0.174    10.306 r  m2/snake_r[1]_i_9/O
                         net (fo=23, routed)          0.817    11.123    m2/snake_r[1]_i_9_n_0
    SLICE_X65Y64         LUT6 (Prop_lut6_I5_O)        0.169    11.292 f  m2/snake_r[2]_i_61/O
                         net (fo=3, routed)           1.096    12.389    m2/snake_r[2]_i_61_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I0_O)        0.053    12.442 f  m2/snake_g[2]_i_34/O
                         net (fo=12, routed)          0.553    12.995    m2/snake_g[2]_i_34_n_0
    SLICE_X57Y71         LUT5 (Prop_lut5_I0_O)        0.053    13.048 f  m2/snake_b[3]_i_9/O
                         net (fo=21, routed)          1.977    15.025    m2/snake_b[3]_i_9_n_0
    SLICE_X42Y80         LUT2 (Prop_lut2_I0_O)        0.053    15.078 f  m2/snake_b[3]_i_21/O
                         net (fo=10, routed)          0.492    15.569    m2/snake_b[3]_i_21_n_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I0_O)        0.053    15.622 f  m2/snake_b[3]_i_29/O
                         net (fo=2, routed)           0.882    16.505    m2/snake_b[3]_i_29_n_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I1_O)        0.053    16.558 r  m2/snake_r[3]_i_1133/O
                         net (fo=1, routed)           0.784    17.342    m2/snake_r[3]_i_1133_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I1_O)        0.053    17.395 f  m2/snake_r[3]_i_926/O
                         net (fo=1, routed)           0.431    17.826    m2/snake_r[3]_i_926_n_0
    SLICE_X47Y81         LUT5 (Prop_lut5_I4_O)        0.053    17.879 f  m2/snake_r[3]_i_736/O
                         net (fo=2, routed)           0.752    18.632    m2/snake_r[3]_i_736_n_0
    SLICE_X54Y80         LUT6 (Prop_lut6_I3_O)        0.053    18.685 r  m2/pixel_flag[1]_i_14/O
                         net (fo=1, routed)           0.440    19.125    m2/pixel_flag[1]_i_14_n_0
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.053    19.178 f  m2/pixel_flag[1]_i_13/O
                         net (fo=1, routed)           0.686    19.864    m2/pixel_flag[1]_i_13_n_0
    SLICE_X58Y76         LUT6 (Prop_lut6_I3_O)        0.053    19.917 f  m2/pixel_flag[1]_i_12/O
                         net (fo=1, routed)           0.581    20.498    m2/pixel_flag[1]_i_12_n_0
    SLICE_X59Y74         LUT5 (Prop_lut5_I4_O)        0.053    20.551 f  m2/pixel_flag[1]_i_9/O
                         net (fo=1, routed)           0.670    21.221    m2/pixel_flag[1]_i_9_n_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I0_O)        0.053    21.274 f  m2/pixel_flag[1]_i_6/O
                         net (fo=1, routed)           0.367    21.641    m2/pixel_flag[1]_i_6_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.053    21.694 r  m2/pixel_flag[1]_i_3/O
                         net (fo=1, routed)           0.424    22.118    m2/pixel_flag[1]_i_3_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I2_O)        0.053    22.171 r  m2/pixel_flag[1]_i_1/O
                         net (fo=1, routed)           0.000    22.171    m6/pixel_flag_reg[1]_1
    SLICE_X62Y72         FDRE                                         r  m6/pixel_flag_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m6/vga_in_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m6/m0/g_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.198ns  (logic 0.100ns (50.499%)  route 0.098ns (49.501%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDRE                         0.000     0.000 r  m6/vga_in_reg[4]/C
    SLICE_X52Y70         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  m6/vga_in_reg[4]/Q
                         net (fo=1, routed)           0.098     0.198    m6/m0/b_reg[3]_0[4]
    SLICE_X51Y70         FDRE                                         r  m6/m0/g_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m6/vga_in_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m6/m0/g_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.200ns  (logic 0.100ns (49.994%)  route 0.100ns (50.006%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDRE                         0.000     0.000 r  m6/vga_in_reg[6]/C
    SLICE_X52Y69         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  m6/vga_in_reg[6]/Q
                         net (fo=1, routed)           0.100     0.200    m6/m0/b_reg[3]_0[6]
    SLICE_X51Y69         FDRE                                         r  m6/m0/g_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m6/vga_in_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m6/m0/r_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.201ns  (logic 0.100ns (49.804%)  route 0.101ns (50.196%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDRE                         0.000     0.000 r  m6/vga_in_reg[3]/C
    SLICE_X51Y74         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  m6/vga_in_reg[3]/Q
                         net (fo=1, routed)           0.101     0.201    m6/m0/b_reg[3]_0[3]
    SLICE_X51Y73         FDRE                                         r  m6/m0/r_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m6/m0/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            m6/m0/rdn_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.216ns  (logic 0.128ns (59.166%)  route 0.088ns (40.834%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDCE                         0.000     0.000 r  m6/m0/v_count_reg[8]/C
    SLICE_X63Y76         FDCE (Prop_fdce_C_Q)         0.100     0.100 f  m6/m0/v_count_reg[8]/Q
                         net (fo=6, routed)           0.088     0.188    m6/m0/v_count_reg_n_0_[8]
    SLICE_X62Y76         LUT6 (Prop_lut6_I4_O)        0.028     0.216 r  m6/m0/rdn_i_1/O
                         net (fo=1, routed)           0.000     0.216    m6/m0/rdn_i_1_n_0
    SLICE_X62Y76         FDRE                                         r  m6/m0/rdn_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m6/FAIL_LOAD/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m6/FAIL_LOAD/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.118ns (53.934%)  route 0.101ns (46.066%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE                         0.000     0.000 r  m6/FAIL_LOAD/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  m6/FAIL_LOAD/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.101     0.219    m6/FAIL_LOAD/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X51Y46         FDRE                                         r  m6/FAIL_LOAD/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m6/vga_in_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m6/m0/g_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.100ns (41.515%)  route 0.141ns (58.485%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDRE                         0.000     0.000 r  m6/vga_in_reg[5]/C
    SLICE_X53Y72         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  m6/vga_in_reg[5]/Q
                         net (fo=1, routed)           0.141     0.241    m6/m0/b_reg[3]_0[5]
    SLICE_X51Y71         FDRE                                         r  m6/m0/g_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m6/vga_in_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m6/m0/b_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.100ns (40.590%)  route 0.146ns (59.410%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDRE                         0.000     0.000 r  m6/vga_in_reg[11]/C
    SLICE_X52Y69         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  m6/vga_in_reg[11]/Q
                         net (fo=1, routed)           0.146     0.246    m6/m0/b_reg[3]_0[11]
    SLICE_X51Y69         FDRE                                         r  m6/m0/b_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m6/vga_in_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m6/m0/g_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.100ns (39.457%)  route 0.153ns (60.543%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDRE                         0.000     0.000 r  m6/vga_in_reg[7]/C
    SLICE_X51Y74         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  m6/vga_in_reg[7]/Q
                         net (fo=1, routed)           0.153     0.253    m6/m0/b_reg[3]_0[7]
    SLICE_X51Y73         FDRE                                         r  m6/m0/g_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m6/vga_in_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m6/m0/r_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.100ns (38.780%)  route 0.158ns (61.220%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDRE                         0.000     0.000 r  m6/vga_in_reg[2]/C
    SLICE_X53Y72         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  m6/vga_in_reg[2]/Q
                         net (fo=1, routed)           0.158     0.258    m6/m0/b_reg[3]_0[2]
    SLICE_X52Y72         FDRE                                         r  m6/m0/r_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m6/m0/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m6/m0/h_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.897%)  route 0.134ns (51.103%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y75         FDRE                         0.000     0.000 r  m6/m0/h_count_reg[0]/C
    SLICE_X47Y75         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  m6/m0/h_count_reg[0]/Q
                         net (fo=10, routed)          0.134     0.234    m6/m0/h_count_reg[0]
    SLICE_X46Y75         LUT3 (Prop_lut3_I1_O)        0.028     0.262 r  m6/m0/col_addr[2]_i_1/O
                         net (fo=3, routed)           0.000     0.262    m6/m0/col[2]
    SLICE_X46Y75         FDRE                                         r  m6/m0/h_count_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            70 Endpoints
Min Delay            70 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m2/snake_x_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m6/snake_r_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.668ns  (logic 1.934ns (11.603%)  route 14.734ns (88.397%))
  Logic Levels:           20  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=12)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         1.584     5.013    m2/CLK
    SLICE_X57Y58         FDRE                                         r  m2/snake_x_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDRE (Prop_fdre_C_Q)         0.269     5.282 r  m2/snake_x_reg[3][0]/Q
                         net (fo=26, routed)          1.477     6.759    m2/snake_x_reg[62][4]_0[9]
    SLICE_X70Y54         LUT6 (Prop_lut6_I3_O)        0.053     6.812 r  m2/snake_r[0]_i_44/O
                         net (fo=2, routed)           0.808     7.621    m2/snake_r[0]_i_44_n_0
    SLICE_X68Y54         LUT3 (Prop_lut3_I0_O)        0.053     7.674 r  m2/snake_r[0]_i_48/O
                         net (fo=1, routed)           0.000     7.674    m2/snake_r[0]_i_48_n_0
    SLICE_X68Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.984 r  m2/snake_r_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.984    m2/snake_r_reg[0]_i_18_n_0
    SLICE_X68Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.173     8.157 f  m2/snake_r_reg[0]_i_9/CO[0]
                         net (fo=3, routed)           0.849     9.006    m2/snake_r_reg[0]_i_9_n_3
    SLICE_X66Y63         LUT4 (Prop_lut4_I3_O)        0.166     9.172 r  m2/snake_r[2]_i_20/O
                         net (fo=4, routed)           0.688     9.859    m2/snake_r[2]_i_20_n_0
    SLICE_X65Y64         LUT6 (Prop_lut6_I2_O)        0.168    10.027 f  m2/snake_r[2]_i_61/O
                         net (fo=3, routed)           1.096    11.124    m2/snake_r[2]_i_61_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I0_O)        0.053    11.177 f  m2/snake_g[2]_i_34/O
                         net (fo=12, routed)          0.553    11.730    m2/snake_g[2]_i_34_n_0
    SLICE_X57Y71         LUT5 (Prop_lut5_I0_O)        0.053    11.783 f  m2/snake_b[3]_i_9/O
                         net (fo=21, routed)          1.977    13.760    m2/snake_b[3]_i_9_n_0
    SLICE_X42Y80         LUT2 (Prop_lut2_I0_O)        0.053    13.813 f  m2/snake_b[3]_i_21/O
                         net (fo=10, routed)          0.492    14.305    m2/snake_b[3]_i_21_n_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I0_O)        0.053    14.358 f  m2/snake_b[3]_i_29/O
                         net (fo=2, routed)           0.882    15.240    m2/snake_b[3]_i_29_n_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I1_O)        0.053    15.293 r  m2/snake_r[3]_i_1133/O
                         net (fo=1, routed)           0.784    16.077    m2/snake_r[3]_i_1133_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I1_O)        0.053    16.130 f  m2/snake_r[3]_i_926/O
                         net (fo=1, routed)           0.431    16.562    m2/snake_r[3]_i_926_n_0
    SLICE_X47Y81         LUT5 (Prop_lut5_I4_O)        0.053    16.615 f  m2/snake_r[3]_i_736/O
                         net (fo=2, routed)           0.600    17.214    m2/snake_r[3]_i_736_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I2_O)        0.053    17.267 f  m2/snake_r[3]_i_543/O
                         net (fo=1, routed)           0.543    17.811    m2/snake_r[3]_i_543_n_0
    SLICE_X58Y79         LUT6 (Prop_lut6_I4_O)        0.053    17.864 f  m2/snake_r[3]_i_355/O
                         net (fo=1, routed)           0.568    18.432    m2/snake_r[3]_i_355_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I3_O)        0.053    18.485 f  m2/snake_r[3]_i_177/O
                         net (fo=1, routed)           0.254    18.739    m2/snake_r[3]_i_177_n_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I5_O)        0.053    18.792 f  m2/snake_r[3]_i_68/O
                         net (fo=1, routed)           0.827    19.619    m2/snake_r[3]_i_68_n_0
    SLICE_X59Y72         LUT5 (Prop_lut5_I4_O)        0.053    19.672 f  m2/snake_r[3]_i_23/O
                         net (fo=1, routed)           0.408    20.080    m2/snake_r[3]_i_23_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.053    20.133 r  m2/snake_r[3]_i_8/O
                         net (fo=1, routed)           0.246    20.378    m2/snake_r[3]_i_8_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I3_O)        0.053    20.431 r  m2/snake_r[3]_i_2/O
                         net (fo=12, routed)          1.250    21.681    m6/E[0]
    SLICE_X48Y79         FDSE                                         r  m6/snake_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m2/snake_x_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m6/snake_g_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.513ns  (logic 1.934ns (11.712%)  route 14.579ns (88.288%))
  Logic Levels:           20  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=12)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         1.584     5.013    m2/CLK
    SLICE_X57Y58         FDRE                                         r  m2/snake_x_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDRE (Prop_fdre_C_Q)         0.269     5.282 r  m2/snake_x_reg[3][0]/Q
                         net (fo=26, routed)          1.477     6.759    m2/snake_x_reg[62][4]_0[9]
    SLICE_X70Y54         LUT6 (Prop_lut6_I3_O)        0.053     6.812 r  m2/snake_r[0]_i_44/O
                         net (fo=2, routed)           0.808     7.621    m2/snake_r[0]_i_44_n_0
    SLICE_X68Y54         LUT3 (Prop_lut3_I0_O)        0.053     7.674 r  m2/snake_r[0]_i_48/O
                         net (fo=1, routed)           0.000     7.674    m2/snake_r[0]_i_48_n_0
    SLICE_X68Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.984 r  m2/snake_r_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.984    m2/snake_r_reg[0]_i_18_n_0
    SLICE_X68Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.173     8.157 f  m2/snake_r_reg[0]_i_9/CO[0]
                         net (fo=3, routed)           0.849     9.006    m2/snake_r_reg[0]_i_9_n_3
    SLICE_X66Y63         LUT4 (Prop_lut4_I3_O)        0.166     9.172 r  m2/snake_r[2]_i_20/O
                         net (fo=4, routed)           0.688     9.859    m2/snake_r[2]_i_20_n_0
    SLICE_X65Y64         LUT6 (Prop_lut6_I2_O)        0.168    10.027 f  m2/snake_r[2]_i_61/O
                         net (fo=3, routed)           1.096    11.124    m2/snake_r[2]_i_61_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I0_O)        0.053    11.177 f  m2/snake_g[2]_i_34/O
                         net (fo=12, routed)          0.553    11.730    m2/snake_g[2]_i_34_n_0
    SLICE_X57Y71         LUT5 (Prop_lut5_I0_O)        0.053    11.783 f  m2/snake_b[3]_i_9/O
                         net (fo=21, routed)          1.977    13.760    m2/snake_b[3]_i_9_n_0
    SLICE_X42Y80         LUT2 (Prop_lut2_I0_O)        0.053    13.813 f  m2/snake_b[3]_i_21/O
                         net (fo=10, routed)          0.492    14.305    m2/snake_b[3]_i_21_n_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I0_O)        0.053    14.358 f  m2/snake_b[3]_i_29/O
                         net (fo=2, routed)           0.882    15.240    m2/snake_b[3]_i_29_n_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I1_O)        0.053    15.293 r  m2/snake_r[3]_i_1133/O
                         net (fo=1, routed)           0.784    16.077    m2/snake_r[3]_i_1133_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I1_O)        0.053    16.130 f  m2/snake_r[3]_i_926/O
                         net (fo=1, routed)           0.431    16.562    m2/snake_r[3]_i_926_n_0
    SLICE_X47Y81         LUT5 (Prop_lut5_I4_O)        0.053    16.615 f  m2/snake_r[3]_i_736/O
                         net (fo=2, routed)           0.600    17.214    m2/snake_r[3]_i_736_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I2_O)        0.053    17.267 f  m2/snake_r[3]_i_543/O
                         net (fo=1, routed)           0.543    17.811    m2/snake_r[3]_i_543_n_0
    SLICE_X58Y79         LUT6 (Prop_lut6_I4_O)        0.053    17.864 f  m2/snake_r[3]_i_355/O
                         net (fo=1, routed)           0.568    18.432    m2/snake_r[3]_i_355_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I3_O)        0.053    18.485 f  m2/snake_r[3]_i_177/O
                         net (fo=1, routed)           0.254    18.739    m2/snake_r[3]_i_177_n_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I5_O)        0.053    18.792 f  m2/snake_r[3]_i_68/O
                         net (fo=1, routed)           0.827    19.619    m2/snake_r[3]_i_68_n_0
    SLICE_X59Y72         LUT5 (Prop_lut5_I4_O)        0.053    19.672 f  m2/snake_r[3]_i_23/O
                         net (fo=1, routed)           0.408    20.080    m2/snake_r[3]_i_23_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.053    20.133 r  m2/snake_r[3]_i_8/O
                         net (fo=1, routed)           0.246    20.378    m2/snake_r[3]_i_8_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I3_O)        0.053    20.431 r  m2/snake_r[3]_i_2/O
                         net (fo=12, routed)          1.095    21.526    m6/E[0]
    SLICE_X53Y79         FDSE                                         r  m6/snake_g_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m2/snake_x_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m6/snake_g_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.501ns  (logic 1.934ns (11.720%)  route 14.567ns (88.280%))
  Logic Levels:           20  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=12)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         1.584     5.013    m2/CLK
    SLICE_X57Y58         FDRE                                         r  m2/snake_x_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDRE (Prop_fdre_C_Q)         0.269     5.282 r  m2/snake_x_reg[3][0]/Q
                         net (fo=26, routed)          1.477     6.759    m2/snake_x_reg[62][4]_0[9]
    SLICE_X70Y54         LUT6 (Prop_lut6_I3_O)        0.053     6.812 r  m2/snake_r[0]_i_44/O
                         net (fo=2, routed)           0.808     7.621    m2/snake_r[0]_i_44_n_0
    SLICE_X68Y54         LUT3 (Prop_lut3_I0_O)        0.053     7.674 r  m2/snake_r[0]_i_48/O
                         net (fo=1, routed)           0.000     7.674    m2/snake_r[0]_i_48_n_0
    SLICE_X68Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.984 r  m2/snake_r_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.984    m2/snake_r_reg[0]_i_18_n_0
    SLICE_X68Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.173     8.157 f  m2/snake_r_reg[0]_i_9/CO[0]
                         net (fo=3, routed)           0.849     9.006    m2/snake_r_reg[0]_i_9_n_3
    SLICE_X66Y63         LUT4 (Prop_lut4_I3_O)        0.166     9.172 r  m2/snake_r[2]_i_20/O
                         net (fo=4, routed)           0.688     9.859    m2/snake_r[2]_i_20_n_0
    SLICE_X65Y64         LUT6 (Prop_lut6_I2_O)        0.168    10.027 f  m2/snake_r[2]_i_61/O
                         net (fo=3, routed)           1.096    11.124    m2/snake_r[2]_i_61_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I0_O)        0.053    11.177 f  m2/snake_g[2]_i_34/O
                         net (fo=12, routed)          0.553    11.730    m2/snake_g[2]_i_34_n_0
    SLICE_X57Y71         LUT5 (Prop_lut5_I0_O)        0.053    11.783 f  m2/snake_b[3]_i_9/O
                         net (fo=21, routed)          1.977    13.760    m2/snake_b[3]_i_9_n_0
    SLICE_X42Y80         LUT2 (Prop_lut2_I0_O)        0.053    13.813 f  m2/snake_b[3]_i_21/O
                         net (fo=10, routed)          0.492    14.305    m2/snake_b[3]_i_21_n_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I0_O)        0.053    14.358 f  m2/snake_b[3]_i_29/O
                         net (fo=2, routed)           0.882    15.240    m2/snake_b[3]_i_29_n_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I1_O)        0.053    15.293 r  m2/snake_r[3]_i_1133/O
                         net (fo=1, routed)           0.784    16.077    m2/snake_r[3]_i_1133_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I1_O)        0.053    16.130 f  m2/snake_r[3]_i_926/O
                         net (fo=1, routed)           0.431    16.562    m2/snake_r[3]_i_926_n_0
    SLICE_X47Y81         LUT5 (Prop_lut5_I4_O)        0.053    16.615 f  m2/snake_r[3]_i_736/O
                         net (fo=2, routed)           0.600    17.214    m2/snake_r[3]_i_736_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I2_O)        0.053    17.267 f  m2/snake_r[3]_i_543/O
                         net (fo=1, routed)           0.543    17.811    m2/snake_r[3]_i_543_n_0
    SLICE_X58Y79         LUT6 (Prop_lut6_I4_O)        0.053    17.864 f  m2/snake_r[3]_i_355/O
                         net (fo=1, routed)           0.568    18.432    m2/snake_r[3]_i_355_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I3_O)        0.053    18.485 f  m2/snake_r[3]_i_177/O
                         net (fo=1, routed)           0.254    18.739    m2/snake_r[3]_i_177_n_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I5_O)        0.053    18.792 f  m2/snake_r[3]_i_68/O
                         net (fo=1, routed)           0.827    19.619    m2/snake_r[3]_i_68_n_0
    SLICE_X59Y72         LUT5 (Prop_lut5_I4_O)        0.053    19.672 f  m2/snake_r[3]_i_23/O
                         net (fo=1, routed)           0.408    20.080    m2/snake_r[3]_i_23_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.053    20.133 r  m2/snake_r[3]_i_8/O
                         net (fo=1, routed)           0.246    20.378    m2/snake_r[3]_i_8_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I3_O)        0.053    20.431 r  m2/snake_r[3]_i_2/O
                         net (fo=12, routed)          1.083    21.514    m6/E[0]
    SLICE_X55Y79         FDSE                                         r  m6/snake_g_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m2/snake_y_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m6/pixel_flag_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.216ns  (logic 2.145ns (13.228%)  route 14.071ns (86.772%))
  Logic Levels:           19  (CARRY4=2 LUT2=2 LUT4=2 LUT5=1 LUT6=12)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         1.596     5.025    m2/CLK
    SLICE_X41Y59         FDRE                                         r  m2/snake_y_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.246     5.271 r  m2/snake_y_reg[0][1]/Q
                         net (fo=95, routed)          2.371     7.642    m2/snake_y_reg[62][1]_0[1]
    SLICE_X55Y70         LUT5 (Prop_lut5_I2_O)        0.164     7.806 r  m2/snake_r[3]_i_343/O
                         net (fo=2, routed)           0.673     8.480    m2/snake_y_reg[0][0]_0
    SLICE_X56Y71         LUT4 (Prop_lut4_I2_O)        0.170     8.650 r  m2/snake_r[3]_i_153/O
                         net (fo=1, routed)           0.000     8.650    m6/m0/snake_r_reg[3]_i_20_0[1]
    SLICE_X56Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     8.883 r  m6/m0/snake_r_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.883    m2/snake_b[0]_i_8_0[0]
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     9.062 f  m2/snake_r_reg[3]_i_20/CO[0]
                         net (fo=5, routed)           0.724     9.786    m2/m6/pixel_flag3307_in
    SLICE_X57Y71         LUT4 (Prop_lut4_I1_O)        0.167     9.953 f  m2/snake_r[3]_i_6/O
                         net (fo=21, routed)          0.920    10.873    m3/pixel_flag[0]_i_106
    SLICE_X63Y67         LUT6 (Prop_lut6_I5_O)        0.170    11.043 r  m3/pixel_flag[0]_i_44/O
                         net (fo=4, routed)           1.160    12.203    m2/pixel_flag[0]_i_86_0
    SLICE_X58Y74         LUT2 (Prop_lut2_I1_O)        0.065    12.268 r  m2/pixel_flag[0]_i_106/O
                         net (fo=8, routed)           1.251    13.519    m2/pixel_flag[0]_i_106_n_0
    SLICE_X42Y81         LUT2 (Prop_lut2_I1_O)        0.168    13.687 r  m2/pixel_flag[0]_i_108/O
                         net (fo=7, routed)           0.805    14.492    m2/pixel_flag[0]_i_108_n_0
    SLICE_X42Y76         LUT6 (Prop_lut6_I5_O)        0.053    14.545 f  m2/pixel_flag[0]_i_120/O
                         net (fo=1, routed)           0.671    15.216    m2/pixel_flag[0]_i_120_n_0
    SLICE_X42Y77         LUT6 (Prop_lut6_I5_O)        0.053    15.269 f  m2/pixel_flag[0]_i_113/O
                         net (fo=1, routed)           0.674    15.943    m2/pixel_flag[0]_i_113_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I4_O)        0.053    15.996 f  m2/pixel_flag[0]_i_111/O
                         net (fo=1, routed)           0.369    16.366    m2/pixel_flag[0]_i_111_n_0
    SLICE_X45Y82         LUT6 (Prop_lut6_I5_O)        0.053    16.419 r  m2/pixel_flag[0]_i_109/O
                         net (fo=1, routed)           0.351    16.769    m2/pixel_flag[0]_i_109_n_0
    SLICE_X46Y80         LUT6 (Prop_lut6_I4_O)        0.053    16.822 f  m2/pixel_flag[0]_i_104/O
                         net (fo=1, routed)           0.602    17.424    m2/pixel_flag[0]_i_104_n_0
    SLICE_X55Y79         LUT6 (Prop_lut6_I4_O)        0.053    17.477 f  m2/pixel_flag[0]_i_84/O
                         net (fo=1, routed)           0.718    18.195    m2/pixel_flag[0]_i_84_n_0
    SLICE_X59Y73         LUT6 (Prop_lut6_I2_O)        0.053    18.248 f  m2/pixel_flag[0]_i_42/O
                         net (fo=1, routed)           0.816    19.065    m2/pixel_flag[0]_i_42_n_0
    SLICE_X60Y69         LUT6 (Prop_lut6_I3_O)        0.053    19.118 r  m2/pixel_flag[0]_i_17/O
                         net (fo=1, routed)           0.744    19.861    m2/pixel_flag[0]_i_17_n_0
    SLICE_X63Y69         LUT6 (Prop_lut6_I2_O)        0.053    19.914 r  m2/pixel_flag[0]_i_9/O
                         net (fo=1, routed)           0.671    20.585    m2/pixel_flag[0]_i_9_n_0
    SLICE_X64Y69         LUT6 (Prop_lut6_I4_O)        0.053    20.638 r  m2/pixel_flag[0]_i_3/O
                         net (fo=1, routed)           0.550    21.188    m6/m0/pixel_flag_reg[0]_2
    SLICE_X57Y70         LUT6 (Prop_lut6_I4_O)        0.053    21.241 r  m6/m0/pixel_flag[0]_i_1/O
                         net (fo=1, routed)           0.000    21.241    m6/m0_n_0
    SLICE_X57Y70         FDRE                                         r  m6/pixel_flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m2/snake_x_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m6/snake_b_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.214ns  (logic 1.934ns (11.928%)  route 14.280ns (88.072%))
  Logic Levels:           20  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=11)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         1.584     5.013    m2/CLK
    SLICE_X57Y58         FDRE                                         r  m2/snake_x_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDRE (Prop_fdre_C_Q)         0.269     5.282 r  m2/snake_x_reg[3][0]/Q
                         net (fo=26, routed)          1.477     6.759    m2/snake_x_reg[62][4]_0[9]
    SLICE_X70Y54         LUT6 (Prop_lut6_I3_O)        0.053     6.812 r  m2/snake_r[0]_i_44/O
                         net (fo=2, routed)           0.808     7.621    m2/snake_r[0]_i_44_n_0
    SLICE_X68Y54         LUT3 (Prop_lut3_I0_O)        0.053     7.674 r  m2/snake_r[0]_i_48/O
                         net (fo=1, routed)           0.000     7.674    m2/snake_r[0]_i_48_n_0
    SLICE_X68Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.984 r  m2/snake_r_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.984    m2/snake_r_reg[0]_i_18_n_0
    SLICE_X68Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.173     8.157 f  m2/snake_r_reg[0]_i_9/CO[0]
                         net (fo=3, routed)           0.849     9.006    m2/snake_r_reg[0]_i_9_n_3
    SLICE_X66Y63         LUT4 (Prop_lut4_I3_O)        0.166     9.172 r  m2/snake_r[2]_i_20/O
                         net (fo=4, routed)           0.688     9.859    m2/snake_r[2]_i_20_n_0
    SLICE_X65Y64         LUT6 (Prop_lut6_I2_O)        0.168    10.027 f  m2/snake_r[2]_i_61/O
                         net (fo=3, routed)           1.096    11.124    m2/snake_r[2]_i_61_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I0_O)        0.053    11.177 f  m2/snake_g[2]_i_34/O
                         net (fo=12, routed)          0.553    11.730    m2/snake_g[2]_i_34_n_0
    SLICE_X57Y71         LUT5 (Prop_lut5_I0_O)        0.053    11.783 f  m2/snake_b[3]_i_9/O
                         net (fo=21, routed)          1.977    13.760    m2/snake_b[3]_i_9_n_0
    SLICE_X42Y80         LUT2 (Prop_lut2_I0_O)        0.053    13.813 f  m2/snake_b[3]_i_21/O
                         net (fo=10, routed)          1.176    14.989    m2/snake_b[3]_i_21_n_0
    SLICE_X40Y75         LUT4 (Prop_lut4_I2_O)        0.053    15.042 f  m2/snake_b[3]_i_33/O
                         net (fo=1, routed)           0.694    15.736    m2/snake_b[3]_i_33_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I1_O)        0.053    15.789 f  m2/snake_b[3]_i_30/O
                         net (fo=1, routed)           0.643    16.433    m2/snake_b[3]_i_30_n_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I3_O)        0.053    16.486 r  m2/snake_b[3]_i_24/O
                         net (fo=1, routed)           0.602    17.088    m2/snake_b[3]_i_24_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I1_O)        0.053    17.141 f  m2/snake_b[3]_i_22/O
                         net (fo=1, routed)           0.581    17.722    m2/snake_b[3]_i_22_n_0
    SLICE_X47Y81         LUT5 (Prop_lut5_I4_O)        0.053    17.775 f  m2/snake_b[3]_i_19/O
                         net (fo=1, routed)           0.728    18.504    m2/snake_b[3]_i_19_n_0
    SLICE_X54Y80         LUT6 (Prop_lut6_I3_O)        0.053    18.557 r  m2/snake_b[3]_i_16/O
                         net (fo=1, routed)           0.551    19.108    m2/snake_b[3]_i_16_n_0
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.053    19.161 f  m2/snake_b[3]_i_11/O
                         net (fo=1, routed)           0.529    19.690    m2/snake_b[3]_i_11_n_0
    SLICE_X58Y76         LUT6 (Prop_lut6_I3_O)        0.053    19.743 f  m2/snake_b[3]_i_10/O
                         net (fo=1, routed)           0.377    20.121    m2/snake_b[3]_i_10_n_0
    SLICE_X58Y72         LUT5 (Prop_lut5_I4_O)        0.053    20.174 f  m2/snake_b[3]_i_5/O
                         net (fo=1, routed)           0.568    20.741    m2/snake_b[3]_i_5_n_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I1_O)        0.053    20.794 r  m2/snake_b[3]_i_3/O
                         net (fo=1, routed)           0.380    21.174    m2/snake_b[3]_i_3_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I4_O)        0.053    21.227 r  m2/snake_b[3]_i_1/O
                         net (fo=1, routed)           0.000    21.227    m6/snake_b_reg[3]_0[3]
    SLICE_X62Y71         FDRE                                         r  m6/snake_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m2/snake_x_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m6/snake_g_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.964ns  (logic 1.934ns (12.115%)  route 14.030ns (87.885%))
  Logic Levels:           20  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=12)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         1.584     5.013    m2/CLK
    SLICE_X57Y58         FDRE                                         r  m2/snake_x_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDRE (Prop_fdre_C_Q)         0.269     5.282 r  m2/snake_x_reg[3][0]/Q
                         net (fo=26, routed)          1.477     6.759    m2/snake_x_reg[62][4]_0[9]
    SLICE_X70Y54         LUT6 (Prop_lut6_I3_O)        0.053     6.812 r  m2/snake_r[0]_i_44/O
                         net (fo=2, routed)           0.808     7.621    m2/snake_r[0]_i_44_n_0
    SLICE_X68Y54         LUT3 (Prop_lut3_I0_O)        0.053     7.674 r  m2/snake_r[0]_i_48/O
                         net (fo=1, routed)           0.000     7.674    m2/snake_r[0]_i_48_n_0
    SLICE_X68Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.984 r  m2/snake_r_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.984    m2/snake_r_reg[0]_i_18_n_0
    SLICE_X68Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.173     8.157 f  m2/snake_r_reg[0]_i_9/CO[0]
                         net (fo=3, routed)           0.849     9.006    m2/snake_r_reg[0]_i_9_n_3
    SLICE_X66Y63         LUT4 (Prop_lut4_I3_O)        0.166     9.172 r  m2/snake_r[2]_i_20/O
                         net (fo=4, routed)           0.688     9.859    m2/snake_r[2]_i_20_n_0
    SLICE_X65Y64         LUT6 (Prop_lut6_I2_O)        0.168    10.027 f  m2/snake_r[2]_i_61/O
                         net (fo=3, routed)           1.096    11.124    m2/snake_r[2]_i_61_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I0_O)        0.053    11.177 f  m2/snake_g[2]_i_34/O
                         net (fo=12, routed)          0.553    11.730    m2/snake_g[2]_i_34_n_0
    SLICE_X57Y71         LUT5 (Prop_lut5_I0_O)        0.053    11.783 f  m2/snake_b[3]_i_9/O
                         net (fo=21, routed)          1.977    13.760    m2/snake_b[3]_i_9_n_0
    SLICE_X42Y80         LUT2 (Prop_lut2_I0_O)        0.053    13.813 f  m2/snake_b[3]_i_21/O
                         net (fo=10, routed)          0.492    14.305    m2/snake_b[3]_i_21_n_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I0_O)        0.053    14.358 f  m2/snake_b[3]_i_29/O
                         net (fo=2, routed)           0.882    15.240    m2/snake_b[3]_i_29_n_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I1_O)        0.053    15.293 r  m2/snake_r[3]_i_1133/O
                         net (fo=1, routed)           0.784    16.077    m2/snake_r[3]_i_1133_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I1_O)        0.053    16.130 f  m2/snake_r[3]_i_926/O
                         net (fo=1, routed)           0.431    16.562    m2/snake_r[3]_i_926_n_0
    SLICE_X47Y81         LUT5 (Prop_lut5_I4_O)        0.053    16.615 f  m2/snake_r[3]_i_736/O
                         net (fo=2, routed)           0.600    17.214    m2/snake_r[3]_i_736_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I2_O)        0.053    17.267 f  m2/snake_r[3]_i_543/O
                         net (fo=1, routed)           0.543    17.811    m2/snake_r[3]_i_543_n_0
    SLICE_X58Y79         LUT6 (Prop_lut6_I4_O)        0.053    17.864 f  m2/snake_r[3]_i_355/O
                         net (fo=1, routed)           0.568    18.432    m2/snake_r[3]_i_355_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I3_O)        0.053    18.485 f  m2/snake_r[3]_i_177/O
                         net (fo=1, routed)           0.254    18.739    m2/snake_r[3]_i_177_n_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I5_O)        0.053    18.792 f  m2/snake_r[3]_i_68/O
                         net (fo=1, routed)           0.827    19.619    m2/snake_r[3]_i_68_n_0
    SLICE_X59Y72         LUT5 (Prop_lut5_I4_O)        0.053    19.672 f  m2/snake_r[3]_i_23/O
                         net (fo=1, routed)           0.408    20.080    m2/snake_r[3]_i_23_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.053    20.133 r  m2/snake_r[3]_i_8/O
                         net (fo=1, routed)           0.246    20.378    m2/snake_r[3]_i_8_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I3_O)        0.053    20.431 r  m2/snake_r[3]_i_2/O
                         net (fo=12, routed)          0.546    20.977    m6/E[0]
    SLICE_X59Y70         FDRE                                         r  m6/snake_g_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m2/snake_y_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m6/snake_b_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.932ns  (logic 2.018ns (12.666%)  route 13.914ns (87.334%))
  Logic Levels:           19  (CARRY4=2 LUT4=4 LUT5=3 LUT6=10)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         1.596     5.025    m2/CLK
    SLICE_X41Y59         FDRE                                         r  m2/snake_y_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.246     5.271 r  m2/snake_y_reg[0][1]/Q
                         net (fo=95, routed)          2.371     7.642    m2/snake_y_reg[62][1]_0[1]
    SLICE_X55Y70         LUT5 (Prop_lut5_I2_O)        0.164     7.806 r  m2/snake_r[3]_i_343/O
                         net (fo=2, routed)           0.673     8.480    m2/snake_y_reg[0][0]_0
    SLICE_X56Y71         LUT4 (Prop_lut4_I2_O)        0.170     8.650 r  m2/snake_r[3]_i_153/O
                         net (fo=1, routed)           0.000     8.650    m6/m0/snake_r_reg[3]_i_20_0[1]
    SLICE_X56Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     8.883 r  m6/m0/snake_r_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.883    m2/snake_b[0]_i_8_0[0]
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     9.062 r  m2/snake_r_reg[3]_i_20/CO[0]
                         net (fo=5, routed)           0.724     9.786    m2/m6/pixel_flag3307_in
    SLICE_X57Y71         LUT4 (Prop_lut4_I1_O)        0.167     9.953 r  m2/snake_r[3]_i_6/O
                         net (fo=21, routed)          1.144    11.097    m2/snake_r_reg[3]_i_22_0
    SLICE_X62Y66         LUT6 (Prop_lut6_I0_O)        0.170    11.267 f  m2/snake_b[3]_i_7/O
                         net (fo=2, routed)           0.671    11.938    m2/snake_b[3]_i_7_n_0
    SLICE_X63Y61         LUT5 (Prop_lut5_I4_O)        0.053    11.991 r  m2/snake_b[1]_i_6/O
                         net (fo=5, routed)           0.988    12.979    m2/snake_b[1]_i_6_n_0
    SLICE_X60Y69         LUT6 (Prop_lut6_I1_O)        0.053    13.032 f  m2/snake_b[1]_i_33/O
                         net (fo=4, routed)           0.774    13.806    m2/snake_b[1]_i_33_n_0
    SLICE_X60Y75         LUT4 (Prop_lut4_I3_O)        0.053    13.859 r  m2/snake_b[1]_i_77/O
                         net (fo=3, routed)           1.057    14.916    m2/snake_b[1]_i_77_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I3_O)        0.053    14.969 f  m2/snake_b[1]_i_104/O
                         net (fo=2, routed)           0.703    15.672    m2/snake_b[1]_i_104_n_0
    SLICE_X49Y81         LUT4 (Prop_lut4_I2_O)        0.053    15.725 r  m2/snake_b[1]_i_103/O
                         net (fo=1, routed)           0.444    16.169    m2/snake_b[1]_i_103_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.053    16.222 r  m2/snake_b[1]_i_99/O
                         net (fo=1, routed)           0.589    16.811    m2/snake_b[1]_i_99_n_0
    SLICE_X51Y80         LUT5 (Prop_lut5_I0_O)        0.053    16.864 r  m2/snake_b[1]_i_96/O
                         net (fo=1, routed)           0.458    17.322    m2/snake_b[1]_i_96_n_0
    SLICE_X56Y79         LUT6 (Prop_lut6_I3_O)        0.053    17.375 r  m2/snake_b[1]_i_74/O
                         net (fo=1, routed)           0.596    17.971    m2/snake_b[1]_i_74_n_0
    SLICE_X58Y78         LUT6 (Prop_lut6_I3_O)        0.053    18.024 r  m2/snake_b[1]_i_34/O
                         net (fo=1, routed)           0.606    18.630    m2/snake_b[1]_i_34_n_0
    SLICE_X60Y74         LUT6 (Prop_lut6_I2_O)        0.053    18.683 f  m2/snake_b[1]_i_13/O
                         net (fo=1, routed)           0.867    19.550    m2/snake_b[1]_i_13_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I1_O)        0.053    19.603 f  m2/snake_b[1]_i_7/O
                         net (fo=1, routed)           0.792    20.395    m2/snake_b[1]_i_7_n_0
    SLICE_X63Y70         LUT6 (Prop_lut6_I4_O)        0.053    20.448 r  m2/snake_b[1]_i_3/O
                         net (fo=1, routed)           0.456    20.904    m2/snake_b[1]_i_3_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I4_O)        0.053    20.957 r  m2/snake_b[1]_i_1/O
                         net (fo=1, routed)           0.000    20.957    m6/snake_b_reg[3]_0[1]
    SLICE_X64Y70         FDSE                                         r  m6/snake_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m2/snake_x_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m6/snake_r_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.940ns  (logic 1.934ns (12.133%)  route 14.006ns (87.867%))
  Logic Levels:           20  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=12)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         1.584     5.013    m2/CLK
    SLICE_X57Y58         FDRE                                         r  m2/snake_x_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDRE (Prop_fdre_C_Q)         0.269     5.282 r  m2/snake_x_reg[3][0]/Q
                         net (fo=26, routed)          1.477     6.759    m2/snake_x_reg[62][4]_0[9]
    SLICE_X70Y54         LUT6 (Prop_lut6_I3_O)        0.053     6.812 r  m2/snake_r[0]_i_44/O
                         net (fo=2, routed)           0.808     7.621    m2/snake_r[0]_i_44_n_0
    SLICE_X68Y54         LUT3 (Prop_lut3_I0_O)        0.053     7.674 r  m2/snake_r[0]_i_48/O
                         net (fo=1, routed)           0.000     7.674    m2/snake_r[0]_i_48_n_0
    SLICE_X68Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.984 r  m2/snake_r_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.984    m2/snake_r_reg[0]_i_18_n_0
    SLICE_X68Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.173     8.157 f  m2/snake_r_reg[0]_i_9/CO[0]
                         net (fo=3, routed)           0.849     9.006    m2/snake_r_reg[0]_i_9_n_3
    SLICE_X66Y63         LUT4 (Prop_lut4_I3_O)        0.166     9.172 r  m2/snake_r[2]_i_20/O
                         net (fo=4, routed)           0.688     9.859    m2/snake_r[2]_i_20_n_0
    SLICE_X65Y64         LUT6 (Prop_lut6_I2_O)        0.168    10.027 f  m2/snake_r[2]_i_61/O
                         net (fo=3, routed)           1.096    11.124    m2/snake_r[2]_i_61_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I0_O)        0.053    11.177 f  m2/snake_g[2]_i_34/O
                         net (fo=12, routed)          0.553    11.730    m2/snake_g[2]_i_34_n_0
    SLICE_X57Y71         LUT5 (Prop_lut5_I0_O)        0.053    11.783 f  m2/snake_b[3]_i_9/O
                         net (fo=21, routed)          1.977    13.760    m2/snake_b[3]_i_9_n_0
    SLICE_X42Y80         LUT2 (Prop_lut2_I0_O)        0.053    13.813 f  m2/snake_b[3]_i_21/O
                         net (fo=10, routed)          0.492    14.305    m2/snake_b[3]_i_21_n_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I0_O)        0.053    14.358 f  m2/snake_b[3]_i_29/O
                         net (fo=2, routed)           0.882    15.240    m2/snake_b[3]_i_29_n_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I1_O)        0.053    15.293 r  m2/snake_r[3]_i_1133/O
                         net (fo=1, routed)           0.784    16.077    m2/snake_r[3]_i_1133_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I1_O)        0.053    16.130 f  m2/snake_r[3]_i_926/O
                         net (fo=1, routed)           0.431    16.562    m2/snake_r[3]_i_926_n_0
    SLICE_X47Y81         LUT5 (Prop_lut5_I4_O)        0.053    16.615 f  m2/snake_r[3]_i_736/O
                         net (fo=2, routed)           0.600    17.214    m2/snake_r[3]_i_736_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I2_O)        0.053    17.267 f  m2/snake_r[3]_i_543/O
                         net (fo=1, routed)           0.543    17.811    m2/snake_r[3]_i_543_n_0
    SLICE_X58Y79         LUT6 (Prop_lut6_I4_O)        0.053    17.864 f  m2/snake_r[3]_i_355/O
                         net (fo=1, routed)           0.568    18.432    m2/snake_r[3]_i_355_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I3_O)        0.053    18.485 f  m2/snake_r[3]_i_177/O
                         net (fo=1, routed)           0.254    18.739    m2/snake_r[3]_i_177_n_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I5_O)        0.053    18.792 f  m2/snake_r[3]_i_68/O
                         net (fo=1, routed)           0.827    19.619    m2/snake_r[3]_i_68_n_0
    SLICE_X59Y72         LUT5 (Prop_lut5_I4_O)        0.053    19.672 f  m2/snake_r[3]_i_23/O
                         net (fo=1, routed)           0.408    20.080    m2/snake_r[3]_i_23_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.053    20.133 r  m2/snake_r[3]_i_8/O
                         net (fo=1, routed)           0.246    20.378    m2/snake_r[3]_i_8_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I3_O)        0.053    20.431 r  m2/snake_r[3]_i_2/O
                         net (fo=12, routed)          0.521    20.953    m6/E[0]
    SLICE_X63Y69         FDRE                                         r  m6/snake_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m2/snake_x_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m6/snake_b_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.916ns  (logic 1.934ns (12.152%)  route 13.982ns (87.848%))
  Logic Levels:           20  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=12)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         1.584     5.013    m2/CLK
    SLICE_X57Y58         FDRE                                         r  m2/snake_x_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDRE (Prop_fdre_C_Q)         0.269     5.282 r  m2/snake_x_reg[3][0]/Q
                         net (fo=26, routed)          1.477     6.759    m2/snake_x_reg[62][4]_0[9]
    SLICE_X70Y54         LUT6 (Prop_lut6_I3_O)        0.053     6.812 r  m2/snake_r[0]_i_44/O
                         net (fo=2, routed)           0.808     7.621    m2/snake_r[0]_i_44_n_0
    SLICE_X68Y54         LUT3 (Prop_lut3_I0_O)        0.053     7.674 r  m2/snake_r[0]_i_48/O
                         net (fo=1, routed)           0.000     7.674    m2/snake_r[0]_i_48_n_0
    SLICE_X68Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.984 r  m2/snake_r_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.984    m2/snake_r_reg[0]_i_18_n_0
    SLICE_X68Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.173     8.157 f  m2/snake_r_reg[0]_i_9/CO[0]
                         net (fo=3, routed)           0.849     9.006    m2/snake_r_reg[0]_i_9_n_3
    SLICE_X66Y63         LUT4 (Prop_lut4_I3_O)        0.166     9.172 r  m2/snake_r[2]_i_20/O
                         net (fo=4, routed)           0.688     9.859    m2/snake_r[2]_i_20_n_0
    SLICE_X65Y64         LUT6 (Prop_lut6_I2_O)        0.168    10.027 f  m2/snake_r[2]_i_61/O
                         net (fo=3, routed)           1.096    11.124    m2/snake_r[2]_i_61_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I0_O)        0.053    11.177 f  m2/snake_g[2]_i_34/O
                         net (fo=12, routed)          0.553    11.730    m2/snake_g[2]_i_34_n_0
    SLICE_X57Y71         LUT5 (Prop_lut5_I0_O)        0.053    11.783 f  m2/snake_b[3]_i_9/O
                         net (fo=21, routed)          1.977    13.760    m2/snake_b[3]_i_9_n_0
    SLICE_X42Y80         LUT2 (Prop_lut2_I0_O)        0.053    13.813 f  m2/snake_b[3]_i_21/O
                         net (fo=10, routed)          0.492    14.305    m2/snake_b[3]_i_21_n_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I0_O)        0.053    14.358 f  m2/snake_b[3]_i_29/O
                         net (fo=2, routed)           0.882    15.240    m2/snake_b[3]_i_29_n_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I1_O)        0.053    15.293 r  m2/snake_r[3]_i_1133/O
                         net (fo=1, routed)           0.784    16.077    m2/snake_r[3]_i_1133_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I1_O)        0.053    16.130 f  m2/snake_r[3]_i_926/O
                         net (fo=1, routed)           0.431    16.562    m2/snake_r[3]_i_926_n_0
    SLICE_X47Y81         LUT5 (Prop_lut5_I4_O)        0.053    16.615 f  m2/snake_r[3]_i_736/O
                         net (fo=2, routed)           0.600    17.214    m2/snake_r[3]_i_736_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I2_O)        0.053    17.267 f  m2/snake_r[3]_i_543/O
                         net (fo=1, routed)           0.543    17.811    m2/snake_r[3]_i_543_n_0
    SLICE_X58Y79         LUT6 (Prop_lut6_I4_O)        0.053    17.864 f  m2/snake_r[3]_i_355/O
                         net (fo=1, routed)           0.568    18.432    m2/snake_r[3]_i_355_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I3_O)        0.053    18.485 f  m2/snake_r[3]_i_177/O
                         net (fo=1, routed)           0.254    18.739    m2/snake_r[3]_i_177_n_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I5_O)        0.053    18.792 f  m2/snake_r[3]_i_68/O
                         net (fo=1, routed)           0.827    19.619    m2/snake_r[3]_i_68_n_0
    SLICE_X59Y72         LUT5 (Prop_lut5_I4_O)        0.053    19.672 f  m2/snake_r[3]_i_23/O
                         net (fo=1, routed)           0.408    20.080    m2/snake_r[3]_i_23_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.053    20.133 r  m2/snake_r[3]_i_8/O
                         net (fo=1, routed)           0.246    20.378    m2/snake_r[3]_i_8_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I3_O)        0.053    20.431 r  m2/snake_r[3]_i_2/O
                         net (fo=12, routed)          0.498    20.929    m6/E[0]
    SLICE_X64Y70         FDSE                                         r  m6/snake_b_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m2/snake_x_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m6/pixel_flag_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.893ns  (logic 1.934ns (12.169%)  route 13.959ns (87.831%))
  Logic Levels:           20  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=12)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         1.584     5.013    m2/CLK
    SLICE_X57Y58         FDRE                                         r  m2/snake_x_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDRE (Prop_fdre_C_Q)         0.269     5.282 r  m2/snake_x_reg[3][0]/Q
                         net (fo=26, routed)          1.477     6.759    m2/snake_x_reg[62][4]_0[9]
    SLICE_X70Y54         LUT6 (Prop_lut6_I3_O)        0.053     6.812 r  m2/snake_r[0]_i_44/O
                         net (fo=2, routed)           0.808     7.621    m2/snake_r[0]_i_44_n_0
    SLICE_X68Y54         LUT3 (Prop_lut3_I0_O)        0.053     7.674 r  m2/snake_r[0]_i_48/O
                         net (fo=1, routed)           0.000     7.674    m2/snake_r[0]_i_48_n_0
    SLICE_X68Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.984 r  m2/snake_r_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.984    m2/snake_r_reg[0]_i_18_n_0
    SLICE_X68Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.173     8.157 f  m2/snake_r_reg[0]_i_9/CO[0]
                         net (fo=3, routed)           0.849     9.006    m2/snake_r_reg[0]_i_9_n_3
    SLICE_X66Y63         LUT4 (Prop_lut4_I3_O)        0.166     9.172 r  m2/snake_r[2]_i_20/O
                         net (fo=4, routed)           0.688     9.859    m2/snake_r[2]_i_20_n_0
    SLICE_X65Y64         LUT6 (Prop_lut6_I2_O)        0.168    10.027 f  m2/snake_r[2]_i_61/O
                         net (fo=3, routed)           1.096    11.124    m2/snake_r[2]_i_61_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I0_O)        0.053    11.177 f  m2/snake_g[2]_i_34/O
                         net (fo=12, routed)          0.553    11.730    m2/snake_g[2]_i_34_n_0
    SLICE_X57Y71         LUT5 (Prop_lut5_I0_O)        0.053    11.783 f  m2/snake_b[3]_i_9/O
                         net (fo=21, routed)          1.977    13.760    m2/snake_b[3]_i_9_n_0
    SLICE_X42Y80         LUT2 (Prop_lut2_I0_O)        0.053    13.813 f  m2/snake_b[3]_i_21/O
                         net (fo=10, routed)          0.492    14.305    m2/snake_b[3]_i_21_n_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I0_O)        0.053    14.358 f  m2/snake_b[3]_i_29/O
                         net (fo=2, routed)           0.882    15.240    m2/snake_b[3]_i_29_n_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I1_O)        0.053    15.293 r  m2/snake_r[3]_i_1133/O
                         net (fo=1, routed)           0.784    16.077    m2/snake_r[3]_i_1133_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I1_O)        0.053    16.130 f  m2/snake_r[3]_i_926/O
                         net (fo=1, routed)           0.431    16.562    m2/snake_r[3]_i_926_n_0
    SLICE_X47Y81         LUT5 (Prop_lut5_I4_O)        0.053    16.615 f  m2/snake_r[3]_i_736/O
                         net (fo=2, routed)           0.752    17.367    m2/snake_r[3]_i_736_n_0
    SLICE_X54Y80         LUT6 (Prop_lut6_I3_O)        0.053    17.420 r  m2/pixel_flag[1]_i_14/O
                         net (fo=1, routed)           0.440    17.860    m2/pixel_flag[1]_i_14_n_0
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.053    17.913 f  m2/pixel_flag[1]_i_13/O
                         net (fo=1, routed)           0.686    18.600    m2/pixel_flag[1]_i_13_n_0
    SLICE_X58Y76         LUT6 (Prop_lut6_I3_O)        0.053    18.653 f  m2/pixel_flag[1]_i_12/O
                         net (fo=1, routed)           0.581    19.233    m2/pixel_flag[1]_i_12_n_0
    SLICE_X59Y74         LUT5 (Prop_lut5_I4_O)        0.053    19.286 f  m2/pixel_flag[1]_i_9/O
                         net (fo=1, routed)           0.670    19.956    m2/pixel_flag[1]_i_9_n_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I0_O)        0.053    20.009 f  m2/pixel_flag[1]_i_6/O
                         net (fo=1, routed)           0.367    20.377    m2/pixel_flag[1]_i_6_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.053    20.430 r  m2/pixel_flag[1]_i_3/O
                         net (fo=1, routed)           0.424    20.853    m2/pixel_flag[1]_i_3_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I2_O)        0.053    20.906 r  m2/pixel_flag[1]_i_1/O
                         net (fo=1, routed)           0.000    20.906    m6/pixel_flag_reg[1]_1
    SLICE_X62Y72         FDRE                                         r  m6/pixel_flag_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m2/snake_length_display_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m6/snake_g_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.669ns  (logic 0.146ns (21.827%)  route 0.523ns (78.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         0.591     1.837    m2/CLK
    SLICE_X44Y71         FDRE                                         r  m2/snake_length_display_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.118     1.955 r  m2/snake_length_display_reg[5]/Q
                         net (fo=117, routed)         0.290     2.244    m2/snake_length_display[5]
    SLICE_X48Y71         LUT6 (Prop_lut6_I4_O)        0.028     2.272 r  m2/snake_r[3]_i_1/O
                         net (fo=13, routed)          0.233     2.506    m6/SR[0]
    SLICE_X59Y70         FDRE                                         r  m6/snake_g_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m2/snake_length_display_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m6/snake_r_reg[3]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.706ns  (logic 0.146ns (20.680%)  route 0.560ns (79.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         0.591     1.837    m2/CLK
    SLICE_X44Y71         FDRE                                         r  m2/snake_length_display_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.118     1.955 r  m2/snake_length_display_reg[5]/Q
                         net (fo=117, routed)         0.290     2.244    m2/snake_length_display[5]
    SLICE_X48Y71         LUT6 (Prop_lut6_I4_O)        0.028     2.272 r  m2/snake_r[3]_i_1/O
                         net (fo=13, routed)          0.270     2.543    m6/SR[0]
    SLICE_X48Y79         FDSE                                         r  m6/snake_r_reg[3]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m2/snake_length_display_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m6/snake_g_reg[3]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.803ns  (logic 0.146ns (18.174%)  route 0.657ns (81.826%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         0.591     1.837    m2/CLK
    SLICE_X44Y71         FDRE                                         r  m2/snake_length_display_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.118     1.955 r  m2/snake_length_display_reg[5]/Q
                         net (fo=117, routed)         0.290     2.244    m2/snake_length_display[5]
    SLICE_X48Y71         LUT6 (Prop_lut6_I4_O)        0.028     2.272 r  m2/snake_r[3]_i_1/O
                         net (fo=13, routed)          0.368     2.640    m6/SR[0]
    SLICE_X53Y79         FDSE                                         r  m6/snake_g_reg[3]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m2/snake_length_display_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m6/snake_g_reg[1]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.807ns  (logic 0.146ns (18.082%)  route 0.661ns (81.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         0.591     1.837    m2/CLK
    SLICE_X44Y71         FDRE                                         r  m2/snake_length_display_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.118     1.955 r  m2/snake_length_display_reg[5]/Q
                         net (fo=117, routed)         0.290     2.244    m2/snake_length_display[5]
    SLICE_X48Y71         LUT6 (Prop_lut6_I4_O)        0.028     2.272 r  m2/snake_r[3]_i_1/O
                         net (fo=13, routed)          0.372     2.644    m6/SR[0]
    SLICE_X55Y79         FDSE                                         r  m6/snake_g_reg[1]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m2/food_display_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m6/pixel_flag_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.813ns  (logic 0.202ns (24.846%)  route 0.611ns (75.154%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         0.592     1.838    m2/CLK
    SLICE_X62Y67         FDRE                                         r  m2/food_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.118     1.956 r  m2/food_display_reg/Q
                         net (fo=4, routed)           0.202     2.158    m3/food_display
    SLICE_X63Y67         LUT5 (Prop_lut5_I4_O)        0.028     2.186 r  m3/pixel_flag[0]_i_8/O
                         net (fo=3, routed)           0.157     2.343    m2/pixel_flag_reg[0]
    SLICE_X64Y69         LUT6 (Prop_lut6_I1_O)        0.028     2.371 r  m2/pixel_flag[0]_i_3/O
                         net (fo=1, routed)           0.252     2.623    m6/m0/pixel_flag_reg[0]_2
    SLICE_X57Y70         LUT6 (Prop_lut6_I4_O)        0.028     2.651 r  m6/m0/pixel_flag[0]_i_1/O
                         net (fo=1, routed)           0.000     2.651    m6/m0_n_0
    SLICE_X57Y70         FDRE                                         r  m6/pixel_flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m2/snake_length_display_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m6/snake_r_reg[1]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.827ns  (logic 0.146ns (17.647%)  route 0.681ns (82.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         0.591     1.837    m2/CLK
    SLICE_X44Y71         FDRE                                         r  m2/snake_length_display_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.118     1.955 r  m2/snake_length_display_reg[5]/Q
                         net (fo=117, routed)         0.290     2.244    m2/snake_length_display[5]
    SLICE_X48Y71         LUT6 (Prop_lut6_I4_O)        0.028     2.272 r  m2/snake_r[3]_i_1/O
                         net (fo=13, routed)          0.392     2.664    m6/SR[0]
    SLICE_X60Y71         FDSE                                         r  m6/snake_r_reg[1]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m2/snake_length_display_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m6/snake_g_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.831ns  (logic 0.174ns (20.933%)  route 0.657ns (79.067%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         0.591     1.837    m2/CLK
    SLICE_X44Y71         FDRE                                         r  m2/snake_length_display_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.118     1.955 r  m2/snake_length_display_reg[5]/Q
                         net (fo=117, routed)         0.536     2.490    m2/snake_length_display[5]
    SLICE_X59Y70         LUT6 (Prop_lut6_I3_O)        0.028     2.518 f  m2/snake_g[0]_i_2/O
                         net (fo=1, routed)           0.122     2.640    m2/snake_g[0]_i_2_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I0_O)        0.028     2.668 r  m2/snake_g[0]_i_1/O
                         net (fo=1, routed)           0.000     2.668    m6/snake_g_reg[3]_0[0]
    SLICE_X59Y70         FDRE                                         r  m6/snake_g_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m5/FSM_onehot_game_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m6/vga_in_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.835ns  (logic 0.128ns (15.323%)  route 0.707ns (84.677%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         0.600     1.846    m5/CLK
    SLICE_X36Y84         FDRE                                         r  m5/FSM_onehot_game_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDRE (Prop_fdre_C_Q)         0.100     1.946 r  m5/FSM_onehot_game_state_reg[2]/Q
                         net (fo=77, routed)          0.707     2.653    m6/game_state[0]
    SLICE_X52Y70         LUT5 (Prop_lut5_I2_O)        0.028     2.681 r  m6/vga_in[0]_i_1/O
                         net (fo=1, routed)           0.000     2.681    m6/vga_in[0]
    SLICE_X52Y70         FDRE                                         r  m6/vga_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m2/snake_length_display_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m6/snake_g_reg[2]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.875ns  (logic 0.146ns (16.682%)  route 0.729ns (83.318%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         0.591     1.837    m2/CLK
    SLICE_X44Y71         FDRE                                         r  m2/snake_length_display_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.118     1.955 r  m2/snake_length_display_reg[5]/Q
                         net (fo=117, routed)         0.290     2.244    m2/snake_length_display[5]
    SLICE_X48Y71         LUT6 (Prop_lut6_I4_O)        0.028     2.272 r  m2/snake_r[3]_i_1/O
                         net (fo=13, routed)          0.440     2.712    m6/SR[0]
    SLICE_X62Y69         FDSE                                         r  m6/snake_g_reg[2]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m2/snake_length_display_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m6/snake_r_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.875ns  (logic 0.146ns (16.682%)  route 0.729ns (83.318%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         0.591     1.837    m2/CLK
    SLICE_X44Y71         FDRE                                         r  m2/snake_length_display_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.118     1.955 r  m2/snake_length_display_reg[5]/Q
                         net (fo=117, routed)         0.290     2.244    m2/snake_length_display[5]
    SLICE_X48Y71         LUT6 (Prop_lut6_I4_O)        0.028     2.272 r  m2/snake_r[3]_i_1/O
                         net (fo=13, routed)          0.440     2.712    m6/SR[0]
    SLICE_X63Y69         FDRE                                         r  m6/snake_r_reg[2]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           717 Endpoints
Min Delay           717 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slow
                            (input port)
  Destination:            m2/snake_x_reg[54][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.091ns  (logic 6.179ns (47.202%)  route 6.912ns (52.798%))
  Logic Levels:           14  (CARRY4=2 DSP48E1=2 IBUF=1 LUT1=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        4.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.661ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  slow (IN)
                         net (fo=0)                   0.000     0.000    slow
    AA10                 IBUF (Prop_ibuf_I_O)         0.876     0.876 f  slow_IBUF_inst/O
                         net (fo=3, routed)           2.453     3.330    m2/B[0]
    SLICE_X42Y71         LUT1 (Prop_lut1_I0_O)        0.053     3.383 r  m2/snake_length3_i_1/O
                         net (fo=2, routed)           0.408     3.790    m2/B_0[0]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.264     7.054 r  m2/snake_length3/PCOUT[47]
                         net (fo=1, routed)           0.000     7.054    m2/snake_length3_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.286     8.340 r  m2/snake_length2/P[23]
                         net (fo=2, routed)           0.857     9.197    m2/snake_length2_n_82
    SLICE_X44Y73         LUT4 (Prop_lut4_I0_O)        0.053     9.250 r  m2/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000     9.250    m2/i__carry__1_i_5_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     9.466 r  m2/snake_length1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.466    m2/snake_length1_inferred__1/i__carry__1_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.526 f  m2/snake_length1_inferred__1/i__carry__2/CO[3]
                         net (fo=25, routed)          0.758    10.284    m2/CO[0]
    SLICE_X40Y76         LUT5 (Prop_lut5_I0_O)        0.053    10.337 r  m2/snake_x[15][4]_i_1/O
                         net (fo=11, routed)          0.306    10.644    m2/snake_x[15][4]_i_1_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.053    10.697 r  m2/snake_x[16][4]_i_1/O
                         net (fo=12, routed)          0.256    10.953    m2/snake_x[16][4]_i_1_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I0_O)        0.053    11.006 r  m2/snake_x[22][4]_i_1/O
                         net (fo=13, routed)          0.365    11.370    m2/snake_x[22][4]_i_1_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I0_O)        0.053    11.423 r  m2/snake_x[26][4]_i_1/O
                         net (fo=13, routed)          0.458    11.881    m2/snake_x[26][4]_i_1_n_0
    SLICE_X35Y71         LUT6 (Prop_lut6_I0_O)        0.053    11.934 r  m2/snake_x[38][4]_i_1/O
                         net (fo=11, routed)          0.241    12.176    m2/snake_x[38][4]_i_1_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.053    12.229 r  m2/snake_x[46][4]_i_1/O
                         net (fo=11, routed)          0.425    12.654    m2/snake_x[46][4]_i_1_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.053    12.707 r  m2/snake_x[54][4]_i_1/O
                         net (fo=10, routed)          0.384    13.091    m2/snake_x[54][4]_i_1_n_0
    SLICE_X37Y65         FDRE                                         r  m2/snake_x_reg[54][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         1.481     4.661    m2/CLK
    SLICE_X37Y65         FDRE                                         r  m2/snake_x_reg[54][3]/C

Slack:                    inf
  Source:                 slow
                            (input port)
  Destination:            m2/snake_x_reg[54][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.024ns  (logic 6.179ns (47.443%)  route 6.845ns (52.557%))
  Logic Levels:           14  (CARRY4=2 DSP48E1=2 IBUF=1 LUT1=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        4.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  slow (IN)
                         net (fo=0)                   0.000     0.000    slow
    AA10                 IBUF (Prop_ibuf_I_O)         0.876     0.876 f  slow_IBUF_inst/O
                         net (fo=3, routed)           2.453     3.330    m2/B[0]
    SLICE_X42Y71         LUT1 (Prop_lut1_I0_O)        0.053     3.383 r  m2/snake_length3_i_1/O
                         net (fo=2, routed)           0.408     3.790    m2/B_0[0]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.264     7.054 r  m2/snake_length3/PCOUT[47]
                         net (fo=1, routed)           0.000     7.054    m2/snake_length3_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.286     8.340 r  m2/snake_length2/P[23]
                         net (fo=2, routed)           0.857     9.197    m2/snake_length2_n_82
    SLICE_X44Y73         LUT4 (Prop_lut4_I0_O)        0.053     9.250 r  m2/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000     9.250    m2/i__carry__1_i_5_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     9.466 r  m2/snake_length1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.466    m2/snake_length1_inferred__1/i__carry__1_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.526 f  m2/snake_length1_inferred__1/i__carry__2/CO[3]
                         net (fo=25, routed)          0.758    10.284    m2/CO[0]
    SLICE_X40Y76         LUT5 (Prop_lut5_I0_O)        0.053    10.337 r  m2/snake_x[15][4]_i_1/O
                         net (fo=11, routed)          0.306    10.644    m2/snake_x[15][4]_i_1_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.053    10.697 r  m2/snake_x[16][4]_i_1/O
                         net (fo=12, routed)          0.256    10.953    m2/snake_x[16][4]_i_1_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I0_O)        0.053    11.006 r  m2/snake_x[22][4]_i_1/O
                         net (fo=13, routed)          0.365    11.370    m2/snake_x[22][4]_i_1_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I0_O)        0.053    11.423 r  m2/snake_x[26][4]_i_1/O
                         net (fo=13, routed)          0.458    11.881    m2/snake_x[26][4]_i_1_n_0
    SLICE_X35Y71         LUT6 (Prop_lut6_I0_O)        0.053    11.934 r  m2/snake_x[38][4]_i_1/O
                         net (fo=11, routed)          0.241    12.176    m2/snake_x[38][4]_i_1_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.053    12.229 r  m2/snake_x[46][4]_i_1/O
                         net (fo=11, routed)          0.425    12.654    m2/snake_x[46][4]_i_1_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.053    12.707 r  m2/snake_x[54][4]_i_1/O
                         net (fo=10, routed)          0.318    13.024    m2/snake_x[54][4]_i_1_n_0
    SLICE_X38Y66         FDRE                                         r  m2/snake_x_reg[54][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         1.479     4.659    m2/CLK
    SLICE_X38Y66         FDRE                                         r  m2/snake_x_reg[54][0]/C

Slack:                    inf
  Source:                 slow
                            (input port)
  Destination:            m2/snake_x_reg[54][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.024ns  (logic 6.179ns (47.443%)  route 6.845ns (52.557%))
  Logic Levels:           14  (CARRY4=2 DSP48E1=2 IBUF=1 LUT1=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        4.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  slow (IN)
                         net (fo=0)                   0.000     0.000    slow
    AA10                 IBUF (Prop_ibuf_I_O)         0.876     0.876 f  slow_IBUF_inst/O
                         net (fo=3, routed)           2.453     3.330    m2/B[0]
    SLICE_X42Y71         LUT1 (Prop_lut1_I0_O)        0.053     3.383 r  m2/snake_length3_i_1/O
                         net (fo=2, routed)           0.408     3.790    m2/B_0[0]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.264     7.054 r  m2/snake_length3/PCOUT[47]
                         net (fo=1, routed)           0.000     7.054    m2/snake_length3_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.286     8.340 r  m2/snake_length2/P[23]
                         net (fo=2, routed)           0.857     9.197    m2/snake_length2_n_82
    SLICE_X44Y73         LUT4 (Prop_lut4_I0_O)        0.053     9.250 r  m2/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000     9.250    m2/i__carry__1_i_5_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     9.466 r  m2/snake_length1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.466    m2/snake_length1_inferred__1/i__carry__1_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.526 f  m2/snake_length1_inferred__1/i__carry__2/CO[3]
                         net (fo=25, routed)          0.758    10.284    m2/CO[0]
    SLICE_X40Y76         LUT5 (Prop_lut5_I0_O)        0.053    10.337 r  m2/snake_x[15][4]_i_1/O
                         net (fo=11, routed)          0.306    10.644    m2/snake_x[15][4]_i_1_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.053    10.697 r  m2/snake_x[16][4]_i_1/O
                         net (fo=12, routed)          0.256    10.953    m2/snake_x[16][4]_i_1_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I0_O)        0.053    11.006 r  m2/snake_x[22][4]_i_1/O
                         net (fo=13, routed)          0.365    11.370    m2/snake_x[22][4]_i_1_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I0_O)        0.053    11.423 r  m2/snake_x[26][4]_i_1/O
                         net (fo=13, routed)          0.458    11.881    m2/snake_x[26][4]_i_1_n_0
    SLICE_X35Y71         LUT6 (Prop_lut6_I0_O)        0.053    11.934 r  m2/snake_x[38][4]_i_1/O
                         net (fo=11, routed)          0.241    12.176    m2/snake_x[38][4]_i_1_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.053    12.229 r  m2/snake_x[46][4]_i_1/O
                         net (fo=11, routed)          0.425    12.654    m2/snake_x[46][4]_i_1_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.053    12.707 r  m2/snake_x[54][4]_i_1/O
                         net (fo=10, routed)          0.318    13.024    m2/snake_x[54][4]_i_1_n_0
    SLICE_X38Y66         FDRE                                         r  m2/snake_x_reg[54][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         1.479     4.659    m2/CLK
    SLICE_X38Y66         FDRE                                         r  m2/snake_x_reg[54][1]/C

Slack:                    inf
  Source:                 slow
                            (input port)
  Destination:            m2/snake_x_reg[54][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.024ns  (logic 6.179ns (47.443%)  route 6.845ns (52.557%))
  Logic Levels:           14  (CARRY4=2 DSP48E1=2 IBUF=1 LUT1=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        4.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  slow (IN)
                         net (fo=0)                   0.000     0.000    slow
    AA10                 IBUF (Prop_ibuf_I_O)         0.876     0.876 f  slow_IBUF_inst/O
                         net (fo=3, routed)           2.453     3.330    m2/B[0]
    SLICE_X42Y71         LUT1 (Prop_lut1_I0_O)        0.053     3.383 r  m2/snake_length3_i_1/O
                         net (fo=2, routed)           0.408     3.790    m2/B_0[0]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.264     7.054 r  m2/snake_length3/PCOUT[47]
                         net (fo=1, routed)           0.000     7.054    m2/snake_length3_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.286     8.340 r  m2/snake_length2/P[23]
                         net (fo=2, routed)           0.857     9.197    m2/snake_length2_n_82
    SLICE_X44Y73         LUT4 (Prop_lut4_I0_O)        0.053     9.250 r  m2/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000     9.250    m2/i__carry__1_i_5_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     9.466 r  m2/snake_length1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.466    m2/snake_length1_inferred__1/i__carry__1_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.526 f  m2/snake_length1_inferred__1/i__carry__2/CO[3]
                         net (fo=25, routed)          0.758    10.284    m2/CO[0]
    SLICE_X40Y76         LUT5 (Prop_lut5_I0_O)        0.053    10.337 r  m2/snake_x[15][4]_i_1/O
                         net (fo=11, routed)          0.306    10.644    m2/snake_x[15][4]_i_1_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.053    10.697 r  m2/snake_x[16][4]_i_1/O
                         net (fo=12, routed)          0.256    10.953    m2/snake_x[16][4]_i_1_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I0_O)        0.053    11.006 r  m2/snake_x[22][4]_i_1/O
                         net (fo=13, routed)          0.365    11.370    m2/snake_x[22][4]_i_1_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I0_O)        0.053    11.423 r  m2/snake_x[26][4]_i_1/O
                         net (fo=13, routed)          0.458    11.881    m2/snake_x[26][4]_i_1_n_0
    SLICE_X35Y71         LUT6 (Prop_lut6_I0_O)        0.053    11.934 r  m2/snake_x[38][4]_i_1/O
                         net (fo=11, routed)          0.241    12.176    m2/snake_x[38][4]_i_1_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.053    12.229 r  m2/snake_x[46][4]_i_1/O
                         net (fo=11, routed)          0.425    12.654    m2/snake_x[46][4]_i_1_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.053    12.707 r  m2/snake_x[54][4]_i_1/O
                         net (fo=10, routed)          0.318    13.024    m2/snake_x[54][4]_i_1_n_0
    SLICE_X38Y66         FDRE                                         r  m2/snake_x_reg[54][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         1.479     4.659    m2/CLK
    SLICE_X38Y66         FDRE                                         r  m2/snake_x_reg[54][4]/C

Slack:                    inf
  Source:                 slow
                            (input port)
  Destination:            m2/snake_x_reg[54][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.991ns  (logic 6.179ns (47.563%)  route 6.812ns (52.437%))
  Logic Levels:           14  (CARRY4=2 DSP48E1=2 IBUF=1 LUT1=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        4.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  slow (IN)
                         net (fo=0)                   0.000     0.000    slow
    AA10                 IBUF (Prop_ibuf_I_O)         0.876     0.876 f  slow_IBUF_inst/O
                         net (fo=3, routed)           2.453     3.330    m2/B[0]
    SLICE_X42Y71         LUT1 (Prop_lut1_I0_O)        0.053     3.383 r  m2/snake_length3_i_1/O
                         net (fo=2, routed)           0.408     3.790    m2/B_0[0]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.264     7.054 r  m2/snake_length3/PCOUT[47]
                         net (fo=1, routed)           0.000     7.054    m2/snake_length3_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.286     8.340 r  m2/snake_length2/P[23]
                         net (fo=2, routed)           0.857     9.197    m2/snake_length2_n_82
    SLICE_X44Y73         LUT4 (Prop_lut4_I0_O)        0.053     9.250 r  m2/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000     9.250    m2/i__carry__1_i_5_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     9.466 r  m2/snake_length1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.466    m2/snake_length1_inferred__1/i__carry__1_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.526 f  m2/snake_length1_inferred__1/i__carry__2/CO[3]
                         net (fo=25, routed)          0.758    10.284    m2/CO[0]
    SLICE_X40Y76         LUT5 (Prop_lut5_I0_O)        0.053    10.337 r  m2/snake_x[15][4]_i_1/O
                         net (fo=11, routed)          0.306    10.644    m2/snake_x[15][4]_i_1_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.053    10.697 r  m2/snake_x[16][4]_i_1/O
                         net (fo=12, routed)          0.256    10.953    m2/snake_x[16][4]_i_1_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I0_O)        0.053    11.006 r  m2/snake_x[22][4]_i_1/O
                         net (fo=13, routed)          0.365    11.370    m2/snake_x[22][4]_i_1_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I0_O)        0.053    11.423 r  m2/snake_x[26][4]_i_1/O
                         net (fo=13, routed)          0.458    11.881    m2/snake_x[26][4]_i_1_n_0
    SLICE_X35Y71         LUT6 (Prop_lut6_I0_O)        0.053    11.934 r  m2/snake_x[38][4]_i_1/O
                         net (fo=11, routed)          0.241    12.176    m2/snake_x[38][4]_i_1_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.053    12.229 r  m2/snake_x[46][4]_i_1/O
                         net (fo=11, routed)          0.425    12.654    m2/snake_x[46][4]_i_1_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.053    12.707 r  m2/snake_x[54][4]_i_1/O
                         net (fo=10, routed)          0.285    12.991    m2/snake_x[54][4]_i_1_n_0
    SLICE_X37Y66         FDRE                                         r  m2/snake_x_reg[54][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         1.480     4.660    m2/CLK
    SLICE_X37Y66         FDRE                                         r  m2/snake_x_reg[54][2]/C

Slack:                    inf
  Source:                 slow
                            (input port)
  Destination:            m2/snake_y_reg[54][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.991ns  (logic 6.179ns (47.563%)  route 6.812ns (52.437%))
  Logic Levels:           14  (CARRY4=2 DSP48E1=2 IBUF=1 LUT1=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        4.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  slow (IN)
                         net (fo=0)                   0.000     0.000    slow
    AA10                 IBUF (Prop_ibuf_I_O)         0.876     0.876 f  slow_IBUF_inst/O
                         net (fo=3, routed)           2.453     3.330    m2/B[0]
    SLICE_X42Y71         LUT1 (Prop_lut1_I0_O)        0.053     3.383 r  m2/snake_length3_i_1/O
                         net (fo=2, routed)           0.408     3.790    m2/B_0[0]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.264     7.054 r  m2/snake_length3/PCOUT[47]
                         net (fo=1, routed)           0.000     7.054    m2/snake_length3_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.286     8.340 r  m2/snake_length2/P[23]
                         net (fo=2, routed)           0.857     9.197    m2/snake_length2_n_82
    SLICE_X44Y73         LUT4 (Prop_lut4_I0_O)        0.053     9.250 r  m2/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000     9.250    m2/i__carry__1_i_5_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     9.466 r  m2/snake_length1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.466    m2/snake_length1_inferred__1/i__carry__1_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.526 f  m2/snake_length1_inferred__1/i__carry__2/CO[3]
                         net (fo=25, routed)          0.758    10.284    m2/CO[0]
    SLICE_X40Y76         LUT5 (Prop_lut5_I0_O)        0.053    10.337 r  m2/snake_x[15][4]_i_1/O
                         net (fo=11, routed)          0.306    10.644    m2/snake_x[15][4]_i_1_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.053    10.697 r  m2/snake_x[16][4]_i_1/O
                         net (fo=12, routed)          0.256    10.953    m2/snake_x[16][4]_i_1_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I0_O)        0.053    11.006 r  m2/snake_x[22][4]_i_1/O
                         net (fo=13, routed)          0.365    11.370    m2/snake_x[22][4]_i_1_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I0_O)        0.053    11.423 r  m2/snake_x[26][4]_i_1/O
                         net (fo=13, routed)          0.458    11.881    m2/snake_x[26][4]_i_1_n_0
    SLICE_X35Y71         LUT6 (Prop_lut6_I0_O)        0.053    11.934 r  m2/snake_x[38][4]_i_1/O
                         net (fo=11, routed)          0.241    12.176    m2/snake_x[38][4]_i_1_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.053    12.229 r  m2/snake_x[46][4]_i_1/O
                         net (fo=11, routed)          0.425    12.654    m2/snake_x[46][4]_i_1_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.053    12.707 r  m2/snake_x[54][4]_i_1/O
                         net (fo=10, routed)          0.285    12.991    m2/snake_x[54][4]_i_1_n_0
    SLICE_X36Y66         FDRE                                         r  m2/snake_y_reg[54][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         1.480     4.660    m2/CLK
    SLICE_X36Y66         FDRE                                         r  m2/snake_y_reg[54][1]/C

Slack:                    inf
  Source:                 slow
                            (input port)
  Destination:            m2/snake_y_reg[54][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.991ns  (logic 6.179ns (47.563%)  route 6.812ns (52.437%))
  Logic Levels:           14  (CARRY4=2 DSP48E1=2 IBUF=1 LUT1=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        4.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  slow (IN)
                         net (fo=0)                   0.000     0.000    slow
    AA10                 IBUF (Prop_ibuf_I_O)         0.876     0.876 f  slow_IBUF_inst/O
                         net (fo=3, routed)           2.453     3.330    m2/B[0]
    SLICE_X42Y71         LUT1 (Prop_lut1_I0_O)        0.053     3.383 r  m2/snake_length3_i_1/O
                         net (fo=2, routed)           0.408     3.790    m2/B_0[0]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.264     7.054 r  m2/snake_length3/PCOUT[47]
                         net (fo=1, routed)           0.000     7.054    m2/snake_length3_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.286     8.340 r  m2/snake_length2/P[23]
                         net (fo=2, routed)           0.857     9.197    m2/snake_length2_n_82
    SLICE_X44Y73         LUT4 (Prop_lut4_I0_O)        0.053     9.250 r  m2/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000     9.250    m2/i__carry__1_i_5_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     9.466 r  m2/snake_length1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.466    m2/snake_length1_inferred__1/i__carry__1_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.526 f  m2/snake_length1_inferred__1/i__carry__2/CO[3]
                         net (fo=25, routed)          0.758    10.284    m2/CO[0]
    SLICE_X40Y76         LUT5 (Prop_lut5_I0_O)        0.053    10.337 r  m2/snake_x[15][4]_i_1/O
                         net (fo=11, routed)          0.306    10.644    m2/snake_x[15][4]_i_1_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.053    10.697 r  m2/snake_x[16][4]_i_1/O
                         net (fo=12, routed)          0.256    10.953    m2/snake_x[16][4]_i_1_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I0_O)        0.053    11.006 r  m2/snake_x[22][4]_i_1/O
                         net (fo=13, routed)          0.365    11.370    m2/snake_x[22][4]_i_1_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I0_O)        0.053    11.423 r  m2/snake_x[26][4]_i_1/O
                         net (fo=13, routed)          0.458    11.881    m2/snake_x[26][4]_i_1_n_0
    SLICE_X35Y71         LUT6 (Prop_lut6_I0_O)        0.053    11.934 r  m2/snake_x[38][4]_i_1/O
                         net (fo=11, routed)          0.241    12.176    m2/snake_x[38][4]_i_1_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.053    12.229 r  m2/snake_x[46][4]_i_1/O
                         net (fo=11, routed)          0.425    12.654    m2/snake_x[46][4]_i_1_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.053    12.707 r  m2/snake_x[54][4]_i_1/O
                         net (fo=10, routed)          0.285    12.991    m2/snake_x[54][4]_i_1_n_0
    SLICE_X37Y66         FDRE                                         r  m2/snake_y_reg[54][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         1.480     4.660    m2/CLK
    SLICE_X37Y66         FDRE                                         r  m2/snake_y_reg[54][3]/C

Slack:                    inf
  Source:                 slow
                            (input port)
  Destination:            m2/snake_y_reg[54][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.991ns  (logic 6.179ns (47.563%)  route 6.812ns (52.437%))
  Logic Levels:           14  (CARRY4=2 DSP48E1=2 IBUF=1 LUT1=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        4.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  slow (IN)
                         net (fo=0)                   0.000     0.000    slow
    AA10                 IBUF (Prop_ibuf_I_O)         0.876     0.876 f  slow_IBUF_inst/O
                         net (fo=3, routed)           2.453     3.330    m2/B[0]
    SLICE_X42Y71         LUT1 (Prop_lut1_I0_O)        0.053     3.383 r  m2/snake_length3_i_1/O
                         net (fo=2, routed)           0.408     3.790    m2/B_0[0]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.264     7.054 r  m2/snake_length3/PCOUT[47]
                         net (fo=1, routed)           0.000     7.054    m2/snake_length3_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.286     8.340 r  m2/snake_length2/P[23]
                         net (fo=2, routed)           0.857     9.197    m2/snake_length2_n_82
    SLICE_X44Y73         LUT4 (Prop_lut4_I0_O)        0.053     9.250 r  m2/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000     9.250    m2/i__carry__1_i_5_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     9.466 r  m2/snake_length1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.466    m2/snake_length1_inferred__1/i__carry__1_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.526 f  m2/snake_length1_inferred__1/i__carry__2/CO[3]
                         net (fo=25, routed)          0.758    10.284    m2/CO[0]
    SLICE_X40Y76         LUT5 (Prop_lut5_I0_O)        0.053    10.337 r  m2/snake_x[15][4]_i_1/O
                         net (fo=11, routed)          0.306    10.644    m2/snake_x[15][4]_i_1_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.053    10.697 r  m2/snake_x[16][4]_i_1/O
                         net (fo=12, routed)          0.256    10.953    m2/snake_x[16][4]_i_1_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I0_O)        0.053    11.006 r  m2/snake_x[22][4]_i_1/O
                         net (fo=13, routed)          0.365    11.370    m2/snake_x[22][4]_i_1_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I0_O)        0.053    11.423 r  m2/snake_x[26][4]_i_1/O
                         net (fo=13, routed)          0.458    11.881    m2/snake_x[26][4]_i_1_n_0
    SLICE_X35Y71         LUT6 (Prop_lut6_I0_O)        0.053    11.934 r  m2/snake_x[38][4]_i_1/O
                         net (fo=11, routed)          0.241    12.176    m2/snake_x[38][4]_i_1_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.053    12.229 r  m2/snake_x[46][4]_i_1/O
                         net (fo=11, routed)          0.425    12.654    m2/snake_x[46][4]_i_1_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.053    12.707 r  m2/snake_x[54][4]_i_1/O
                         net (fo=10, routed)          0.285    12.991    m2/snake_x[54][4]_i_1_n_0
    SLICE_X37Y66         FDRE                                         r  m2/snake_y_reg[54][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         1.480     4.660    m2/CLK
    SLICE_X37Y66         FDRE                                         r  m2/snake_y_reg[54][4]/C

Slack:                    inf
  Source:                 slow
                            (input port)
  Destination:            m2/snake_y_reg[54][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.987ns  (logic 6.179ns (47.579%)  route 6.808ns (52.421%))
  Logic Levels:           14  (CARRY4=2 DSP48E1=2 IBUF=1 LUT1=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        4.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  slow (IN)
                         net (fo=0)                   0.000     0.000    slow
    AA10                 IBUF (Prop_ibuf_I_O)         0.876     0.876 f  slow_IBUF_inst/O
                         net (fo=3, routed)           2.453     3.330    m2/B[0]
    SLICE_X42Y71         LUT1 (Prop_lut1_I0_O)        0.053     3.383 r  m2/snake_length3_i_1/O
                         net (fo=2, routed)           0.408     3.790    m2/B_0[0]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.264     7.054 r  m2/snake_length3/PCOUT[47]
                         net (fo=1, routed)           0.000     7.054    m2/snake_length3_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.286     8.340 r  m2/snake_length2/P[23]
                         net (fo=2, routed)           0.857     9.197    m2/snake_length2_n_82
    SLICE_X44Y73         LUT4 (Prop_lut4_I0_O)        0.053     9.250 r  m2/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000     9.250    m2/i__carry__1_i_5_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     9.466 r  m2/snake_length1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.466    m2/snake_length1_inferred__1/i__carry__1_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.526 f  m2/snake_length1_inferred__1/i__carry__2/CO[3]
                         net (fo=25, routed)          0.758    10.284    m2/CO[0]
    SLICE_X40Y76         LUT5 (Prop_lut5_I0_O)        0.053    10.337 r  m2/snake_x[15][4]_i_1/O
                         net (fo=11, routed)          0.306    10.644    m2/snake_x[15][4]_i_1_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.053    10.697 r  m2/snake_x[16][4]_i_1/O
                         net (fo=12, routed)          0.256    10.953    m2/snake_x[16][4]_i_1_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I0_O)        0.053    11.006 r  m2/snake_x[22][4]_i_1/O
                         net (fo=13, routed)          0.365    11.370    m2/snake_x[22][4]_i_1_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I0_O)        0.053    11.423 r  m2/snake_x[26][4]_i_1/O
                         net (fo=13, routed)          0.458    11.881    m2/snake_x[26][4]_i_1_n_0
    SLICE_X35Y71         LUT6 (Prop_lut6_I0_O)        0.053    11.934 r  m2/snake_x[38][4]_i_1/O
                         net (fo=11, routed)          0.241    12.176    m2/snake_x[38][4]_i_1_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.053    12.229 r  m2/snake_x[46][4]_i_1/O
                         net (fo=11, routed)          0.425    12.654    m2/snake_x[46][4]_i_1_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.053    12.707 r  m2/snake_x[54][4]_i_1/O
                         net (fo=10, routed)          0.280    12.987    m2/snake_x[54][4]_i_1_n_0
    SLICE_X38Y65         FDRE                                         r  m2/snake_y_reg[54][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         1.480     4.660    m2/CLK
    SLICE_X38Y65         FDRE                                         r  m2/snake_y_reg[54][2]/C

Slack:                    inf
  Source:                 slow
                            (input port)
  Destination:            m2/snake_y_reg[54][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.985ns  (logic 6.179ns (47.587%)  route 6.806ns (52.413%))
  Logic Levels:           14  (CARRY4=2 DSP48E1=2 IBUF=1 LUT1=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        4.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  slow (IN)
                         net (fo=0)                   0.000     0.000    slow
    AA10                 IBUF (Prop_ibuf_I_O)         0.876     0.876 f  slow_IBUF_inst/O
                         net (fo=3, routed)           2.453     3.330    m2/B[0]
    SLICE_X42Y71         LUT1 (Prop_lut1_I0_O)        0.053     3.383 r  m2/snake_length3_i_1/O
                         net (fo=2, routed)           0.408     3.790    m2/B_0[0]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.264     7.054 r  m2/snake_length3/PCOUT[47]
                         net (fo=1, routed)           0.000     7.054    m2/snake_length3_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.286     8.340 r  m2/snake_length2/P[23]
                         net (fo=2, routed)           0.857     9.197    m2/snake_length2_n_82
    SLICE_X44Y73         LUT4 (Prop_lut4_I0_O)        0.053     9.250 r  m2/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000     9.250    m2/i__carry__1_i_5_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     9.466 r  m2/snake_length1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.466    m2/snake_length1_inferred__1/i__carry__1_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.526 f  m2/snake_length1_inferred__1/i__carry__2/CO[3]
                         net (fo=25, routed)          0.758    10.284    m2/CO[0]
    SLICE_X40Y76         LUT5 (Prop_lut5_I0_O)        0.053    10.337 r  m2/snake_x[15][4]_i_1/O
                         net (fo=11, routed)          0.306    10.644    m2/snake_x[15][4]_i_1_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.053    10.697 r  m2/snake_x[16][4]_i_1/O
                         net (fo=12, routed)          0.256    10.953    m2/snake_x[16][4]_i_1_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I0_O)        0.053    11.006 r  m2/snake_x[22][4]_i_1/O
                         net (fo=13, routed)          0.365    11.370    m2/snake_x[22][4]_i_1_n_0
    SLICE_X40Y75         LUT5 (Prop_lut5_I0_O)        0.053    11.423 r  m2/snake_x[26][4]_i_1/O
                         net (fo=13, routed)          0.458    11.881    m2/snake_x[26][4]_i_1_n_0
    SLICE_X35Y71         LUT6 (Prop_lut6_I0_O)        0.053    11.934 r  m2/snake_x[38][4]_i_1/O
                         net (fo=11, routed)          0.241    12.176    m2/snake_x[38][4]_i_1_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.053    12.229 r  m2/snake_x[46][4]_i_1/O
                         net (fo=11, routed)          0.425    12.654    m2/snake_x[46][4]_i_1_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.053    12.707 r  m2/snake_x[54][4]_i_1/O
                         net (fo=10, routed)          0.278    12.985    m2/snake_x[54][4]_i_1_n_0
    SLICE_X38Y67         FDRE                                         r  m2/snake_y_reg[54][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         1.479     4.659    m2/CLK
    SLICE_X38Y67         FDRE                                         r  m2/snake_y_reg[54][0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_clk
                            (input port)
  Destination:            m12/ps2_clk_falg0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.480ns  (logic 0.413ns (27.878%)  route 1.068ns (72.122%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  ps2_clk (IN)
                         net (fo=0)                   0.000     0.000    ps2_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  ps2_clk_IBUF_inst/O
                         net (fo=1, routed)           1.068     1.480    m12/ps2_clk_IBUF
    SLICE_X32Y93         FDCE                                         r  m12/ps2_clk_falg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         0.824     2.309    m12/CLK
    SLICE_X32Y93         FDCE                                         r  m12/ps2_clk_falg0_reg/C

Slack:                    inf
  Source:                 ps2_data
                            (input port)
  Destination:            m12/temp_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.541ns  (logic 0.426ns (27.650%)  route 1.115ns (72.350%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  ps2_data (IN)
                         net (fo=0)                   0.000     0.000    ps2_data
    M19                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  ps2_data_IBUF_inst/O
                         net (fo=8, routed)           1.115     1.541    m12/D[0]
    SLICE_X33Y95         FDCE                                         r  m12/temp_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         0.824     2.309    m12/CLK
    SLICE_X33Y95         FDCE                                         r  m12/temp_data_reg[7]/C

Slack:                    inf
  Source:                 ps2_data
                            (input port)
  Destination:            m12/temp_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.544ns  (logic 0.426ns (27.589%)  route 1.118ns (72.411%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  ps2_data (IN)
                         net (fo=0)                   0.000     0.000    ps2_data
    M19                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  ps2_data_IBUF_inst/O
                         net (fo=8, routed)           1.118     1.544    m12/D[0]
    SLICE_X32Y95         FDCE                                         r  m12/temp_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         0.824     2.309    m12/CLK
    SLICE_X32Y95         FDCE                                         r  m12/temp_data_reg[1]/C

Slack:                    inf
  Source:                 ps2_data
                            (input port)
  Destination:            m12/temp_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.591ns  (logic 0.426ns (26.788%)  route 1.165ns (73.212%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  ps2_data (IN)
                         net (fo=0)                   0.000     0.000    ps2_data
    M19                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  ps2_data_IBUF_inst/O
                         net (fo=8, routed)           1.165     1.591    m12/D[0]
    SLICE_X33Y94         FDCE                                         r  m12/temp_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         0.824     2.309    m12/CLK
    SLICE_X33Y94         FDCE                                         r  m12/temp_data_reg[2]/C

Slack:                    inf
  Source:                 ps2_data
                            (input port)
  Destination:            m12/temp_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.592ns  (logic 0.426ns (26.771%)  route 1.166ns (73.229%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  ps2_data (IN)
                         net (fo=0)                   0.000     0.000    ps2_data
    M19                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  ps2_data_IBUF_inst/O
                         net (fo=8, routed)           1.166     1.592    m12/D[0]
    SLICE_X33Y96         FDCE                                         r  m12/temp_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         0.824     2.309    m12/CLK
    SLICE_X33Y96         FDCE                                         r  m12/temp_data_reg[0]/C

Slack:                    inf
  Source:                 ps2_data
                            (input port)
  Destination:            m12/temp_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.594ns  (logic 0.426ns (26.731%)  route 1.168ns (73.269%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  ps2_data (IN)
                         net (fo=0)                   0.000     0.000    ps2_data
    M19                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  ps2_data_IBUF_inst/O
                         net (fo=8, routed)           1.168     1.594    m12/D[0]
    SLICE_X32Y94         FDCE                                         r  m12/temp_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         0.824     2.309    m12/CLK
    SLICE_X32Y94         FDCE                                         r  m12/temp_data_reg[3]/C

Slack:                    inf
  Source:                 ps2_data
                            (input port)
  Destination:            m12/temp_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.595ns  (logic 0.426ns (26.714%)  route 1.169ns (73.286%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  ps2_data (IN)
                         net (fo=0)                   0.000     0.000    ps2_data
    M19                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  ps2_data_IBUF_inst/O
                         net (fo=8, routed)           1.169     1.595    m12/D[0]
    SLICE_X32Y96         FDCE                                         r  m12/temp_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         0.824     2.309    m12/CLK
    SLICE_X32Y96         FDCE                                         r  m12/temp_data_reg[6]/C

Slack:                    inf
  Source:                 ps2_data
                            (input port)
  Destination:            m12/temp_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.602ns  (logic 0.426ns (26.592%)  route 1.176ns (73.408%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  ps2_data (IN)
                         net (fo=0)                   0.000     0.000    ps2_data
    M19                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  ps2_data_IBUF_inst/O
                         net (fo=8, routed)           1.176     1.602    m12/D[0]
    SLICE_X30Y95         FDCE                                         r  m12/temp_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         0.825     2.310    m12/CLK
    SLICE_X30Y95         FDCE                                         r  m12/temp_data_reg[4]/C

Slack:                    inf
  Source:                 ps2_data
                            (input port)
  Destination:            m12/temp_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.653ns  (logic 0.426ns (25.784%)  route 1.227ns (74.216%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  ps2_data (IN)
                         net (fo=0)                   0.000     0.000    ps2_data
    M19                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  ps2_data_IBUF_inst/O
                         net (fo=8, routed)           1.227     1.653    m12/D[0]
    SLICE_X31Y95         FDCE                                         r  m12/temp_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         0.825     2.310    m12/CLK
    SLICE_X31Y95         FDCE                                         r  m12/temp_data_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            m5/FSM_onehot_game_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.669ns  (logic 0.178ns (10.642%)  route 1.491ns (89.358%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA13                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AA13                 IBUF (Prop_ibuf_I_O)         0.150     0.150 f  rst_IBUF_inst/O
                         net (fo=30, routed)          1.491     1.641    m5/rst_IBUF
    SLICE_X36Y84         LUT6 (Prop_lut6_I5_O)        0.028     1.669 r  m5/FSM_onehot_game_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.669    m5/FSM_onehot_game_state[1]_i_1_n_0
    SLICE_X36Y84         FDRE                                         r  m5/FSM_onehot_game_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=780, routed)         0.817     2.302    m5/CLK
    SLICE_X36Y84         FDRE                                         r  m5/FSM_onehot_game_state_reg[1]/C





