Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Dec 15 18:50:18 2023
| Host         : BOOK-22PN8T4506 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      2           
TIMING-7   Critical Warning  No common node between related clocks               2           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-18  Warning           Missing input or output delay                       17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.560       -1.639                      4                  534        0.168        0.000                      0                  534        2.000        0.000                       0                   339  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk_manager/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0      {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0      {0.000 4.000}        8.000           125.000         
sys_clk_pin               {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_manager/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0           -0.560       -1.639                      4                  414        0.168        0.000                      0                  414        3.500        0.000                       0                   221  
  clkfbout_clk_wiz_0                                                                                                                                                        5.845        0.000                       0                     3  
sys_clk_pin                     4.332        0.000                      0                  118        0.175        0.000                      0                  118        3.500        0.000                       0                   114  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0        0.565        0.000                      0                   40        1.034        0.000                      0                   40  
clk_out1_clk_wiz_0  sys_clk_pin               4.515        0.000                      0                    3        0.717        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  clk_out1_clk_wiz_0  
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_manager/inst/clk_in1
  To Clock:  clk_manager/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_manager/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_manager/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  clk_manager/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  clk_manager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  clk_manager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  clk_manager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  clk_manager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  clk_manager/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            4  Failing Endpoints,  Worst Slack       -0.560ns,  Total Violation       -1.639ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.560ns  (required time - arrival time)
  Source:                 target_num_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgb_rs_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.224ns  (logic 4.134ns (50.267%)  route 4.090ns (49.733%))
  Logic Levels:           14  (CARRY4=9 LUT1=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 9.501 - 8.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.680     1.680    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.665     1.668    clk_125
    SLICE_X26Y33         FDCE                                         r  target_num_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDCE (Prop_fdce_C_Q)         0.456     2.124 r  target_num_reg[1]_replica/Q
                         net (fo=2, routed)           0.600     2.724    target_num[1]_repN
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.124     2.848 r  rgb_rs_i_265/O
                         net (fo=1, routed)           0.000     2.848    rgb_rs_i_265_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.381 r  rgb_rs_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.381    rgb_rs_reg_i_209_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  rgb_rs_reg_i_201/CO[3]
                         net (fo=1, routed)           0.000     3.498    rgb_rs_reg_i_201_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  rgb_rs_reg_i_149/CO[3]
                         net (fo=1, routed)           0.000     3.615    rgb_rs_reg_i_149_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  rgb_rs_reg_i_141/CO[3]
                         net (fo=1, routed)           0.000     3.732    rgb_rs_reg_i_141_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  rgb_rs_reg_i_85/CO[3]
                         net (fo=1, routed)           0.000     3.849    rgb_rs_reg_i_85_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.172 f  rgb_rs_reg_i_77/O[1]
                         net (fo=4, routed)           0.492     4.663    rgb_rs_reg_i_77_n_6
    SLICE_X26Y38         LUT1 (Prop_lut1_I0_O)        0.306     4.969 r  rgb_rs_i_120/O
                         net (fo=1, routed)           0.000     4.969    rgb_rs_i_120_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.501 r  rgb_rs_reg_i_55/CO[3]
                         net (fo=1, routed)           0.000     5.501    rgb_rs_reg_i_55_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.835 r  rgb_rs_reg_i_47/O[1]
                         net (fo=3, routed)           0.484     6.319    rgb_rs3[26]
    SLICE_X26Y41         LUT3 (Prop_lut3_I0_O)        0.303     6.622 r  rgb_rs_i_44/O
                         net (fo=2, routed)           0.636     7.258    rgb_rs_i_44_n_0
    SLICE_X26Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.382 r  rgb_rs_i_13/O
                         net (fo=1, routed)           0.478     7.860    rgb_rs_i_13_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.367 r  rgb_rs_reg_i_4/CO[3]
                         net (fo=4, routed)           1.065     9.432    rgb_rs12_in
    SLICE_X27Y41         LUT6 (Prop_lut6_I1_O)        0.124     9.556 r  rgb_rs_i_1/O
                         net (fo=2, routed)           0.336     9.892    rgb_rs_i_1_n_0
    SLICE_X29Y41         FDCE                                         r  rgb_rs_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.490     9.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.498     9.501    clk_125
    SLICE_X29Y41         FDCE                                         r  rgb_rs_reg/C
                         clock pessimism              0.105     9.606    
                         clock uncertainty           -0.069     9.537    
    SLICE_X29Y41         FDCE (Setup_fdce_C_CE)      -0.205     9.332    rgb_rs_reg
  -------------------------------------------------------------------
                         required time                          9.332    
                         arrival time                          -9.892    
  -------------------------------------------------------------------
                         slack                                 -0.560    

Slack (VIOLATED) :        -0.560ns  (required time - arrival time)
  Source:                 target_num_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgb_ys_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.224ns  (logic 4.134ns (50.267%)  route 4.090ns (49.733%))
  Logic Levels:           14  (CARRY4=9 LUT1=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 9.501 - 8.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.680     1.680    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.665     1.668    clk_125
    SLICE_X26Y33         FDCE                                         r  target_num_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDCE (Prop_fdce_C_Q)         0.456     2.124 r  target_num_reg[1]_replica/Q
                         net (fo=2, routed)           0.600     2.724    target_num[1]_repN
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.124     2.848 r  rgb_rs_i_265/O
                         net (fo=1, routed)           0.000     2.848    rgb_rs_i_265_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.381 r  rgb_rs_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.381    rgb_rs_reg_i_209_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  rgb_rs_reg_i_201/CO[3]
                         net (fo=1, routed)           0.000     3.498    rgb_rs_reg_i_201_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  rgb_rs_reg_i_149/CO[3]
                         net (fo=1, routed)           0.000     3.615    rgb_rs_reg_i_149_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  rgb_rs_reg_i_141/CO[3]
                         net (fo=1, routed)           0.000     3.732    rgb_rs_reg_i_141_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  rgb_rs_reg_i_85/CO[3]
                         net (fo=1, routed)           0.000     3.849    rgb_rs_reg_i_85_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.172 f  rgb_rs_reg_i_77/O[1]
                         net (fo=4, routed)           0.492     4.663    rgb_rs_reg_i_77_n_6
    SLICE_X26Y38         LUT1 (Prop_lut1_I0_O)        0.306     4.969 r  rgb_rs_i_120/O
                         net (fo=1, routed)           0.000     4.969    rgb_rs_i_120_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.501 r  rgb_rs_reg_i_55/CO[3]
                         net (fo=1, routed)           0.000     5.501    rgb_rs_reg_i_55_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.835 r  rgb_rs_reg_i_47/O[1]
                         net (fo=3, routed)           0.484     6.319    rgb_rs3[26]
    SLICE_X26Y41         LUT3 (Prop_lut3_I0_O)        0.303     6.622 r  rgb_rs_i_44/O
                         net (fo=2, routed)           0.636     7.258    rgb_rs_i_44_n_0
    SLICE_X26Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.382 r  rgb_rs_i_13/O
                         net (fo=1, routed)           0.478     7.860    rgb_rs_i_13_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.367 r  rgb_rs_reg_i_4/CO[3]
                         net (fo=4, routed)           1.065     9.432    rgb_rs12_in
    SLICE_X27Y41         LUT6 (Prop_lut6_I1_O)        0.124     9.556 r  rgb_rs_i_1/O
                         net (fo=2, routed)           0.336     9.892    rgb_rs_i_1_n_0
    SLICE_X29Y41         FDCE                                         r  rgb_ys_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.490     9.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.498     9.501    clk_125
    SLICE_X29Y41         FDCE                                         r  rgb_ys_reg/C
                         clock pessimism              0.105     9.606    
                         clock uncertainty           -0.069     9.537    
    SLICE_X29Y41         FDCE (Setup_fdce_C_CE)      -0.205     9.332    rgb_ys_reg
  -------------------------------------------------------------------
                         required time                          9.332    
                         arrival time                          -9.892    
  -------------------------------------------------------------------
                         slack                                 -0.560    

Slack (VIOLATED) :        -0.307ns  (required time - arrival time)
  Source:                 lastGuess_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgb_gs_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.207ns  (logic 4.027ns (49.065%)  route 4.180ns (50.935%))
  Logic Levels:           14  (CARRY4=8 LUT1=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 9.501 - 8.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.680     1.680    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.665     1.668    clk_125
    SLICE_X29Y32         FDCE                                         r  lastGuess_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDCE (Prop_fdce_C_Q)         0.456     2.124 r  lastGuess_reg[1]/Q
                         net (fo=5, routed)           0.624     2.748    lastGuess_reg_n_0_[1]
    SLICE_X28Y33         LUT2 (Prop_lut2_I0_O)        0.124     2.872 r  rgb_rs_i_265/O
                         net (fo=1, routed)           0.000     2.872    rgb_rs_i_265_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.405 r  rgb_rs_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.405    rgb_rs_reg_i_209_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.728 f  rgb_rs_reg_i_201/O[1]
                         net (fo=4, routed)           0.470     4.199    rgb_rs_reg_i_201_n_6
    SLICE_X26Y34         LUT1 (Prop_lut1_I0_O)        0.306     4.505 r  rgb_rs_i_235/O
                         net (fo=1, routed)           0.000     4.505    rgb_rs_i_235_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.037 r  rgb_rs_reg_i_157/CO[3]
                         net (fo=1, routed)           0.000     5.037    rgb_rs_reg_i_157_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.151 r  rgb_rs_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000     5.151    rgb_rs_reg_i_148_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.485 f  rgb_rs_reg_i_93/O[1]
                         net (fo=3, routed)           0.464     5.949    rgb_rs3[14]
    SLICE_X29Y35         LUT3 (Prop_lut3_I0_O)        0.303     6.252 f  rgb_rs_i_138/O
                         net (fo=2, routed)           0.849     7.101    rgb_rs_i_138_n_0
    SLICE_X22Y36         LUT6 (Prop_lut6_I1_O)        0.124     7.225 r  rgb_rs_i_122/O
                         net (fo=1, routed)           0.622     7.847    rgb_rs_i_122_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.243 r  rgb_rs_reg_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.243    rgb_rs_reg_i_56_n_0
    SLICE_X24Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.360 r  rgb_rs_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.360    rgb_rs_reg_i_19_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.477 r  rgb_rs_reg_i_5/CO[3]
                         net (fo=3, routed)           0.996     9.474    rgb_rs0
    SLICE_X27Y41         LUT6 (Prop_lut6_I3_O)        0.124     9.598 r  rgb_gs_i_2/O
                         net (fo=1, routed)           0.154     9.751    rgb_gs_i_2_n_0
    SLICE_X27Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.875 r  rgb_gs_i_1/O
                         net (fo=1, routed)           0.000     9.875    rgb_gs_i_1_n_0
    SLICE_X27Y41         FDCE                                         r  rgb_gs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.490     9.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.498     9.501    clk_125
    SLICE_X27Y41         FDCE                                         r  rgb_gs_reg/C
                         clock pessimism              0.105     9.606    
                         clock uncertainty           -0.069     9.537    
    SLICE_X27Y41         FDCE (Setup_fdce_C_D)        0.032     9.569    rgb_gs_reg
  -------------------------------------------------------------------
                         required time                          9.569    
                         arrival time                          -9.875    
  -------------------------------------------------------------------
                         slack                                 -0.307    

Slack (VIOLATED) :        -0.211ns  (required time - arrival time)
  Source:                 target_num_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgb_ys_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.155ns  (logic 3.929ns (48.180%)  route 4.226ns (51.820%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 9.501 - 8.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.680     1.680    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.665     1.668    clk_125
    SLICE_X26Y33         FDCE                                         r  target_num_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDCE (Prop_fdce_C_Q)         0.456     2.124 r  target_num_reg[1]_replica/Q
                         net (fo=2, routed)           0.600     2.724    target_num[1]_repN
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.124     2.848 r  rgb_rs_i_265/O
                         net (fo=1, routed)           0.000     2.848    rgb_rs_i_265_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.381 r  rgb_rs_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.381    rgb_rs_reg_i_209_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.704 f  rgb_rs_reg_i_201/O[1]
                         net (fo=4, routed)           0.470     4.174    rgb_rs_reg_i_201_n_6
    SLICE_X26Y34         LUT1 (Prop_lut1_I0_O)        0.306     4.480 r  rgb_rs_i_235/O
                         net (fo=1, routed)           0.000     4.480    rgb_rs_i_235_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.012 r  rgb_rs_reg_i_157/CO[3]
                         net (fo=1, routed)           0.000     5.012    rgb_rs_reg_i_157_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.126 r  rgb_rs_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000     5.126    rgb_rs_reg_i_148_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.460 f  rgb_rs_reg_i_93/O[1]
                         net (fo=3, routed)           0.464     5.924    rgb_rs3[14]
    SLICE_X29Y35         LUT3 (Prop_lut3_I0_O)        0.303     6.227 f  rgb_rs_i_138/O
                         net (fo=2, routed)           0.849     7.076    rgb_rs_i_138_n_0
    SLICE_X22Y36         LUT6 (Prop_lut6_I1_O)        0.124     7.200 r  rgb_rs_i_122/O
                         net (fo=1, routed)           0.622     7.823    rgb_rs_i_122_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.219 r  rgb_rs_reg_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.219    rgb_rs_reg_i_56_n_0
    SLICE_X24Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.336 r  rgb_rs_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.336    rgb_rs_reg_i_19_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.453 r  rgb_rs_reg_i_5/CO[3]
                         net (fo=3, routed)           1.220     9.673    rgb_rs0
    SLICE_X29Y41         LUT4 (Prop_lut4_I1_O)        0.150     9.823 r  rgb_ys_i_1/O
                         net (fo=1, routed)           0.000     9.823    rgb_ys_i_1_n_0
    SLICE_X29Y41         FDCE                                         r  rgb_ys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.490     9.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.498     9.501    clk_125
    SLICE_X29Y41         FDCE                                         r  rgb_ys_reg/C
                         clock pessimism              0.105     9.606    
                         clock uncertainty           -0.069     9.537    
    SLICE_X29Y41         FDCE (Setup_fdce_C_D)        0.075     9.612    rgb_ys_reg
  -------------------------------------------------------------------
                         required time                          9.612    
                         arrival time                          -9.823    
  -------------------------------------------------------------------
                         slack                                 -0.211    

Slack (MET) :             0.049ns  (required time - arrival time)
  Source:                 target_num_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgb_rs_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.850ns  (logic 4.134ns (52.660%)  route 3.716ns (47.340%))
  Logic Levels:           14  (CARRY4=9 LUT1=1 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 9.501 - 8.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.680     1.680    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.665     1.668    clk_125
    SLICE_X26Y33         FDCE                                         r  target_num_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDCE (Prop_fdce_C_Q)         0.456     2.124 r  target_num_reg[1]_replica/Q
                         net (fo=2, routed)           0.600     2.724    target_num[1]_repN
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.124     2.848 r  rgb_rs_i_265/O
                         net (fo=1, routed)           0.000     2.848    rgb_rs_i_265_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.381 r  rgb_rs_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.381    rgb_rs_reg_i_209_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  rgb_rs_reg_i_201/CO[3]
                         net (fo=1, routed)           0.000     3.498    rgb_rs_reg_i_201_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  rgb_rs_reg_i_149/CO[3]
                         net (fo=1, routed)           0.000     3.615    rgb_rs_reg_i_149_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  rgb_rs_reg_i_141/CO[3]
                         net (fo=1, routed)           0.000     3.732    rgb_rs_reg_i_141_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  rgb_rs_reg_i_85/CO[3]
                         net (fo=1, routed)           0.000     3.849    rgb_rs_reg_i_85_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.172 f  rgb_rs_reg_i_77/O[1]
                         net (fo=4, routed)           0.492     4.663    rgb_rs_reg_i_77_n_6
    SLICE_X26Y38         LUT1 (Prop_lut1_I0_O)        0.306     4.969 r  rgb_rs_i_120/O
                         net (fo=1, routed)           0.000     4.969    rgb_rs_i_120_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.501 r  rgb_rs_reg_i_55/CO[3]
                         net (fo=1, routed)           0.000     5.501    rgb_rs_reg_i_55_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.835 r  rgb_rs_reg_i_47/O[1]
                         net (fo=3, routed)           0.484     6.319    rgb_rs3[26]
    SLICE_X26Y41         LUT3 (Prop_lut3_I0_O)        0.303     6.622 r  rgb_rs_i_44/O
                         net (fo=2, routed)           0.636     7.258    rgb_rs_i_44_n_0
    SLICE_X26Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.382 r  rgb_rs_i_13/O
                         net (fo=1, routed)           0.478     7.860    rgb_rs_i_13_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.367 r  rgb_rs_reg_i_4/CO[3]
                         net (fo=4, routed)           1.027     9.394    rgb_rs12_in
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124     9.518 r  rgb_rs_i_2/O
                         net (fo=1, routed)           0.000     9.518    rgb_rs_i_2_n_0
    SLICE_X29Y41         FDCE                                         r  rgb_rs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.490     9.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.498     9.501    clk_125
    SLICE_X29Y41         FDCE                                         r  rgb_rs_reg/C
                         clock pessimism              0.105     9.606    
                         clock uncertainty           -0.069     9.537    
    SLICE_X29Y41         FDCE (Setup_fdce_C_D)        0.031     9.568    rgb_rs_reg
  -------------------------------------------------------------------
                         required time                          9.568    
                         arrival time                          -9.518    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             1.578ns  (required time - arrival time)
  Source:                 temp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            temp_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.435ns  (logic 3.813ns (59.255%)  route 2.622ns (40.745%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.680     1.680    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.663     1.666    clk_125
    SLICE_X32Y31         FDCE                                         r  temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDCE (Prop_fdce_C_Q)         0.518     2.184 f  temp_reg[0]/Q
                         net (fo=3, routed)           1.137     3.321    temp_reg[0]
    SLICE_X34Y33         LUT2 (Prop_lut2_I0_O)        0.157     3.478 r  temp[0]_i_22/O
                         net (fo=1, routed)           0.482     3.960    temp[0]_i_22_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.811     4.771 r  temp_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.771    temp_reg[0]_i_17_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.885 r  temp_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.885    temp_reg[0]_i_12_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.999 r  temp_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.999    temp_reg[0]_i_8_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.227 r  temp_reg[0]_i_3/CO[2]
                         net (fo=33, routed)          1.003     6.230    temp1
    SLICE_X32Y31         LUT2 (Prop_lut2_I0_O)        0.313     6.543 r  temp[0]_i_6/O
                         net (fo=1, routed)           0.000     6.543    temp[0]_i_6_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.076 r  temp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.076    temp_reg[0]_i_2_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.193 r  temp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.193    temp_reg[4]_i_1_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.310 r  temp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.310    temp_reg[8]_i_1_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.427 r  temp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.427    temp_reg[12]_i_1_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.544 r  temp_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.544    temp_reg[16]_i_1_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.661 r  temp_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.661    temp_reg[20]_i_1_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.778 r  temp_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.778    temp_reg[24]_i_1_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.101 r  temp_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.101    temp_reg[28]_i_1_n_6
    SLICE_X32Y38         FDCE                                         r  temp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.490     9.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.497     9.500    clk_125
    SLICE_X32Y38         FDCE                                         r  temp_reg[29]/C
                         clock pessimism              0.139     9.639    
                         clock uncertainty           -0.069     9.570    
    SLICE_X32Y38         FDCE (Setup_fdce_C_D)        0.109     9.679    temp_reg[29]
  -------------------------------------------------------------------
                         required time                          9.679    
                         arrival time                          -8.101    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.586ns  (required time - arrival time)
  Source:                 temp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            temp_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.427ns  (logic 3.805ns (59.204%)  route 2.622ns (40.796%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.680     1.680    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.663     1.666    clk_125
    SLICE_X32Y31         FDCE                                         r  temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDCE (Prop_fdce_C_Q)         0.518     2.184 f  temp_reg[0]/Q
                         net (fo=3, routed)           1.137     3.321    temp_reg[0]
    SLICE_X34Y33         LUT2 (Prop_lut2_I0_O)        0.157     3.478 r  temp[0]_i_22/O
                         net (fo=1, routed)           0.482     3.960    temp[0]_i_22_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.811     4.771 r  temp_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.771    temp_reg[0]_i_17_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.885 r  temp_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.885    temp_reg[0]_i_12_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.999 r  temp_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.999    temp_reg[0]_i_8_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.227 r  temp_reg[0]_i_3/CO[2]
                         net (fo=33, routed)          1.003     6.230    temp1
    SLICE_X32Y31         LUT2 (Prop_lut2_I0_O)        0.313     6.543 r  temp[0]_i_6/O
                         net (fo=1, routed)           0.000     6.543    temp[0]_i_6_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.076 r  temp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.076    temp_reg[0]_i_2_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.193 r  temp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.193    temp_reg[4]_i_1_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.310 r  temp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.310    temp_reg[8]_i_1_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.427 r  temp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.427    temp_reg[12]_i_1_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.544 r  temp_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.544    temp_reg[16]_i_1_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.661 r  temp_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.661    temp_reg[20]_i_1_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.778 r  temp_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.778    temp_reg[24]_i_1_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.093 r  temp_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.093    temp_reg[28]_i_1_n_4
    SLICE_X32Y38         FDCE                                         r  temp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.490     9.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.497     9.500    clk_125
    SLICE_X32Y38         FDCE                                         r  temp_reg[31]/C
                         clock pessimism              0.139     9.639    
                         clock uncertainty           -0.069     9.570    
    SLICE_X32Y38         FDCE (Setup_fdce_C_D)        0.109     9.679    temp_reg[31]
  -------------------------------------------------------------------
                         required time                          9.679    
                         arrival time                          -8.093    
  -------------------------------------------------------------------
                         slack                                  1.586    

Slack (MET) :             1.662ns  (required time - arrival time)
  Source:                 temp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            temp_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.351ns  (logic 3.729ns (58.716%)  route 2.622ns (41.284%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.680     1.680    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.663     1.666    clk_125
    SLICE_X32Y31         FDCE                                         r  temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDCE (Prop_fdce_C_Q)         0.518     2.184 f  temp_reg[0]/Q
                         net (fo=3, routed)           1.137     3.321    temp_reg[0]
    SLICE_X34Y33         LUT2 (Prop_lut2_I0_O)        0.157     3.478 r  temp[0]_i_22/O
                         net (fo=1, routed)           0.482     3.960    temp[0]_i_22_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.811     4.771 r  temp_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.771    temp_reg[0]_i_17_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.885 r  temp_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.885    temp_reg[0]_i_12_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.999 r  temp_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.999    temp_reg[0]_i_8_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.227 r  temp_reg[0]_i_3/CO[2]
                         net (fo=33, routed)          1.003     6.230    temp1
    SLICE_X32Y31         LUT2 (Prop_lut2_I0_O)        0.313     6.543 r  temp[0]_i_6/O
                         net (fo=1, routed)           0.000     6.543    temp[0]_i_6_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.076 r  temp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.076    temp_reg[0]_i_2_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.193 r  temp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.193    temp_reg[4]_i_1_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.310 r  temp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.310    temp_reg[8]_i_1_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.427 r  temp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.427    temp_reg[12]_i_1_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.544 r  temp_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.544    temp_reg[16]_i_1_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.661 r  temp_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.661    temp_reg[20]_i_1_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.778 r  temp_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.778    temp_reg[24]_i_1_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.017 r  temp_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.017    temp_reg[28]_i_1_n_5
    SLICE_X32Y38         FDCE                                         r  temp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.490     9.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.497     9.500    clk_125
    SLICE_X32Y38         FDCE                                         r  temp_reg[30]/C
                         clock pessimism              0.139     9.639    
                         clock uncertainty           -0.069     9.570    
    SLICE_X32Y38         FDCE (Setup_fdce_C_D)        0.109     9.679    temp_reg[30]
  -------------------------------------------------------------------
                         required time                          9.679    
                         arrival time                          -8.017    
  -------------------------------------------------------------------
                         slack                                  1.662    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 guess_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg1_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.062ns  (logic 1.767ns (29.147%)  route 4.295ns (70.853%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 9.572 - 8.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.680     1.680    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.665     1.668    clk_125
    SLICE_X31Y32         FDCE                                         r  guess_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDCE (Prop_fdce_C_Q)         0.456     2.124 r  guess_reg[1]/Q
                         net (fo=6, routed)           1.876     4.000    guess_reg_n_0_[1]
    SLICE_X36Y34         LUT5 (Prop_lut5_I1_O)        0.124     4.124 r  FSM_sequential_user[1]_i_15/O
                         net (fo=1, routed)           0.000     4.124    FSM_sequential_user[1]_i_15_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.656 r  FSM_sequential_user_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.656    FSM_sequential_user_reg[1]_i_7_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.770 r  FSM_sequential_user_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.770    FSM_sequential_user_reg[1]_i_3_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.998 f  FSM_sequential_user_reg[1]_i_2/CO[2]
                         net (fo=7, routed)           1.050     6.048    FSM_sequential_user_reg[1]_i_2_n_1
    SLICE_X34Y37         LUT3 (Prop_lut3_I0_O)        0.313     6.361 r  currSeg1[5]_i_1/O
                         net (fo=36, routed)          1.369     7.730    currSeg1[5]_i_1_n_0
    SLICE_X36Y34         FDCE                                         r  currSeg1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.490     9.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.569     9.572    clk_125
    SLICE_X36Y34         FDCE                                         r  currSeg1_reg[5]/C
                         clock pessimism              0.105     9.677    
                         clock uncertainty           -0.069     9.608    
    SLICE_X36Y34         FDCE (Setup_fdce_C_CE)      -0.205     9.403    currSeg1_reg[5]
  -------------------------------------------------------------------
                         required time                          9.403    
                         arrival time                          -7.730    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.682ns  (required time - arrival time)
  Source:                 temp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            temp_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.331ns  (logic 3.709ns (58.585%)  route 2.622ns (41.415%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.680     1.680    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.663     1.666    clk_125
    SLICE_X32Y31         FDCE                                         r  temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDCE (Prop_fdce_C_Q)         0.518     2.184 f  temp_reg[0]/Q
                         net (fo=3, routed)           1.137     3.321    temp_reg[0]
    SLICE_X34Y33         LUT2 (Prop_lut2_I0_O)        0.157     3.478 r  temp[0]_i_22/O
                         net (fo=1, routed)           0.482     3.960    temp[0]_i_22_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.811     4.771 r  temp_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.771    temp_reg[0]_i_17_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.885 r  temp_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.885    temp_reg[0]_i_12_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.999 r  temp_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.999    temp_reg[0]_i_8_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.227 r  temp_reg[0]_i_3/CO[2]
                         net (fo=33, routed)          1.003     6.230    temp1
    SLICE_X32Y31         LUT2 (Prop_lut2_I0_O)        0.313     6.543 r  temp[0]_i_6/O
                         net (fo=1, routed)           0.000     6.543    temp[0]_i_6_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.076 r  temp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.076    temp_reg[0]_i_2_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.193 r  temp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.193    temp_reg[4]_i_1_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.310 r  temp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.310    temp_reg[8]_i_1_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.427 r  temp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.427    temp_reg[12]_i_1_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.544 r  temp_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.544    temp_reg[16]_i_1_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.661 r  temp_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.661    temp_reg[20]_i_1_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.778 r  temp_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.778    temp_reg[24]_i_1_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.997 r  temp_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.997    temp_reg[28]_i_1_n_7
    SLICE_X32Y38         FDCE                                         r  temp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.490     9.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.497     9.500    clk_125
    SLICE_X32Y38         FDCE                                         r  temp_reg[28]/C
                         clock pessimism              0.139     9.639    
                         clock uncertainty           -0.069     9.570    
    SLICE_X32Y38         FDCE (Setup_fdce_C_D)        0.109     9.679    temp_reg[28]
  -------------------------------------------------------------------
                         required time                          9.679    
                         arrival time                          -7.997    
  -------------------------------------------------------------------
                         slack                                  1.682    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 currSeg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segInput_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.548     0.548    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         0.585     0.587    clk_125
    SLICE_X36Y33         FDCE                                         r  currSeg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.141     0.728 r  currSeg1_reg[0]/Q
                         net (fo=1, routed)           0.086     0.813    currSeg1[0]
    SLICE_X37Y33         LUT3 (Prop_lut3_I1_O)        0.045     0.858 r  segInput[0]_i_1/O
                         net (fo=1, routed)           0.000     0.858    segInput[0]_i_1_n_0
    SLICE_X37Y33         FDCE                                         r  segInput_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         0.852     0.854    clk_125
    SLICE_X37Y33         FDCE                                         r  segInput_reg[0]/C
                         clock pessimism             -0.254     0.600    
    SLICE_X37Y33         FDCE (Hold_fdce_C_D)         0.091     0.691    segInput_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 currSeg2_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segInput_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.050%)  route 0.134ns (41.950%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.548     0.548    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         0.586     0.588    clk_125
    SLICE_X37Y36         FDCE                                         r  currSeg2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.141     0.729 r  currSeg2_reg[18]/Q
                         net (fo=1, routed)           0.134     0.863    currSeg2_reg_n_0_[18]
    SLICE_X38Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.908 r  segInput[18]_i_1/O
                         net (fo=1, routed)           0.000     0.908    segInput[18]_i_1_n_0
    SLICE_X38Y35         FDCE                                         r  segInput_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         0.854     0.856    clk_125
    SLICE_X38Y35         FDCE                                         r  segInput_reg[18]/C
                         clock pessimism             -0.253     0.603    
    SLICE_X38Y35         FDCE (Hold_fdce_C_D)         0.121     0.724    segInput_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 currSeg2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segInput_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.661%)  route 0.106ns (36.339%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.548     0.548    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         0.586     0.588    clk_125
    SLICE_X37Y34         FDCE                                         r  currSeg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDCE (Prop_fdce_C_Q)         0.141     0.729 r  currSeg2_reg[2]/Q
                         net (fo=1, routed)           0.106     0.835    currSeg2_reg_n_0_[2]
    SLICE_X37Y33         LUT2 (Prop_lut2_I0_O)        0.045     0.880 r  segInput[2]_i_1/O
                         net (fo=1, routed)           0.000     0.880    segInput[2]_i_1_n_0
    SLICE_X37Y33         FDCE                                         r  segInput_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         0.852     0.854    clk_125
    SLICE_X37Y33         FDCE                                         r  segInput_reg[2]/C
                         clock pessimism             -0.253     0.601    
    SLICE_X37Y33         FDCE (Hold_fdce_C_D)         0.092     0.693    segInput_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 currSeg2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segInput_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.408%)  route 0.138ns (42.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.548     0.548    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         0.585     0.587    clk_125
    SLICE_X36Y33         FDCE                                         r  currSeg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.141     0.728 r  currSeg2_reg[4]/Q
                         net (fo=1, routed)           0.138     0.866    currSeg2_reg_n_0_[4]
    SLICE_X38Y33         LUT2 (Prop_lut2_I0_O)        0.045     0.911 r  segInput[4]_i_1/O
                         net (fo=1, routed)           0.000     0.911    segInput[4]_i_1_n_0
    SLICE_X38Y33         FDCE                                         r  segInput_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         0.852     0.854    clk_125
    SLICE_X38Y33         FDCE                                         r  segInput_reg[4]/C
                         clock pessimism             -0.253     0.601    
    SLICE_X38Y33         FDCE (Hold_fdce_C_D)         0.121     0.722    segInput_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 currSeg2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segInput_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.190ns (56.509%)  route 0.146ns (43.491%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.548     0.548    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         0.585     0.587    clk_125
    SLICE_X36Y33         FDCE                                         r  currSeg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.141     0.728 r  currSeg2_reg[6]/Q
                         net (fo=1, routed)           0.146     0.874    currSeg2_reg_n_0_[6]
    SLICE_X37Y33         LUT3 (Prop_lut3_I0_O)        0.049     0.923 r  segInput[6]_i_1/O
                         net (fo=1, routed)           0.000     0.923    segInput[6]_i_1_n_0
    SLICE_X37Y33         FDCE                                         r  segInput_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         0.852     0.854    clk_125
    SLICE_X37Y33         FDCE                                         r  segInput_reg[6]/C
                         clock pessimism             -0.254     0.600    
    SLICE_X37Y33         FDCE (Hold_fdce_C_D)         0.107     0.707    segInput_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 currSeg2_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segInput_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.229ns (63.117%)  route 0.134ns (36.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.548     0.548    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         0.586     0.588    clk_125
    SLICE_X37Y35         FDCE                                         r  currSeg2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDCE (Prop_fdce_C_Q)         0.128     0.716 r  currSeg2_reg[15]/Q
                         net (fo=1, routed)           0.134     0.849    currSeg2_reg_n_0_[15]
    SLICE_X38Y34         LUT2 (Prop_lut2_I0_O)        0.101     0.950 r  segInput[15]_i_1/O
                         net (fo=1, routed)           0.000     0.950    segInput[15]_i_1_n_0
    SLICE_X38Y34         FDCE                                         r  segInput_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         0.853     0.855    clk_125
    SLICE_X38Y34         FDCE                                         r  segInput_reg[15]/C
                         clock pessimism             -0.253     0.602    
    SLICE_X38Y34         FDCE (Hold_fdce_C_D)         0.131     0.733    segInput_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 currSeg2_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segInput_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.548     0.548    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         0.587     0.589    clk_125
    SLICE_X36Y37         FDCE                                         r  currSeg2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDCE (Prop_fdce_C_Q)         0.141     0.730 r  currSeg2_reg[28]/Q
                         net (fo=1, routed)           0.137     0.867    currSeg2_reg_n_0_[28]
    SLICE_X37Y37         LUT2 (Prop_lut2_I0_O)        0.045     0.912 r  segInput[28]_i_1/O
                         net (fo=1, routed)           0.000     0.912    segInput[28]_i_1_n_0
    SLICE_X37Y37         FDCE                                         r  segInput_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         0.855     0.857    clk_125
    SLICE_X37Y37         FDCE                                         r  segInput_reg[28]/C
                         clock pessimism             -0.255     0.602    
    SLICE_X37Y37         FDCE (Hold_fdce_C_D)         0.091     0.693    segInput_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 currSeg2_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segInput_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.985%)  route 0.146ns (44.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.548     0.548    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         0.587     0.589    clk_125
    SLICE_X36Y37         FDCE                                         r  currSeg2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDCE (Prop_fdce_C_Q)         0.141     0.730 r  currSeg2_reg[30]/Q
                         net (fo=1, routed)           0.146     0.876    currSeg2_reg_n_0_[30]
    SLICE_X37Y37         LUT2 (Prop_lut2_I0_O)        0.045     0.921 r  segInput[30]_i_1/O
                         net (fo=1, routed)           0.000     0.921    segInput[30]_i_1_n_0
    SLICE_X37Y37         FDCE                                         r  segInput_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         0.855     0.857    clk_125
    SLICE_X37Y37         FDCE                                         r  segInput_reg[30]/C
                         clock pessimism             -0.255     0.602    
    SLICE_X37Y37         FDCE (Hold_fdce_C_D)         0.092     0.694    segInput_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 currSeg2_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segInput_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.247%)  route 0.184ns (49.753%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.548     0.548    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         0.586     0.588    clk_125
    SLICE_X37Y36         FDCE                                         r  currSeg2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.141     0.729 r  currSeg2_reg[24]/Q
                         net (fo=1, routed)           0.184     0.913    currSeg2_reg_n_0_[24]
    SLICE_X38Y36         LUT2 (Prop_lut2_I0_O)        0.045     0.958 r  segInput[24]_i_1/O
                         net (fo=1, routed)           0.000     0.958    segInput[24]_i_1_n_0
    SLICE_X38Y36         FDCE                                         r  segInput_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         0.854     0.856    clk_125
    SLICE_X38Y36         FDCE                                         r  segInput_reg[24]/C
                         clock pessimism             -0.253     0.603    
    SLICE_X38Y36         FDCE (Hold_fdce_C_D)         0.121     0.724    segInput_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 currSeg2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segInput_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.112%)  route 0.185ns (49.889%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.548     0.548    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         0.586     0.588    clk_125
    SLICE_X37Y34         FDCE                                         r  currSeg2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDCE (Prop_fdce_C_Q)         0.141     0.729 r  currSeg2_reg[8]/Q
                         net (fo=1, routed)           0.185     0.914    currSeg2_reg_n_0_[8]
    SLICE_X38Y34         LUT2 (Prop_lut2_I0_O)        0.045     0.959 r  segInput[8]_i_1/O
                         net (fo=1, routed)           0.000     0.959    segInput[8]_i_1_n_0
    SLICE_X38Y34         FDCE                                         r  segInput_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         0.853     0.855    clk_125
    SLICE_X38Y34         FDCE                                         r  segInput_reg[8]/C
                         clock pessimism             -0.253     0.602    
    SLICE_X38Y34         FDCE (Hold_fdce_C_D)         0.121     0.723    segInput_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_manager/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    clk_manager/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  clk_manager/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X31Y41     FSM_sequential_user_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X29Y32     FSM_sequential_user_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X24Y30     SSDcounter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X24Y32     SSDcounter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X24Y32     SSDcounter_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X24Y32     SSDcounter_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X24Y30     SSDcounter_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X24Y30     SSDcounter_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  clk_manager/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X31Y41     FSM_sequential_user_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X31Y41     FSM_sequential_user_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X29Y32     FSM_sequential_user_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X29Y32     FSM_sequential_user_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X24Y30     SSDcounter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X24Y30     SSDcounter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X24Y32     SSDcounter_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X24Y32     SSDcounter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X24Y32     SSDcounter_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X24Y32     SSDcounter_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X31Y41     FSM_sequential_user_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X31Y41     FSM_sequential_user_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X29Y32     FSM_sequential_user_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X29Y32     FSM_sequential_user_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X24Y30     SSDcounter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X24Y30     SSDcounter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X24Y32     SSDcounter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X24Y32     SSDcounter_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X24Y32     SSDcounter_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X24Y32     SSDcounter_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_manager/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    clk_manager/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  clk_manager/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  clk_manager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  clk_manager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  clk_manager/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.332ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.332ns  (required time - arrival time)
  Source:                 uart_inst/transmitter/baud_rate_clk_generator.baud_count_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_inst/transmitter/baud_rate_clk_generator.baud_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.606ns  (logic 0.828ns (22.963%)  route 2.778ns (77.037%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.657     5.326    uart_inst/transmitter/CLKX
    SLICE_X33Y25         FDSE                                         r  uart_inst/transmitter/baud_rate_clk_generator.baud_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDSE (Prop_fdse_C_Q)         0.456     5.782 r  uart_inst/transmitter/baud_rate_clk_generator.baud_count_reg[10]/Q
                         net (fo=6, routed)           1.031     6.813    uart_inst/transmitter/baud_count[10]
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.124     6.937 r  uart_inst/transmitter/baud_rate_clk_generator.baud_count[6]_i_3/O
                         net (fo=2, routed)           0.849     7.786    uart_inst/transmitter/baud_rate_clk_generator.baud_count[6]_i_3_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I0_O)        0.124     7.910 r  uart_inst/transmitter/baud_rate_clk_generator.baud_count[1]_i_2/O
                         net (fo=2, routed)           0.898     8.808    uart_inst/transmitter/baud_rate_clk_generator.baud_count[1]_i_2_n_0
    SLICE_X33Y24         LUT3 (Prop_lut3_I2_O)        0.124     8.932 r  uart_inst/transmitter/baud_rate_clk_generator.baud_count[0]_i_1/O
                         net (fo=1, routed)           0.000     8.932    uart_inst/transmitter/baud_count_0[0]
    SLICE_X33Y24         FDRE                                         r  uart_inst/transmitter/baud_rate_clk_generator.baud_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLKX (IN)
                         net (fo=0)                   0.000     8.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.486    12.878    uart_inst/transmitter/CLKX
    SLICE_X33Y24         FDRE                                         r  uart_inst/transmitter/baud_rate_clk_generator.baud_count_reg[0]/C
                         clock pessimism              0.391    13.270    
                         clock uncertainty           -0.035    13.234    
    SLICE_X33Y24         FDRE (Setup_fdre_C_D)        0.029    13.263    uart_inst/transmitter/baud_rate_clk_generator.baud_count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.263    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                  4.332    

Slack (MET) :             4.350ns  (required time - arrival time)
  Source:                 uart_inst/transmitter/baud_rate_clk_generator.baud_count_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_inst/transmitter/baud_rate_clk_generator.baud_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.856ns (23.556%)  route 2.778ns (76.444%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.657     5.326    uart_inst/transmitter/CLKX
    SLICE_X33Y25         FDSE                                         r  uart_inst/transmitter/baud_rate_clk_generator.baud_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDSE (Prop_fdse_C_Q)         0.456     5.782 r  uart_inst/transmitter/baud_rate_clk_generator.baud_count_reg[10]/Q
                         net (fo=6, routed)           1.031     6.813    uart_inst/transmitter/baud_count[10]
    SLICE_X32Y25         LUT4 (Prop_lut4_I2_O)        0.124     6.937 r  uart_inst/transmitter/baud_rate_clk_generator.baud_count[6]_i_3/O
                         net (fo=2, routed)           0.849     7.786    uart_inst/transmitter/baud_rate_clk_generator.baud_count[6]_i_3_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I0_O)        0.124     7.910 r  uart_inst/transmitter/baud_rate_clk_generator.baud_count[1]_i_2/O
                         net (fo=2, routed)           0.898     8.808    uart_inst/transmitter/baud_rate_clk_generator.baud_count[1]_i_2_n_0
    SLICE_X33Y24         LUT3 (Prop_lut3_I2_O)        0.152     8.960 r  uart_inst/transmitter/baud_rate_clk_generator.baud_count[1]_i_1/O
                         net (fo=1, routed)           0.000     8.960    uart_inst/transmitter/baud_count_0[1]
    SLICE_X33Y24         FDRE                                         r  uart_inst/transmitter/baud_rate_clk_generator.baud_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLKX (IN)
                         net (fo=0)                   0.000     8.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.486    12.878    uart_inst/transmitter/CLKX
    SLICE_X33Y24         FDRE                                         r  uart_inst/transmitter/baud_rate_clk_generator.baud_count_reg[1]/C
                         clock pessimism              0.391    13.270    
                         clock uncertainty           -0.035    13.234    
    SLICE_X33Y24         FDRE (Setup_fdre_C_D)        0.075    13.309    uart_inst/transmitter/baud_rate_clk_generator.baud_count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.309    
                         arrival time                          -8.960    
  -------------------------------------------------------------------
                         slack                                  4.350    

Slack (MET) :             4.473ns  (required time - arrival time)
  Source:                 uart_inst/transmitter/baud_rate_clk_generator.baud_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_inst/transmitter/baud_rate_clk_generator.baud_count_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.164ns  (logic 1.080ns (34.129%)  route 2.084ns (65.871%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.657     5.326    uart_inst/transmitter/CLKX
    SLICE_X33Y24         FDRE                                         r  uart_inst/transmitter/baud_rate_clk_generator.baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.456     5.782 r  uart_inst/transmitter/baud_rate_clk_generator.baud_count_reg[0]/Q
                         net (fo=8, routed)           0.896     6.678    uart_inst/transmitter/baud_count[0]
    SLICE_X32Y24         LUT2 (Prop_lut2_I0_O)        0.146     6.824 r  uart_inst/transmitter/baud_rate_clk_generator.baud_count[10]_i_3/O
                         net (fo=1, routed)           0.165     6.989    uart_inst/transmitter/baud_rate_clk_generator.baud_count[10]_i_3_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I5_O)        0.328     7.317 r  uart_inst/transmitter/baud_rate_clk_generator.baud_count[10]_i_2/O
                         net (fo=5, routed)           0.641     7.958    uart_inst/transmitter/baud_rate_clk_generator.baud_count[10]_i_2_n_0
    SLICE_X32Y25         LUT5 (Prop_lut5_I0_O)        0.150     8.108 r  uart_inst/transmitter/baud_rate_clk_generator.baud_count[10]_i_1/O
                         net (fo=1, routed)           0.382     8.490    uart_inst/transmitter/baud_count_0[10]
    SLICE_X33Y25         FDSE                                         r  uart_inst/transmitter/baud_rate_clk_generator.baud_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLKX (IN)
                         net (fo=0)                   0.000     8.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.486    12.878    uart_inst/transmitter/CLKX
    SLICE_X33Y25         FDSE                                         r  uart_inst/transmitter/baud_rate_clk_generator.baud_count_reg[10]/C
                         clock pessimism              0.391    13.270    
                         clock uncertainty           -0.035    13.234    
    SLICE_X33Y25         FDSE (Setup_fdse_C_D)       -0.271    12.963    uart_inst/transmitter/baud_rate_clk_generator.baud_count_reg[10]
  -------------------------------------------------------------------
                         required time                         12.963    
                         arrival time                          -8.490    
  -------------------------------------------------------------------
                         slack                                  4.473    

Slack (MET) :             4.535ns  (required time - arrival time)
  Source:                 uart_inst/transmitter/baud_rate_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_inst/transmitter/FSM_onehot_tx_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.172ns  (logic 0.903ns (28.470%)  route 2.269ns (71.530%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 12.882 - 8.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.657     5.326    uart_inst/transmitter/CLKX
    SLICE_X32Y25         FDRE                                         r  uart_inst/transmitter/baud_rate_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.478     5.804 r  uart_inst/transmitter/baud_rate_clk_reg/Q
                         net (fo=8, routed)           1.178     6.982    uart_inst/transmitter/baud_rate_clk_reg_n_0
    SLICE_X34Y27         LUT6 (Prop_lut6_I5_O)        0.301     7.283 r  uart_inst/transmitter/FSM_onehot_tx_state[3]_i_2/O
                         net (fo=2, routed)           0.712     7.995    uart_inst/transmitter/FSM_onehot_tx_state[3]_i_2_n_0
    SLICE_X35Y27         LUT5 (Prop_lut5_I0_O)        0.124     8.119 r  uart_inst/transmitter/FSM_onehot_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.378     8.498    uart_inst/transmitter/FSM_onehot_tx_state[3]_i_1_n_0
    SLICE_X35Y27         FDSE                                         r  uart_inst/transmitter/FSM_onehot_tx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLKX (IN)
                         net (fo=0)                   0.000     8.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.489    12.881    uart_inst/transmitter/CLKX
    SLICE_X35Y27         FDSE                                         r  uart_inst/transmitter/FSM_onehot_tx_state_reg[0]/C
                         clock pessimism              0.391    13.273    
                         clock uncertainty           -0.035    13.237    
    SLICE_X35Y27         FDSE (Setup_fdse_C_CE)      -0.205    13.032    uart_inst/transmitter/FSM_onehot_tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.032    
                         arrival time                          -8.498    
  -------------------------------------------------------------------
                         slack                                  4.535    

Slack (MET) :             4.535ns  (required time - arrival time)
  Source:                 uart_inst/transmitter/baud_rate_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_inst/transmitter/FSM_onehot_tx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.172ns  (logic 0.903ns (28.470%)  route 2.269ns (71.530%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 12.882 - 8.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.657     5.326    uart_inst/transmitter/CLKX
    SLICE_X32Y25         FDRE                                         r  uart_inst/transmitter/baud_rate_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.478     5.804 r  uart_inst/transmitter/baud_rate_clk_reg/Q
                         net (fo=8, routed)           1.178     6.982    uart_inst/transmitter/baud_rate_clk_reg_n_0
    SLICE_X34Y27         LUT6 (Prop_lut6_I5_O)        0.301     7.283 r  uart_inst/transmitter/FSM_onehot_tx_state[3]_i_2/O
                         net (fo=2, routed)           0.712     7.995    uart_inst/transmitter/FSM_onehot_tx_state[3]_i_2_n_0
    SLICE_X35Y27         LUT5 (Prop_lut5_I0_O)        0.124     8.119 r  uart_inst/transmitter/FSM_onehot_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.378     8.498    uart_inst/transmitter/FSM_onehot_tx_state[3]_i_1_n_0
    SLICE_X35Y27         FDRE                                         r  uart_inst/transmitter/FSM_onehot_tx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLKX (IN)
                         net (fo=0)                   0.000     8.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.489    12.881    uart_inst/transmitter/CLKX
    SLICE_X35Y27         FDRE                                         r  uart_inst/transmitter/FSM_onehot_tx_state_reg[1]/C
                         clock pessimism              0.391    13.273    
                         clock uncertainty           -0.035    13.237    
    SLICE_X35Y27         FDRE (Setup_fdre_C_CE)      -0.205    13.032    uart_inst/transmitter/FSM_onehot_tx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.032    
                         arrival time                          -8.498    
  -------------------------------------------------------------------
                         slack                                  4.535    

Slack (MET) :             4.535ns  (required time - arrival time)
  Source:                 uart_inst/transmitter/baud_rate_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_inst/transmitter/FSM_onehot_tx_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.172ns  (logic 0.903ns (28.470%)  route 2.269ns (71.530%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 12.882 - 8.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.657     5.326    uart_inst/transmitter/CLKX
    SLICE_X32Y25         FDRE                                         r  uart_inst/transmitter/baud_rate_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.478     5.804 r  uart_inst/transmitter/baud_rate_clk_reg/Q
                         net (fo=8, routed)           1.178     6.982    uart_inst/transmitter/baud_rate_clk_reg_n_0
    SLICE_X34Y27         LUT6 (Prop_lut6_I5_O)        0.301     7.283 r  uart_inst/transmitter/FSM_onehot_tx_state[3]_i_2/O
                         net (fo=2, routed)           0.712     7.995    uart_inst/transmitter/FSM_onehot_tx_state[3]_i_2_n_0
    SLICE_X35Y27         LUT5 (Prop_lut5_I0_O)        0.124     8.119 r  uart_inst/transmitter/FSM_onehot_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.378     8.498    uart_inst/transmitter/FSM_onehot_tx_state[3]_i_1_n_0
    SLICE_X35Y27         FDRE                                         r  uart_inst/transmitter/FSM_onehot_tx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLKX (IN)
                         net (fo=0)                   0.000     8.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.489    12.881    uart_inst/transmitter/CLKX
    SLICE_X35Y27         FDRE                                         r  uart_inst/transmitter/FSM_onehot_tx_state_reg[2]/C
                         clock pessimism              0.391    13.273    
                         clock uncertainty           -0.035    13.237    
    SLICE_X35Y27         FDRE (Setup_fdre_C_CE)      -0.205    13.032    uart_inst/transmitter/FSM_onehot_tx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         13.032    
                         arrival time                          -8.498    
  -------------------------------------------------------------------
                         slack                                  4.535    

Slack (MET) :             4.535ns  (required time - arrival time)
  Source:                 uart_inst/transmitter/baud_rate_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_inst/transmitter/FSM_onehot_tx_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.172ns  (logic 0.903ns (28.470%)  route 2.269ns (71.530%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 12.882 - 8.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.657     5.326    uart_inst/transmitter/CLKX
    SLICE_X32Y25         FDRE                                         r  uart_inst/transmitter/baud_rate_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.478     5.804 r  uart_inst/transmitter/baud_rate_clk_reg/Q
                         net (fo=8, routed)           1.178     6.982    uart_inst/transmitter/baud_rate_clk_reg_n_0
    SLICE_X34Y27         LUT6 (Prop_lut6_I5_O)        0.301     7.283 r  uart_inst/transmitter/FSM_onehot_tx_state[3]_i_2/O
                         net (fo=2, routed)           0.712     7.995    uart_inst/transmitter/FSM_onehot_tx_state[3]_i_2_n_0
    SLICE_X35Y27         LUT5 (Prop_lut5_I0_O)        0.124     8.119 r  uart_inst/transmitter/FSM_onehot_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.378     8.498    uart_inst/transmitter/FSM_onehot_tx_state[3]_i_1_n_0
    SLICE_X35Y27         FDRE                                         r  uart_inst/transmitter/FSM_onehot_tx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLKX (IN)
                         net (fo=0)                   0.000     8.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.489    12.881    uart_inst/transmitter/CLKX
    SLICE_X35Y27         FDRE                                         r  uart_inst/transmitter/FSM_onehot_tx_state_reg[3]/C
                         clock pessimism              0.391    13.273    
                         clock uncertainty           -0.035    13.237    
    SLICE_X35Y27         FDRE (Setup_fdre_C_CE)      -0.205    13.032    uart_inst/transmitter/FSM_onehot_tx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         13.032    
                         arrival time                          -8.498    
  -------------------------------------------------------------------
                         slack                                  4.535    

Slack (MET) :             4.698ns  (required time - arrival time)
  Source:                 debounce_inst_4/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_inst_4/sig_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 0.766ns (25.198%)  route 2.274ns (74.802%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 12.961 - 8.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.743     5.412    debounce_inst_4/CLKX
    SLICE_X42Y28         FDCE                                         r  debounce_inst_4/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDCE (Prop_fdce_C_Q)         0.518     5.930 r  debounce_inst_4/count_reg[7]/Q
                         net (fo=2, routed)           0.808     6.738    debounce_inst_4/count_reg[7]
    SLICE_X43Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.862 r  debounce_inst_4/sig_i_2__2/O
                         net (fo=1, routed)           0.946     7.808    debounce_inst_4/sig_i_2__2_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.932 r  debounce_inst_4/sig_i_1__2/O
                         net (fo=1, routed)           0.519     8.452    debounce_inst_4/sig_i_1__2_n_0
    SLICE_X43Y30         FDCE                                         r  debounce_inst_4/sig_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLKX (IN)
                         net (fo=0)                   0.000     8.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.568    12.960    debounce_inst_4/CLKX
    SLICE_X43Y30         FDCE                                         r  debounce_inst_4/sig_reg/C
                         clock pessimism              0.429    13.390    
                         clock uncertainty           -0.035    13.354    
    SLICE_X43Y30         FDCE (Setup_fdce_C_CE)      -0.205    13.149    debounce_inst_4/sig_reg
  -------------------------------------------------------------------
                         required time                         13.149    
                         arrival time                          -8.452    
  -------------------------------------------------------------------
                         slack                                  4.698    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 debounce_inst_1/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_inst_1/sig_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 0.704ns (23.277%)  route 2.320ns (76.723%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 12.885 - 8.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.664     5.333    debounce_inst_1/CLKX
    SLICE_X33Y29         FDCE                                         r  debounce_inst_1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDCE (Prop_fdce_C_Q)         0.456     5.789 r  debounce_inst_1/count_reg[7]/Q
                         net (fo=2, routed)           0.832     6.621    debounce_inst_1/count_reg[7]
    SLICE_X32Y30         LUT4 (Prop_lut4_I2_O)        0.124     6.745 r  debounce_inst_1/sig_i_2/O
                         net (fo=1, routed)           1.089     7.834    debounce_inst_1/sig_i_2_n_0
    SLICE_X34Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.958 r  debounce_inst_1/sig_i_1/O
                         net (fo=1, routed)           0.399     8.357    debounce_inst_1/sig0
    SLICE_X34Y31         FDCE                                         r  debounce_inst_1/sig_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLKX (IN)
                         net (fo=0)                   0.000     8.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.493    12.885    debounce_inst_1/CLKX
    SLICE_X34Y31         FDCE                                         r  debounce_inst_1/sig_reg/C
                         clock pessimism              0.391    13.277    
                         clock uncertainty           -0.035    13.241    
    SLICE_X34Y31         FDCE (Setup_fdce_C_CE)      -0.169    13.072    debounce_inst_1/sig_reg
  -------------------------------------------------------------------
                         required time                         13.072    
                         arrival time                          -8.357    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.890ns  (required time - arrival time)
  Source:                 debounce_inst_2/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_inst_2/sig_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 0.704ns (24.694%)  route 2.147ns (75.306%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 12.960 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.738     5.407    debounce_inst_2/CLKX
    SLICE_X36Y27         FDCE                                         r  debounce_inst_2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDCE (Prop_fdce_C_Q)         0.456     5.863 r  debounce_inst_2/count_reg[3]/Q
                         net (fo=2, routed)           0.679     6.542    debounce_inst_2/count_reg[3]
    SLICE_X37Y27         LUT4 (Prop_lut4_I2_O)        0.124     6.666 r  debounce_inst_2/sig_i_3__0/O
                         net (fo=1, routed)           0.948     7.614    debounce_inst_2/sig_i_3__0_n_0
    SLICE_X37Y29         LUT6 (Prop_lut6_I1_O)        0.124     7.738 r  debounce_inst_2/sig_i_1__0/O
                         net (fo=1, routed)           0.519     8.258    debounce_inst_2/sig_i_1__0_n_0
    SLICE_X37Y29         FDCE                                         r  debounce_inst_2/sig_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLKX (IN)
                         net (fo=0)                   0.000     8.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.567    12.959    debounce_inst_2/CLKX
    SLICE_X37Y29         FDCE                                         r  debounce_inst_2/sig_reg/C
                         clock pessimism              0.428    13.388    
                         clock uncertainty           -0.035    13.352    
    SLICE_X37Y29         FDCE (Setup_fdce_C_CE)      -0.205    13.147    debounce_inst_2/sig_reg
  -------------------------------------------------------------------
                         required time                         13.147    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                  4.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 uart_inst/transmitter/FSM_onehot_tx_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_inst/transmitter/data_index_reset_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.555     1.467    uart_inst/transmitter/CLKX
    SLICE_X35Y27         FDSE                                         r  uart_inst/transmitter/FSM_onehot_tx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDSE (Prop_fdse_C_Q)         0.141     1.608 r  uart_inst/transmitter/FSM_onehot_tx_state_reg[0]/Q
                         net (fo=5, routed)           0.122     1.731    uart_inst/transmitter/FSM_onehot_tx_state_reg_n_0_[0]
    SLICE_X34Y27         LUT5 (Prop_lut5_I1_O)        0.045     1.776 r  uart_inst/transmitter/data_index_reset_i_1/O
                         net (fo=1, routed)           0.000     1.776    uart_inst/transmitter/data_index_reset_i_1_n_0
    SLICE_X34Y27         FDSE                                         r  uart_inst/transmitter/data_index_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.821     1.980    uart_inst/transmitter/CLKX
    SLICE_X34Y27         FDSE                                         r  uart_inst/transmitter/data_index_reset_reg/C
                         clock pessimism             -0.500     1.480    
    SLICE_X34Y27         FDSE (Hold_fdse_C_D)         0.120     1.600    uart_inst/transmitter/data_index_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 uart_inst/transmitter/FSM_onehot_tx_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_inst/transmitter/start_reset_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.524%)  route 0.126ns (40.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.555     1.467    uart_inst/transmitter/CLKX
    SLICE_X35Y27         FDSE                                         r  uart_inst/transmitter/FSM_onehot_tx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDSE (Prop_fdse_C_Q)         0.141     1.608 f  uart_inst/transmitter/FSM_onehot_tx_state_reg[0]/Q
                         net (fo=5, routed)           0.126     1.735    uart_inst/transmitter/FSM_onehot_tx_state_reg_n_0_[0]
    SLICE_X34Y27         LUT4 (Prop_lut4_I0_O)        0.045     1.780 r  uart_inst/transmitter/start_reset_i_1/O
                         net (fo=1, routed)           0.000     1.780    uart_inst/transmitter/start_reset_i_1_n_0
    SLICE_X34Y27         FDSE                                         r  uart_inst/transmitter/start_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.821     1.980    uart_inst/transmitter/CLKX
    SLICE_X34Y27         FDSE                                         r  uart_inst/transmitter/start_reset_reg/C
                         clock pessimism             -0.500     1.480    
    SLICE_X34Y27         FDSE (Hold_fdse_C_D)         0.121     1.601    uart_inst/transmitter/start_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 uart_inst/transmitter/start_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_inst/transmitter/stored_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.083%)  route 0.122ns (36.917%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.555     1.467    uart_inst/transmitter/CLKX
    SLICE_X34Y27         FDSE                                         r  uart_inst/transmitter/start_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDSE (Prop_fdse_C_Q)         0.164     1.631 r  uart_inst/transmitter/start_reset_reg/Q
                         net (fo=4, routed)           0.122     1.754    uart_inst/transmitter/start_reset_reg_n_0
    SLICE_X34Y28         LUT6 (Prop_lut6_I4_O)        0.045     1.799 r  uart_inst/transmitter/stored_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.799    uart_inst/transmitter/stored_data[1]_i_1_n_0
    SLICE_X34Y28         FDRE                                         r  uart_inst/transmitter/stored_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.822     1.981    uart_inst/transmitter/CLKX
    SLICE_X34Y28         FDRE                                         r  uart_inst/transmitter/stored_data_reg[1]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X34Y28         FDRE (Hold_fdre_C_D)         0.121     1.602    uart_inst/transmitter/stored_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 uart_inst/transmitter/data_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_inst/transmitter/data_index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.894%)  route 0.087ns (26.106%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.553     1.465    uart_inst/transmitter/CLKX
    SLICE_X34Y26         FDRE                                         r  uart_inst/transmitter/data_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.148     1.613 r  uart_inst/transmitter/data_index_reg[1]/Q
                         net (fo=4, routed)           0.087     1.700    uart_inst/transmitter/data_index[1]
    SLICE_X34Y26         LUT6 (Prop_lut6_I3_O)        0.098     1.798 r  uart_inst/transmitter/data_index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.798    uart_inst/transmitter/data_index[2]_i_1_n_0
    SLICE_X34Y26         FDRE                                         r  uart_inst/transmitter/data_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.819     1.978    uart_inst/transmitter/CLKX
    SLICE_X34Y26         FDRE                                         r  uart_inst/transmitter/data_index_reg[2]/C
                         clock pessimism             -0.513     1.465    
    SLICE_X34Y26         FDRE (Hold_fdre_C_D)         0.121     1.586    uart_inst/transmitter/data_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 uart_inst/transmitter/baud_rate_clk_generator.baud_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_inst/transmitter/baud_rate_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (66.977%)  route 0.123ns (33.023%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.552     1.464    uart_inst/transmitter/CLKX
    SLICE_X32Y25         FDRE                                         r  uart_inst/transmitter/baud_rate_clk_generator.baud_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.148     1.612 f  uart_inst/transmitter/baud_rate_clk_generator.baud_count_reg[9]/Q
                         net (fo=6, routed)           0.123     1.735    uart_inst/transmitter/baud_count[9]
    SLICE_X32Y25         LUT5 (Prop_lut5_I0_O)        0.101     1.836 r  uart_inst/transmitter/baud_rate_clk_i_1/O
                         net (fo=1, routed)           0.000     1.836    uart_inst/transmitter/baud_rate_clk
    SLICE_X32Y25         FDRE                                         r  uart_inst/transmitter/baud_rate_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.817     1.976    uart_inst/transmitter/CLKX
    SLICE_X32Y25         FDRE                                         r  uart_inst/transmitter/baud_rate_clk_reg/C
                         clock pessimism             -0.512     1.464    
    SLICE_X32Y25         FDRE (Hold_fdre_C_D)         0.131     1.595    uart_inst/transmitter/baud_rate_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 uart_inst/transmitter/start_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_inst/transmitter/start_detected_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.945%)  route 0.171ns (45.055%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.555     1.467    uart_inst/transmitter/CLKX
    SLICE_X34Y27         FDSE                                         r  uart_inst/transmitter/start_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDSE (Prop_fdse_C_Q)         0.164     1.631 f  uart_inst/transmitter/start_reset_reg/Q
                         net (fo=4, routed)           0.171     1.803    uart_inst/transmitter/start_reset_reg_n_0
    SLICE_X34Y28         LUT4 (Prop_lut4_I1_O)        0.045     1.848 r  uart_inst/transmitter/start_detected_i_1/O
                         net (fo=1, routed)           0.000     1.848    uart_inst/transmitter/start_detected_i_1_n_0
    SLICE_X34Y28         FDRE                                         r  uart_inst/transmitter/start_detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.822     1.981    uart_inst/transmitter/CLKX
    SLICE_X34Y28         FDRE                                         r  uart_inst/transmitter/start_detected_reg/C
                         clock pessimism             -0.500     1.481    
    SLICE_X34Y28         FDRE (Hold_fdre_C_D)         0.120     1.601    uart_inst/transmitter/start_detected_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 uart_inst/transmitter/baud_rate_clk_generator.baud_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_inst/transmitter/baud_rate_clk_generator.baud_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.246ns (66.708%)  route 0.123ns (33.292%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.552     1.464    uart_inst/transmitter/CLKX
    SLICE_X32Y25         FDRE                                         r  uart_inst/transmitter/baud_rate_clk_generator.baud_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.148     1.612 r  uart_inst/transmitter/baud_rate_clk_generator.baud_count_reg[9]/Q
                         net (fo=6, routed)           0.123     1.735    uart_inst/transmitter/baud_count[9]
    SLICE_X32Y25         LUT5 (Prop_lut5_I1_O)        0.098     1.833 r  uart_inst/transmitter/baud_rate_clk_generator.baud_count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.833    uart_inst/transmitter/baud_count_0[7]
    SLICE_X32Y25         FDRE                                         r  uart_inst/transmitter/baud_rate_clk_generator.baud_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.817     1.976    uart_inst/transmitter/CLKX
    SLICE_X32Y25         FDRE                                         r  uart_inst/transmitter/baud_rate_clk_generator.baud_count_reg[7]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X32Y25         FDRE (Hold_fdre_C_D)         0.121     1.585    uart_inst/transmitter/baud_rate_clk_generator.baud_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 uart_inst/transmitter/baud_rate_clk_generator.baud_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_inst/transmitter/baud_rate_clk_generator.baud_count_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.531%)  route 0.155ns (45.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.552     1.464    uart_inst/transmitter/CLKX
    SLICE_X33Y24         FDRE                                         r  uart_inst/transmitter/baud_rate_clk_generator.baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  uart_inst/transmitter/baud_rate_clk_generator.baud_count_reg[0]/Q
                         net (fo=8, routed)           0.155     1.760    uart_inst/transmitter/baud_count[0]
    SLICE_X33Y24         LUT3 (Prop_lut3_I1_O)        0.045     1.805 r  uart_inst/transmitter/baud_rate_clk_generator.baud_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.805    uart_inst/transmitter/baud_count_0[2]
    SLICE_X33Y24         FDSE                                         r  uart_inst/transmitter/baud_rate_clk_generator.baud_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.817     1.976    uart_inst/transmitter/CLKX
    SLICE_X33Y24         FDSE                                         r  uart_inst/transmitter/baud_rate_clk_generator.baud_count_reg[2]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X33Y24         FDSE (Hold_fdse_C_D)         0.092     1.556    uart_inst/transmitter/baud_rate_clk_generator.baud_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 uart_inst/transmitter/start_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_inst/transmitter/stored_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.373%)  route 0.175ns (45.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.555     1.467    uart_inst/transmitter/CLKX
    SLICE_X34Y27         FDSE                                         r  uart_inst/transmitter/start_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDSE (Prop_fdse_C_Q)         0.164     1.631 r  uart_inst/transmitter/start_reset_reg/Q
                         net (fo=4, routed)           0.175     1.807    uart_inst/transmitter/start_reset_reg_n_0
    SLICE_X34Y28         LUT6 (Prop_lut6_I4_O)        0.045     1.852 r  uart_inst/transmitter/stored_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.852    uart_inst/transmitter/stored_data[0]_i_1_n_0
    SLICE_X34Y28         FDRE                                         r  uart_inst/transmitter/stored_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.822     1.981    uart_inst/transmitter/CLKX
    SLICE_X34Y28         FDRE                                         r  uart_inst/transmitter/stored_data_reg[0]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X34Y28         FDRE (Hold_fdre_C_D)         0.121     1.602    uart_inst/transmitter/stored_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 uart_inst/transmitter/baud_rate_clk_generator.baud_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_inst/transmitter/baud_rate_clk_generator.baud_count_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.055%)  route 0.158ns (45.945%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.552     1.464    uart_inst/transmitter/CLKX
    SLICE_X33Y24         FDRE                                         r  uart_inst/transmitter/baud_rate_clk_generator.baud_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  uart_inst/transmitter/baud_rate_clk_generator.baud_count_reg[0]/Q
                         net (fo=8, routed)           0.158     1.763    uart_inst/transmitter/baud_count[0]
    SLICE_X33Y24         LUT6 (Prop_lut6_I0_O)        0.045     1.808 r  uart_inst/transmitter/baud_rate_clk_generator.baud_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.808    uart_inst/transmitter/baud_count_0[5]
    SLICE_X33Y24         FDSE                                         r  uart_inst/transmitter/baud_rate_clk_generator.baud_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.817     1.976    uart_inst/transmitter/CLKX
    SLICE_X33Y24         FDSE                                         r  uart_inst/transmitter/baud_rate_clk_generator.baud_count_reg[5]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X33Y24         FDSE (Hold_fdse_C_D)         0.092     1.556    uart_inst/transmitter/baud_rate_clk_generator.baud_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLKX }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  CLKX_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X33Y28    debounce_inst_1/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X33Y30    debounce_inst_1/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X33Y30    debounce_inst_1/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X33Y31    debounce_inst_1/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X33Y31    debounce_inst_1/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X33Y31    debounce_inst_1/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X33Y31    debounce_inst_1/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X33Y32    debounce_inst_1/count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X33Y32    debounce_inst_1/count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X33Y28    debounce_inst_1/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X33Y28    debounce_inst_1/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X33Y30    debounce_inst_1/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X33Y30    debounce_inst_1/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X33Y30    debounce_inst_1/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X33Y30    debounce_inst_1/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X33Y31    debounce_inst_1/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X33Y31    debounce_inst_1/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X33Y31    debounce_inst_1/count_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X33Y31    debounce_inst_1/count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X33Y28    debounce_inst_1/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X33Y28    debounce_inst_1/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X33Y30    debounce_inst_1/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X33Y30    debounce_inst_1/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X33Y30    debounce_inst_1/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X33Y30    debounce_inst_1/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X33Y31    debounce_inst_1/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X33Y31    debounce_inst_1/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X33Y31    debounce_inst_1/count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X33Y31    debounce_inst_1/count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.565ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 debounce_inst_3/sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            guess_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.671ns (22.035%)  route 2.374ns (77.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 9.495 - 8.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.742     5.411    debounce_inst_3/CLKX
    SLICE_X38Y29         FDCE                                         r  debounce_inst_3/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDCE (Prop_fdce_C_Q)         0.518     5.929 f  debounce_inst_3/sig_reg/Q
                         net (fo=6, routed)           1.480     7.409    debounce_inst_3/btn_db2
    SLICE_X34Y33         LUT3 (Prop_lut3_I0_O)        0.153     7.562 r  debounce_inst_3/guess[0]_i_1/O
                         net (fo=1, routed)           0.894     8.456    debounce_inst_3_n_4
    SLICE_X31Y33         FDCE                                         r  guess_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.490     9.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.492     9.495    clk_125
    SLICE_X31Y33         FDCE                                         r  guess_reg[0]/C
                         clock pessimism              0.000     9.495    
                         clock uncertainty           -0.166     9.329    
    SLICE_X31Y33         FDCE (Setup_fdce_C_D)       -0.308     9.021    guess_reg[0]
  -------------------------------------------------------------------
                         required time                          9.021    
                         arrival time                          -8.456    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 debounce_inst_2/sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_sequential_user_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 0.956ns (31.342%)  route 2.094ns (68.658%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -3.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 9.501 - 8.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.742     5.411    debounce_inst_2/CLKX
    SLICE_X37Y29         FDCE                                         r  debounce_inst_2/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.456     5.867 r  debounce_inst_2/sig_reg/Q
                         net (fo=5, routed)           1.192     7.059    debounce_inst_1/btn_db1
    SLICE_X34Y33         LUT4 (Prop_lut4_I1_O)        0.152     7.211 r  debounce_inst_1/FSM_sequential_user[0]_i_4/O
                         net (fo=1, routed)           0.902     8.113    debounce_inst_1/FSM_sequential_user[0]_i_4_n_0
    SLICE_X31Y41         LUT5 (Prop_lut5_I2_O)        0.348     8.461 r  debounce_inst_1/FSM_sequential_user[0]_i_1/O
                         net (fo=1, routed)           0.000     8.461    debounce_inst_1_n_1
    SLICE_X31Y41         FDCE                                         r  FSM_sequential_user_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.490     9.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.498     9.501    clk_125
    SLICE_X31Y41         FDCE                                         r  FSM_sequential_user_reg[0]/C
                         clock pessimism              0.000     9.501    
                         clock uncertainty           -0.166     9.335    
    SLICE_X31Y41         FDCE (Setup_fdce_C_D)        0.029     9.364    FSM_sequential_user_reg[0]
  -------------------------------------------------------------------
                         required time                          9.364    
                         arrival time                          -8.461    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.935ns  (required time - arrival time)
  Source:                 debounce_inst_3/sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            temp_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 0.642ns (22.772%)  route 2.177ns (77.228%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.742     5.411    debounce_inst_3/CLKX
    SLICE_X38Y29         FDCE                                         r  debounce_inst_3/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDCE (Prop_fdce_C_Q)         0.518     5.929 f  debounce_inst_3/sig_reg/Q
                         net (fo=6, routed)           1.480     7.409    debounce_inst_3/btn_db2
    SLICE_X34Y33         LUT5 (Prop_lut5_I1_O)        0.124     7.533 r  debounce_inst_3/temp[0]_i_1/O
                         net (fo=32, routed)          0.697     8.230    debounce_inst_3_n_2
    SLICE_X32Y38         FDCE                                         r  temp_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.490     9.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.497     9.500    clk_125
    SLICE_X32Y38         FDCE                                         r  temp_reg[28]/C
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.166     9.334    
    SLICE_X32Y38         FDCE (Setup_fdce_C_CE)      -0.169     9.165    temp_reg[28]
  -------------------------------------------------------------------
                         required time                          9.165    
                         arrival time                          -8.230    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.935ns  (required time - arrival time)
  Source:                 debounce_inst_3/sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            temp_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 0.642ns (22.772%)  route 2.177ns (77.228%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.742     5.411    debounce_inst_3/CLKX
    SLICE_X38Y29         FDCE                                         r  debounce_inst_3/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDCE (Prop_fdce_C_Q)         0.518     5.929 f  debounce_inst_3/sig_reg/Q
                         net (fo=6, routed)           1.480     7.409    debounce_inst_3/btn_db2
    SLICE_X34Y33         LUT5 (Prop_lut5_I1_O)        0.124     7.533 r  debounce_inst_3/temp[0]_i_1/O
                         net (fo=32, routed)          0.697     8.230    debounce_inst_3_n_2
    SLICE_X32Y38         FDCE                                         r  temp_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.490     9.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.497     9.500    clk_125
    SLICE_X32Y38         FDCE                                         r  temp_reg[29]/C
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.166     9.334    
    SLICE_X32Y38         FDCE (Setup_fdce_C_CE)      -0.169     9.165    temp_reg[29]
  -------------------------------------------------------------------
                         required time                          9.165    
                         arrival time                          -8.230    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.935ns  (required time - arrival time)
  Source:                 debounce_inst_3/sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            temp_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 0.642ns (22.772%)  route 2.177ns (77.228%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.742     5.411    debounce_inst_3/CLKX
    SLICE_X38Y29         FDCE                                         r  debounce_inst_3/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDCE (Prop_fdce_C_Q)         0.518     5.929 f  debounce_inst_3/sig_reg/Q
                         net (fo=6, routed)           1.480     7.409    debounce_inst_3/btn_db2
    SLICE_X34Y33         LUT5 (Prop_lut5_I1_O)        0.124     7.533 r  debounce_inst_3/temp[0]_i_1/O
                         net (fo=32, routed)          0.697     8.230    debounce_inst_3_n_2
    SLICE_X32Y38         FDCE                                         r  temp_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.490     9.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.497     9.500    clk_125
    SLICE_X32Y38         FDCE                                         r  temp_reg[30]/C
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.166     9.334    
    SLICE_X32Y38         FDCE (Setup_fdce_C_CE)      -0.169     9.165    temp_reg[30]
  -------------------------------------------------------------------
                         required time                          9.165    
                         arrival time                          -8.230    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.935ns  (required time - arrival time)
  Source:                 debounce_inst_3/sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            temp_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 0.642ns (22.772%)  route 2.177ns (77.228%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 9.500 - 8.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.742     5.411    debounce_inst_3/CLKX
    SLICE_X38Y29         FDCE                                         r  debounce_inst_3/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDCE (Prop_fdce_C_Q)         0.518     5.929 f  debounce_inst_3/sig_reg/Q
                         net (fo=6, routed)           1.480     7.409    debounce_inst_3/btn_db2
    SLICE_X34Y33         LUT5 (Prop_lut5_I1_O)        0.124     7.533 r  debounce_inst_3/temp[0]_i_1/O
                         net (fo=32, routed)          0.697     8.230    debounce_inst_3_n_2
    SLICE_X32Y38         FDCE                                         r  temp_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.490     9.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.497     9.500    clk_125
    SLICE_X32Y38         FDCE                                         r  temp_reg[31]/C
                         clock pessimism              0.000     9.500    
                         clock uncertainty           -0.166     9.334    
    SLICE_X32Y38         FDCE (Setup_fdce_C_CE)      -0.169     9.165    temp_reg[31]
  -------------------------------------------------------------------
                         required time                          9.165    
                         arrival time                          -8.230    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 debounce_inst_3/sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            temp_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.642ns (22.919%)  route 2.159ns (77.081%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 9.499 - 8.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.742     5.411    debounce_inst_3/CLKX
    SLICE_X38Y29         FDCE                                         r  debounce_inst_3/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDCE (Prop_fdce_C_Q)         0.518     5.929 f  debounce_inst_3/sig_reg/Q
                         net (fo=6, routed)           1.480     7.409    debounce_inst_3/btn_db2
    SLICE_X34Y33         LUT5 (Prop_lut5_I1_O)        0.124     7.533 r  debounce_inst_3/temp[0]_i_1/O
                         net (fo=32, routed)          0.679     8.212    debounce_inst_3_n_2
    SLICE_X32Y37         FDCE                                         r  temp_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.490     9.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.496     9.499    clk_125
    SLICE_X32Y37         FDCE                                         r  temp_reg[24]/C
                         clock pessimism              0.000     9.499    
                         clock uncertainty           -0.166     9.333    
    SLICE_X32Y37         FDCE (Setup_fdce_C_CE)      -0.169     9.164    temp_reg[24]
  -------------------------------------------------------------------
                         required time                          9.164    
                         arrival time                          -8.212    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 debounce_inst_3/sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            temp_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.642ns (22.919%)  route 2.159ns (77.081%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 9.499 - 8.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.742     5.411    debounce_inst_3/CLKX
    SLICE_X38Y29         FDCE                                         r  debounce_inst_3/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDCE (Prop_fdce_C_Q)         0.518     5.929 f  debounce_inst_3/sig_reg/Q
                         net (fo=6, routed)           1.480     7.409    debounce_inst_3/btn_db2
    SLICE_X34Y33         LUT5 (Prop_lut5_I1_O)        0.124     7.533 r  debounce_inst_3/temp[0]_i_1/O
                         net (fo=32, routed)          0.679     8.212    debounce_inst_3_n_2
    SLICE_X32Y37         FDCE                                         r  temp_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.490     9.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.496     9.499    clk_125
    SLICE_X32Y37         FDCE                                         r  temp_reg[25]/C
                         clock pessimism              0.000     9.499    
                         clock uncertainty           -0.166     9.333    
    SLICE_X32Y37         FDCE (Setup_fdce_C_CE)      -0.169     9.164    temp_reg[25]
  -------------------------------------------------------------------
                         required time                          9.164    
                         arrival time                          -8.212    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 debounce_inst_3/sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            temp_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.642ns (22.919%)  route 2.159ns (77.081%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 9.499 - 8.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.742     5.411    debounce_inst_3/CLKX
    SLICE_X38Y29         FDCE                                         r  debounce_inst_3/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDCE (Prop_fdce_C_Q)         0.518     5.929 f  debounce_inst_3/sig_reg/Q
                         net (fo=6, routed)           1.480     7.409    debounce_inst_3/btn_db2
    SLICE_X34Y33         LUT5 (Prop_lut5_I1_O)        0.124     7.533 r  debounce_inst_3/temp[0]_i_1/O
                         net (fo=32, routed)          0.679     8.212    debounce_inst_3_n_2
    SLICE_X32Y37         FDCE                                         r  temp_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.490     9.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.496     9.499    clk_125
    SLICE_X32Y37         FDCE                                         r  temp_reg[26]/C
                         clock pessimism              0.000     9.499    
                         clock uncertainty           -0.166     9.333    
    SLICE_X32Y37         FDCE (Setup_fdce_C_CE)      -0.169     9.164    temp_reg[26]
  -------------------------------------------------------------------
                         required time                          9.164    
                         arrival time                          -8.212    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 debounce_inst_3/sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            temp_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.642ns (22.919%)  route 2.159ns (77.081%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 9.499 - 8.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.742     5.411    debounce_inst_3/CLKX
    SLICE_X38Y29         FDCE                                         r  debounce_inst_3/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDCE (Prop_fdce_C_Q)         0.518     5.929 f  debounce_inst_3/sig_reg/Q
                         net (fo=6, routed)           1.480     7.409    debounce_inst_3/btn_db2
    SLICE_X34Y33         LUT5 (Prop_lut5_I1_O)        0.124     7.533 r  debounce_inst_3/temp[0]_i_1/O
                         net (fo=32, routed)          0.679     8.212    debounce_inst_3_n_2
    SLICE_X32Y37         FDCE                                         r  temp_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.490     9.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.313 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.912    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.496     9.499    clk_125
    SLICE_X32Y37         FDCE                                         r  temp_reg[27]/C
                         clock pessimism              0.000     9.499    
                         clock uncertainty           -0.166     9.333    
    SLICE_X32Y37         FDCE (Setup_fdce_C_CE)      -0.169     9.164    temp_reg[27]
  -------------------------------------------------------------------
                         required time                          9.164    
                         arrival time                          -8.212    
  -------------------------------------------------------------------
                         slack                                  0.952    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.034ns  (arrival time - required time)
  Source:                 debounce_inst_1/sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rollState_reg_inv/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.209ns (33.529%)  route 0.414ns (66.471%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.558     1.470    debounce_inst_1/CLKX
    SLICE_X34Y31         FDCE                                         r  debounce_inst_1/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.164     1.634 r  debounce_inst_1/sig_reg/Q
                         net (fo=4, routed)           0.359     1.993    debounce_inst_1/btn_db0
    SLICE_X34Y33         LUT5 (Prop_lut5_I1_O)        0.045     2.038 r  debounce_inst_1/rollState_inv_i_1/O
                         net (fo=1, routed)           0.056     2.094    debounce_inst_1_n_2
    SLICE_X35Y33         FDCE                                         r  rollState_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         0.825     0.827    clk_125
    SLICE_X35Y33         FDCE                                         r  rollState_reg_inv/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.166     0.993    
    SLICE_X35Y33         FDCE (Hold_fdce_C_D)         0.066     1.059    rollState_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.065ns  (arrival time - required time)
  Source:                 debounce_inst_1/sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_data_tx_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.209ns (36.707%)  route 0.360ns (63.293%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.558     1.470    debounce_inst_1/CLKX
    SLICE_X34Y31         FDCE                                         r  debounce_inst_1/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.164     1.634 r  debounce_inst_1/sig_reg/Q
                         net (fo=4, routed)           0.175     1.809    debounce_inst_3/btn_db0
    SLICE_X34Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.854 r  debounce_inst_3/guess[1]_i_1/O
                         net (fo=4, routed)           0.185     2.040    guess
    SLICE_X34Y30         FDCE                                         r  uart_data_tx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         0.822     0.824    clk_125
    SLICE_X34Y30         FDCE                                         r  uart_data_tx_reg[0]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.166     0.990    
    SLICE_X34Y30         FDCE (Hold_fdce_C_CE)       -0.016     0.974    uart_data_tx_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.065ns  (arrival time - required time)
  Source:                 debounce_inst_1/sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_data_tx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.209ns (36.707%)  route 0.360ns (63.293%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.558     1.470    debounce_inst_1/CLKX
    SLICE_X34Y31         FDCE                                         r  debounce_inst_1/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.164     1.634 r  debounce_inst_1/sig_reg/Q
                         net (fo=4, routed)           0.175     1.809    debounce_inst_3/btn_db0
    SLICE_X34Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.854 r  debounce_inst_3/guess[1]_i_1/O
                         net (fo=4, routed)           0.185     2.040    guess
    SLICE_X34Y30         FDCE                                         r  uart_data_tx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         0.822     0.824    clk_125
    SLICE_X34Y30         FDCE                                         r  uart_data_tx_reg[1]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.166     0.990    
    SLICE_X34Y30         FDCE (Hold_fdce_C_CE)       -0.016     0.974    uart_data_tx_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.111ns  (arrival time - required time)
  Source:                 debounce_inst_1/sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            guess_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.209ns (35.226%)  route 0.384ns (64.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.558     1.470    debounce_inst_1/CLKX
    SLICE_X34Y31         FDCE                                         r  debounce_inst_1/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.164     1.634 r  debounce_inst_1/sig_reg/Q
                         net (fo=4, routed)           0.175     1.809    debounce_inst_3/btn_db0
    SLICE_X34Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.854 r  debounce_inst_3/guess[1]_i_1/O
                         net (fo=4, routed)           0.209     2.064    guess
    SLICE_X31Y32         FDCE                                         r  guess_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         0.823     0.825    clk_125
    SLICE_X31Y32         FDCE                                         r  guess_reg[1]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.166     0.991    
    SLICE_X31Y32         FDCE (Hold_fdce_C_CE)       -0.039     0.952    guess_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.952    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.149ns  (arrival time - required time)
  Source:                 debounce_inst_4/sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            guess_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.186ns (25.324%)  route 0.548ns (74.676%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.586     1.498    debounce_inst_4/CLKX
    SLICE_X43Y30         FDCE                                         r  debounce_inst_4/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDCE (Prop_fdce_C_Q)         0.141     1.639 r  debounce_inst_4/sig_reg/Q
                         net (fo=6, routed)           0.548     2.188    debounce_inst_3/btn_db3
    SLICE_X31Y32         LUT2 (Prop_lut2_I1_O)        0.045     2.233 r  debounce_inst_3/guess[1]_i_2/O
                         net (fo=1, routed)           0.000     2.233    debounce_inst_3_n_3
    SLICE_X31Y32         FDCE                                         r  guess_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         0.823     0.825    clk_125
    SLICE_X31Y32         FDCE                                         r  guess_reg[1]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.166     0.991    
    SLICE_X31Y32         FDCE (Hold_fdce_C_D)         0.092     1.083    guess_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.170ns  (arrival time - required time)
  Source:                 debounce_inst_1/sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            guess_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.209ns (32.010%)  route 0.444ns (67.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.558     1.470    debounce_inst_1/CLKX
    SLICE_X34Y31         FDCE                                         r  debounce_inst_1/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.164     1.634 r  debounce_inst_1/sig_reg/Q
                         net (fo=4, routed)           0.175     1.809    debounce_inst_3/btn_db0
    SLICE_X34Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.854 r  debounce_inst_3/guess[1]_i_1/O
                         net (fo=4, routed)           0.269     2.123    guess
    SLICE_X31Y33         FDCE                                         r  guess_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         0.824     0.826    clk_125
    SLICE_X31Y33         FDCE                                         r  guess_reg[0]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.166     0.992    
    SLICE_X31Y33         FDCE (Hold_fdce_C_CE)       -0.039     0.953    guess_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.953    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.220ns  (arrival time - required time)
  Source:                 debounce_inst_1/sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            temp_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.209ns (28.774%)  route 0.517ns (71.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.558     1.470    debounce_inst_1/CLKX
    SLICE_X34Y31         FDCE                                         r  debounce_inst_1/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.164     1.634 f  debounce_inst_1/sig_reg/Q
                         net (fo=4, routed)           0.356     1.990    debounce_inst_3/btn_db0
    SLICE_X34Y33         LUT5 (Prop_lut5_I4_O)        0.045     2.035 r  debounce_inst_3/temp[0]_i_1/O
                         net (fo=32, routed)          0.162     2.197    debounce_inst_3_n_2
    SLICE_X32Y33         FDCE                                         r  temp_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         0.824     0.826    clk_125
    SLICE_X32Y33         FDCE                                         r  temp_reg[10]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.166     0.992    
    SLICE_X32Y33         FDCE (Hold_fdce_C_CE)       -0.016     0.976    temp_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.220ns  (arrival time - required time)
  Source:                 debounce_inst_1/sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            temp_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.209ns (28.774%)  route 0.517ns (71.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.558     1.470    debounce_inst_1/CLKX
    SLICE_X34Y31         FDCE                                         r  debounce_inst_1/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.164     1.634 f  debounce_inst_1/sig_reg/Q
                         net (fo=4, routed)           0.356     1.990    debounce_inst_3/btn_db0
    SLICE_X34Y33         LUT5 (Prop_lut5_I4_O)        0.045     2.035 r  debounce_inst_3/temp[0]_i_1/O
                         net (fo=32, routed)          0.162     2.197    debounce_inst_3_n_2
    SLICE_X32Y33         FDCE                                         r  temp_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         0.824     0.826    clk_125
    SLICE_X32Y33         FDCE                                         r  temp_reg[11]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.166     0.992    
    SLICE_X32Y33         FDCE (Hold_fdce_C_CE)       -0.016     0.976    temp_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.220ns  (arrival time - required time)
  Source:                 debounce_inst_1/sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            temp_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.209ns (28.774%)  route 0.517ns (71.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.558     1.470    debounce_inst_1/CLKX
    SLICE_X34Y31         FDCE                                         r  debounce_inst_1/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.164     1.634 f  debounce_inst_1/sig_reg/Q
                         net (fo=4, routed)           0.356     1.990    debounce_inst_3/btn_db0
    SLICE_X34Y33         LUT5 (Prop_lut5_I4_O)        0.045     2.035 r  debounce_inst_3/temp[0]_i_1/O
                         net (fo=32, routed)          0.162     2.197    debounce_inst_3_n_2
    SLICE_X32Y33         FDCE                                         r  temp_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         0.824     0.826    clk_125
    SLICE_X32Y33         FDCE                                         r  temp_reg[8]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.166     0.992    
    SLICE_X32Y33         FDCE (Hold_fdce_C_CE)       -0.016     0.976    temp_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.220ns  (arrival time - required time)
  Source:                 debounce_inst_1/sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            temp_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.209ns (28.774%)  route 0.517ns (71.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.558     1.470    debounce_inst_1/CLKX
    SLICE_X34Y31         FDCE                                         r  debounce_inst_1/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.164     1.634 f  debounce_inst_1/sig_reg/Q
                         net (fo=4, routed)           0.356     1.990    debounce_inst_3/btn_db0
    SLICE_X34Y33         LUT5 (Prop_lut5_I4_O)        0.045     2.035 r  debounce_inst_3/temp[0]_i_1/O
                         net (fo=32, routed)          0.162     2.197    debounce_inst_3_n_2
    SLICE_X32Y33         FDCE                                         r  temp_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         0.824     0.826    clk_125
    SLICE_X32Y33         FDCE                                         r  temp_reg[9]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.166     0.992    
    SLICE_X32Y33         FDCE (Hold_fdce_C_CE)       -0.016     0.976    temp_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  1.220    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.515ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.717ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.515ns  (required time - arrival time)
  Source:                 uart_data_tx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_inst/transmitter/stored_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.618ns  (logic 0.642ns (9.700%)  route 5.976ns (90.300%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 12.883 - 8.000 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.680     1.680    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.662     1.665    clk_125
    SLICE_X34Y30         FDCE                                         r  uart_data_tx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDCE (Prop_fdce_C_Q)         0.518     2.183 r  uart_data_tx_reg[0]/Q
                         net (fo=1, routed)           5.976     8.159    uart_inst/transmitter/Q[0]
    SLICE_X34Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.283 r  uart_inst/transmitter/stored_data[0]_i_1/O
                         net (fo=1, routed)           0.000     8.283    uart_inst/transmitter/stored_data[0]_i_1_n_0
    SLICE_X34Y28         FDRE                                         r  uart_inst/transmitter/stored_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLKX (IN)
                         net (fo=0)                   0.000     8.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.491    12.883    uart_inst/transmitter/CLKX
    SLICE_X34Y28         FDRE                                         r  uart_inst/transmitter/stored_data_reg[0]/C
                         clock pessimism              0.000    12.883    
                         clock uncertainty           -0.166    12.717    
    SLICE_X34Y28         FDRE (Setup_fdre_C_D)        0.081    12.798    uart_inst/transmitter/stored_data_reg[0]
  -------------------------------------------------------------------
                         required time                         12.798    
                         arrival time                          -8.283    
  -------------------------------------------------------------------
                         slack                                  4.515    

Slack (MET) :             4.535ns  (required time - arrival time)
  Source:                 uart_data_tx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_inst/transmitter/stored_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.596ns  (logic 0.642ns (9.733%)  route 5.954ns (90.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 12.883 - 8.000 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.680     1.680    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.662     1.665    clk_125
    SLICE_X34Y30         FDCE                                         r  uart_data_tx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDCE (Prop_fdce_C_Q)         0.518     2.183 r  uart_data_tx_reg[1]/Q
                         net (fo=1, routed)           5.954     8.137    uart_inst/transmitter/Q[1]
    SLICE_X34Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.261 r  uart_inst/transmitter/stored_data[1]_i_1/O
                         net (fo=1, routed)           0.000     8.261    uart_inst/transmitter/stored_data[1]_i_1_n_0
    SLICE_X34Y28         FDRE                                         r  uart_inst/transmitter/stored_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLKX (IN)
                         net (fo=0)                   0.000     8.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.491    12.883    uart_inst/transmitter/CLKX
    SLICE_X34Y28         FDRE                                         r  uart_inst/transmitter/stored_data_reg[1]/C
                         clock pessimism              0.000    12.883    
                         clock uncertainty           -0.166    12.717    
    SLICE_X34Y28         FDRE (Setup_fdre_C_D)        0.079    12.796    uart_inst/transmitter/stored_data_reg[1]
  -------------------------------------------------------------------
                         required time                         12.796    
                         arrival time                          -8.261    
  -------------------------------------------------------------------
                         slack                                  4.535    

Slack (MET) :             5.152ns  (required time - arrival time)
  Source:                 tx_start_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_inst/transmitter/start_detected_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 0.580ns (9.705%)  route 5.396ns (90.295%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 12.883 - 8.000 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.680     1.680    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.663     1.666    clk_125
    SLICE_X35Y31         FDCE                                         r  tx_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDCE (Prop_fdce_C_Q)         0.456     2.122 r  tx_start_reg/Q
                         net (fo=3, routed)           5.396     7.518    uart_inst/transmitter/tx_start
    SLICE_X34Y28         LUT4 (Prop_lut4_I3_O)        0.124     7.642 r  uart_inst/transmitter/start_detected_i_1/O
                         net (fo=1, routed)           0.000     7.642    uart_inst/transmitter/start_detected_i_1_n_0
    SLICE_X34Y28         FDRE                                         r  uart_inst/transmitter/start_detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLKX (IN)
                         net (fo=0)                   0.000     8.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.491    12.883    uart_inst/transmitter/CLKX
    SLICE_X34Y28         FDRE                                         r  uart_inst/transmitter/start_detected_reg/C
                         clock pessimism              0.000    12.883    
                         clock uncertainty           -0.166    12.717    
    SLICE_X34Y28         FDRE (Setup_fdre_C_D)        0.077    12.794    uart_inst/transmitter/start_detected_reg
  -------------------------------------------------------------------
                         required time                         12.794    
                         arrival time                          -7.642    
  -------------------------------------------------------------------
                         slack                                  5.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 tx_start_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_inst/transmitter/stored_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.055ns  (logic 0.467ns (9.239%)  route 4.588ns (90.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.332ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.490     1.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.490     1.493    clk_125
    SLICE_X35Y31         FDCE                                         r  tx_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDCE (Prop_fdce_C_Q)         0.367     1.860 r  tx_start_reg/Q
                         net (fo=3, routed)           4.588     6.448    uart_inst/transmitter/tx_start
    SLICE_X34Y28         LUT6 (Prop_lut6_I2_O)        0.100     6.548 r  uart_inst/transmitter/stored_data[0]_i_1/O
                         net (fo=1, routed)           0.000     6.548    uart_inst/transmitter/stored_data[0]_i_1_n_0
    SLICE_X34Y28         FDRE                                         r  uart_inst/transmitter/stored_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.663     5.332    uart_inst/transmitter/CLKX
    SLICE_X34Y28         FDRE                                         r  uart_inst/transmitter/stored_data_reg[0]/C
                         clock pessimism              0.000     5.332    
                         clock uncertainty            0.166     5.498    
    SLICE_X34Y28         FDRE (Hold_fdre_C_D)         0.333     5.831    uart_inst/transmitter/stored_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.831    
                         arrival time                           6.548    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 tx_start_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_inst/transmitter/stored_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.058ns  (logic 0.467ns (9.234%)  route 4.591ns (90.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.332ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.490     1.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.490     1.493    clk_125
    SLICE_X35Y31         FDCE                                         r  tx_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDCE (Prop_fdce_C_Q)         0.367     1.860 r  tx_start_reg/Q
                         net (fo=3, routed)           4.591     6.451    uart_inst/transmitter/tx_start
    SLICE_X34Y28         LUT6 (Prop_lut6_I2_O)        0.100     6.551 r  uart_inst/transmitter/stored_data[1]_i_1/O
                         net (fo=1, routed)           0.000     6.551    uart_inst/transmitter/stored_data[1]_i_1_n_0
    SLICE_X34Y28         FDRE                                         r  uart_inst/transmitter/stored_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.663     5.332    uart_inst/transmitter/CLKX
    SLICE_X34Y28         FDRE                                         r  uart_inst/transmitter/stored_data_reg[1]/C
                         clock pessimism              0.000     5.332    
                         clock uncertainty            0.166     5.498    
    SLICE_X34Y28         FDRE (Hold_fdre_C_D)         0.331     5.829    uart_inst/transmitter/stored_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.829    
                         arrival time                           6.551    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 tx_start_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_inst/transmitter/start_detected_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.103ns  (logic 0.467ns (9.151%)  route 4.636ns (90.849%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.332ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.490     1.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.490     1.493    clk_125
    SLICE_X35Y31         FDCE                                         r  tx_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDCE (Prop_fdce_C_Q)         0.367     1.860 r  tx_start_reg/Q
                         net (fo=3, routed)           4.636     6.496    uart_inst/transmitter/tx_start
    SLICE_X34Y28         LUT4 (Prop_lut4_I3_O)        0.100     6.596 r  uart_inst/transmitter/start_detected_i_1/O
                         net (fo=1, routed)           0.000     6.596    uart_inst/transmitter/start_detected_i_1_n_0
    SLICE_X34Y28         FDRE                                         r  uart_inst/transmitter/start_detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.663     5.332    uart_inst/transmitter/CLKX
    SLICE_X34Y28         FDRE                                         r  uart_inst/transmitter/start_detected_reg/C
                         clock pessimism              0.000     5.332    
                         clock uncertainty            0.166     5.498    
    SLICE_X34Y28         FDRE (Hold_fdre_C_D)         0.330     5.828    uart_inst/transmitter/start_detected_reg
  -------------------------------------------------------------------
                         required time                         -5.828    
                         arrival time                           6.596    
  -------------------------------------------------------------------
                         slack                                  0.768    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segInput_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.459ns  (logic 4.713ns (45.055%)  route 5.747ns (54.945%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.680     1.680    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.748     1.751    clk_125
    SLICE_X37Y37         FDCE                                         r  segInput_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDCE (Prop_fdce_C_Q)         0.456     2.207 f  segInput_reg[28]/Q
                         net (fo=1, routed)           0.845     3.052    segIn[28]
    SLICE_X37Y37         LUT4 (Prop_lut4_I0_O)        0.124     3.176 f  jc_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.859     4.035    jc_OBUF[6]_inst_i_7_n_0
    SLICE_X38Y36         LUT6 (Prop_lut6_I0_O)        0.124     4.159 f  jc_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.432     4.591    jc_OBUF[6]_inst_i_4_n_0
    SLICE_X38Y35         LUT5 (Prop_lut5_I3_O)        0.124     4.715 f  jc_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.114     5.829    jc_OBUF[6]_inst_i_2_n_0
    SLICE_X40Y32         LUT5 (Prop_lut5_I3_O)        0.152     5.981 r  jc_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.497     8.478    jc_OBUF[6]
    V17                  OBUF (Prop_obuf_I_O)         3.733    12.210 r  jc_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.210    jc[6]
    V17                                                               r  jc[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.873ns  (logic 4.792ns (48.533%)  route 5.081ns (51.467%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.680     1.680    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.748     1.751    clk_125
    SLICE_X37Y37         FDCE                                         r  segInput_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDCE (Prop_fdce_C_Q)         0.456     2.207 f  segInput_reg[28]/Q
                         net (fo=1, routed)           0.845     3.052    segIn[28]
    SLICE_X37Y37         LUT4 (Prop_lut4_I0_O)        0.124     3.176 f  jc_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.859     4.035    jc_OBUF[6]_inst_i_7_n_0
    SLICE_X38Y36         LUT6 (Prop_lut6_I0_O)        0.124     4.159 f  jc_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.432     4.591    jc_OBUF[6]_inst_i_4_n_0
    SLICE_X38Y35         LUT5 (Prop_lut5_I3_O)        0.124     4.715 f  jc_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.742     5.457    jc_OBUF[6]_inst_i_2_n_0
    SLICE_X40Y33         LUT5 (Prop_lut5_I0_O)        0.150     5.607 r  jc_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.203     7.810    jc_OBUF[3]
    U12                  OBUF (Prop_obuf_I_O)         3.814    11.624 r  jc_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.624    jc[3]
    U12                                                               r  jc[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.674ns  (logic 4.564ns (47.180%)  route 5.110ns (52.820%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.680     1.680    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.748     1.751    clk_125
    SLICE_X37Y37         FDCE                                         r  segInput_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDCE (Prop_fdce_C_Q)         0.456     2.207 f  segInput_reg[28]/Q
                         net (fo=1, routed)           0.845     3.052    segIn[28]
    SLICE_X37Y37         LUT4 (Prop_lut4_I0_O)        0.124     3.176 f  jc_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.859     4.035    jc_OBUF[6]_inst_i_7_n_0
    SLICE_X38Y36         LUT6 (Prop_lut6_I0_O)        0.124     4.159 f  jc_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.432     4.591    jc_OBUF[6]_inst_i_4_n_0
    SLICE_X38Y35         LUT5 (Prop_lut5_I3_O)        0.124     4.715 f  jc_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.114     5.829    jc_OBUF[6]_inst_i_2_n_0
    SLICE_X40Y32         LUT5 (Prop_lut5_I4_O)        0.124     5.953 r  jc_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.859     7.813    jc_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.612    11.425 r  jc_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.425    jc[5]
    U15                                                               r  jc[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.665ns  (logic 4.568ns (47.263%)  route 5.097ns (52.737%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.680     1.680    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.748     1.751    clk_125
    SLICE_X37Y37         FDCE                                         r  segInput_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDCE (Prop_fdce_C_Q)         0.456     2.207 f  segInput_reg[28]/Q
                         net (fo=1, routed)           0.845     3.052    segIn[28]
    SLICE_X37Y37         LUT4 (Prop_lut4_I0_O)        0.124     3.176 f  jc_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.859     4.035    jc_OBUF[6]_inst_i_7_n_0
    SLICE_X38Y36         LUT6 (Prop_lut6_I0_O)        0.124     4.159 f  jc_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.432     4.591    jc_OBUF[6]_inst_i_4_n_0
    SLICE_X38Y35         LUT5 (Prop_lut5_I3_O)        0.124     4.715 f  jc_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.117     5.832    jc_OBUF[6]_inst_i_2_n_0
    SLICE_X40Y32         LUT5 (Prop_lut5_I2_O)        0.124     5.956 r  jc_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.844     7.800    jc_OBUF[4]
    U14                  OBUF (Prop_obuf_I_O)         3.616    11.416 r  jc_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.416    jc[4]
    U14                                                               r  jc[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.488ns  (logic 4.549ns (47.938%)  route 4.940ns (52.062%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.680     1.680    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.748     1.751    clk_125
    SLICE_X37Y37         FDCE                                         r  segInput_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDCE (Prop_fdce_C_Q)         0.456     2.207 f  segInput_reg[28]/Q
                         net (fo=1, routed)           0.845     3.052    segIn[28]
    SLICE_X37Y37         LUT4 (Prop_lut4_I0_O)        0.124     3.176 f  jc_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.859     4.035    jc_OBUF[6]_inst_i_7_n_0
    SLICE_X38Y36         LUT6 (Prop_lut6_I0_O)        0.124     4.159 f  jc_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.432     4.591    jc_OBUF[6]_inst_i_4_n_0
    SLICE_X38Y35         LUT5 (Prop_lut5_I3_O)        0.124     4.715 f  jc_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.742     5.457    jc_OBUF[6]_inst_i_2_n_0
    SLICE_X40Y33         LUT5 (Prop_lut5_I1_O)        0.124     5.581 r  jc_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.062     7.643    jc_OBUF[2]
    T12                  OBUF (Prop_obuf_I_O)         3.597    11.239 r  jc_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.239    jc[2]
    T12                                                               r  jc[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.405ns  (logic 4.818ns (51.226%)  route 4.587ns (48.774%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.680     1.680    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.748     1.751    clk_125
    SLICE_X37Y37         FDCE                                         r  segInput_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDCE (Prop_fdce_C_Q)         0.456     2.207 f  segInput_reg[28]/Q
                         net (fo=1, routed)           0.845     3.052    segIn[28]
    SLICE_X37Y37         LUT4 (Prop_lut4_I0_O)        0.124     3.176 f  jc_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.859     4.035    jc_OBUF[6]_inst_i_7_n_0
    SLICE_X38Y36         LUT6 (Prop_lut6_I0_O)        0.124     4.159 f  jc_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.432     4.591    jc_OBUF[6]_inst_i_4_n_0
    SLICE_X38Y35         LUT5 (Prop_lut5_I3_O)        0.124     4.715 f  jc_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.753     5.468    jc_OBUF[6]_inst_i_2_n_0
    SLICE_X40Y33         LUT5 (Prop_lut5_I4_O)        0.150     5.618 r  jc_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.698     7.316    jc_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         3.840    11.156 r  jc_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.156    jc[0]
    W14                                                               r  jc[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.140ns  (logic 4.592ns (50.241%)  route 4.548ns (49.759%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.680     1.680    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.748     1.751    clk_125
    SLICE_X37Y37         FDCE                                         r  segInput_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDCE (Prop_fdce_C_Q)         0.456     2.207 f  segInput_reg[28]/Q
                         net (fo=1, routed)           0.845     3.052    segIn[28]
    SLICE_X37Y37         LUT4 (Prop_lut4_I0_O)        0.124     3.176 f  jc_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.859     4.035    jc_OBUF[6]_inst_i_7_n_0
    SLICE_X38Y36         LUT6 (Prop_lut6_I0_O)        0.124     4.159 f  jc_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.432     4.591    jc_OBUF[6]_inst_i_4_n_0
    SLICE_X38Y35         LUT5 (Prop_lut5_I3_O)        0.124     4.715 f  jc_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.753     5.468    jc_OBUF[6]_inst_i_2_n_0
    SLICE_X40Y33         LUT5 (Prop_lut5_I0_O)        0.124     5.592 r  jc_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.659     7.251    jc_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         3.640    10.891 r  jc_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.891    jc[1]
    Y14                                                               r  jc[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_ys_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGB_B
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.756ns  (logic 4.187ns (53.984%)  route 3.569ns (46.016%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.680     1.680    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.673     1.676    clk_125
    SLICE_X29Y41         FDCE                                         r  rgb_ys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDCE (Prop_fdce_C_Q)         0.419     2.095 r  rgb_ys_reg/Q
                         net (fo=1, routed)           3.569     5.664    RGB_B_OBUF
    M17                  OBUF (Prop_obuf_I_O)         3.768     9.432 r  RGB_B_OBUF_inst/O
                         net (fo=0)                   0.000     9.432    RGB_B
    M17                                                               r  RGB_B (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_gs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGB_G
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.708ns  (logic 3.967ns (51.467%)  route 3.741ns (48.533%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.680     1.680    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.672     1.675    clk_125
    SLICE_X27Y41         FDCE                                         r  rgb_gs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDCE (Prop_fdce_C_Q)         0.456     2.131 r  rgb_gs_reg/Q
                         net (fo=2, routed)           3.741     5.872    RGB_G_OBUF
    F17                  OBUF (Prop_obuf_I_O)         3.511     9.383 r  RGB_G_OBUF_inst/O
                         net (fo=0)                   0.000     9.383    RGB_G
    F17                                                               r  RGB_G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_rs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGB_R
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.835ns  (logic 3.982ns (58.255%)  route 2.853ns (41.745%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.680     1.680    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.673     1.676    clk_125
    SLICE_X29Y41         FDCE                                         r  rgb_rs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDCE (Prop_fdce_C_Q)         0.456     2.132 r  rgb_rs_reg/Q
                         net (fo=1, routed)           2.853     4.985    RGB_R_OBUF
    V16                  OBUF (Prop_obuf_I_O)         3.526     8.511 r  RGB_R_OBUF_inst/O
                         net (fo=0)                   0.000     8.511    RGB_R
    V16                                                               r  RGB_R (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segInput_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.100ns  (logic 1.526ns (72.649%)  route 0.575ns (27.351%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.548     0.548    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         0.585     0.587    clk_125
    SLICE_X37Y33         FDCE                                         r  segInput_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.141     0.728 r  segInput_reg[0]/Q
                         net (fo=7, routed)           0.249     0.976    segIn[0]
    SLICE_X40Y33         LUT5 (Prop_lut5_I4_O)        0.045     1.021 r  jc_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.326     1.347    jc_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         1.340     2.687 r  jc_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.687    jc[1]
    Y14                                                               r  jc[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.113ns  (logic 1.498ns (70.894%)  route 0.615ns (29.106%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.548     0.548    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         0.585     0.587    clk_125
    SLICE_X37Y33         FDCE                                         r  segInput_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.141     0.728 r  segInput_reg[3]/Q
                         net (fo=7, routed)           0.219     0.946    segIn[3]
    SLICE_X40Y32         LUT5 (Prop_lut5_I3_O)        0.045     0.991 r  jc_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.396     1.388    jc_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.312     2.700 r  jc_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.700    jc[5]
    U15                                                               r  jc[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.120ns  (logic 1.502ns (70.828%)  route 0.619ns (29.172%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.548     0.548    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         0.585     0.587    clk_125
    SLICE_X37Y33         FDCE                                         r  segInput_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.141     0.728 f  segInput_reg[3]/Q
                         net (fo=7, routed)           0.220     0.947    segIn[3]
    SLICE_X40Y32         LUT5 (Prop_lut5_I3_O)        0.045     0.992 r  jc_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.399     1.391    jc_OBUF[4]
    U14                  OBUF (Prop_obuf_I_O)         1.316     2.707 r  jc_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.707    jc[4]
    U14                                                               r  jc[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.179ns  (logic 1.582ns (72.626%)  route 0.596ns (27.374%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.548     0.548    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         0.585     0.587    clk_125
    SLICE_X37Y33         FDCE                                         r  segInput_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.141     0.728 r  segInput_reg[0]/Q
                         net (fo=7, routed)           0.249     0.976    segIn[0]
    SLICE_X40Y33         LUT5 (Prop_lut5_I0_O)        0.042     1.018 r  jc_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.348     1.366    jc_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         1.399     2.765 r  jc_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.765    jc[0]
    W14                                                               r  jc[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segsel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.186ns  (logic 1.409ns (64.461%)  route 0.777ns (35.539%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.548     0.548    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         0.585     0.587    clk_125
    SLICE_X37Y33         FDCE                                         r  segsel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.128     0.715 r  segsel_reg/Q
                         net (fo=34, routed)          0.777     1.491    jc_OBUF[7]
    V18                  OBUF (Prop_obuf_I_O)         1.281     2.772 r  jc_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.772    jc[7]
    V18                                                               r  jc[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.210ns  (logic 1.483ns (67.086%)  route 0.727ns (32.914%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.548     0.548    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         0.585     0.587    clk_125
    SLICE_X37Y33         FDCE                                         r  segInput_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.141     0.728 r  segInput_reg[0]/Q
                         net (fo=7, routed)           0.238     0.965    segIn[0]
    SLICE_X40Y33         LUT5 (Prop_lut5_I0_O)        0.045     1.010 r  jc_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.490     1.500    jc_OBUF[2]
    T12                  OBUF (Prop_obuf_I_O)         1.297     2.797 r  jc_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.797    jc[2]
    T12                                                               r  jc[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_rs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGB_R
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.271ns  (logic 1.368ns (60.225%)  route 0.903ns (39.775%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.548     0.548    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         0.562     0.564    clk_125
    SLICE_X29Y41         FDCE                                         r  rgb_rs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  rgb_rs_reg/Q
                         net (fo=1, routed)           0.903     1.608    RGB_R_OBUF
    V16                  OBUF (Prop_obuf_I_O)         1.227     2.835 r  RGB_R_OBUF_inst/O
                         net (fo=0)                   0.000     2.835    RGB_R
    V16                                                               r  RGB_R (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.349ns  (logic 1.557ns (66.279%)  route 0.792ns (33.721%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.548     0.548    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         0.585     0.587    clk_125
    SLICE_X37Y33         FDCE                                         r  segInput_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.141     0.728 r  segInput_reg[0]/Q
                         net (fo=7, routed)           0.238     0.965    segIn[0]
    SLICE_X40Y33         LUT5 (Prop_lut5_I4_O)        0.043     1.008 r  jc_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.554     1.563    jc_OBUF[3]
    U12                  OBUF (Prop_obuf_I_O)         1.373     2.936 r  jc_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.936    jc[3]
    U12                                                               r  jc[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.402ns  (logic 1.482ns (61.722%)  route 0.919ns (38.278%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.548     0.548    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         0.585     0.587    clk_125
    SLICE_X37Y33         FDCE                                         r  segInput_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.141     0.728 r  segInput_reg[3]/Q
                         net (fo=7, routed)           0.219     0.946    segIn[3]
    SLICE_X40Y32         LUT5 (Prop_lut5_I1_O)        0.048     0.994 r  jc_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.701     1.695    jc_OBUF[6]
    V17                  OBUF (Prop_obuf_I_O)         1.293     2.988 r  jc_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.988    jc[6]
    V17                                                               r  jc[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_gs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGB_G
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.645ns  (logic 1.353ns (51.159%)  route 1.292ns (48.841%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.548     0.548    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         0.562     0.564    clk_125
    SLICE_X27Y41         FDCE                                         r  rgb_gs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  rgb_gs_reg/Q
                         net (fo=2, routed)           1.292     1.997    RGB_G_OBUF
    F17                  OBUF (Prop_obuf_I_O)         1.212     3.209 r  RGB_G_OBUF_inst/O
                         net (fo=0)                   0.000     3.209    RGB_G
    F17                                                               r  RGB_G (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_manager/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_manager/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 f  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.680     5.680    clk_manager/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     2.142 f  clk_manager/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     3.902    clk_manager/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.003 f  clk_manager/inst/clkf_buf/O
                         net (fo=1, routed)           1.677     5.680    clk_manager/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_manager/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_manager/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_manager/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.548     0.548    clk_manager/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.506 r  clk_manager/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.024    clk_manager/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_manager/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.548    clk_manager/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_manager/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_inst/transmitter/tx_data_out_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XTX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.525ns  (logic 3.987ns (61.103%)  route 2.538ns (38.897%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.660     5.329    uart_inst/transmitter/CLKX
    SLICE_X33Y27         FDSE                                         r  uart_inst/transmitter/tx_data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDSE (Prop_fdse_C_Q)         0.456     5.785 r  uart_inst/transmitter/tx_data_out_reg/Q
                         net (fo=1, routed)           2.538     8.323    XTX_OBUF
    W16                  OBUF (Prop_obuf_I_O)         3.531    11.854 r  XTX_OBUF_inst/O
                         net (fo=0)                   0.000    11.854    XTX
    W16                                                               r  XTX (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_inst/transmitter/tx_data_out_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XTX
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.142ns  (logic 1.373ns (64.097%)  route 0.769ns (35.903%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.555     1.467    uart_inst/transmitter/CLKX
    SLICE_X33Y27         FDSE                                         r  uart_inst/transmitter/tx_data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDSE (Prop_fdse_C_Q)         0.141     1.608 r  uart_inst/transmitter/tx_data_out_reg/Q
                         net (fo=1, routed)           0.769     2.377    XTX_OBUF
    W16                  OBUF (Prop_obuf_I_O)         1.232     3.609 r  XTX_OBUF_inst/O
                         net (fo=0)                   0.000     3.609    XTX
    W16                                                               r  XTX (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           219 Endpoints
Min Delay           219 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            flashCounter_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.485ns  (logic 1.452ns (17.117%)  route 7.032ns (82.883%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  SW1_IBUF_inst/O
                         net (fo=333, routed)         7.032     8.485    SW1_IBUF
    SLICE_X30Y48         FDCE                                         f  flashCounter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.490     1.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.500     1.503    clk_125
    SLICE_X30Y48         FDCE                                         r  flashCounter_reg[28]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            flashCounter_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.485ns  (logic 1.452ns (17.117%)  route 7.032ns (82.883%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  SW1_IBUF_inst/O
                         net (fo=333, routed)         7.032     8.485    SW1_IBUF
    SLICE_X30Y48         FDCE                                         f  flashCounter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.490     1.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.500     1.503    clk_125
    SLICE_X30Y48         FDCE                                         r  flashCounter_reg[29]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            flashCounter_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.485ns  (logic 1.452ns (17.117%)  route 7.032ns (82.883%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  SW1_IBUF_inst/O
                         net (fo=333, routed)         7.032     8.485    SW1_IBUF
    SLICE_X30Y48         FDCE                                         f  flashCounter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.490     1.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.500     1.503    clk_125
    SLICE_X30Y48         FDCE                                         r  flashCounter_reg[30]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            flashCounter_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.346ns  (logic 1.452ns (17.401%)  route 6.894ns (82.599%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  SW1_IBUF_inst/O
                         net (fo=333, routed)         6.894     8.346    SW1_IBUF
    SLICE_X30Y47         FDCE                                         f  flashCounter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.490     1.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.500     1.503    clk_125
    SLICE_X30Y47         FDCE                                         r  flashCounter_reg[24]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            flashCounter_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.346ns  (logic 1.452ns (17.401%)  route 6.894ns (82.599%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  SW1_IBUF_inst/O
                         net (fo=333, routed)         6.894     8.346    SW1_IBUF
    SLICE_X30Y47         FDCE                                         f  flashCounter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.490     1.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.500     1.503    clk_125
    SLICE_X30Y47         FDCE                                         r  flashCounter_reg[25]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            flashCounter_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.346ns  (logic 1.452ns (17.401%)  route 6.894ns (82.599%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  SW1_IBUF_inst/O
                         net (fo=333, routed)         6.894     8.346    SW1_IBUF
    SLICE_X30Y47         FDCE                                         f  flashCounter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.490     1.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.500     1.503    clk_125
    SLICE_X30Y47         FDCE                                         r  flashCounter_reg[26]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            flashCounter_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.346ns  (logic 1.452ns (17.401%)  route 6.894ns (82.599%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  SW1_IBUF_inst/O
                         net (fo=333, routed)         6.894     8.346    SW1_IBUF
    SLICE_X30Y47         FDCE                                         f  flashCounter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.490     1.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.500     1.503    clk_125
    SLICE_X30Y47         FDCE                                         r  flashCounter_reg[27]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            flashCounter_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.198ns  (logic 1.452ns (17.716%)  route 6.746ns (82.284%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  SW1_IBUF_inst/O
                         net (fo=333, routed)         6.746     8.198    SW1_IBUF
    SLICE_X30Y46         FDCE                                         f  flashCounter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.490     1.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.499     1.502    clk_125
    SLICE_X30Y46         FDCE                                         r  flashCounter_reg[20]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            flashCounter_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.198ns  (logic 1.452ns (17.716%)  route 6.746ns (82.284%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  SW1_IBUF_inst/O
                         net (fo=333, routed)         6.746     8.198    SW1_IBUF
    SLICE_X30Y46         FDCE                                         f  flashCounter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.490     1.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.499     1.502    clk_125
    SLICE_X30Y46         FDCE                                         r  flashCounter_reg[21]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            flashCounter_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.198ns  (logic 1.452ns (17.716%)  route 6.746ns (82.284%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  SW1_IBUF_inst/O
                         net (fo=333, routed)         6.746     8.198    SW1_IBUF
    SLICE_X30Y46         FDCE                                         f  flashCounter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.490     1.490    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         1.499     1.502    clk_125
    SLICE_X30Y46         FDCE                                         r  flashCounter_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            oneScounter_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.220ns (24.822%)  route 0.668ns (75.178%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  SW1_IBUF_inst/O
                         net (fo=333, routed)         0.668     0.888    SW1_IBUF
    SLICE_X37Y44         FDCE                                         f  oneScounter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         0.859     0.861    clk_125
    SLICE_X37Y44         FDCE                                         r  oneScounter_reg[22]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            oneScounter_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.220ns (24.822%)  route 0.668ns (75.178%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  SW1_IBUF_inst/O
                         net (fo=333, routed)         0.668     0.888    SW1_IBUF
    SLICE_X37Y44         FDCE                                         f  oneScounter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         0.859     0.861    clk_125
    SLICE_X37Y44         FDCE                                         r  oneScounter_reg[23]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            oneScounter_reg[24]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.220ns (24.822%)  route 0.668ns (75.178%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  SW1_IBUF_inst/O
                         net (fo=333, routed)         0.668     0.888    SW1_IBUF
    SLICE_X37Y44         FDCE                                         f  oneScounter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         0.859     0.861    clk_125
    SLICE_X37Y44         FDCE                                         r  oneScounter_reg[24]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            oneScounter_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.220ns (24.822%)  route 0.668ns (75.178%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  SW1_IBUF_inst/O
                         net (fo=333, routed)         0.668     0.888    SW1_IBUF
    SLICE_X37Y44         FDCE                                         f  oneScounter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         0.859     0.861    clk_125
    SLICE_X37Y44         FDCE                                         r  oneScounter_reg[25]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            oneScounter_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.020ns  (logic 0.220ns (21.618%)  route 0.799ns (78.382%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  SW1_IBUF_inst/O
                         net (fo=333, routed)         0.799     1.020    SW1_IBUF
    SLICE_X37Y43         FDCE                                         f  oneScounter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         0.859     0.861    clk_125
    SLICE_X37Y43         FDCE                                         r  oneScounter_reg[18]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            oneScounter_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.020ns  (logic 0.220ns (21.618%)  route 0.799ns (78.382%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  SW1_IBUF_inst/O
                         net (fo=333, routed)         0.799     1.020    SW1_IBUF
    SLICE_X37Y43         FDCE                                         f  oneScounter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         0.859     0.861    clk_125
    SLICE_X37Y43         FDCE                                         r  oneScounter_reg[19]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            oneScounter_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.020ns  (logic 0.220ns (21.618%)  route 0.799ns (78.382%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  SW1_IBUF_inst/O
                         net (fo=333, routed)         0.799     1.020    SW1_IBUF
    SLICE_X37Y43         FDCE                                         f  oneScounter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         0.859     0.861    clk_125
    SLICE_X37Y43         FDCE                                         r  oneScounter_reg[20]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            oneScounter_reg[21]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.020ns  (logic 0.220ns (21.618%)  route 0.799ns (78.382%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  SW1_IBUF_inst/O
                         net (fo=333, routed)         0.799     1.020    SW1_IBUF
    SLICE_X37Y43         FDCE                                         f  oneScounter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         0.859     0.861    clk_125
    SLICE_X37Y43         FDCE                                         r  oneScounter_reg[21]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            oneScounter_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.025ns  (logic 0.220ns (21.512%)  route 0.804ns (78.488%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  SW1_IBUF_inst/O
                         net (fo=333, routed)         0.804     1.025    SW1_IBUF
    SLICE_X37Y42         FDCE                                         f  oneScounter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         0.858     0.860    clk_125
    SLICE_X37Y42         FDCE                                         r  oneScounter_reg[14]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            oneScounter_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.025ns  (logic 0.220ns (21.512%)  route 0.804ns (78.488%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  SW1_IBUF_inst/O
                         net (fo=333, routed)         0.804     1.025    SW1_IBUF
    SLICE_X37Y42         FDCE                                         f  oneScounter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.814     0.814    clk_manager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_manager/inst/clkout1_buf/O
                         net (fo=219, routed)         0.858     0.860    clk_125
    SLICE_X37Y42         FDCE                                         r  oneScounter_reg[15]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           205 Endpoints
Min Delay           205 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            debounce_inst_4/count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.147ns  (logic 1.452ns (20.323%)  route 5.694ns (79.677%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.957ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  SW1_IBUF_inst/O
                         net (fo=333, routed)         5.694     7.147    debounce_inst_4/SW1_IBUF
    SLICE_X42Y27         FDCE                                         f  debounce_inst_4/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.565     4.957    debounce_inst_4/CLKX
    SLICE_X42Y27         FDCE                                         r  debounce_inst_4/count_reg[0]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            debounce_inst_4/count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.147ns  (logic 1.452ns (20.323%)  route 5.694ns (79.677%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.957ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  SW1_IBUF_inst/O
                         net (fo=333, routed)         5.694     7.147    debounce_inst_4/SW1_IBUF
    SLICE_X42Y27         FDCE                                         f  debounce_inst_4/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.565     4.957    debounce_inst_4/CLKX
    SLICE_X42Y27         FDCE                                         r  debounce_inst_4/count_reg[1]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            debounce_inst_4/count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.147ns  (logic 1.452ns (20.323%)  route 5.694ns (79.677%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.957ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  SW1_IBUF_inst/O
                         net (fo=333, routed)         5.694     7.147    debounce_inst_4/SW1_IBUF
    SLICE_X42Y27         FDCE                                         f  debounce_inst_4/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.565     4.957    debounce_inst_4/CLKX
    SLICE_X42Y27         FDCE                                         r  debounce_inst_4/count_reg[2]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            debounce_inst_4/count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.147ns  (logic 1.452ns (20.323%)  route 5.694ns (79.677%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.957ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  SW1_IBUF_inst/O
                         net (fo=333, routed)         5.694     7.147    debounce_inst_4/SW1_IBUF
    SLICE_X42Y27         FDCE                                         f  debounce_inst_4/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.565     4.957    debounce_inst_4/CLKX
    SLICE_X42Y27         FDCE                                         r  debounce_inst_4/count_reg[3]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            debounce_inst_4/count_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.996ns  (logic 1.452ns (20.761%)  route 5.543ns (79.239%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  SW1_IBUF_inst/O
                         net (fo=333, routed)         5.543     6.996    debounce_inst_4/SW1_IBUF
    SLICE_X42Y28         FDCE                                         f  debounce_inst_4/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.567     4.960    debounce_inst_4/CLKX
    SLICE_X42Y28         FDCE                                         r  debounce_inst_4/count_reg[4]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            debounce_inst_4/count_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.996ns  (logic 1.452ns (20.761%)  route 5.543ns (79.239%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  SW1_IBUF_inst/O
                         net (fo=333, routed)         5.543     6.996    debounce_inst_4/SW1_IBUF
    SLICE_X42Y28         FDCE                                         f  debounce_inst_4/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.567     4.960    debounce_inst_4/CLKX
    SLICE_X42Y28         FDCE                                         r  debounce_inst_4/count_reg[5]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            debounce_inst_4/count_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.996ns  (logic 1.452ns (20.761%)  route 5.543ns (79.239%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  SW1_IBUF_inst/O
                         net (fo=333, routed)         5.543     6.996    debounce_inst_4/SW1_IBUF
    SLICE_X42Y28         FDCE                                         f  debounce_inst_4/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.567     4.960    debounce_inst_4/CLKX
    SLICE_X42Y28         FDCE                                         r  debounce_inst_4/count_reg[6]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            debounce_inst_4/count_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.996ns  (logic 1.452ns (20.761%)  route 5.543ns (79.239%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  SW1_IBUF_inst/O
                         net (fo=333, routed)         5.543     6.996    debounce_inst_4/SW1_IBUF
    SLICE_X42Y28         FDCE                                         f  debounce_inst_4/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.567     4.960    debounce_inst_4/CLKX
    SLICE_X42Y28         FDCE                                         r  debounce_inst_4/count_reg[7]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            debounce_inst_4/count_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.845ns  (logic 1.452ns (21.218%)  route 5.393ns (78.782%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  SW1_IBUF_inst/O
                         net (fo=333, routed)         5.393     6.845    debounce_inst_4/SW1_IBUF
    SLICE_X42Y29         FDCE                                         f  debounce_inst_4/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.568     4.960    debounce_inst_4/CLKX
    SLICE_X42Y29         FDCE                                         r  debounce_inst_4/count_reg[10]/C

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            debounce_inst_4/count_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.845ns  (logic 1.452ns (21.218%)  route 5.393ns (78.782%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  SW1_IBUF_inst/O
                         net (fo=333, routed)         5.393     6.845    debounce_inst_4/SW1_IBUF
    SLICE_X42Y29         FDCE                                         f  debounce_inst_4/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.568     4.960    debounce_inst_4/CLKX
    SLICE_X42Y29         FDCE                                         r  debounce_inst_4/count_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            debounce_inst_4/sig_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.867ns  (logic 0.334ns (38.514%)  route 0.533ns (61.486%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  BTN_IBUF[3]_inst/O
                         net (fo=24, routed)          0.533     0.867    debounce_inst_4/BTN_IBUF[0]
    SLICE_X43Y30         FDCE                                         r  debounce_inst_4/sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.853     2.012    debounce_inst_4/CLKX
    SLICE_X43Y30         FDCE                                         r  debounce_inst_4/sig_reg/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            debounce_inst_4/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.905ns  (logic 0.449ns (49.600%)  route 0.456ns (50.400%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  BTN_IBUF[3]_inst/O
                         net (fo=24, routed)          0.456     0.790    debounce_inst_4/BTN_IBUF[0]
    SLICE_X42Y31         LUT2 (Prop_lut2_I0_O)        0.045     0.835 r  debounce_inst_4/count[16]_i_5__2/O
                         net (fo=1, routed)           0.000     0.835    debounce_inst_4/count[16]_i_5__2_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.905 r  debounce_inst_4/count_reg[16]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     0.905    debounce_inst_4/count_reg[16]_i_1__2_n_7
    SLICE_X42Y31         FDCE                                         r  debounce_inst_4/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.854     2.013    debounce_inst_4/CLKX
    SLICE_X42Y31         FDCE                                         r  debounce_inst_4/count_reg[16]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            debounce_inst_4/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.940ns  (logic 0.484ns (51.476%)  route 0.456ns (48.524%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  BTN_IBUF[3]_inst/O
                         net (fo=24, routed)          0.456     0.790    debounce_inst_4/BTN_IBUF[0]
    SLICE_X42Y31         LUT2 (Prop_lut2_I0_O)        0.045     0.835 r  debounce_inst_4/count[16]_i_5__2/O
                         net (fo=1, routed)           0.000     0.835    debounce_inst_4/count[16]_i_5__2_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.940 r  debounce_inst_4/count_reg[16]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     0.940    debounce_inst_4/count_reg[16]_i_1__2_n_6
    SLICE_X42Y31         FDCE                                         r  debounce_inst_4/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.854     2.013    debounce_inst_4/CLKX
    SLICE_X42Y31         FDCE                                         r  debounce_inst_4/count_reg[17]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            debounce_inst_4/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.980ns  (logic 0.524ns (53.457%)  route 0.456ns (46.543%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  BTN_IBUF[3]_inst/O
                         net (fo=24, routed)          0.456     0.790    debounce_inst_4/BTN_IBUF[0]
    SLICE_X42Y31         LUT2 (Prop_lut2_I0_O)        0.045     0.835 r  debounce_inst_4/count[16]_i_5__2/O
                         net (fo=1, routed)           0.000     0.835    debounce_inst_4/count[16]_i_5__2_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     0.980 r  debounce_inst_4/count_reg[16]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     0.980    debounce_inst_4/count_reg[16]_i_1__2_n_5
    SLICE_X42Y31         FDCE                                         r  debounce_inst_4/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.854     2.013    debounce_inst_4/CLKX
    SLICE_X42Y31         FDCE                                         r  debounce_inst_4/count_reg[18]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            debounce_inst_2/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.330ns (33.169%)  route 0.664ns (66.831%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    P16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  BTN_IBUF[1]_inst/O
                         net (fo=24, routed)          0.664     0.886    debounce_inst_2/BTN_IBUF[0]
    SLICE_X36Y27         LUT2 (Prop_lut2_I0_O)        0.045     0.931 r  debounce_inst_2/count[0]_i_2__0/O
                         net (fo=1, routed)           0.000     0.931    debounce_inst_2/count[0]_i_2__0_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.994 r  debounce_inst_2/count_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.994    debounce_inst_2/count_reg[0]_i_1__0_n_4
    SLICE_X36Y27         FDCE                                         r  debounce_inst_2/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.848     2.007    debounce_inst_2/CLKX
    SLICE_X36Y27         FDCE                                         r  debounce_inst_2/count_reg[3]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            debounce_inst_2/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.995ns  (logic 0.333ns (33.409%)  route 0.663ns (66.591%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    P16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  BTN_IBUF[1]_inst/O
                         net (fo=24, routed)          0.663     0.884    debounce_inst_2/BTN_IBUF[0]
    SLICE_X36Y27         LUT2 (Prop_lut2_I0_O)        0.045     0.929 r  debounce_inst_2/count[0]_i_3__0/O
                         net (fo=1, routed)           0.000     0.929    debounce_inst_2/count[0]_i_3__0_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.995 r  debounce_inst_2/count_reg[0]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.995    debounce_inst_2/count_reg[0]_i_1__0_n_5
    SLICE_X36Y27         FDCE                                         r  debounce_inst_2/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.848     2.007    debounce_inst_2/CLKX
    SLICE_X36Y27         FDCE                                         r  debounce_inst_2/count_reg[2]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            debounce_inst_4/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.000ns  (logic 0.544ns (54.388%)  route 0.456ns (45.612%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  BTN_IBUF[3]_inst/O
                         net (fo=24, routed)          0.456     0.790    debounce_inst_4/BTN_IBUF[0]
    SLICE_X42Y31         LUT2 (Prop_lut2_I0_O)        0.045     0.835 r  debounce_inst_4/count[16]_i_5__2/O
                         net (fo=1, routed)           0.000     0.835    debounce_inst_4/count[16]_i_5__2_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.165     1.000 r  debounce_inst_4/count_reg[16]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.000    debounce_inst_4/count_reg[16]_i_1__2_n_4
    SLICE_X42Y31         FDCE                                         r  debounce_inst_4/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.854     2.013    debounce_inst_4/CLKX
    SLICE_X42Y31         FDCE                                         r  debounce_inst_4/count_reg[19]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            debounce_inst_4/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.010ns  (logic 0.449ns (44.444%)  route 0.561ns (55.556%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  BTN_IBUF[3]_inst/O
                         net (fo=24, routed)          0.561     0.895    debounce_inst_4/BTN_IBUF[0]
    SLICE_X42Y32         LUT2 (Prop_lut2_I0_O)        0.045     0.940 r  debounce_inst_4/count[20]_i_2__2/O
                         net (fo=1, routed)           0.000     0.940    debounce_inst_4/count[20]_i_2__2_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.010 r  debounce_inst_4/count_reg[20]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.010    debounce_inst_4/count_reg[20]_i_1__2_n_7
    SLICE_X42Y32         FDCE                                         r  debounce_inst_4/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.855     2.014    debounce_inst_4/CLKX
    SLICE_X42Y32         FDCE                                         r  debounce_inst_4/count_reg[20]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            debounce_inst_4/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.013ns  (logic 0.449ns (44.315%)  route 0.564ns (55.685%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  BTN_IBUF[3]_inst/O
                         net (fo=24, routed)          0.564     0.898    debounce_inst_4/BTN_IBUF[0]
    SLICE_X42Y30         LUT2 (Prop_lut2_I0_O)        0.045     0.943 r  debounce_inst_4/count[12]_i_5__2/O
                         net (fo=1, routed)           0.000     0.943    debounce_inst_4/count[12]_i_5__2_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.013 r  debounce_inst_4/count_reg[12]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.013    debounce_inst_4/count_reg[12]_i_1__2_n_7
    SLICE_X42Y30         FDCE                                         r  debounce_inst_4/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.853     2.012    debounce_inst_4/CLKX
    SLICE_X42Y30         FDCE                                         r  debounce_inst_4/count_reg[12]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            debounce_inst_2/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.020ns  (logic 0.337ns (32.990%)  route 0.684ns (67.010%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    P16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  BTN_IBUF[1]_inst/O
                         net (fo=24, routed)          0.684     0.905    debounce_inst_2/BTN_IBUF[0]
    SLICE_X36Y28         LUT2 (Prop_lut2_I0_O)        0.045     0.950 r  debounce_inst_2/count[4]_i_5__0/O
                         net (fo=1, routed)           0.000     0.950    debounce_inst_2/count[4]_i_5__0_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.020 r  debounce_inst_2/count_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.020    debounce_inst_2/count_reg[4]_i_1__0_n_7
    SLICE_X36Y28         FDCE                                         r  debounce_inst_2/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLKX (IN)
                         net (fo=0)                   0.000     0.000    CLKX
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLKX_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLKX_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLKX_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.849     2.008    debounce_inst_2/CLKX
    SLICE_X36Y28         FDCE                                         r  debounce_inst_2/count_reg[4]/C





