var pairs =
{
"inbuf":{"hdl":1,"global":1,"save":1,"attribute":1,"based":1,"defaults":1,"string":1,"module_name":1,"behave":1,"value":1}
,"hdl":{"attribute":1,"adding":1}
,"global":{"setting":1,"preferences":1}
,"setting":{"unused":1}
,"unused":{"input":1}
,"input":{"buffers":1}
,"buffers":{"disabled":1}
,"disabled":{"inbuf":1}
,"save":{"power":1}
,"power":{"need":1}
,"need":{"perform":1}
,"perform":{"boundary":1}
,"boundary":{"scan":1}
,"scan":{"testing":1}
,"testing":{"turn":1}
,"turn":{"inbuf":1,"input":1,"powersave":1}
,"attribute":{"turning":1,"turn":1,"global":1,"inbuf":1,"module_name":1,"pci_top":1}
,"turning":{"inbuf":1}
,"defaults":{"ecp5":1,"device":1,"inbuf":1}
,"ecp5":{"latticeecp":1}
,"latticeecp":{"latticeecp2":1,"latticexp":1}
,"latticeecp2":{"latticexp":1,"devices":1,"machxo":1}
,"latticexp":{"machxo":1,"latticexp2":1,"latticeecp2":1}
,"machxo":{"machxo2":1,"machxo3d":1}
,"machxo2":{"machxo3d":1,"machxo3l":1}
,"machxo3d":{"machxo3l":1,"machxo2":1}
,"machxo3l":{"chart":1}
,"chart":{"below":1}
,"below":{"defaults":1,"table":1}
,"device":{"families":1,"family":1,"support":1}
,"devices":{"powersave":1}
,"powersave":{"always":1,"mode":1,"sees":1}
,"always":{"default":1}
,"default":{"powersave":1,"inbuf":1}
,"mode":{"built-in":1}
,"built-in":{"intelligence":1}
,"intelligence":{"turn":1}
,"sees":{"inputs":1}
,"inputs":{"used":1}
,"used":{"design":1}
,"table":{"listing":1}
,"listing":{"defaults":1}
,"based":{"device":1}
,"preferences":{"sheet":1}
,"sheet":{"spreadsheet":1}
,"spreadsheet":{"view":1}
,"vhdl":{"syntax":1,"example":1}
,"string":{"attribute":1}
,"module_name":{"entity":1,"inbuf":1,"ports":1}
,"entity":{"value":1}
,"example":{"code":1}
,"behave":{"entity":1}
,"verilog":{"syntax":1,"example":1}
,"syntax":{"precision":1,"synplify":1}
,"pragma":{"attribute":1}
,"code":{"precision":1,"synplify":1}
,"pci_top":{"inbuf":1,"porta":1}
,"module":{"module_name":1,"pci_top":1}
,"ports":{"synthesis":1}
,"synthesis":{"inbuf":1}
,"porta":{"portb":1}
,"portb":{"synthesis":1}
,"generic":{"examples":1}
,"examples":{"fpga":1}
,"fpga":{"attributes":1}
,"attributes":{"hdl":1}
,"adding":{"fpga":1}
}
;Search.control.loadWordPairs(pairs);
