/* Generated by Yosys 0.47+149 (git sha1 384c19119, clang++ 18.1.8 -fPIC -O3) */

module spec1(clk, b_0, c_0, c_1, d_1, e_1, n_0, k_0, h_1, i_1, j_1, k_1, l_1, m_1, n_1, o_1);
input clk;
wire clk;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  input b_0;
  wire b_0;
  input c_0;
  wire c_0;
  input c_1;
  wire c_1;
  input clk;
  wire clk;
  output d_1;
  wire d_1;
  output e_1;
  wire e_1;
  output h_1;
  wire h_1;
  output i_1;
  wire i_1;
  output j_1;
  reg j_1 = 1'h0;
  output k_0;
  wire k_0;
  output k_1;
  wire k_1;
  output l_1;
  wire l_1;
  output m_1;
  wire m_1;
  output n_0;
  wire n_0;
  output n_1;
  wire n_1;
  output o_1;
  wire o_1;
  assign _00_ = c_1 & j_1;
  assign _01_ = _06_ & _00_;
  assign _03_ = _09_ & _02_;
  assign _06_ = b_0 & c_0;
  assign _07_ = c_1 & _05_;
  assign _08_ = _06_ & _07_;
  always @(posedge clk)
    j_1 <= _04_;
  assign _02_ = ~_01_;
  assign _04_ = ~_03_;
  assign _05_ = ~j_1;
  assign _09_ = ~_08_;
  assign n_1 = j_1;
  assign m_1 = j_1;
  assign l_1 = j_1;
  assign k_1 = j_1;
  assign n_0 = 1'h0;
  assign k_0 = 1'h0;
  assign i_1 = 1'h0;
  assign h_1 = 1'h0;
  assign e_1 = 1'h0;
  assign d_1 = 1'h0;
  assign o_1 = j_1;
endmodule
