INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab1/lab1.srcs/sources_1/new/shiftA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftA
WARNING: [VRFC 10-3676] redeclaration of ansi port 'q' is not allowed [/home/chutchatut/work/HW Syn Lab/lab1/lab1.srcs/sources_1/new/shiftA.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab1/lab1.srcs/sources_1/new/shiftB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftB
WARNING: [VRFC 10-3676] redeclaration of ansi port 'q' is not allowed [/home/chutchatut/work/HW Syn Lab/lab1/lab1.srcs/sources_1/new/shiftB.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab1/lab1.srcs/sources_1/new/shiftC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftC
WARNING: [VRFC 10-3676] redeclaration of ansi port 'q' is not allowed [/home/chutchatut/work/HW Syn Lab/lab1/lab1.srcs/sources_1/new/shiftC.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab1/lab1.srcs/sim_1/new/testShift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testShift
