$date
	Wed Nov 20 15:57:22 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dff_tb $end
$var wire 1 ! Q $end
$var reg 1 " D $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " D $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
0#
0"
0!
$end
#5
1#
#10
0#
0$
#15
1#
#20
0#
1"
#25
1!
1#
#30
0#
0"
#35
0!
1#
#40
0#
1"
#45
1!
1#
#50
0#
#55
1#
#60
0#
0"
#65
0!
1#
#70
0#
