#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x561b7cf9d050 .scope module, "microprocessor_tb" "microprocessor_tb" 2 1;
 .timescale 0 0;
v0x561b7d07b240_0 .var "clk", 0 0;
v0x561b7d07b2e0_0 .var "en", 0 0;
v0x561b7d07b3a0_0 .var "rst", 0 0;
S_0x561b7cf9f6d0 .scope module, "u_mp" "microprocessor" 2 9, 3 2 0, S_0x561b7cf9d050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
v0x561b7d07a080_0 .net "clk", 0 0, v0x561b7d07b240_0;  1 drivers
v0x561b7d07a140_0 .net "en", 0 0, v0x561b7d07b2e0_0;  1 drivers
o0x7fb851057608 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x561b7d07a200_0 .net "f_mask", 3 0, o0x7fb851057608;  0 drivers
v0x561b7d07a2a0_0 .net "f_mem_addr", 13 0, L_0x561b7d07b440;  1 drivers
v0x561b7d07a390_0 .net "f_r_data", 31 0, v0x561b7d078380_0;  1 drivers
v0x561b7d07a480_0 .net "f_req", 0 0, v0x561b7d070530_0;  1 drivers
o0x7fb851057698 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561b7d07a520_0 .net "f_w_data", 31 0, o0x7fb851057698;  0 drivers
L_0x7fb850cd0018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b7d07a630_0 .net "f_wr_en", 0 0, L_0x7fb850cd0018;  1 drivers
o0x7fb851058238 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x561b7d07a6d0_0 .net "mask", 3 0, o0x7fb851058238;  0 drivers
o0x7fb851057de8 .functor BUFZ 14, C4<zzzzzzzzzzzzzz>; HiZ drive
v0x561b7d07a820_0 .net "mem_addr", 13 0, o0x7fb851057de8;  0 drivers
o0x7fb851057a58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561b7d07a8c0_0 .net "mem_data", 31 0, o0x7fb851057a58;  0 drivers
o0x7fb851059e88 .functor BUFZ 1, C4<z>; HiZ drive
v0x561b7d07a980_0 .net "mem_write", 0 0, o0x7fb851059e88;  0 drivers
v0x561b7d07aa20_0 .net "pc", 31 0, v0x561b7d06fdb0_0;  1 drivers
RS_0x7fb851059e28 .resolv tri, v0x561b7d077680_0, v0x561b7d079ab0_0;
v0x561b7d07ab50_0 .net8 "r_data", 31 0, RS_0x7fb851059e28;  2 drivers
L_0x7fb850cd0180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b7d07ac10_0 .net "req", 0 0, L_0x7fb850cd0180;  1 drivers
o0x7fb85105bad8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561b7d07acb0_0 .net "result", 31 0, o0x7fb85105bad8;  0 drivers
v0x561b7d07ad90_0 .net "rst", 0 0, v0x561b7d07b3a0_0;  1 drivers
o0x7fb8510585c8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x561b7d07af40_0 .net "store_op", 3 0, o0x7fb8510585c8;  0 drivers
v0x561b7d07b000_0 .net "valid", 0 0, v0x561b7d077850_0;  1 drivers
v0x561b7d07b0a0_0 .net "w_data", 31 0, v0x561b7d071aa0_0;  1 drivers
v0x561b7d07b140_0 .net "wr_en", 0 0, v0x561b7d071b80_0;  1 drivers
L_0x561b7d08c600 .part v0x561b7d06fdb0_0, 2, 8;
L_0x561b7d08c6a0 .part o0x7fb85105bad8, 2, 8;
S_0x561b7cfa2750 .scope module, "u_core" "core" 3 56, 4 2 0, S_0x561b7cf9f6d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "pc";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "instruct_en";
    .port_info 4 /OUTPUT 1 "req";
    .port_info 5 /OUTPUT 4 "mask";
    .port_info 6 /INPUT 32 "mem_data";
    .port_info 7 /INPUT 32 "i_data";
    .port_info 8 /INPUT 32 "mem_data";
    .port_info 9 /OUTPUT 1 "wr_en";
    .port_info 10 /OUTPUT 32 "w_data";
    .port_info 11 /OUTPUT 1 "f_req";
    .port_info 12 /OUTPUT 4 "f_mask";
    .port_info 13 /OUTPUT 1 "f_wr_en";
    .port_info 14 /OUTPUT 32 "f_w_data";
    .port_info 15 /OUTPUT 14 "f_mem_addr";
    .port_info 16 /OUTPUT 14 "mem_addr";
v0x561b7d073640_0 .net "alu_op", 4 0, v0x561b7d06b7d0_0;  1 drivers
v0x561b7d0737b0_0 .net "alu_op_a", 31 0, L_0x561b7d07b730;  1 drivers
v0x561b7d073870_0 .net "alu_op_b", 31 0, L_0x561b7d07b570;  1 drivers
v0x561b7d073910_0 .net "branch", 0 0, v0x561b7d06c730_0;  1 drivers
v0x561b7d073a40_0 .net "branch_taken", 0 0, v0x561b7d06b8d0_0;  1 drivers
v0x561b7d073b70_0 .net "clk", 0 0, v0x561b7d07b240_0;  alias, 1 drivers
v0x561b7d073c10_0 .net "data_in_rf", 31 0, v0x561b7d072ef0_0;  1 drivers
o0x7fb851056ca8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561b7d073cd0_0 .net "en", 0 0, o0x7fb851056ca8;  0 drivers
v0x561b7d073d70_0 .net "f_mask", 3 0, o0x7fb851057608;  alias, 0 drivers
v0x561b7d073ea0_0 .net "f_mem_addr", 13 0, L_0x561b7d07b440;  alias, 1 drivers
v0x561b7d073f40_0 .net "f_req", 0 0, v0x561b7d070530_0;  alias, 1 drivers
v0x561b7d073fe0_0 .net "f_w_data", 31 0, o0x7fb851057698;  alias, 0 drivers
v0x561b7d074080_0 .net "f_wr_en", 0 0, L_0x7fb850cd0018;  alias, 1 drivers
v0x561b7d074150_0 .net "i_data", 31 0, v0x561b7d078380_0;  alias, 1 drivers
v0x561b7d0741f0_0 .net "imm", 31 0, v0x561b7d06b990_0;  1 drivers
v0x561b7d074290_0 .net "instruct_en", 0 0, v0x561b7d07b2e0_0;  alias, 1 drivers
o0x7fb851057db8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561b7d074330_0 .net "instruction", 31 0, o0x7fb851057db8;  0 drivers
v0x561b7d074530_0 .net "jal", 0 0, v0x561b7d06bb30_0;  1 drivers
v0x561b7d0745d0_0 .net "jalr", 0 0, v0x561b7d06bc40_0;  1 drivers
v0x561b7d074700_0 .net "mask", 3 0, o0x7fb851058238;  alias, 0 drivers
v0x561b7d0747c0_0 .net "mem_addr", 13 0, o0x7fb851057de8;  alias, 0 drivers
v0x561b7d0748b0_0 .net "mem_data", 31 0, o0x7fb851057a58;  alias, 0 drivers
v0x561b7d074950_0 .net "mem_read", 0 0, v0x561b7d06bdc0_0;  1 drivers
v0x561b7d0749f0_0 .net "mem_write", 0 0, v0x561b7d06be80_0;  1 drivers
v0x561b7d074a90_0 .net "op_a", 31 0, L_0x561b7d08bfa0;  1 drivers
v0x561b7d074b50_0 .net "op_a_sel", 0 0, v0x561b7d06bf40_0;  1 drivers
v0x561b7d074bf0_0 .net "op_b", 31 0, L_0x561b7d08c2e0;  1 drivers
v0x561b7d074cb0_0 .net "op_b_sel", 0 0, v0x561b7d06c000_0;  1 drivers
v0x561b7d074d50_0 .net "pc", 31 0, v0x561b7d06fdb0_0;  alias, 1 drivers
v0x561b7d074e10_0 .net "rd_addr", 4 0, L_0x561b7d07bb70;  1 drivers
v0x561b7d074ed0_0 .net "rd_sel", 1 0, v0x561b7d06c180_0;  1 drivers
v0x561b7d074f90_0 .net "reg_write", 0 0, v0x561b7d06c240_0;  1 drivers
v0x561b7d075030_0 .net "req", 0 0, L_0x7fb850cd0180;  alias, 1 drivers
v0x561b7d0750d0_0 .net "result", 31 0, v0x561b7d06eb50_0;  1 drivers
v0x561b7d075170_0 .net "rs1_addr", 4 0, L_0x561b7d07b910;  1 drivers
v0x561b7d075230_0 .net "rs2_addr", 4 0, L_0x561b7d07ba40;  1 drivers
v0x561b7d0752f0_0 .net "rst", 0 0, v0x561b7d07b3a0_0;  alias, 1 drivers
v0x561b7d075420_0 .net "store_op", 3 0, v0x561b7d0719c0_0;  1 drivers
v0x561b7d0754e0_0 .net "w_data", 31 0, v0x561b7d071aa0_0;  alias, 1 drivers
v0x561b7d0755f0_0 .net "wr_en", 0 0, v0x561b7d071b80_0;  alias, 1 drivers
o0x7fb851057e48 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561b7d0756e0_0 .net "wrapper_mem_i", 31 0, o0x7fb851057e48;  0 drivers
v0x561b7d0757a0_0 .net "wrapper_mem_o", 31 0, v0x561b7d071db0_0;  1 drivers
S_0x561b7cf99bd0 .scope module, "dec_s" "dec" 4 83, 5 2 0, S_0x561b7cfa2750;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 1 "load";
    .port_info 2 /OUTPUT 1 "reg_write";
    .port_info 3 /OUTPUT 1 "op_b_sel";
    .port_info 4 /OUTPUT 5 "rs2_addr";
    .port_info 5 /OUTPUT 5 "rs1_addr";
    .port_info 6 /OUTPUT 5 "rd_addr";
    .port_info 7 /OUTPUT 1 "op_a_sel";
    .port_info 8 /OUTPUT 32 "imm";
    .port_info 9 /OUTPUT 1 "req";
    .port_info 10 /OUTPUT 5 "alu_op";
    .port_info 11 /OUTPUT 32 "alu_op_b";
    .port_info 12 /OUTPUT 32 "alu_op_a";
    .port_info 13 /OUTPUT 2 "rd_sel";
    .port_info 14 /OUTPUT 1 "mem_read";
    .port_info 15 /OUTPUT 1 "branch_taken";
    .port_info 16 /OUTPUT 1 "jalr";
    .port_info 17 /OUTPUT 1 "jal";
    .port_info 18 /OUTPUT 1 "mem_write";
    .port_info 19 /OUTPUT 32 "data_in";
    .port_info 20 /INPUT 32 "data_in_rf";
    .port_info 21 /OUTPUT 32 "op_a";
    .port_info 22 /INPUT 1 "clk";
    .port_info 23 /OUTPUT 1 "en";
    .port_info 24 /OUTPUT 1 "rst";
    .port_info 25 /INPUT 32 "pc";
    .port_info 26 /OUTPUT 32 "op_b";
    .port_info 27 /OUTPUT 1 "branch";
v0x561b7d06cb40_0 .net "alu_op", 4 0, v0x561b7d06b7d0_0;  alias, 1 drivers
v0x561b7d06cc20_0 .net "alu_op_a", 31 0, L_0x561b7d07b730;  alias, 1 drivers
v0x561b7d06cce0_0 .net "alu_op_b", 31 0, L_0x561b7d07b570;  alias, 1 drivers
v0x561b7d06cdd0_0 .net "branch", 0 0, v0x561b7d06c730_0;  alias, 1 drivers
v0x561b7d06cea0_0 .net "branch_taken", 0 0, v0x561b7d06b8d0_0;  alias, 1 drivers
v0x561b7d06cf90_0 .net "clk", 0 0, v0x561b7d07b240_0;  alias, 1 drivers
o0x7fb851056c78 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561b7d06d060_0 .net "data_in", 31 0, o0x7fb851056c78;  0 drivers
v0x561b7d06d100_0 .net "data_in_rf", 31 0, v0x561b7d072ef0_0;  alias, 1 drivers
v0x561b7d06d1d0_0 .net "en", 0 0, o0x7fb851056ca8;  alias, 0 drivers
v0x561b7d06d270_0 .net "imm", 31 0, v0x561b7d06b990_0;  alias, 1 drivers
v0x561b7d06d360_0 .net "instruction", 31 0, v0x561b7d078380_0;  alias, 1 drivers
v0x561b7d06d400_0 .net "jal", 0 0, v0x561b7d06bb30_0;  alias, 1 drivers
v0x561b7d06d4a0_0 .net "jalr", 0 0, v0x561b7d06bc40_0;  alias, 1 drivers
v0x561b7d06d570_0 .net "load", 0 0, v0x561b7d06bd00_0;  1 drivers
v0x561b7d06d640_0 .net "mem_read", 0 0, v0x561b7d06bdc0_0;  alias, 1 drivers
v0x561b7d06d710_0 .net "mem_write", 0 0, v0x561b7d06be80_0;  alias, 1 drivers
v0x561b7d06d7e0_0 .net "op_a", 31 0, L_0x561b7d08bfa0;  alias, 1 drivers
v0x561b7d06d9e0_0 .net "op_a_sel", 0 0, v0x561b7d06bf40_0;  alias, 1 drivers
v0x561b7d06da80_0 .net "op_b", 31 0, L_0x561b7d08c2e0;  alias, 1 drivers
v0x561b7d06db70_0 .net "op_b_sel", 0 0, v0x561b7d06c000_0;  alias, 1 drivers
o0x7fb851056cd8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561b7d06dc10_0 .net "pc", 31 0, o0x7fb851056cd8;  0 drivers
v0x561b7d06dcb0_0 .net "rd_addr", 4 0, L_0x561b7d07bb70;  alias, 1 drivers
v0x561b7d06dda0_0 .net "rd_sel", 1 0, v0x561b7d06c180_0;  alias, 1 drivers
v0x561b7d06de40_0 .net "reg_write", 0 0, v0x561b7d06c240_0;  alias, 1 drivers
o0x7fb851056d08 .functor BUFZ 1, C4<z>; HiZ drive
v0x561b7d06df30_0 .net "req", 0 0, o0x7fb851056d08;  0 drivers
v0x561b7d06dfd0_0 .net "rs1_addr", 4 0, L_0x561b7d07b910;  alias, 1 drivers
v0x561b7d06e0c0_0 .net "rs2_addr", 4 0, L_0x561b7d07ba40;  alias, 1 drivers
v0x561b7d06e1d0_0 .net "rst", 0 0, v0x561b7d07b3a0_0;  alias, 1 drivers
L_0x561b7d07b570 .functor MUXZ 32, L_0x561b7d08c2e0, v0x561b7d06b990_0, v0x561b7d06c000_0, C4<>;
L_0x561b7d07b730 .functor MUXZ 32, L_0x561b7d08bfa0, o0x7fb851056cd8, v0x561b7d06bf40_0, C4<>;
S_0x561b7cf99db0 .scope module, "U_rf0" "registerfile" 5 91, 6 1 0, S_0x561b7cf99bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "en";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 5 "rd_addr";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /INPUT 5 "rs1_addr";
    .port_info 6 /INPUT 5 "rs2_addr";
    .port_info 7 /OUTPUT 32 "op_a";
    .port_info 8 /OUTPUT 32 "op_b";
v0x561b7cfcda90_0 .net *"_ivl_1", 0 0, L_0x561b7d07bdb0;  1 drivers
v0x561b7d053750_0 .net *"_ivl_13", 0 0, L_0x561b7d08c070;  1 drivers
v0x561b7d0598d0_0 .net *"_ivl_14", 31 0, L_0x561b7d08c110;  1 drivers
v0x561b7d02bd80_0 .net *"_ivl_16", 6 0, L_0x561b7d08c1f0;  1 drivers
L_0x7fb850cd00f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561b7d02b760_0 .net *"_ivl_19", 1 0, L_0x7fb850cd00f0;  1 drivers
v0x561b7d06a750_0 .net *"_ivl_2", 31 0, L_0x561b7d07be50;  1 drivers
L_0x7fb850cd0138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561b7d06a830_0 .net/2u *"_ivl_20", 31 0, L_0x7fb850cd0138;  1 drivers
v0x561b7d06a910_0 .net *"_ivl_4", 6 0, L_0x561b7d07bef0;  1 drivers
L_0x7fb850cd0060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561b7d06a9f0_0 .net *"_ivl_7", 1 0, L_0x7fb850cd0060;  1 drivers
L_0x7fb850cd00a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561b7d06aad0_0 .net/2u *"_ivl_8", 31 0, L_0x7fb850cd00a8;  1 drivers
v0x561b7d06abb0_0 .net "clk", 0 0, v0x561b7d07b240_0;  alias, 1 drivers
v0x561b7d06ac70_0 .net "data_in", 31 0, v0x561b7d072ef0_0;  alias, 1 drivers
v0x561b7d06ad50_0 .net "en", 0 0, v0x561b7d06c240_0;  alias, 1 drivers
v0x561b7d06ae10_0 .var/i "i", 31 0;
v0x561b7d06aef0_0 .net "op_a", 31 0, L_0x561b7d08bfa0;  alias, 1 drivers
v0x561b7d06afd0_0 .net "op_b", 31 0, L_0x561b7d08c2e0;  alias, 1 drivers
v0x561b7d06b0b0 .array "rd", 0 31, 31 0;
v0x561b7d06b170_0 .net "rd_addr", 4 0, L_0x561b7d07bb70;  alias, 1 drivers
v0x561b7d06b250_0 .net "rs1_addr", 4 0, L_0x561b7d07b910;  alias, 1 drivers
v0x561b7d06b330_0 .net "rs2_addr", 4 0, L_0x561b7d07ba40;  alias, 1 drivers
v0x561b7d06b410_0 .net "rst", 0 0, v0x561b7d07b3a0_0;  alias, 1 drivers
E_0x561b7d01a120 .event posedge, v0x561b7d06abb0_0;
L_0x561b7d07bdb0 .reduce/or L_0x561b7d07b910;
L_0x561b7d07be50 .array/port v0x561b7d06b0b0, L_0x561b7d07bef0;
L_0x561b7d07bef0 .concat [ 5 2 0 0], L_0x561b7d07b910, L_0x7fb850cd0060;
L_0x561b7d08bfa0 .functor MUXZ 32, L_0x7fb850cd00a8, L_0x561b7d07be50, L_0x561b7d07bdb0, C4<>;
L_0x561b7d08c070 .reduce/or L_0x561b7d07ba40;
L_0x561b7d08c110 .array/port v0x561b7d06b0b0, L_0x561b7d08c1f0;
L_0x561b7d08c1f0 .concat [ 5 2 0 0], L_0x561b7d07ba40, L_0x7fb850cd00f0;
L_0x561b7d08c2e0 .functor MUXZ 32, L_0x7fb850cd0138, L_0x561b7d08c110, L_0x561b7d08c070, C4<>;
S_0x561b7cf9b3d0 .scope module, "u_cu" "control_unit" 5 72, 7 1 0, S_0x561b7cf99bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 1 "load";
    .port_info 2 /OUTPUT 1 "reg_write";
    .port_info 3 /OUTPUT 1 "op_b_sel";
    .port_info 4 /OUTPUT 5 "rs2_addr";
    .port_info 5 /OUTPUT 5 "rs1_addr";
    .port_info 6 /OUTPUT 5 "rd_addr";
    .port_info 7 /OUTPUT 1 "op_a_sel";
    .port_info 8 /OUTPUT 32 "imm";
    .port_info 9 /OUTPUT 1 "req";
    .port_info 10 /OUTPUT 5 "alu_op";
    .port_info 11 /OUTPUT 2 "rd_sel";
    .port_info 12 /OUTPUT 1 "mem_read";
    .port_info 13 /OUTPUT 1 "branch_taken";
    .port_info 14 /OUTPUT 1 "jalr";
    .port_info 15 /OUTPUT 1 "jal";
    .port_info 16 /OUTPUT 1 "mem_write";
v0x561b7d06b7d0_0 .var "alu_op", 4 0;
v0x561b7d06b8d0_0 .var "branch_taken", 0 0;
v0x561b7d06b990_0 .var "imm", 31 0;
v0x561b7d06ba50_0 .net "instruction", 31 0, v0x561b7d078380_0;  alias, 1 drivers
v0x561b7d06bb30_0 .var "jal", 0 0;
v0x561b7d06bc40_0 .var "jalr", 0 0;
v0x561b7d06bd00_0 .var "load", 0 0;
v0x561b7d06bdc0_0 .var "mem_read", 0 0;
v0x561b7d06be80_0 .var "mem_write", 0 0;
v0x561b7d06bf40_0 .var "op_a_sel", 0 0;
v0x561b7d06c000_0 .var "op_b_sel", 0 0;
v0x561b7d06c0c0_0 .net "rd_addr", 4 0, L_0x561b7d07bb70;  alias, 1 drivers
v0x561b7d06c180_0 .var "rd_sel", 1 0;
v0x561b7d06c240_0 .var "reg_write", 0 0;
v0x561b7d06c2e0_0 .var "req", 0 0;
v0x561b7d06c380_0 .net "rs1_addr", 4 0, L_0x561b7d07b910;  alias, 1 drivers
v0x561b7d06c440_0 .net "rs2_addr", 4 0, L_0x561b7d07ba40;  alias, 1 drivers
E_0x561b7d01a4a0 .event edge, v0x561b7d06ba50_0;
L_0x561b7d07b910 .part v0x561b7d078380_0, 15, 5;
L_0x561b7d07ba40 .part v0x561b7d078380_0, 20, 5;
L_0x561b7d07bb70 .part v0x561b7d078380_0, 7, 5;
S_0x561b7cf9c1f0 .scope module, "u_jc" "jump_controller" 5 103, 8 1 0, S_0x561b7cf99bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 1 "branch";
    .port_info 2 /INPUT 32 "op_a";
    .port_info 3 /INPUT 32 "op_b";
    .port_info 4 /NODIR 0 "";
v0x561b7d06c730_0 .var "branch", 0 0;
v0x561b7d06c810_0 .net "instruction", 31 0, v0x561b7d078380_0;  alias, 1 drivers
v0x561b7d06c900_0 .net "op_a", 31 0, L_0x561b7d08bfa0;  alias, 1 drivers
v0x561b7d06ca00_0 .net "op_b", 31 0, L_0x561b7d08c2e0;  alias, 1 drivers
E_0x561b7d0199f0 .event edge, v0x561b7d06ba50_0, v0x561b7d06aef0_0, v0x561b7d06afd0_0;
S_0x561b7cf9c5f0 .scope module, "exe_s" "exe" 4 110, 9 1 0, S_0x561b7cfa2750;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_op_a";
    .port_info 1 /INPUT 32 "alu_op_b";
    .port_info 2 /INPUT 5 "alu_op";
    .port_info 3 /OUTPUT 32 "result";
v0x561b7d06eca0_0 .net "alu_op", 4 0, v0x561b7d06b7d0_0;  alias, 1 drivers
v0x561b7d06ed80_0 .net "alu_op_a", 31 0, L_0x561b7d07b730;  alias, 1 drivers
v0x561b7d06ee90_0 .net "alu_op_b", 31 0, L_0x561b7d07b570;  alias, 1 drivers
v0x561b7d06ef80_0 .net "result", 31 0, v0x561b7d06eb50_0;  alias, 1 drivers
S_0x561b7d06e640 .scope module, "u_alu" "alu" 9 12, 10 1 0, S_0x561b7cf9c5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "alu_op";
    .port_info 1 /INPUT 32 "op_a";
    .port_info 2 /INPUT 32 "op_b";
    .port_info 3 /OUTPUT 32 "result";
v0x561b7d06e860_0 .net "alu_op", 4 0, v0x561b7d06b7d0_0;  alias, 1 drivers
v0x561b7d06e990_0 .net "op_a", 31 0, L_0x561b7d07b730;  alias, 1 drivers
v0x561b7d06ea50_0 .net "op_b", 31 0, L_0x561b7d07b570;  alias, 1 drivers
v0x561b7d06eb50_0 .var "result", 31 0;
E_0x561b7cf94a90 .event edge, v0x561b7d06b7d0_0, v0x561b7d06cc20_0, v0x561b7d06cce0_0;
S_0x561b7d06f0a0 .scope module, "fetch_s" "fetch" 4 66, 11 2 0, S_0x561b7cfa2750;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "result";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 32 "imm";
    .port_info 3 /INPUT 1 "jal";
    .port_info 4 /INPUT 1 "jalr";
    .port_info 5 /OUTPUT 32 "pc";
    .port_info 6 /INPUT 1 "branch";
    .port_info 7 /INPUT 1 "branch_taken";
    .port_info 8 /INPUT 1 "rst";
    .port_info 9 /OUTPUT 1 "f_req";
    .port_info 10 /OUTPUT 4 "f_mask";
    .port_info 11 /OUTPUT 1 "f_wr_en";
    .port_info 12 /OUTPUT 32 "f_w_data";
    .port_info 13 /OUTPUT 14 "f_mem_addr";
    .port_info 14 /INPUT 1 "clk";
v0x561b7d070190_0 .net "branch", 0 0, v0x561b7d06c730_0;  alias, 1 drivers
v0x561b7d070250_0 .net "branch_taken", 0 0, v0x561b7d06b8d0_0;  alias, 1 drivers
v0x561b7d070310_0 .net "clk", 0 0, v0x561b7d07b240_0;  alias, 1 drivers
v0x561b7d0703b0_0 .net "f_mask", 3 0, o0x7fb851057608;  alias, 0 drivers
v0x561b7d070450_0 .net "f_mem_addr", 13 0, L_0x561b7d07b440;  alias, 1 drivers
v0x561b7d070530_0 .var "f_req", 0 0;
v0x561b7d0705f0_0 .net "f_w_data", 31 0, o0x7fb851057698;  alias, 0 drivers
v0x561b7d0706d0_0 .net "f_wr_en", 0 0, L_0x7fb850cd0018;  alias, 1 drivers
v0x561b7d070790_0 .net "imm", 31 0, v0x561b7d06b990_0;  alias, 1 drivers
v0x561b7d0708e0_0 .net "jal", 0 0, v0x561b7d06bb30_0;  alias, 1 drivers
v0x561b7d070980_0 .net "jalr", 0 0, v0x561b7d06bc40_0;  alias, 1 drivers
o0x7fb8510576f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561b7d070a20_0 .net "load", 0 0, o0x7fb8510576f8;  0 drivers
v0x561b7d070ae0_0 .net "pc", 31 0, v0x561b7d06fdb0_0;  alias, 1 drivers
v0x561b7d070ba0_0 .net "result", 31 0, v0x561b7d06eb50_0;  alias, 1 drivers
v0x561b7d070c40_0 .net "rst", 0 0, v0x561b7d07b3a0_0;  alias, 1 drivers
L_0x561b7d07b440 .part v0x561b7d06fdb0_0, 2, 14;
S_0x561b7d06f470 .scope module, "u_pc" "program_counter" 11 40, 12 1 0, S_0x561b7d06f0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "result";
    .port_info 1 /INPUT 32 "imm";
    .port_info 2 /INPUT 1 "jal";
    .port_info 3 /INPUT 1 "jalr";
    .port_info 4 /OUTPUT 32 "pc";
    .port_info 5 /INPUT 1 "branch";
    .port_info 6 /INPUT 1 "branch_taken";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
v0x561b7d06f780_0 .net "branch", 0 0, v0x561b7d06c730_0;  alias, 1 drivers
v0x561b7d06f890_0 .net "branch_taken", 0 0, v0x561b7d06b8d0_0;  alias, 1 drivers
v0x561b7d06f9a0_0 .net "clk", 0 0, v0x561b7d07b240_0;  alias, 1 drivers
v0x561b7d06fa90_0 .net "imm", 31 0, v0x561b7d06b990_0;  alias, 1 drivers
v0x561b7d06fb80_0 .net "jal", 0 0, v0x561b7d06bb30_0;  alias, 1 drivers
v0x561b7d06fcc0_0 .net "jalr", 0 0, v0x561b7d06bc40_0;  alias, 1 drivers
v0x561b7d06fdb0_0 .var "pc", 31 0;
v0x561b7d06fe70_0 .net "result", 31 0, v0x561b7d06eb50_0;  alias, 1 drivers
v0x561b7d06ff80_0 .net "rst", 0 0, v0x561b7d07b3a0_0;  alias, 1 drivers
S_0x561b7d070f40 .scope module, "mem_s" "mem" 4 117, 13 1 0, S_0x561b7cfa2750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "wrapper_mem_o";
    .port_info 1 /OUTPUT 32 "w_data";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /INPUT 32 "wrapper_mem_i";
    .port_info 4 /INPUT 32 "r_data";
    .port_info 5 /OUTPUT 4 "store_op";
    .port_info 6 /INPUT 32 "result";
    .port_info 7 /OUTPUT 1 "wr_en";
    .port_info 8 /INPUT 14 "mem_addr";
    .port_info 9 /INPUT 32 "op_b";
    .port_info 10 /INPUT 3 "func3";
    .port_info 11 /OUTPUT 1 "req";
    .port_info 12 /INPUT 1 "clk";
v0x561b7d072030_0 .net "clk", 0 0, v0x561b7d07b240_0;  alias, 1 drivers
o0x7fb851057d88 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x561b7d0720f0_0 .net "func3", 2 0, o0x7fb851057d88;  0 drivers
v0x561b7d0721d0_0 .net "instruction", 31 0, o0x7fb851057db8;  alias, 0 drivers
v0x561b7d072290_0 .net "mem_addr", 13 0, o0x7fb851057de8;  alias, 0 drivers
o0x7fb851057b48 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561b7d072370_0 .net "op_b", 31 0, o0x7fb851057b48;  0 drivers
v0x561b7d072430_0 .net "r_data", 31 0, o0x7fb851057a58;  alias, 0 drivers
v0x561b7d0724d0_0 .net "req", 0 0, L_0x7fb850cd0180;  alias, 1 drivers
v0x561b7d072570_0 .net "result", 31 0, v0x561b7d06eb50_0;  alias, 1 drivers
v0x561b7d0726c0_0 .net "store_op", 3 0, v0x561b7d0719c0_0;  alias, 1 drivers
v0x561b7d072810_0 .net "w_data", 31 0, v0x561b7d071aa0_0;  alias, 1 drivers
v0x561b7d0728b0_0 .net "wr_en", 0 0, v0x561b7d071b80_0;  alias, 1 drivers
v0x561b7d072950_0 .net "wrapper_mem_i", 31 0, o0x7fb851057e48;  alias, 0 drivers
v0x561b7d0729f0_0 .net "wrapper_mem_o", 31 0, v0x561b7d071db0_0;  alias, 1 drivers
L_0x561b7d08c4c0 .part o0x7fb851057db8, 12, 3;
L_0x561b7d08c560 .part v0x561b7d06eb50_0, 0, 14;
S_0x561b7d071210 .scope module, "u_wrapper" "wrapper_mem" 13 34, 14 1 0, S_0x561b7d070f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "wrapper_mem_o";
    .port_info 1 /OUTPUT 32 "w_data";
    .port_info 2 /INPUT 32 "wrapper_mem_i";
    .port_info 3 /INPUT 3 "func3";
    .port_info 4 /OUTPUT 1 "req";
    .port_info 5 /INPUT 32 "r_data";
    .port_info 6 /OUTPUT 4 "store_op";
    .port_info 7 /OUTPUT 1 "wr_en";
    .port_info 8 /INPUT 14 "mem_addr";
    .port_info 9 /INPUT 1 "clk";
v0x561b7d071530_0 .net "clk", 0 0, v0x561b7d07b240_0;  alias, 1 drivers
v0x561b7d071680_0 .net "func3", 2 0, L_0x561b7d08c4c0;  1 drivers
v0x561b7d071760_0 .net "mem_addr", 13 0, L_0x561b7d08c560;  1 drivers
v0x561b7d071820_0 .net "r_data", 31 0, o0x7fb851057a58;  alias, 0 drivers
v0x561b7d071900_0 .var "req", 0 0;
v0x561b7d0719c0_0 .var "store_op", 3 0;
v0x561b7d071aa0_0 .var "w_data", 31 0;
v0x561b7d071b80_0 .var "wr_en", 0 0;
v0x561b7d071c40_0 .net "wrapper_mem_i", 31 0, o0x7fb851057b48;  alias, 0 drivers
v0x561b7d071db0_0 .var "wrapper_mem_o", 31 0;
E_0x561b7d05ab60 .event edge, v0x561b7d071680_0, v0x561b7d071760_0, v0x561b7d071c40_0, v0x561b7d071820_0;
S_0x561b7d072c30 .scope module, "u_wb" "WB" 4 130, 15 1 0, S_0x561b7cfa2750;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "wrapper_mem_o";
    .port_info 1 /OUTPUT 32 "data_in_rf";
    .port_info 2 /INPUT 2 "rd_sel";
    .port_info 3 /INPUT 32 "result";
    .port_info 4 /INPUT 32 "imm";
    .port_info 5 /INPUT 32 "pc";
v0x561b7d072ef0_0 .var "data_in_rf", 31 0;
v0x561b7d073020_0 .net "imm", 31 0, v0x561b7d06b990_0;  alias, 1 drivers
v0x561b7d073170_0 .net "pc", 31 0, v0x561b7d06fdb0_0;  alias, 1 drivers
v0x561b7d073210_0 .net "rd_sel", 1 0, v0x561b7d06c180_0;  alias, 1 drivers
v0x561b7d073320_0 .net "result", 31 0, v0x561b7d06eb50_0;  alias, 1 drivers
v0x561b7d073430_0 .net "wrapper_mem_o", 31 0, v0x561b7d071db0_0;  alias, 1 drivers
E_0x561b7d072e60/0 .event edge, v0x561b7d06c180_0, v0x561b7d06eb50_0, v0x561b7d071db0_0, v0x561b7d06b990_0;
E_0x561b7d072e60/1 .event edge, v0x561b7d06fdb0_0;
E_0x561b7d072e60 .event/or E_0x561b7d072e60/0, E_0x561b7d072e60/1;
S_0x561b7d075af0 .scope module, "u_datamem" "memory" 3 88, 16 1 0, S_0x561b7cf9f6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "mem_addr";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "req";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 4 "mask";
    .port_info 5 /INPUT 32 "w_data";
    .port_info 6 /OUTPUT 32 "r_data";
    .port_info 7 /OUTPUT 32 "f_r_data";
    .port_info 8 /OUTPUT 1 "valid";
v0x561b7d076230_0 .net "clk", 0 0, v0x561b7d07b240_0;  alias, 1 drivers
v0x561b7d0762f0_0 .var "f_r_data", 31 0;
v0x561b7d0763d0_0 .net "mask", 3 0, o0x7fb8510585c8;  alias, 0 drivers
v0x561b7d076490 .array "mem", 0 127, 31 0;
v0x561b7d077550_0 .net "mem_addr", 7 0, L_0x561b7d08c6a0;  1 drivers
v0x561b7d077680_0 .var "r_data", 31 0;
v0x561b7d077760_0 .net "req", 0 0, L_0x7fb850cd0180;  alias, 1 drivers
v0x561b7d077850_0 .var "valid", 0 0;
v0x561b7d077910_0 .net "w_data", 31 0, v0x561b7d071aa0_0;  alias, 1 drivers
v0x561b7d0779d0_0 .net "wr_en", 0 0, o0x7fb851059e88;  alias, 0 drivers
v0x561b7d076490_0 .array/port v0x561b7d076490, 0;
v0x561b7d076490_1 .array/port v0x561b7d076490, 1;
v0x561b7d076490_2 .array/port v0x561b7d076490, 2;
E_0x561b7d05ab20/0 .event edge, v0x561b7d077550_0, v0x561b7d076490_0, v0x561b7d076490_1, v0x561b7d076490_2;
v0x561b7d076490_3 .array/port v0x561b7d076490, 3;
v0x561b7d076490_4 .array/port v0x561b7d076490, 4;
v0x561b7d076490_5 .array/port v0x561b7d076490, 5;
v0x561b7d076490_6 .array/port v0x561b7d076490, 6;
E_0x561b7d05ab20/1 .event edge, v0x561b7d076490_3, v0x561b7d076490_4, v0x561b7d076490_5, v0x561b7d076490_6;
v0x561b7d076490_7 .array/port v0x561b7d076490, 7;
v0x561b7d076490_8 .array/port v0x561b7d076490, 8;
v0x561b7d076490_9 .array/port v0x561b7d076490, 9;
v0x561b7d076490_10 .array/port v0x561b7d076490, 10;
E_0x561b7d05ab20/2 .event edge, v0x561b7d076490_7, v0x561b7d076490_8, v0x561b7d076490_9, v0x561b7d076490_10;
v0x561b7d076490_11 .array/port v0x561b7d076490, 11;
v0x561b7d076490_12 .array/port v0x561b7d076490, 12;
v0x561b7d076490_13 .array/port v0x561b7d076490, 13;
v0x561b7d076490_14 .array/port v0x561b7d076490, 14;
E_0x561b7d05ab20/3 .event edge, v0x561b7d076490_11, v0x561b7d076490_12, v0x561b7d076490_13, v0x561b7d076490_14;
v0x561b7d076490_15 .array/port v0x561b7d076490, 15;
v0x561b7d076490_16 .array/port v0x561b7d076490, 16;
v0x561b7d076490_17 .array/port v0x561b7d076490, 17;
v0x561b7d076490_18 .array/port v0x561b7d076490, 18;
E_0x561b7d05ab20/4 .event edge, v0x561b7d076490_15, v0x561b7d076490_16, v0x561b7d076490_17, v0x561b7d076490_18;
v0x561b7d076490_19 .array/port v0x561b7d076490, 19;
v0x561b7d076490_20 .array/port v0x561b7d076490, 20;
v0x561b7d076490_21 .array/port v0x561b7d076490, 21;
v0x561b7d076490_22 .array/port v0x561b7d076490, 22;
E_0x561b7d05ab20/5 .event edge, v0x561b7d076490_19, v0x561b7d076490_20, v0x561b7d076490_21, v0x561b7d076490_22;
v0x561b7d076490_23 .array/port v0x561b7d076490, 23;
v0x561b7d076490_24 .array/port v0x561b7d076490, 24;
v0x561b7d076490_25 .array/port v0x561b7d076490, 25;
v0x561b7d076490_26 .array/port v0x561b7d076490, 26;
E_0x561b7d05ab20/6 .event edge, v0x561b7d076490_23, v0x561b7d076490_24, v0x561b7d076490_25, v0x561b7d076490_26;
v0x561b7d076490_27 .array/port v0x561b7d076490, 27;
v0x561b7d076490_28 .array/port v0x561b7d076490, 28;
v0x561b7d076490_29 .array/port v0x561b7d076490, 29;
v0x561b7d076490_30 .array/port v0x561b7d076490, 30;
E_0x561b7d05ab20/7 .event edge, v0x561b7d076490_27, v0x561b7d076490_28, v0x561b7d076490_29, v0x561b7d076490_30;
v0x561b7d076490_31 .array/port v0x561b7d076490, 31;
v0x561b7d076490_32 .array/port v0x561b7d076490, 32;
v0x561b7d076490_33 .array/port v0x561b7d076490, 33;
v0x561b7d076490_34 .array/port v0x561b7d076490, 34;
E_0x561b7d05ab20/8 .event edge, v0x561b7d076490_31, v0x561b7d076490_32, v0x561b7d076490_33, v0x561b7d076490_34;
v0x561b7d076490_35 .array/port v0x561b7d076490, 35;
v0x561b7d076490_36 .array/port v0x561b7d076490, 36;
v0x561b7d076490_37 .array/port v0x561b7d076490, 37;
v0x561b7d076490_38 .array/port v0x561b7d076490, 38;
E_0x561b7d05ab20/9 .event edge, v0x561b7d076490_35, v0x561b7d076490_36, v0x561b7d076490_37, v0x561b7d076490_38;
v0x561b7d076490_39 .array/port v0x561b7d076490, 39;
v0x561b7d076490_40 .array/port v0x561b7d076490, 40;
v0x561b7d076490_41 .array/port v0x561b7d076490, 41;
v0x561b7d076490_42 .array/port v0x561b7d076490, 42;
E_0x561b7d05ab20/10 .event edge, v0x561b7d076490_39, v0x561b7d076490_40, v0x561b7d076490_41, v0x561b7d076490_42;
v0x561b7d076490_43 .array/port v0x561b7d076490, 43;
v0x561b7d076490_44 .array/port v0x561b7d076490, 44;
v0x561b7d076490_45 .array/port v0x561b7d076490, 45;
v0x561b7d076490_46 .array/port v0x561b7d076490, 46;
E_0x561b7d05ab20/11 .event edge, v0x561b7d076490_43, v0x561b7d076490_44, v0x561b7d076490_45, v0x561b7d076490_46;
v0x561b7d076490_47 .array/port v0x561b7d076490, 47;
v0x561b7d076490_48 .array/port v0x561b7d076490, 48;
v0x561b7d076490_49 .array/port v0x561b7d076490, 49;
v0x561b7d076490_50 .array/port v0x561b7d076490, 50;
E_0x561b7d05ab20/12 .event edge, v0x561b7d076490_47, v0x561b7d076490_48, v0x561b7d076490_49, v0x561b7d076490_50;
v0x561b7d076490_51 .array/port v0x561b7d076490, 51;
v0x561b7d076490_52 .array/port v0x561b7d076490, 52;
v0x561b7d076490_53 .array/port v0x561b7d076490, 53;
v0x561b7d076490_54 .array/port v0x561b7d076490, 54;
E_0x561b7d05ab20/13 .event edge, v0x561b7d076490_51, v0x561b7d076490_52, v0x561b7d076490_53, v0x561b7d076490_54;
v0x561b7d076490_55 .array/port v0x561b7d076490, 55;
v0x561b7d076490_56 .array/port v0x561b7d076490, 56;
v0x561b7d076490_57 .array/port v0x561b7d076490, 57;
v0x561b7d076490_58 .array/port v0x561b7d076490, 58;
E_0x561b7d05ab20/14 .event edge, v0x561b7d076490_55, v0x561b7d076490_56, v0x561b7d076490_57, v0x561b7d076490_58;
v0x561b7d076490_59 .array/port v0x561b7d076490, 59;
v0x561b7d076490_60 .array/port v0x561b7d076490, 60;
v0x561b7d076490_61 .array/port v0x561b7d076490, 61;
v0x561b7d076490_62 .array/port v0x561b7d076490, 62;
E_0x561b7d05ab20/15 .event edge, v0x561b7d076490_59, v0x561b7d076490_60, v0x561b7d076490_61, v0x561b7d076490_62;
v0x561b7d076490_63 .array/port v0x561b7d076490, 63;
v0x561b7d076490_64 .array/port v0x561b7d076490, 64;
v0x561b7d076490_65 .array/port v0x561b7d076490, 65;
v0x561b7d076490_66 .array/port v0x561b7d076490, 66;
E_0x561b7d05ab20/16 .event edge, v0x561b7d076490_63, v0x561b7d076490_64, v0x561b7d076490_65, v0x561b7d076490_66;
v0x561b7d076490_67 .array/port v0x561b7d076490, 67;
v0x561b7d076490_68 .array/port v0x561b7d076490, 68;
v0x561b7d076490_69 .array/port v0x561b7d076490, 69;
v0x561b7d076490_70 .array/port v0x561b7d076490, 70;
E_0x561b7d05ab20/17 .event edge, v0x561b7d076490_67, v0x561b7d076490_68, v0x561b7d076490_69, v0x561b7d076490_70;
v0x561b7d076490_71 .array/port v0x561b7d076490, 71;
v0x561b7d076490_72 .array/port v0x561b7d076490, 72;
v0x561b7d076490_73 .array/port v0x561b7d076490, 73;
v0x561b7d076490_74 .array/port v0x561b7d076490, 74;
E_0x561b7d05ab20/18 .event edge, v0x561b7d076490_71, v0x561b7d076490_72, v0x561b7d076490_73, v0x561b7d076490_74;
v0x561b7d076490_75 .array/port v0x561b7d076490, 75;
v0x561b7d076490_76 .array/port v0x561b7d076490, 76;
v0x561b7d076490_77 .array/port v0x561b7d076490, 77;
v0x561b7d076490_78 .array/port v0x561b7d076490, 78;
E_0x561b7d05ab20/19 .event edge, v0x561b7d076490_75, v0x561b7d076490_76, v0x561b7d076490_77, v0x561b7d076490_78;
v0x561b7d076490_79 .array/port v0x561b7d076490, 79;
v0x561b7d076490_80 .array/port v0x561b7d076490, 80;
v0x561b7d076490_81 .array/port v0x561b7d076490, 81;
v0x561b7d076490_82 .array/port v0x561b7d076490, 82;
E_0x561b7d05ab20/20 .event edge, v0x561b7d076490_79, v0x561b7d076490_80, v0x561b7d076490_81, v0x561b7d076490_82;
v0x561b7d076490_83 .array/port v0x561b7d076490, 83;
v0x561b7d076490_84 .array/port v0x561b7d076490, 84;
v0x561b7d076490_85 .array/port v0x561b7d076490, 85;
v0x561b7d076490_86 .array/port v0x561b7d076490, 86;
E_0x561b7d05ab20/21 .event edge, v0x561b7d076490_83, v0x561b7d076490_84, v0x561b7d076490_85, v0x561b7d076490_86;
v0x561b7d076490_87 .array/port v0x561b7d076490, 87;
v0x561b7d076490_88 .array/port v0x561b7d076490, 88;
v0x561b7d076490_89 .array/port v0x561b7d076490, 89;
v0x561b7d076490_90 .array/port v0x561b7d076490, 90;
E_0x561b7d05ab20/22 .event edge, v0x561b7d076490_87, v0x561b7d076490_88, v0x561b7d076490_89, v0x561b7d076490_90;
v0x561b7d076490_91 .array/port v0x561b7d076490, 91;
v0x561b7d076490_92 .array/port v0x561b7d076490, 92;
v0x561b7d076490_93 .array/port v0x561b7d076490, 93;
v0x561b7d076490_94 .array/port v0x561b7d076490, 94;
E_0x561b7d05ab20/23 .event edge, v0x561b7d076490_91, v0x561b7d076490_92, v0x561b7d076490_93, v0x561b7d076490_94;
v0x561b7d076490_95 .array/port v0x561b7d076490, 95;
v0x561b7d076490_96 .array/port v0x561b7d076490, 96;
v0x561b7d076490_97 .array/port v0x561b7d076490, 97;
v0x561b7d076490_98 .array/port v0x561b7d076490, 98;
E_0x561b7d05ab20/24 .event edge, v0x561b7d076490_95, v0x561b7d076490_96, v0x561b7d076490_97, v0x561b7d076490_98;
v0x561b7d076490_99 .array/port v0x561b7d076490, 99;
v0x561b7d076490_100 .array/port v0x561b7d076490, 100;
v0x561b7d076490_101 .array/port v0x561b7d076490, 101;
v0x561b7d076490_102 .array/port v0x561b7d076490, 102;
E_0x561b7d05ab20/25 .event edge, v0x561b7d076490_99, v0x561b7d076490_100, v0x561b7d076490_101, v0x561b7d076490_102;
v0x561b7d076490_103 .array/port v0x561b7d076490, 103;
v0x561b7d076490_104 .array/port v0x561b7d076490, 104;
v0x561b7d076490_105 .array/port v0x561b7d076490, 105;
v0x561b7d076490_106 .array/port v0x561b7d076490, 106;
E_0x561b7d05ab20/26 .event edge, v0x561b7d076490_103, v0x561b7d076490_104, v0x561b7d076490_105, v0x561b7d076490_106;
v0x561b7d076490_107 .array/port v0x561b7d076490, 107;
v0x561b7d076490_108 .array/port v0x561b7d076490, 108;
v0x561b7d076490_109 .array/port v0x561b7d076490, 109;
v0x561b7d076490_110 .array/port v0x561b7d076490, 110;
E_0x561b7d05ab20/27 .event edge, v0x561b7d076490_107, v0x561b7d076490_108, v0x561b7d076490_109, v0x561b7d076490_110;
v0x561b7d076490_111 .array/port v0x561b7d076490, 111;
v0x561b7d076490_112 .array/port v0x561b7d076490, 112;
v0x561b7d076490_113 .array/port v0x561b7d076490, 113;
v0x561b7d076490_114 .array/port v0x561b7d076490, 114;
E_0x561b7d05ab20/28 .event edge, v0x561b7d076490_111, v0x561b7d076490_112, v0x561b7d076490_113, v0x561b7d076490_114;
v0x561b7d076490_115 .array/port v0x561b7d076490, 115;
v0x561b7d076490_116 .array/port v0x561b7d076490, 116;
v0x561b7d076490_117 .array/port v0x561b7d076490, 117;
v0x561b7d076490_118 .array/port v0x561b7d076490, 118;
E_0x561b7d05ab20/29 .event edge, v0x561b7d076490_115, v0x561b7d076490_116, v0x561b7d076490_117, v0x561b7d076490_118;
v0x561b7d076490_119 .array/port v0x561b7d076490, 119;
v0x561b7d076490_120 .array/port v0x561b7d076490, 120;
v0x561b7d076490_121 .array/port v0x561b7d076490, 121;
v0x561b7d076490_122 .array/port v0x561b7d076490, 122;
E_0x561b7d05ab20/30 .event edge, v0x561b7d076490_119, v0x561b7d076490_120, v0x561b7d076490_121, v0x561b7d076490_122;
v0x561b7d076490_123 .array/port v0x561b7d076490, 123;
v0x561b7d076490_124 .array/port v0x561b7d076490, 124;
v0x561b7d076490_125 .array/port v0x561b7d076490, 125;
v0x561b7d076490_126 .array/port v0x561b7d076490, 126;
E_0x561b7d05ab20/31 .event edge, v0x561b7d076490_123, v0x561b7d076490_124, v0x561b7d076490_125, v0x561b7d076490_126;
v0x561b7d076490_127 .array/port v0x561b7d076490, 127;
E_0x561b7d05ab20/32 .event edge, v0x561b7d076490_127;
E_0x561b7d05ab20 .event/or E_0x561b7d05ab20/0, E_0x561b7d05ab20/1, E_0x561b7d05ab20/2, E_0x561b7d05ab20/3, E_0x561b7d05ab20/4, E_0x561b7d05ab20/5, E_0x561b7d05ab20/6, E_0x561b7d05ab20/7, E_0x561b7d05ab20/8, E_0x561b7d05ab20/9, E_0x561b7d05ab20/10, E_0x561b7d05ab20/11, E_0x561b7d05ab20/12, E_0x561b7d05ab20/13, E_0x561b7d05ab20/14, E_0x561b7d05ab20/15, E_0x561b7d05ab20/16, E_0x561b7d05ab20/17, E_0x561b7d05ab20/18, E_0x561b7d05ab20/19, E_0x561b7d05ab20/20, E_0x561b7d05ab20/21, E_0x561b7d05ab20/22, E_0x561b7d05ab20/23, E_0x561b7d05ab20/24, E_0x561b7d05ab20/25, E_0x561b7d05ab20/26, E_0x561b7d05ab20/27, E_0x561b7d05ab20/28, E_0x561b7d05ab20/29, E_0x561b7d05ab20/30, E_0x561b7d05ab20/31, E_0x561b7d05ab20/32;
S_0x561b7d077bb0 .scope module, "u_intructmem" "memory" 3 76, 16 1 0, S_0x561b7cf9f6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "mem_addr";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "req";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 4 "mask";
    .port_info 5 /INPUT 32 "w_data";
    .port_info 6 /OUTPUT 32 "r_data";
    .port_info 7 /OUTPUT 32 "f_r_data";
    .port_info 8 /OUTPUT 1 "valid";
v0x561b7d0782c0_0 .net "clk", 0 0, v0x561b7d07b240_0;  alias, 1 drivers
v0x561b7d078380_0 .var "f_r_data", 31 0;
o0x7fb85105a068 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x561b7d078440_0 .net "mask", 3 0, o0x7fb85105a068;  0 drivers
v0x561b7d078500 .array "mem", 0 127, 31 0;
v0x561b7d0799d0_0 .net "mem_addr", 7 0, L_0x561b7d08c600;  1 drivers
v0x561b7d079ab0_0 .var "r_data", 31 0;
v0x561b7d079b70_0 .net "req", 0 0, v0x561b7d070530_0;  alias, 1 drivers
v0x561b7d079c60_0 .var "valid", 0 0;
o0x7fb85105b8f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561b7d079d00_0 .net "w_data", 31 0, o0x7fb85105b8f8;  0 drivers
v0x561b7d079e70_0 .net "wr_en", 0 0, L_0x7fb850cd0018;  alias, 1 drivers
v0x561b7d078500_0 .array/port v0x561b7d078500, 0;
v0x561b7d078500_1 .array/port v0x561b7d078500, 1;
v0x561b7d078500_2 .array/port v0x561b7d078500, 2;
E_0x561b7d077e70/0 .event edge, v0x561b7d0799d0_0, v0x561b7d078500_0, v0x561b7d078500_1, v0x561b7d078500_2;
v0x561b7d078500_3 .array/port v0x561b7d078500, 3;
v0x561b7d078500_4 .array/port v0x561b7d078500, 4;
v0x561b7d078500_5 .array/port v0x561b7d078500, 5;
v0x561b7d078500_6 .array/port v0x561b7d078500, 6;
E_0x561b7d077e70/1 .event edge, v0x561b7d078500_3, v0x561b7d078500_4, v0x561b7d078500_5, v0x561b7d078500_6;
v0x561b7d078500_7 .array/port v0x561b7d078500, 7;
v0x561b7d078500_8 .array/port v0x561b7d078500, 8;
v0x561b7d078500_9 .array/port v0x561b7d078500, 9;
v0x561b7d078500_10 .array/port v0x561b7d078500, 10;
E_0x561b7d077e70/2 .event edge, v0x561b7d078500_7, v0x561b7d078500_8, v0x561b7d078500_9, v0x561b7d078500_10;
v0x561b7d078500_11 .array/port v0x561b7d078500, 11;
v0x561b7d078500_12 .array/port v0x561b7d078500, 12;
v0x561b7d078500_13 .array/port v0x561b7d078500, 13;
v0x561b7d078500_14 .array/port v0x561b7d078500, 14;
E_0x561b7d077e70/3 .event edge, v0x561b7d078500_11, v0x561b7d078500_12, v0x561b7d078500_13, v0x561b7d078500_14;
v0x561b7d078500_15 .array/port v0x561b7d078500, 15;
v0x561b7d078500_16 .array/port v0x561b7d078500, 16;
v0x561b7d078500_17 .array/port v0x561b7d078500, 17;
v0x561b7d078500_18 .array/port v0x561b7d078500, 18;
E_0x561b7d077e70/4 .event edge, v0x561b7d078500_15, v0x561b7d078500_16, v0x561b7d078500_17, v0x561b7d078500_18;
v0x561b7d078500_19 .array/port v0x561b7d078500, 19;
v0x561b7d078500_20 .array/port v0x561b7d078500, 20;
v0x561b7d078500_21 .array/port v0x561b7d078500, 21;
v0x561b7d078500_22 .array/port v0x561b7d078500, 22;
E_0x561b7d077e70/5 .event edge, v0x561b7d078500_19, v0x561b7d078500_20, v0x561b7d078500_21, v0x561b7d078500_22;
v0x561b7d078500_23 .array/port v0x561b7d078500, 23;
v0x561b7d078500_24 .array/port v0x561b7d078500, 24;
v0x561b7d078500_25 .array/port v0x561b7d078500, 25;
v0x561b7d078500_26 .array/port v0x561b7d078500, 26;
E_0x561b7d077e70/6 .event edge, v0x561b7d078500_23, v0x561b7d078500_24, v0x561b7d078500_25, v0x561b7d078500_26;
v0x561b7d078500_27 .array/port v0x561b7d078500, 27;
v0x561b7d078500_28 .array/port v0x561b7d078500, 28;
v0x561b7d078500_29 .array/port v0x561b7d078500, 29;
v0x561b7d078500_30 .array/port v0x561b7d078500, 30;
E_0x561b7d077e70/7 .event edge, v0x561b7d078500_27, v0x561b7d078500_28, v0x561b7d078500_29, v0x561b7d078500_30;
v0x561b7d078500_31 .array/port v0x561b7d078500, 31;
v0x561b7d078500_32 .array/port v0x561b7d078500, 32;
v0x561b7d078500_33 .array/port v0x561b7d078500, 33;
v0x561b7d078500_34 .array/port v0x561b7d078500, 34;
E_0x561b7d077e70/8 .event edge, v0x561b7d078500_31, v0x561b7d078500_32, v0x561b7d078500_33, v0x561b7d078500_34;
v0x561b7d078500_35 .array/port v0x561b7d078500, 35;
v0x561b7d078500_36 .array/port v0x561b7d078500, 36;
v0x561b7d078500_37 .array/port v0x561b7d078500, 37;
v0x561b7d078500_38 .array/port v0x561b7d078500, 38;
E_0x561b7d077e70/9 .event edge, v0x561b7d078500_35, v0x561b7d078500_36, v0x561b7d078500_37, v0x561b7d078500_38;
v0x561b7d078500_39 .array/port v0x561b7d078500, 39;
v0x561b7d078500_40 .array/port v0x561b7d078500, 40;
v0x561b7d078500_41 .array/port v0x561b7d078500, 41;
v0x561b7d078500_42 .array/port v0x561b7d078500, 42;
E_0x561b7d077e70/10 .event edge, v0x561b7d078500_39, v0x561b7d078500_40, v0x561b7d078500_41, v0x561b7d078500_42;
v0x561b7d078500_43 .array/port v0x561b7d078500, 43;
v0x561b7d078500_44 .array/port v0x561b7d078500, 44;
v0x561b7d078500_45 .array/port v0x561b7d078500, 45;
v0x561b7d078500_46 .array/port v0x561b7d078500, 46;
E_0x561b7d077e70/11 .event edge, v0x561b7d078500_43, v0x561b7d078500_44, v0x561b7d078500_45, v0x561b7d078500_46;
v0x561b7d078500_47 .array/port v0x561b7d078500, 47;
v0x561b7d078500_48 .array/port v0x561b7d078500, 48;
v0x561b7d078500_49 .array/port v0x561b7d078500, 49;
v0x561b7d078500_50 .array/port v0x561b7d078500, 50;
E_0x561b7d077e70/12 .event edge, v0x561b7d078500_47, v0x561b7d078500_48, v0x561b7d078500_49, v0x561b7d078500_50;
v0x561b7d078500_51 .array/port v0x561b7d078500, 51;
v0x561b7d078500_52 .array/port v0x561b7d078500, 52;
v0x561b7d078500_53 .array/port v0x561b7d078500, 53;
v0x561b7d078500_54 .array/port v0x561b7d078500, 54;
E_0x561b7d077e70/13 .event edge, v0x561b7d078500_51, v0x561b7d078500_52, v0x561b7d078500_53, v0x561b7d078500_54;
v0x561b7d078500_55 .array/port v0x561b7d078500, 55;
v0x561b7d078500_56 .array/port v0x561b7d078500, 56;
v0x561b7d078500_57 .array/port v0x561b7d078500, 57;
v0x561b7d078500_58 .array/port v0x561b7d078500, 58;
E_0x561b7d077e70/14 .event edge, v0x561b7d078500_55, v0x561b7d078500_56, v0x561b7d078500_57, v0x561b7d078500_58;
v0x561b7d078500_59 .array/port v0x561b7d078500, 59;
v0x561b7d078500_60 .array/port v0x561b7d078500, 60;
v0x561b7d078500_61 .array/port v0x561b7d078500, 61;
v0x561b7d078500_62 .array/port v0x561b7d078500, 62;
E_0x561b7d077e70/15 .event edge, v0x561b7d078500_59, v0x561b7d078500_60, v0x561b7d078500_61, v0x561b7d078500_62;
v0x561b7d078500_63 .array/port v0x561b7d078500, 63;
v0x561b7d078500_64 .array/port v0x561b7d078500, 64;
v0x561b7d078500_65 .array/port v0x561b7d078500, 65;
v0x561b7d078500_66 .array/port v0x561b7d078500, 66;
E_0x561b7d077e70/16 .event edge, v0x561b7d078500_63, v0x561b7d078500_64, v0x561b7d078500_65, v0x561b7d078500_66;
v0x561b7d078500_67 .array/port v0x561b7d078500, 67;
v0x561b7d078500_68 .array/port v0x561b7d078500, 68;
v0x561b7d078500_69 .array/port v0x561b7d078500, 69;
v0x561b7d078500_70 .array/port v0x561b7d078500, 70;
E_0x561b7d077e70/17 .event edge, v0x561b7d078500_67, v0x561b7d078500_68, v0x561b7d078500_69, v0x561b7d078500_70;
v0x561b7d078500_71 .array/port v0x561b7d078500, 71;
v0x561b7d078500_72 .array/port v0x561b7d078500, 72;
v0x561b7d078500_73 .array/port v0x561b7d078500, 73;
v0x561b7d078500_74 .array/port v0x561b7d078500, 74;
E_0x561b7d077e70/18 .event edge, v0x561b7d078500_71, v0x561b7d078500_72, v0x561b7d078500_73, v0x561b7d078500_74;
v0x561b7d078500_75 .array/port v0x561b7d078500, 75;
v0x561b7d078500_76 .array/port v0x561b7d078500, 76;
v0x561b7d078500_77 .array/port v0x561b7d078500, 77;
v0x561b7d078500_78 .array/port v0x561b7d078500, 78;
E_0x561b7d077e70/19 .event edge, v0x561b7d078500_75, v0x561b7d078500_76, v0x561b7d078500_77, v0x561b7d078500_78;
v0x561b7d078500_79 .array/port v0x561b7d078500, 79;
v0x561b7d078500_80 .array/port v0x561b7d078500, 80;
v0x561b7d078500_81 .array/port v0x561b7d078500, 81;
v0x561b7d078500_82 .array/port v0x561b7d078500, 82;
E_0x561b7d077e70/20 .event edge, v0x561b7d078500_79, v0x561b7d078500_80, v0x561b7d078500_81, v0x561b7d078500_82;
v0x561b7d078500_83 .array/port v0x561b7d078500, 83;
v0x561b7d078500_84 .array/port v0x561b7d078500, 84;
v0x561b7d078500_85 .array/port v0x561b7d078500, 85;
v0x561b7d078500_86 .array/port v0x561b7d078500, 86;
E_0x561b7d077e70/21 .event edge, v0x561b7d078500_83, v0x561b7d078500_84, v0x561b7d078500_85, v0x561b7d078500_86;
v0x561b7d078500_87 .array/port v0x561b7d078500, 87;
v0x561b7d078500_88 .array/port v0x561b7d078500, 88;
v0x561b7d078500_89 .array/port v0x561b7d078500, 89;
v0x561b7d078500_90 .array/port v0x561b7d078500, 90;
E_0x561b7d077e70/22 .event edge, v0x561b7d078500_87, v0x561b7d078500_88, v0x561b7d078500_89, v0x561b7d078500_90;
v0x561b7d078500_91 .array/port v0x561b7d078500, 91;
v0x561b7d078500_92 .array/port v0x561b7d078500, 92;
v0x561b7d078500_93 .array/port v0x561b7d078500, 93;
v0x561b7d078500_94 .array/port v0x561b7d078500, 94;
E_0x561b7d077e70/23 .event edge, v0x561b7d078500_91, v0x561b7d078500_92, v0x561b7d078500_93, v0x561b7d078500_94;
v0x561b7d078500_95 .array/port v0x561b7d078500, 95;
v0x561b7d078500_96 .array/port v0x561b7d078500, 96;
v0x561b7d078500_97 .array/port v0x561b7d078500, 97;
v0x561b7d078500_98 .array/port v0x561b7d078500, 98;
E_0x561b7d077e70/24 .event edge, v0x561b7d078500_95, v0x561b7d078500_96, v0x561b7d078500_97, v0x561b7d078500_98;
v0x561b7d078500_99 .array/port v0x561b7d078500, 99;
v0x561b7d078500_100 .array/port v0x561b7d078500, 100;
v0x561b7d078500_101 .array/port v0x561b7d078500, 101;
v0x561b7d078500_102 .array/port v0x561b7d078500, 102;
E_0x561b7d077e70/25 .event edge, v0x561b7d078500_99, v0x561b7d078500_100, v0x561b7d078500_101, v0x561b7d078500_102;
v0x561b7d078500_103 .array/port v0x561b7d078500, 103;
v0x561b7d078500_104 .array/port v0x561b7d078500, 104;
v0x561b7d078500_105 .array/port v0x561b7d078500, 105;
v0x561b7d078500_106 .array/port v0x561b7d078500, 106;
E_0x561b7d077e70/26 .event edge, v0x561b7d078500_103, v0x561b7d078500_104, v0x561b7d078500_105, v0x561b7d078500_106;
v0x561b7d078500_107 .array/port v0x561b7d078500, 107;
v0x561b7d078500_108 .array/port v0x561b7d078500, 108;
v0x561b7d078500_109 .array/port v0x561b7d078500, 109;
v0x561b7d078500_110 .array/port v0x561b7d078500, 110;
E_0x561b7d077e70/27 .event edge, v0x561b7d078500_107, v0x561b7d078500_108, v0x561b7d078500_109, v0x561b7d078500_110;
v0x561b7d078500_111 .array/port v0x561b7d078500, 111;
v0x561b7d078500_112 .array/port v0x561b7d078500, 112;
v0x561b7d078500_113 .array/port v0x561b7d078500, 113;
v0x561b7d078500_114 .array/port v0x561b7d078500, 114;
E_0x561b7d077e70/28 .event edge, v0x561b7d078500_111, v0x561b7d078500_112, v0x561b7d078500_113, v0x561b7d078500_114;
v0x561b7d078500_115 .array/port v0x561b7d078500, 115;
v0x561b7d078500_116 .array/port v0x561b7d078500, 116;
v0x561b7d078500_117 .array/port v0x561b7d078500, 117;
v0x561b7d078500_118 .array/port v0x561b7d078500, 118;
E_0x561b7d077e70/29 .event edge, v0x561b7d078500_115, v0x561b7d078500_116, v0x561b7d078500_117, v0x561b7d078500_118;
v0x561b7d078500_119 .array/port v0x561b7d078500, 119;
v0x561b7d078500_120 .array/port v0x561b7d078500, 120;
v0x561b7d078500_121 .array/port v0x561b7d078500, 121;
v0x561b7d078500_122 .array/port v0x561b7d078500, 122;
E_0x561b7d077e70/30 .event edge, v0x561b7d078500_119, v0x561b7d078500_120, v0x561b7d078500_121, v0x561b7d078500_122;
v0x561b7d078500_123 .array/port v0x561b7d078500, 123;
v0x561b7d078500_124 .array/port v0x561b7d078500, 124;
v0x561b7d078500_125 .array/port v0x561b7d078500, 125;
v0x561b7d078500_126 .array/port v0x561b7d078500, 126;
E_0x561b7d077e70/31 .event edge, v0x561b7d078500_123, v0x561b7d078500_124, v0x561b7d078500_125, v0x561b7d078500_126;
v0x561b7d078500_127 .array/port v0x561b7d078500, 127;
E_0x561b7d077e70/32 .event edge, v0x561b7d078500_127;
E_0x561b7d077e70 .event/or E_0x561b7d077e70/0, E_0x561b7d077e70/1, E_0x561b7d077e70/2, E_0x561b7d077e70/3, E_0x561b7d077e70/4, E_0x561b7d077e70/5, E_0x561b7d077e70/6, E_0x561b7d077e70/7, E_0x561b7d077e70/8, E_0x561b7d077e70/9, E_0x561b7d077e70/10, E_0x561b7d077e70/11, E_0x561b7d077e70/12, E_0x561b7d077e70/13, E_0x561b7d077e70/14, E_0x561b7d077e70/15, E_0x561b7d077e70/16, E_0x561b7d077e70/17, E_0x561b7d077e70/18, E_0x561b7d077e70/19, E_0x561b7d077e70/20, E_0x561b7d077e70/21, E_0x561b7d077e70/22, E_0x561b7d077e70/23, E_0x561b7d077e70/24, E_0x561b7d077e70/25, E_0x561b7d077e70/26, E_0x561b7d077e70/27, E_0x561b7d077e70/28, E_0x561b7d077e70/29, E_0x561b7d077e70/30, E_0x561b7d077e70/31, E_0x561b7d077e70/32;
    .scope S_0x561b7d06f470;
T_0 ;
    %wait E_0x561b7d01a120;
    %load/vec4 v0x561b7d06ff80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967292, 0, 32;
    %assign/vec4 v0x561b7d06fdb0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x561b7d06f780_0;
    %load/vec4 v0x561b7d06f890_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x561b7d06fe70_0;
    %assign/vec4 v0x561b7d06fdb0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x561b7d06fb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x561b7d06fe70_0;
    %assign/vec4 v0x561b7d06fdb0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x561b7d06fcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x561b7d06fe70_0;
    %assign/vec4 v0x561b7d06fdb0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x561b7d06fdb0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x561b7d06fdb0_0, 0;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x561b7d06f0a0;
T_1 ;
    %wait E_0x561b7d01a120;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b7d070530_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x561b7cf9b3d0;
T_2 ;
    %wait E_0x561b7d01a4a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b7d06b8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b7d06bb30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b7d06c2e0_0, 0, 1;
    %load/vec4 v0x561b7d06ba50_0;
    %parti/s 7, 0, 2;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b7d06c240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b7d06c000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b7d06bf40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561b7d06c180_0, 0, 2;
    %load/vec4 v0x561b7d06ba50_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x561b7d06b7d0_0, 0, 5;
    %jmp T_2.11;
T_2.2 ;
    %load/vec4 v0x561b7d06ba50_0;
    %parti/s 1, 30, 6;
    %flag_set/vec4 8;
    %jmp/0 T_2.12, 8;
    %pushi/vec4 1, 0, 5;
    %jmp/1 T_2.13, 8;
T_2.12 ; End of true expr.
    %pushi/vec4 0, 0, 5;
    %jmp/0 T_2.13, 8;
 ; End of false expr.
    %blend;
T_2.13;
    %store/vec4 v0x561b7d06b7d0_0, 0, 5;
    %jmp T_2.11;
T_2.3 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x561b7d06b7d0_0, 0, 5;
    %jmp T_2.11;
T_2.4 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x561b7d06b7d0_0, 0, 5;
    %jmp T_2.11;
T_2.5 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x561b7d06b7d0_0, 0, 5;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x561b7d06b7d0_0, 0, 5;
    %jmp T_2.11;
T_2.7 ;
    %load/vec4 v0x561b7d06ba50_0;
    %parti/s 1, 30, 6;
    %flag_set/vec4 8;
    %jmp/0 T_2.14, 8;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_2.15, 8;
T_2.14 ; End of true expr.
    %pushi/vec4 3, 0, 5;
    %jmp/0 T_2.15, 8;
 ; End of false expr.
    %blend;
T_2.15;
    %store/vec4 v0x561b7d06b7d0_0, 0, 5;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x561b7d06b7d0_0, 0, 5;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x561b7d06b7d0_0, 0, 5;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x561b7d06ba50_0;
    %parti/s 7, 0, 2;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_2.16, 4;
    %load/vec4 v0x561b7d06ba50_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x561b7d06ba50_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561b7d06b990_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b7d06c000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b7d06bf40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561b7d06c180_0, 0, 2;
    %load/vec4 v0x561b7d06ba50_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x561b7d06b7d0_0, 0, 5;
    %jmp T_2.27;
T_2.18 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x561b7d06b7d0_0, 0, 5;
    %jmp T_2.27;
T_2.19 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x561b7d06b7d0_0, 0, 5;
    %jmp T_2.27;
T_2.20 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x561b7d06b7d0_0, 0, 5;
    %jmp T_2.27;
T_2.21 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x561b7d06b7d0_0, 0, 5;
    %jmp T_2.27;
T_2.22 ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x561b7d06b7d0_0, 0, 5;
    %jmp T_2.27;
T_2.23 ;
    %load/vec4 v0x561b7d06ba50_0;
    %parti/s 1, 30, 6;
    %flag_set/vec4 8;
    %jmp/0 T_2.28, 8;
    %pushi/vec4 13, 0, 5;
    %jmp/1 T_2.29, 8;
T_2.28 ; End of true expr.
    %pushi/vec4 12, 0, 5;
    %jmp/0 T_2.29, 8;
 ; End of false expr.
    %blend;
T_2.29;
    %store/vec4 v0x561b7d06b7d0_0, 0, 5;
    %jmp T_2.27;
T_2.24 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x561b7d06b7d0_0, 0, 5;
    %jmp T_2.27;
T_2.25 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x561b7d06b7d0_0, 0, 5;
    %jmp T_2.27;
T_2.27 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b7d06c240_0, 0, 1;
    %jmp T_2.17;
T_2.16 ;
    %load/vec4 v0x561b7d06ba50_0;
    %parti/s 7, 0, 2;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_2.30, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b7d06bd00_0, 0, 1;
    %load/vec4 v0x561b7d06ba50_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x561b7d06ba50_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561b7d06b990_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b7d06bdc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b7d06c240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b7d06c000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b7d06bf40_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561b7d06c180_0, 0, 2;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x561b7d06b7d0_0, 0, 5;
    %jmp T_2.31;
T_2.30 ;
    %load/vec4 v0x561b7d06ba50_0;
    %parti/s 7, 0, 2;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_2.32, 4;
    %load/vec4 v0x561b7d06ba50_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x561b7d06ba50_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561b7d06ba50_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561b7d06b990_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b7d06be80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b7d06c240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b7d06c000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b7d06bf40_0, 0, 1;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x561b7d06b7d0_0, 0, 5;
    %jmp T_2.33;
T_2.32 ;
    %load/vec4 v0x561b7d06ba50_0;
    %parti/s 7, 0, 2;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_2.34, 4;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x561b7d06b7d0_0, 0, 5;
    %load/vec4 v0x561b7d06ba50_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x561b7d06ba50_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561b7d06ba50_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561b7d06ba50_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561b7d06ba50_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x561b7d06b990_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b7d06c240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b7d06c000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b7d06bf40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b7d06b8d0_0, 0, 1;
    %jmp T_2.35;
T_2.34 ;
    %load/vec4 v0x561b7d06ba50_0;
    %parti/s 7, 0, 2;
    %cmpi/e 55, 0, 7;
    %jmp/0xz  T_2.36, 4;
    %load/vec4 v0x561b7d06ba50_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x561b7d06b990_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b7d06c240_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561b7d06c180_0, 0, 2;
    %jmp T_2.37;
T_2.36 ;
    %load/vec4 v0x561b7d06ba50_0;
    %parti/s 7, 0, 2;
    %cmpi/e 23, 0, 7;
    %jmp/0xz  T_2.38, 4;
    %load/vec4 v0x561b7d06ba50_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x561b7d06b990_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b7d06c240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b7d06bf40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b7d06c000_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561b7d06c180_0, 0, 2;
    %jmp T_2.39;
T_2.38 ;
    %load/vec4 v0x561b7d06ba50_0;
    %parti/s 7, 0, 2;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_2.40, 4;
    %load/vec4 v0x561b7d06ba50_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x561b7d06ba50_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561b7d06ba50_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561b7d06ba50_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561b7d06ba50_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x561b7d06b990_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b7d06c240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b7d06bb30_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x561b7d06c180_0, 0, 2;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x561b7d06b7d0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b7d06bf40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b7d06c000_0, 0, 1;
    %jmp T_2.41;
T_2.40 ;
    %load/vec4 v0x561b7d06ba50_0;
    %parti/s 7, 0, 2;
    %cmpi/e 103, 0, 7;
    %jmp/0xz  T_2.42, 4;
    %load/vec4 v0x561b7d06ba50_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x561b7d06ba50_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561b7d06b990_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b7d06c240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b7d06bc40_0, 0, 1;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x561b7d06b7d0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b7d06bf40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b7d06c000_0, 0, 1;
T_2.42 ;
T_2.41 ;
T_2.39 ;
T_2.37 ;
T_2.35 ;
T_2.33 ;
T_2.31 ;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x561b7cf99db0;
T_3 ;
    %wait E_0x561b7d01a120;
    %load/vec4 v0x561b7d06b410_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b7d06ae10_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x561b7d06ae10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x561b7d06ae10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561b7d06b0b0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x561b7d06ae10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x561b7d06ae10_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x561b7d06ad50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x561b7d06ac70_0;
    %load/vec4 v0x561b7d06b170_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561b7d06b0b0, 0, 4;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x561b7cf9c1f0;
T_4 ;
    %wait E_0x561b7d0199f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b7d06c730_0, 0, 1;
    %load/vec4 v0x561b7d06c810_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b7d06c730_0, 0, 1;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v0x561b7d06c900_0;
    %load/vec4 v0x561b7d06ca00_0;
    %cmp/e;
    %jmp/0xz  T_4.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b7d06c730_0, 0, 1;
T_4.8 ;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v0x561b7d06c900_0;
    %load/vec4 v0x561b7d06ca00_0;
    %cmp/ne;
    %jmp/0xz  T_4.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b7d06c730_0, 0, 1;
T_4.10 ;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0x561b7d06c900_0;
    %load/vec4 v0x561b7d06ca00_0;
    %cmp/u;
    %jmp/0xz  T_4.12, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b7d06c730_0, 0, 1;
T_4.12 ;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0x561b7d06ca00_0;
    %load/vec4 v0x561b7d06c900_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_4.14, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b7d06c730_0, 0, 1;
T_4.14 ;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x561b7d06c900_0;
    %load/vec4 v0x561b7d06ca00_0;
    %cmp/u;
    %jmp/0xz  T_4.16, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b7d06c730_0, 0, 1;
T_4.16 ;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x561b7d06ca00_0;
    %load/vec4 v0x561b7d06c900_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_4.18, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b7d06c730_0, 0, 1;
T_4.18 ;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x561b7d06e640;
T_5 ;
    %wait E_0x561b7cf94a90;
    %load/vec4 v0x561b7d06e860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %jmp T_5.15;
T_5.0 ;
    %load/vec4 v0x561b7d06e990_0;
    %load/vec4 v0x561b7d06ea50_0;
    %add;
    %store/vec4 v0x561b7d06eb50_0, 0, 32;
    %jmp T_5.15;
T_5.1 ;
    %load/vec4 v0x561b7d06e990_0;
    %load/vec4 v0x561b7d06ea50_0;
    %add;
    %store/vec4 v0x561b7d06eb50_0, 0, 32;
    %jmp T_5.15;
T_5.2 ;
    %load/vec4 v0x561b7d06e990_0;
    %load/vec4 v0x561b7d06ea50_0;
    %sub;
    %store/vec4 v0x561b7d06eb50_0, 0, 32;
    %jmp T_5.15;
T_5.3 ;
    %load/vec4 v0x561b7d06e990_0;
    %load/vec4 v0x561b7d06ea50_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x561b7d06eb50_0, 0, 32;
    %jmp T_5.15;
T_5.4 ;
    %load/vec4 v0x561b7d06e990_0;
    %load/vec4 v0x561b7d06ea50_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x561b7d06eb50_0, 0, 32;
    %jmp T_5.15;
T_5.5 ;
    %load/vec4 v0x561b7d06e990_0;
    %load/vec4 v0x561b7d06ea50_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x561b7d06eb50_0, 0, 32;
    %jmp T_5.15;
T_5.6 ;
    %load/vec4 v0x561b7d06e990_0;
    %load/vec4 v0x561b7d06ea50_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x561b7d06eb50_0, 0, 32;
    %jmp T_5.15;
T_5.7 ;
    %load/vec4 v0x561b7d06e990_0;
    %load/vec4 v0x561b7d06ea50_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x561b7d06eb50_0, 0, 32;
    %jmp T_5.15;
T_5.8 ;
    %load/vec4 v0x561b7d06e990_0;
    %load/vec4 v0x561b7d06ea50_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x561b7d06eb50_0, 0, 32;
    %jmp T_5.15;
T_5.9 ;
    %load/vec4 v0x561b7d06e990_0;
    %load/vec4 v0x561b7d06ea50_0;
    %and;
    %store/vec4 v0x561b7d06eb50_0, 0, 32;
    %jmp T_5.15;
T_5.10 ;
    %load/vec4 v0x561b7d06e990_0;
    %load/vec4 v0x561b7d06ea50_0;
    %and;
    %store/vec4 v0x561b7d06eb50_0, 0, 32;
    %jmp T_5.15;
T_5.11 ;
    %load/vec4 v0x561b7d06e990_0;
    %load/vec4 v0x561b7d06ea50_0;
    %or;
    %store/vec4 v0x561b7d06eb50_0, 0, 32;
    %jmp T_5.15;
T_5.12 ;
    %load/vec4 v0x561b7d06e990_0;
    %load/vec4 v0x561b7d06ea50_0;
    %or;
    %store/vec4 v0x561b7d06eb50_0, 0, 32;
    %jmp T_5.15;
T_5.13 ;
    %load/vec4 v0x561b7d06e990_0;
    %load/vec4 v0x561b7d06ea50_0;
    %xor;
    %store/vec4 v0x561b7d06eb50_0, 0, 32;
    %jmp T_5.15;
T_5.14 ;
    %load/vec4 v0x561b7d06e990_0;
    %load/vec4 v0x561b7d06ea50_0;
    %xor;
    %store/vec4 v0x561b7d06eb50_0, 0, 32;
    %jmp T_5.15;
T_5.15 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x561b7d071210;
T_6 ;
    %wait E_0x561b7d05ab60;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561b7d0719c0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b7d071900_0, 0, 1;
    %load/vec4 v0x561b7d071680_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b7d071b80_0, 0, 1;
    %load/vec4 v0x561b7d071760_0;
    %parti/s 2, 0, 2;
    %pad/u 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.6;
T_6.2 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x561b7d0719c0_0, 0, 4;
    %load/vec4 v0x561b7d071c40_0;
    %store/vec4 v0x561b7d071aa0_0, 0, 32;
    %jmp T_6.6;
T_6.3 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x561b7d0719c0_0, 0, 4;
    %load/vec4 v0x561b7d071c40_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x561b7d071c40_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561b7d071c40_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561b7d071aa0_0, 0, 32;
    %jmp T_6.6;
T_6.4 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x561b7d0719c0_0, 0, 4;
    %load/vec4 v0x561b7d071c40_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x561b7d071c40_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561b7d071c40_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561b7d071aa0_0, 0, 32;
    %jmp T_6.6;
T_6.5 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x561b7d0719c0_0, 0, 4;
    %load/vec4 v0x561b7d071c40_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x561b7d071c40_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561b7d071aa0_0, 0, 32;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
T_6.0 ;
    %load/vec4 v0x561b7d071680_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_6.7, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b7d071b80_0, 0, 1;
    %load/vec4 v0x561b7d071760_0;
    %parti/s 2, 0, 2;
    %pad/u 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %jmp T_6.12;
T_6.9 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x561b7d0719c0_0, 0, 4;
    %load/vec4 v0x561b7d071c40_0;
    %store/vec4 v0x561b7d071aa0_0, 0, 32;
    %jmp T_6.12;
T_6.10 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x561b7d0719c0_0, 0, 4;
    %load/vec4 v0x561b7d071c40_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x561b7d071c40_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561b7d071c40_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561b7d071aa0_0, 0, 32;
    %jmp T_6.12;
T_6.11 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x561b7d0719c0_0, 0, 4;
    %load/vec4 v0x561b7d071c40_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x561b7d071c40_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561b7d071aa0_0, 0, 32;
    %jmp T_6.12;
T_6.12 ;
    %pop/vec4 1;
T_6.7 ;
    %load/vec4 v0x561b7d071680_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_6.13, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b7d071b80_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x561b7d0719c0_0, 0, 4;
    %load/vec4 v0x561b7d071c40_0;
    %store/vec4 v0x561b7d071aa0_0, 0, 32;
T_6.13 ;
    %load/vec4 v0x561b7d071680_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_6.15, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b7d071b80_0, 0, 1;
    %load/vec4 v0x561b7d071760_0;
    %parti/s 2, 0, 2;
    %pad/u 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_6.19, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_6.20, 6;
    %jmp T_6.21;
T_6.17 ;
    %load/vec4 v0x561b7d071820_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x561b7d071820_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561b7d071db0_0, 0, 32;
    %jmp T_6.21;
T_6.18 ;
    %load/vec4 v0x561b7d071820_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x561b7d071820_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561b7d071db0_0, 0, 32;
    %jmp T_6.21;
T_6.19 ;
    %load/vec4 v0x561b7d071820_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x561b7d071820_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561b7d071db0_0, 0, 32;
    %jmp T_6.21;
T_6.20 ;
    %load/vec4 v0x561b7d071820_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x561b7d071820_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561b7d071db0_0, 0, 32;
    %jmp T_6.21;
T_6.21 ;
    %pop/vec4 1;
T_6.15 ;
    %load/vec4 v0x561b7d071680_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_6.22, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b7d071b80_0, 0, 1;
    %load/vec4 v0x561b7d071760_0;
    %parti/s 2, 0, 2;
    %pad/u 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.24, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.25, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_6.26, 6;
    %jmp T_6.27;
T_6.24 ;
    %load/vec4 v0x561b7d071820_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x561b7d071820_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561b7d071db0_0, 0, 32;
    %jmp T_6.27;
T_6.25 ;
    %load/vec4 v0x561b7d071820_0;
    %parti/s 1, 23, 6;
    %replicate 16;
    %load/vec4 v0x561b7d071820_0;
    %parti/s 16, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561b7d071db0_0, 0, 32;
    %jmp T_6.27;
T_6.26 ;
    %load/vec4 v0x561b7d071820_0;
    %parti/s 1, 31, 6;
    %replicate 16;
    %load/vec4 v0x561b7d071820_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561b7d071db0_0, 0, 32;
    %jmp T_6.27;
T_6.27 ;
    %pop/vec4 1;
T_6.22 ;
    %load/vec4 v0x561b7d071680_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_6.28, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b7d071b80_0, 0, 1;
    %load/vec4 v0x561b7d071820_0;
    %store/vec4 v0x561b7d071db0_0, 0, 32;
T_6.28 ;
    %load/vec4 v0x561b7d071680_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_6.30, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b7d071b80_0, 0, 1;
    %load/vec4 v0x561b7d071760_0;
    %parti/s 2, 0, 2;
    %pad/u 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.32, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.33, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_6.34, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_6.35, 6;
    %jmp T_6.36;
T_6.32 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x561b7d071820_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561b7d071db0_0, 0, 32;
    %jmp T_6.36;
T_6.33 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x561b7d071820_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561b7d071db0_0, 0, 32;
    %jmp T_6.36;
T_6.34 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x561b7d071820_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561b7d071db0_0, 0, 32;
    %jmp T_6.36;
T_6.35 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x561b7d071820_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561b7d071db0_0, 0, 32;
    %jmp T_6.36;
T_6.36 ;
    %pop/vec4 1;
T_6.30 ;
    %load/vec4 v0x561b7d071680_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_6.37, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b7d071b80_0, 0, 1;
    %load/vec4 v0x561b7d071760_0;
    %parti/s 2, 0, 2;
    %pad/u 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.39, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.40, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_6.41, 6;
    %jmp T_6.42;
T_6.39 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x561b7d071820_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561b7d071db0_0, 0, 32;
    %jmp T_6.42;
T_6.40 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x561b7d071820_0;
    %parti/s 16, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561b7d071db0_0, 0, 32;
    %jmp T_6.42;
T_6.41 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x561b7d071820_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561b7d071db0_0, 0, 32;
    %jmp T_6.42;
T_6.42 ;
    %pop/vec4 1;
T_6.37 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x561b7d072c30;
T_7 ;
    %wait E_0x561b7d072e60;
    %load/vec4 v0x561b7d073210_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x561b7d073320_0;
    %assign/vec4 v0x561b7d072ef0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x561b7d073210_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x561b7d073430_0;
    %assign/vec4 v0x561b7d072ef0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x561b7d073210_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x561b7d073020_0;
    %assign/vec4 v0x561b7d072ef0_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x561b7d073210_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x561b7d073170_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x561b7d072ef0_0, 0;
T_7.6 ;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x561b7d077bb0;
T_8 ;
    %vpi_call 16 28 "$readmemh", "instr.mem", v0x561b7d078500 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x561b7d077bb0;
T_9 ;
    %wait E_0x561b7d077e70;
    %load/vec4 v0x561b7d0799d0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x561b7d078500, 4;
    %store/vec4 v0x561b7d078380_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x561b7d077bb0;
T_10 ;
    %wait E_0x561b7d01a120;
    %load/vec4 v0x561b7d079b70_0;
    %assign/vec4 v0x561b7d079c60_0, 0;
    %load/vec4 v0x561b7d079b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x561b7d079e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x561b7d078440_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x561b7d079d00_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x561b7d0799d0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561b7d078500, 0, 4;
T_10.4 ;
    %load/vec4 v0x561b7d078440_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x561b7d079d00_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x561b7d0799d0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x561b7d078500, 4, 5;
T_10.6 ;
    %load/vec4 v0x561b7d078440_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %load/vec4 v0x561b7d079d00_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x561b7d0799d0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x561b7d078500, 4, 5;
T_10.8 ;
    %load/vec4 v0x561b7d078440_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %load/vec4 v0x561b7d079d00_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x561b7d0799d0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x561b7d078500, 4, 5;
T_10.10 ;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x561b7d0799d0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x561b7d078500, 4;
    %store/vec4 v0x561b7d079ab0_0, 0, 32;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x561b7d075af0;
T_11 ;
    %vpi_call 16 28 "$readmemh", "instr.mem", v0x561b7d076490 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x561b7d075af0;
T_12 ;
    %wait E_0x561b7d05ab20;
    %load/vec4 v0x561b7d077550_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x561b7d076490, 4;
    %store/vec4 v0x561b7d0762f0_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x561b7d075af0;
T_13 ;
    %wait E_0x561b7d01a120;
    %load/vec4 v0x561b7d077760_0;
    %assign/vec4 v0x561b7d077850_0, 0;
    %load/vec4 v0x561b7d077760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x561b7d0779d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x561b7d0763d0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x561b7d077910_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x561b7d077550_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561b7d076490, 0, 4;
T_13.4 ;
    %load/vec4 v0x561b7d0763d0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x561b7d077910_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x561b7d077550_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x561b7d076490, 4, 5;
T_13.6 ;
    %load/vec4 v0x561b7d0763d0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %load/vec4 v0x561b7d077910_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x561b7d077550_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x561b7d076490, 4, 5;
T_13.8 ;
    %load/vec4 v0x561b7d0763d0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.10, 8;
    %load/vec4 v0x561b7d077910_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x561b7d077550_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x561b7d076490, 4, 5;
T_13.10 ;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x561b7d077550_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x561b7d076490, 4;
    %store/vec4 v0x561b7d077680_0, 0, 32;
T_13.3 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x561b7cf9d050;
T_14 ;
    %delay 5, 0;
    %load/vec4 v0x561b7d07b240_0;
    %inv;
    %store/vec4 v0x561b7d07b240_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x561b7cf9d050;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b7d07b3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b7d07b240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b7d07b2e0_0, 0, 1;
    %delay 25, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b7d07b3a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b7d07b2e0_0, 0, 1;
    %delay 20, 0;
    %delay 300, 0;
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x561b7cf9d050;
T_16 ;
    %vpi_call 2 34 "$dumpfile", "microprocessor.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x561b7cf9d050 {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "/home/hassan/verilog/rv32i/microprocessor_tb.v";
    "/home/hassan/verilog/rv32i/microprocessor.v";
    "/home/hassan/verilog/rv32i/core.v";
    "/home/hassan/verilog/rv32i/decode_block.v";
    "/home/hassan/verilog/rv32i/registerfile.v";
    "/home/hassan/verilog/rv32i/control_unit.v";
    "/home/hassan/verilog/rv32i/jump_controller.v";
    "/home/hassan/verilog/rv32i/execution_block.v";
    "/home/hassan/verilog/rv32i/alu.v";
    "/home/hassan/verilog/rv32i/fetch_block.v";
    "/home/hassan/verilog/rv32i/pc.v";
    "/home/hassan/verilog/rv32i/memory_block.v";
    "/home/hassan/verilog/rv32i/wrapper_mem.v";
    "/home/hassan/verilog/rv32i/write_back_block.v";
    "/home/hassan/verilog/rv32i/memory.v";
