<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab5.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Lab5_Top_Module.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Lab5_Top_Module.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Lab5_Top_Module.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Lab5_Top_Module.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Lab5_Top_Module.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Lab5_Top_Module.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Lab5_Top_Module.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Lab5_Top_Module.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Lab5_Top_Module.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Lab5_Top_Module.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lab5_Top_Module.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Lab5_Top_Module.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Lab5_Top_Module.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Lab5_Top_Module.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Lab5_Top_Module.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Lab5_Top_Module.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Lab5_Top_Module.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Lab5_Top_Module.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Lab5_Top_Module.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Lab5_Top_Module.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lab5_Top_Module_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Lab5_Top_Module_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Lab5_Top_Module_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Lab5_Top_Module_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Lab5_Top_Module_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Lab5_Top_Module_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab5_Top_Module_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab5_Top_Module_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Lab5_Top_Module_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Lab5_Top_Module_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab5_Top_Module_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lab5_Top_Module_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Lab5_Top_Module_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Lab5_Top_Module_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab5_Top_Module_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="reg_diagnostic_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="reg_diagnostic_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="reg_diagnostic_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="regfile_diagnostic_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="regfile_diagnostic_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="regfile_diagnostic_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="register_file.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="register_file.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="register_file.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="register_file.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="register_file_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1445395857" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1445395857">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1446021374" xil_pn:in_ck="6599011501849841223" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1446021374">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab5_Top_Module.v"/>
      <outfile xil_pn:name="clk_500Hz.v"/>
      <outfile xil_pn:name="debounce.v"/>
      <outfile xil_pn:name="dec_3to8.v"/>
      <outfile xil_pn:name="display_controller.v"/>
      <outfile xil_pn:name="hex_to_7seg.v"/>
      <outfile xil_pn:name="led_controller.v"/>
      <outfile xil_pn:name="mux_8x1.v"/>
      <outfile xil_pn:name="reg16.v"/>
      <outfile xil_pn:name="regfile_diagnostic.v"/>
      <outfile xil_pn:name="register_file.v"/>
    </transform>
    <transform xil_pn:end_ts="1445395857" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3549805887854161273" xil_pn:start_ts="1445395857">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445395857" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8192422900174047977" xil_pn:start_ts="1445395857">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445395857" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4872303677393821834" xil_pn:start_ts="1445395857">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1446021374" xil_pn:in_ck="6599011501849841223" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1446021374">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab5_Top_Module.v"/>
      <outfile xil_pn:name="clk_500Hz.v"/>
      <outfile xil_pn:name="debounce.v"/>
      <outfile xil_pn:name="dec_3to8.v"/>
      <outfile xil_pn:name="display_controller.v"/>
      <outfile xil_pn:name="hex_to_7seg.v"/>
      <outfile xil_pn:name="led_controller.v"/>
      <outfile xil_pn:name="mux_8x1.v"/>
      <outfile xil_pn:name="reg16.v"/>
      <outfile xil_pn:name="regfile_diagnostic.v"/>
      <outfile xil_pn:name="register_file.v"/>
    </transform>
    <transform xil_pn:end_ts="1446021377" xil_pn:in_ck="6599011501849841223" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6869068576223777281" xil_pn:start_ts="1446021374">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="regfile_diagnostic_beh.prj"/>
      <outfile xil_pn:name="regfile_diagnostic_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1446021377" xil_pn:in_ck="2880435656510907221" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5279161608520610812" xil_pn:start_ts="1446021377">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="regfile_diagnostic_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1445406280" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1445406280">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445406280" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8539177813471809328" xil_pn:start_ts="1445406280">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445406280" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4872303677393821834" xil_pn:start_ts="1445406280">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445406280" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1445406280">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445406280" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3997276441484123374" xil_pn:start_ts="1445406280">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445406280" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1445406280">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445406280" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2712560150668086592" xil_pn:start_ts="1445406280">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445406491" xil_pn:in_ck="5645990533789672193" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="4071870314019030515" xil_pn:start_ts="1445406476">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="Lab5_Top_Module.lso"/>
      <outfile xil_pn:name="Lab5_Top_Module.ngc"/>
      <outfile xil_pn:name="Lab5_Top_Module.ngr"/>
      <outfile xil_pn:name="Lab5_Top_Module.prj"/>
      <outfile xil_pn:name="Lab5_Top_Module.stx"/>
      <outfile xil_pn:name="Lab5_Top_Module.syr"/>
      <outfile xil_pn:name="Lab5_Top_Module.xst"/>
      <outfile xil_pn:name="Lab5_Top_Module_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1445406297" xil_pn:in_ck="8727754723594036668" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-1525815405974162243" xil_pn:start_ts="1445406297">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445406306" xil_pn:in_ck="4795336297151554109" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="5964623128456519943" xil_pn:start_ts="1445406297">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="Lab5_Top_Module.bld"/>
      <outfile xil_pn:name="Lab5_Top_Module.ngd"/>
      <outfile xil_pn:name="Lab5_Top_Module_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1445406337" xil_pn:in_ck="672483065209969854" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="-7188367874928765557" xil_pn:start_ts="1445406306">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Lab5_Top_Module.pcf"/>
      <outfile xil_pn:name="Lab5_Top_Module_map.map"/>
      <outfile xil_pn:name="Lab5_Top_Module_map.mrp"/>
      <outfile xil_pn:name="Lab5_Top_Module_map.ncd"/>
      <outfile xil_pn:name="Lab5_Top_Module_map.ngm"/>
      <outfile xil_pn:name="Lab5_Top_Module_map.xrpt"/>
      <outfile xil_pn:name="Lab5_Top_Module_summary.xml"/>
      <outfile xil_pn:name="Lab5_Top_Module_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1445406382" xil_pn:in_ck="5476704164241003351" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1445406337">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Lab5_Top_Module.ncd"/>
      <outfile xil_pn:name="Lab5_Top_Module.pad"/>
      <outfile xil_pn:name="Lab5_Top_Module.par"/>
      <outfile xil_pn:name="Lab5_Top_Module.ptwx"/>
      <outfile xil_pn:name="Lab5_Top_Module.unroutes"/>
      <outfile xil_pn:name="Lab5_Top_Module.xpi"/>
      <outfile xil_pn:name="Lab5_Top_Module_pad.csv"/>
      <outfile xil_pn:name="Lab5_Top_Module_pad.txt"/>
      <outfile xil_pn:name="Lab5_Top_Module_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1445406420" xil_pn:in_ck="-4881241215272484482" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="306664139534459597" xil_pn:start_ts="1445406382">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Lab5_Top_Module.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1445406382" xil_pn:in_ck="-8513212529787456966" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1445406364">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Lab5_Top_Module.twr"/>
      <outfile xil_pn:name="Lab5_Top_Module.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
