#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Sep 13 23:12:06 2019
# Process ID: 407
# Current directory: /tools/Xilinx/Vivado/2018.3/bin/clk/clk.runs/impl_1
# Command line: vivado -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: /tools/Xilinx/Vivado/2018.3/bin/clk/clk.runs/impl_1/top.vdi
# Journal file: /tools/Xilinx/Vivado/2018.3/bin/clk/clk.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: link_design -top top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/tools/Xilinx/Vivado/2018.3/bin/clk/clk.srcs/constrs_1/new/clk_constrains.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: 'N11' is not a valid site or package pin name. [/tools/Xilinx/Vivado/2018.3/bin/clk/clk.srcs/constrs_1/new/clk_constrains.xdc:2]
CRITICAL WARNING: [Common 17-69] Command failed: 'M12' is not a valid site or package pin name. [/tools/Xilinx/Vivado/2018.3/bin/clk/clk.srcs/constrs_1/new/clk_constrains.xdc:8]
CRITICAL WARNING: [Common 17-69] Command failed: 'P14' is not a valid site or package pin name. [/tools/Xilinx/Vivado/2018.3/bin/clk/clk.srcs/constrs_1/new/clk_constrains.xdc:10]
CRITICAL WARNING: [Common 17-69] Command failed: 'N14' is not a valid site or package pin name. [/tools/Xilinx/Vivado/2018.3/bin/clk/clk.srcs/constrs_1/new/clk_constrains.xdc:12]
CRITICAL WARNING: [Common 17-69] Command failed: 'N13' is not a valid site or package pin name. [/tools/Xilinx/Vivado/2018.3/bin/clk/clk.srcs/constrs_1/new/clk_constrains.xdc:14]
CRITICAL WARNING: [Common 17-69] Command failed: 'M4' is not a valid site or package pin name. [/tools/Xilinx/Vivado/2018.3/bin/clk/clk.srcs/constrs_1/new/clk_constrains.xdc:20]
CRITICAL WARNING: [Common 17-69] Command failed: 'L4' is not a valid site or package pin name. [/tools/Xilinx/Vivado/2018.3/bin/clk/clk.srcs/constrs_1/new/clk_constrains.xdc:22]
CRITICAL WARNING: [Common 17-69] Command failed: 'R11' is not a valid site or package pin name. [/tools/Xilinx/Vivado/2018.3/bin/clk/clk.srcs/constrs_1/new/clk_constrains.xdc:24]
CRITICAL WARNING: [Common 17-69] Command failed: 'N4' is not a valid site or package pin name. [/tools/Xilinx/Vivado/2018.3/bin/clk/clk.srcs/constrs_1/new/clk_constrains.xdc:26]
CRITICAL WARNING: [Common 17-69] Command failed: 'M5' is not a valid site or package pin name. [/tools/Xilinx/Vivado/2018.3/bin/clk/clk.srcs/constrs_1/new/clk_constrains.xdc:28]
CRITICAL WARNING: [Common 17-69] Command failed: 'L5' is not a valid site or package pin name. [/tools/Xilinx/Vivado/2018.3/bin/clk/clk.srcs/constrs_1/new/clk_constrains.xdc:30]
Finished Parsing XDC File [/tools/Xilinx/Vivado/2018.3/bin/clk/clk.srcs/constrs_1/new/clk_constrains.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1555.500 ; gain = 0.000 ; free physical = 123 ; free virtual = 1700
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 11 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1603.516 ; gain = 44.016 ; free physical = 116 ; free virtual = 1679

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 72cc5892

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2063.016 ; gain = 459.500 ; free physical = 105 ; free virtual = 1258

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 72cc5892

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2141.016 ; gain = 0.000 ; free physical = 107 ; free virtual = 1191
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 72cc5892

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2141.016 ; gain = 0.000 ; free physical = 107 ; free virtual = 1191
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1044cc73c

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2141.016 ; gain = 0.000 ; free physical = 120 ; free virtual = 1187
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1044cc73c

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2141.016 ; gain = 0.000 ; free physical = 120 ; free virtual = 1187
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1230184a9

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2141.016 ; gain = 0.000 ; free physical = 122 ; free virtual = 1181
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1230184a9

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2141.016 ; gain = 0.000 ; free physical = 121 ; free virtual = 1181
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2141.016 ; gain = 0.000 ; free physical = 119 ; free virtual = 1180
Ending Logic Optimization Task | Checksum: 1230184a9

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2141.016 ; gain = 0.000 ; free physical = 119 ; free virtual = 1180

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1230184a9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2141.016 ; gain = 0.000 ; free physical = 114 ; free virtual = 1185

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1230184a9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2141.016 ; gain = 0.000 ; free physical = 114 ; free virtual = 1185

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2141.016 ; gain = 0.000 ; free physical = 113 ; free virtual = 1184
Ending Netlist Obfuscation Task | Checksum: 1230184a9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2141.016 ; gain = 0.000 ; free physical = 113 ; free virtual = 1185
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 11 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2141.016 ; gain = 581.516 ; free physical = 110 ; free virtual = 1185
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2141.016 ; gain = 0.000 ; free physical = 116 ; free virtual = 1174
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2173.031 ; gain = 0.000 ; free physical = 113 ; free virtual = 1178
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2173.031 ; gain = 0.000 ; free physical = 121 ; free virtual = 1151
INFO: [Common 17-1381] The checkpoint '/tools/Xilinx/Vivado/2018.3/bin/clk/clk.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tools/Xilinx/Vivado/2018.3/bin/clk/clk.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2181.035 ; gain = 0.000 ; free physical = 125 ; free virtual = 1133
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fc1e23ba

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2181.035 ; gain = 0.000 ; free physical = 125 ; free virtual = 1133
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2181.035 ; gain = 0.000 ; free physical = 123 ; free virtual = 1133

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus dtube_data are not locked:  'dtube_data[7]'  'dtube_data[6]'  'dtube_data[5]'  'dtube_data[4]'  'dtube_data[3]'  'dtube_data[2]' 
WARNING: [Place 30-568] A LUT 'm1/number3[3]_P_i_1' is driving clock pin of 4 registers. This could lead to large hold time violations. First few involved registers are:
	m1/number3_reg[2]_P {FDPE}
	m1/number3_reg[0]_P {FDPE}
	m1/number3_reg[3]_P {FDPE}
	m1/number3_reg[1]_P {FDPE}
WARNING: [Place 30-568] A LUT 'm1/number1[3]_P_i_1' is driving clock pin of 6 registers. This could lead to large hold time violations. First few involved registers are:
	m1/n2_reg_C {FDCE}
	m1/number1_reg[1]_P {FDPE}
	m1/n2_reg_P {FDPE}
	m1/number1_reg[0]_P {FDPE}
	m1/number1_reg[2]_P {FDPE}
WARNING: [Place 30-568] A LUT 'm1/number2[2]_P_i_1' is driving clock pin of 5 registers. This could lead to large hold time violations. First few involved registers are:
	m1/number2_reg[1]_P {FDPE}
	m1/n3_reg_P {FDPE}
	m1/number2_reg[0]_P {FDPE}
	m1/n3_reg_C {FDCE}
	m1/number2_reg[2]_P {FDPE}
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f6f61ae5

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2181.035 ; gain = 0.000 ; free physical = 126 ; free virtual = 1107

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1cafc7d6d

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2181.035 ; gain = 0.000 ; free physical = 115 ; free virtual = 1104

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1cafc7d6d

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2181.035 ; gain = 0.000 ; free physical = 114 ; free virtual = 1105
Phase 1 Placer Initialization | Checksum: 1cafc7d6d

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2181.035 ; gain = 0.000 ; free physical = 113 ; free virtual = 1105

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1cafc7d6d

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2181.035 ; gain = 0.000 ; free physical = 110 ; free virtual = 1104
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 196fe28b9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2181.035 ; gain = 0.000 ; free physical = 114 ; free virtual = 1093

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 196fe28b9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2181.035 ; gain = 0.000 ; free physical = 114 ; free virtual = 1093

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 226817258

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2181.035 ; gain = 0.000 ; free physical = 113 ; free virtual = 1093

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 232a5f78e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2181.035 ; gain = 0.000 ; free physical = 113 ; free virtual = 1093

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 232a5f78e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2181.035 ; gain = 0.000 ; free physical = 113 ; free virtual = 1093

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1b5355249

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2181.988 ; gain = 0.953 ; free physical = 111 ; free virtual = 1092

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1b5355249

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2181.988 ; gain = 0.953 ; free physical = 111 ; free virtual = 1092

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1b5355249

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2181.988 ; gain = 0.953 ; free physical = 111 ; free virtual = 1092
Phase 3 Detail Placement | Checksum: 1b5355249

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2181.988 ; gain = 0.953 ; free physical = 111 ; free virtual = 1092

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1b5355249

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2181.988 ; gain = 0.953 ; free physical = 111 ; free virtual = 1092

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b5355249

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2181.988 ; gain = 0.953 ; free physical = 111 ; free virtual = 1093

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b5355249

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2181.988 ; gain = 0.953 ; free physical = 111 ; free virtual = 1093

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2181.988 ; gain = 0.000 ; free physical = 111 ; free virtual = 1093
Phase 4.4 Final Placement Cleanup | Checksum: 1b5355249

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2181.988 ; gain = 0.953 ; free physical = 111 ; free virtual = 1093
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b5355249

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2181.988 ; gain = 0.953 ; free physical = 111 ; free virtual = 1093
Ending Placer Task | Checksum: efea6607

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2181.988 ; gain = 0.953 ; free physical = 117 ; free virtual = 1099
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 5 Warnings, 11 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2181.988 ; gain = 0.000 ; free physical = 114 ; free virtual = 1100
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2183.949 ; gain = 1.961 ; free physical = 112 ; free virtual = 1094
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2183.949 ; gain = 0.000 ; free physical = 117 ; free virtual = 1093
INFO: [Common 17-1381] The checkpoint '/tools/Xilinx/Vivado/2018.3/bin/clk/clk.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2183.949 ; gain = 0.000 ; free physical = 112 ; free virtual = 1090
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2183.949 ; gain = 0.000 ; free physical = 115 ; free virtual = 1095
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC PLIO-3] Placement Constraints Check for IO constraints: Partially locked IO Bus is found. Following components of the IO Bus dtube_data[7:0] are not locked:  dtube_data[7] dtube_data[6] dtube_data[5] dtube_data[4] dtube_data[3] dtube_data[2]
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 3afde0a ConstDB: 0 ShapeSum: ec3a87fd RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 650b9c15

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2295.625 ; gain = 111.676 ; free physical = 105 ; free virtual = 982
Post Restoration Checksum: NetGraph: 1c3c8e42 NumContArr: 48cf0dd3 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 650b9c15

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2299.621 ; gain = 115.672 ; free physical = 109 ; free virtual = 963

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 650b9c15

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2299.621 ; gain = 115.672 ; free physical = 109 ; free virtual = 963
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 1387c48a0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2308.621 ; gain = 124.672 ; free physical = 118 ; free virtual = 957

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1002c69c6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2312.633 ; gain = 128.684 ; free physical = 117 ; free virtual = 957

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: fd42f77e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2312.633 ; gain = 128.684 ; free physical = 118 ; free virtual = 958
Phase 4 Rip-up And Reroute | Checksum: fd42f77e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2312.633 ; gain = 128.684 ; free physical = 118 ; free virtual = 958

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: fd42f77e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2312.633 ; gain = 128.684 ; free physical = 118 ; free virtual = 958

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: fd42f77e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2312.633 ; gain = 128.684 ; free physical = 118 ; free virtual = 958
Phase 6 Post Hold Fix | Checksum: fd42f77e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2312.633 ; gain = 128.684 ; free physical = 118 ; free virtual = 958

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.050865 %
  Global Horizontal Routing Utilization  = 0.047241 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 10.8108%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 18.9189%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 20.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 14.7059%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: fd42f77e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2312.633 ; gain = 128.684 ; free physical = 116 ; free virtual = 956

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: fd42f77e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2314.633 ; gain = 130.684 ; free physical = 116 ; free virtual = 956

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16ed42922

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2314.633 ; gain = 130.684 ; free physical = 116 ; free virtual = 957
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2314.633 ; gain = 130.684 ; free physical = 131 ; free virtual = 972

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 6 Warnings, 11 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2314.633 ; gain = 130.684 ; free physical = 128 ; free virtual = 973
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2314.633 ; gain = 0.000 ; free physical = 128 ; free virtual = 973
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2314.633 ; gain = 0.000 ; free physical = 124 ; free virtual = 970
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2314.633 ; gain = 0.000 ; free physical = 134 ; free virtual = 979
INFO: [Common 17-1381] The checkpoint '/tools/Xilinx/Vivado/2018.3/bin/clk/clk.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tools/Xilinx/Vivado/2018.3/bin/clk/clk.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /tools/Xilinx/Vivado/2018.3/bin/clk/clk.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
66 Infos, 7 Warnings, 11 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Sep 13 23:12:58 2019...
