$date
	Mon Jul  3 16:55:40 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module halfadder_test $end
$var wire 1 ! s $end
$var wire 1 " c $end
$var parameter 32 # STEP $end
$var reg 1 $ a $end
$var reg 1 % b $end
$scope module hf $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 " C $end
$var wire 1 ! S $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1100100 #
$end
#0
$dumpvars
0%
0$
0"
0!
$end
#100
1"
1%
#200
0%
1$
#300
0"
1!
1%
#400
