Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/software/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1a0e847a16074ed584d3d90cc676fe9d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L dist_mem_gen_v8_0_12 -L lib_bmg_v1_0_11 -L lib_cdc_v1_0_2 -L axi_traffic_gen_v3_0_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_SimpleOpenCLSlave_behav xil_defaultlib.tb_SimpleOpenCLSlave xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/axi_traffic_gen_v3_0/hdl/axi_traffic_gen_v3_0_rfs.v:13201]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'addr' [C:/Users/wkk/Desktop/OpenCL/SimpleOpenCLSlave/fpga/SimpleOpenCLSlave/SimpleOpenCLSlave.srcs/sources_1/new/SdfUnit.v:270]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module axi_traffic_gen_v3_0_4.axi_traffic_gen_v3_0_4_asynch_rs...
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=1,c_mtb...]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=0,ME...
Compiling module xpm.xpm_memory_spram(MEMORY_SIZE=102...
Compiling module axi_traffic_gen_v3_0_4.axi_traffic_gen_v3_0_4_systemini...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=0,ME...
Compiling module xpm.xpm_memory_spram(MEMORY_SIZE=102...
Compiling module axi_traffic_gen_v3_0_4.axi_traffic_gen_v3_0_4_systemini...
Compiling module axi_traffic_gen_v3_0_4.axi_traffic_gen_v3_0_4_static_cm...
Compiling module axi_traffic_gen_v3_0_4.axi_traffic_gen_v3_0_4_systemini...
Compiling module axi_traffic_gen_v3_0_4.axi_traffic_gen_v3_0_4_systemini...
Compiling module axi_traffic_gen_v3_0_4.axi_traffic_gen_v3_0_4_top(C_FAM...
Compiling module xil_defaultlib.system_axi_traffic_gen_0_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.system_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.system_clk_wiz_0
Compiling module xil_defaultlib.Butterfly
Compiling module xil_defaultlib.DelayBuffer(DEPTH=64)
Compiling module xil_defaultlib.Butterfly(RH=1)
Compiling module xil_defaultlib.DelayBuffer
Compiling module xil_defaultlib.Twiddle
Compiling module xil_defaultlib.TwiddleConvert8(LOG_N=7)
Compiling module xil_defaultlib.Multiply
Compiling module xil_defaultlib.SdfUnit(N=128,M=128)
Compiling module xil_defaultlib.DelayBuffer(DEPTH=16)
Compiling module xil_defaultlib.DelayBuffer(DEPTH=8)
Compiling module xil_defaultlib.SdfUnit(N=128,M=32)
Compiling module xil_defaultlib.DelayBuffer(DEPTH=4)
Compiling module xil_defaultlib.DelayBuffer(DEPTH=2)
Compiling module xil_defaultlib.SdfUnit(N=128,M=8)
Compiling module xil_defaultlib.DelayBuffer(DEPTH=1)
Compiling module xil_defaultlib.SdfUnit2
Compiling module xil_defaultlib.fft128
Compiling module xil_defaultlib.system_fft128_0_0
Compiling module xil_defaultlib.fft_read_ram
Compiling module xil_defaultlib.system_fft_read_ram_0_0
Compiling module xil_defaultlib.fft_write_ram
Compiling module xil_defaultlib.system_fft_write_ram_0_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram128
Compiling module xil_defaultlib.ram_128
Compiling module xil_defaultlib.system_ram_128_0_0
Compiling module xil_defaultlib.system_ram_128_1_0
Compiling module xil_defaultlib.recevier
Compiling module xil_defaultlib.system_recevier_0_0
Compiling module xil_defaultlib.fft128_imp_1SLPDR
Compiling module xil_defaultlib.axilite_slave_default
Compiling module xil_defaultlib.system_axilite_slave_0_0
Compiling module xil_defaultlib.main_csr
Compiling module xil_defaultlib.system_main_csr_0_0
Compiling module xil_defaultlib.transiter
Compiling module xil_defaultlib.system_transiter_0_0
Compiling module xil_defaultlib.main_controller_imp_QT1XA0
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.system_wrapper
Compiling module xil_defaultlib.SimpleOpenCLSlave
Compiling module xil_defaultlib.tb_SimpleOpenCLSlave
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SimpleOpenCLSlave_behav
