# 100DaysofRTL
Collection of basic and essential RTL Design and Verification codes

Collection of Basic and essentials RTL Design and verification codes.

The Design modules will be implemented in all possible modelling styles of Verilog.

Tools used:

  - Modelsim 
  
  - Questasim 
  
  - Xilinx Vivado 
  
  - Altera Quartus Prime 
  
  - EDA Playground

# VERILOG

[[DAY 1](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%201)]: Half Adder, Full Adder and Ripple Carry Adder.

[[DAY 2](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%202)]: 2:1 Multiplexer, 4:1 Multiplexer using 2:1 Multiplexers, 8:1 Multiplexer using 4:1 Multiplexers and 16:1 Multiplexer

[[DAY 3](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%203)]: JK Flipflop, D Flipflop and T Flipflop

[[DAY 4](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%204)]: 4-bit Synchronous Loadable Up Counter, 4-bit Synchronous Loadable Modulus-12 Up Counter and 4-bit Binary Up/Down Counter with Synchronous Reset

[[DAY 5](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%205)]: 16X8 Dual Port Synchronous RAM

[[DAY 6](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%206)]: Bi-directional Buffer and Tri-state Buffer

[[DAY 7](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%207)]: 2-to-4 Decoder and 3-to-8 Decoder

[[DAY 8](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%208)]: Arithmetic and Logic Unit (ALU)

[[DAY 9](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%209)]: 3-to-8 Priority Encoder
