Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Sun Aug 16 21:11:02 2020
| Host              : ict-RH2288H-V3 running 64-bit Ubuntu 16.04.3 LTS
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -file ./Implement/Config_alu_share_implement/reports/top_timing_summary.rpt
| Design            : top
| Device            : xczu19eg-ffvc1760
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : I
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.666        0.000                      0                 1567        0.016        0.000                      0                 1567        3.656        0.000                       0                   919  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.156}      10.312          96.974          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            3.666        0.000                      0                 1567        0.016        0.000                      0                 1567        3.656        0.000                       0                   919  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.666ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.656ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.666ns  (required time - arrival time)
  Source:                 u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.543ns  (logic 0.674ns (10.301%)  route 5.869ns (89.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.452ns = ( 12.764 - 10.312 ) 
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.313ns (routing 0.912ns, distribution 1.401ns)
  Clock Net Delay (Destination): 2.254ns (routing 0.822ns, distribution 1.432ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         2.313     2.560    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    ----------------------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[24])
                                                      0.674     3.234 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WDATA[24]
                         net (fo=8, routed)           5.869     9.103    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand2/U0/gpio_core_1/s_axi_wdata[24]
    SLICE_X67Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r                 
    PS8_X0Y0             PS8                          0.000    10.312 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.485    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.510 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         2.254    12.764    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand2/U0/gpio_core_1/s_axi_aclk
    SLICE_X67Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
                         clock pessimism              0.139    12.903                     
                         clock uncertainty           -0.159    12.744                     
    SLICE_X67Y539        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025    12.769    static           u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]
  -------------------------------------------------------------------
                         required time                         12.769                     
                         arrival time                          -9.103                     
  -------------------------------------------------------------------
                         slack                                  3.666                     

Slack (MET) :             3.717ns  (required time - arrival time)
  Source:                 u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.485ns  (logic 0.674ns (10.393%)  route 5.811ns (89.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.445ns = ( 12.757 - 10.312 ) 
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.313ns (routing 0.912ns, distribution 1.401ns)
  Clock Net Delay (Destination): 2.247ns (routing 0.822ns, distribution 1.425ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         2.313     2.560    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    ----------------------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[24])
                                                      0.674     3.234 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WDATA[24]
                         net (fo=8, routed)           5.811     9.045    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand2/U0/gpio_core_1/s_axi_wdata[24]
    SLICE_X68Y538        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r                 
    PS8_X0Y0             PS8                          0.000    10.312 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.485    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.510 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         2.247    12.757    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand2/U0/gpio_core_1/s_axi_aclk
    SLICE_X68Y538        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/C
                         clock pessimism              0.139    12.896                     
                         clock uncertainty           -0.159    12.737                     
    SLICE_X68Y538        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025    12.762    static           u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]
  -------------------------------------------------------------------
                         required time                         12.762                     
                         arrival time                          -9.045                     
  -------------------------------------------------------------------
                         slack                                  3.717                     

Slack (MET) :             3.774ns  (required time - arrival time)
  Source:                 u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.426ns  (logic 0.674ns (10.489%)  route 5.752ns (89.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 12.755 - 10.312 ) 
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.313ns (routing 0.912ns, distribution 1.401ns)
  Clock Net Delay (Destination): 2.245ns (routing 0.822ns, distribution 1.423ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         2.313     2.560    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    ----------------------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[24])
                                                      0.674     3.234 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WDATA[24]
                         net (fo=8, routed)           5.752     8.986    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand3/U0/gpio_core_1/s_axi_wdata[24]
    SLICE_X58Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r                 
    PS8_X0Y0             PS8                          0.000    10.312 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.485    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.510 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         2.245    12.755    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand3/U0/gpio_core_1/s_axi_aclk
    SLICE_X58Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/C
                         clock pessimism              0.139    12.894                     
                         clock uncertainty           -0.159    12.735                     
    SLICE_X58Y539        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    12.760    static           u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]
  -------------------------------------------------------------------
                         required time                         12.760                     
                         arrival time                          -8.986                     
  -------------------------------------------------------------------
                         slack                                  3.774                     

Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.336ns  (logic 0.674ns (10.638%)  route 5.662ns (89.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 12.755 - 10.312 ) 
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.313ns (routing 0.912ns, distribution 1.401ns)
  Clock Net Delay (Destination): 2.245ns (routing 0.822ns, distribution 1.423ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         2.313     2.560    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    ----------------------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[24])
                                                      0.674     3.234 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WDATA[24]
                         net (fo=8, routed)           5.662     8.896    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand3/U0/gpio_core_1/s_axi_wdata[24]
    SLICE_X58Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r                 
    PS8_X0Y0             PS8                          0.000    10.312 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.485    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.510 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         2.245    12.755    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand3/U0/gpio_core_1/s_axi_aclk
    SLICE_X58Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
                         clock pessimism              0.139    12.894                     
                         clock uncertainty           -0.159    12.735                     
    SLICE_X58Y539        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025    12.760    static           u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]
  -------------------------------------------------------------------
                         required time                         12.760                     
                         arrival time                          -8.896                     
  -------------------------------------------------------------------
                         slack                                  3.864                     

Slack (MET) :             4.135ns  (required time - arrival time)
  Source:                 u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.067ns  (logic 0.661ns (10.895%)  route 5.406ns (89.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.445ns = ( 12.757 - 10.312 ) 
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.313ns (routing 0.912ns, distribution 1.401ns)
  Clock Net Delay (Destination): 2.247ns (routing 0.822ns, distribution 1.425ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         2.313     2.560    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    ----------------------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[21])
                                                      0.661     3.221 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WDATA[21]
                         net (fo=8, routed)           5.406     8.627    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand2/U0/gpio_core_1/s_axi_wdata[21]
    SLICE_X68Y538        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r                 
    PS8_X0Y0             PS8                          0.000    10.312 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.485    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.510 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         2.247    12.757    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand2/U0/gpio_core_1/s_axi_aclk
    SLICE_X68Y538        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                         clock pessimism              0.139    12.896                     
                         clock uncertainty           -0.159    12.737                     
    SLICE_X68Y538        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    12.762    static           u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]
  -------------------------------------------------------------------
                         required time                         12.762                     
                         arrival time                          -8.627                     
  -------------------------------------------------------------------
                         slack                                  4.135                     

Slack (MET) :             4.183ns  (required time - arrival time)
  Source:                 u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 0.674ns (11.269%)  route 5.307ns (88.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.407ns = ( 12.719 - 10.312 ) 
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.313ns (routing 0.912ns, distribution 1.401ns)
  Clock Net Delay (Destination): 2.209ns (routing 0.822ns, distribution 1.387ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         2.313     2.560    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    ----------------------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[24])
                                                      0.674     3.234 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WDATA[24]
                         net (fo=8, routed)           5.307     8.541    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand1/U0/gpio_core_1/s_axi_wdata[24]
    SLICE_X17Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r                 
    PS8_X0Y0             PS8                          0.000    10.312 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.485    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.510 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         2.209    12.719    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand1/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/C
                         clock pessimism              0.139    12.858                     
                         clock uncertainty           -0.159    12.699                     
    SLICE_X17Y539        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    12.724    static           u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]
  -------------------------------------------------------------------
                         required time                         12.724                     
                         arrival time                          -8.541                     
  -------------------------------------------------------------------
                         slack                                  4.183                     

Slack (MET) :             4.227ns  (required time - arrival time)
  Source:                 u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.984ns  (logic 0.661ns (11.046%)  route 5.323ns (88.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.454ns = ( 12.766 - 10.312 ) 
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.313ns (routing 0.912ns, distribution 1.401ns)
  Clock Net Delay (Destination): 2.256ns (routing 0.822ns, distribution 1.434ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         2.313     2.560    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    ----------------------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[21])
                                                      0.661     3.221 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WDATA[21]
                         net (fo=8, routed)           5.323     8.544    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand2/U0/gpio_core_1/s_axi_wdata[21]
    SLICE_X68Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[10]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r                 
    PS8_X0Y0             PS8                          0.000    10.312 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.485    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.510 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         2.256    12.766    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand2/U0/gpio_core_1/s_axi_aclk
    SLICE_X68Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[10]/C
                         clock pessimism              0.139    12.905                     
                         clock uncertainty           -0.159    12.746                     
    SLICE_X68Y539        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    12.771    static           u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[10]
  -------------------------------------------------------------------
                         required time                         12.771                     
                         arrival time                          -8.544                     
  -------------------------------------------------------------------
                         slack                                  4.227                     

Slack (MET) :             4.304ns  (required time - arrival time)
  Source:                 u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.907ns  (logic 0.663ns (11.224%)  route 5.244ns (88.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.454ns = ( 12.766 - 10.312 ) 
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.313ns (routing 0.912ns, distribution 1.401ns)
  Clock Net Delay (Destination): 2.256ns (routing 0.822ns, distribution 1.434ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         2.313     2.560    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    ----------------------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[19])
                                                      0.663     3.223 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WDATA[19]
                         net (fo=8, routed)           5.244     8.467    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand2/U0/gpio_core_1/s_axi_wdata[19]
    SLICE_X65Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r                 
    PS8_X0Y0             PS8                          0.000    10.312 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.485    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.510 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         2.256    12.766    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand2/U0/gpio_core_1/s_axi_aclk
    SLICE_X65Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
                         clock pessimism              0.139    12.905                     
                         clock uncertainty           -0.159    12.746                     
    SLICE_X65Y539        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    12.771    static           u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]
  -------------------------------------------------------------------
                         required time                         12.771                     
                         arrival time                          -8.467                     
  -------------------------------------------------------------------
                         slack                                  4.304                     

Slack (MET) :             4.329ns  (required time - arrival time)
  Source:                 u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.837ns  (logic 0.674ns (11.547%)  route 5.163ns (88.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.409ns = ( 12.721 - 10.312 ) 
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.313ns (routing 0.912ns, distribution 1.401ns)
  Clock Net Delay (Destination): 2.211ns (routing 0.822ns, distribution 1.389ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         2.313     2.560    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    ----------------------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[24])
                                                      0.674     3.234 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WDATA[24]
                         net (fo=8, routed)           5.163     8.397    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand1/U0/gpio_core_1/s_axi_wdata[24]
    SLICE_X17Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r                 
    PS8_X0Y0             PS8                          0.000    10.312 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.485    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.510 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         2.211    12.721    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand1/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
                         clock pessimism              0.139    12.860                     
                         clock uncertainty           -0.159    12.701                     
    SLICE_X17Y539        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    12.726    static           u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]
  -------------------------------------------------------------------
                         required time                         12.726                     
                         arrival time                          -8.397                     
  -------------------------------------------------------------------
                         slack                                  4.329                     

Slack (MET) :             4.337ns  (required time - arrival time)
  Source:                 u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.868ns  (logic 0.661ns (11.264%)  route 5.207ns (88.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.448ns = ( 12.760 - 10.312 ) 
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.313ns (routing 0.912ns, distribution 1.401ns)
  Clock Net Delay (Destination): 2.250ns (routing 0.822ns, distribution 1.428ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         2.313     2.560    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    ----------------------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[21])
                                                      0.661     3.221 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WDATA[21]
                         net (fo=8, routed)           5.207     8.428    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand3/U0/gpio_core_1/s_axi_wdata[21]
    SLICE_X62Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[10]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r                 
    PS8_X0Y0             PS8                          0.000    10.312 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.485    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.510 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         2.250    12.760    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand3/U0/gpio_core_1/s_axi_aclk
    SLICE_X62Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[10]/C
                         clock pessimism              0.139    12.899                     
                         clock uncertainty           -0.159    12.740                     
    SLICE_X62Y539        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    12.765    static           u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[10]
  -------------------------------------------------------------------
                         required time                         12.765                     
                         arrival time                          -8.428                     
  -------------------------------------------------------------------
                         slack                                  4.337                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.059ns (45.038%)  route 0.072ns (54.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.605ns
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Net Delay (Source):      2.072ns (routing 0.822ns, distribution 1.250ns)
  Clock Net Delay (Destination): 2.358ns (routing 0.912ns, distribution 1.446ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         2.072     2.270    static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X24Y143        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[63]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X24Y143        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.329 r  static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[63]/Q
                         net (fo=1, routed)           0.072     2.401    static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[15]_0[26]
    SLICE_X24Y142        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         2.358     2.605    static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X24Y142        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                         clock pessimism             -0.282     2.323                     
    SLICE_X24Y142        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.385    static           u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.385                     
                         arrival time                           2.401                     
  -------------------------------------------------------------------
                         slack                                  0.016                     

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.057ns (26.887%)  route 0.155ns (73.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    2.283ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      2.085ns (routing 0.822ns, distribution 1.263ns)
  Clock Net Delay (Destination): 2.404ns (routing 0.912ns, distribution 1.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         2.085     2.283    static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X26Y132        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X26Y132        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     2.340 r  static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.155     2.495    static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X23Y132        SRLC32E                                      r  static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         2.404     2.651    static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X23Y132        SRLC32E                                      r  static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.231     2.420                     
    SLICE_X23Y132        SRLC32E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.055     2.475    static           u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -2.475                     
                         arrival time                           2.495                     
  -------------------------------------------------------------------
                         slack                                  0.020                     

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.058ns (42.029%)  route 0.080ns (57.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.605ns
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Net Delay (Source):      2.072ns (routing 0.822ns, distribution 1.250ns)
  Clock Net Delay (Destination): 2.358ns (routing 0.912ns, distribution 1.446ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         2.072     2.270    static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X24Y143        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[66]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X24Y143        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.328 r  static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[66]/Q
                         net (fo=1, routed)           0.080     2.408    static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[15]_0[29]
    SLICE_X24Y142        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         2.358     2.605    static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X24Y142        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                         clock pessimism             -0.282     2.323                     
    SLICE_X24Y142        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.385    static           u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.385                     
                         arrival time                           2.408                     
  -------------------------------------------------------------------
                         slack                                  0.023                     

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.061ns (28.111%)  route 0.156ns (71.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.281ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      2.083ns (routing 0.822ns, distribution 1.261ns)
  Clock Net Delay (Destination): 2.406ns (routing 0.912ns, distribution 1.494ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         2.083     2.281    static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X22Y137        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X22Y137        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.342 r  static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/Q
                         net (fo=1, routed)           0.156     2.498    static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[0]
    SLICE_X23Y129        SRLC32E                                      r  static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         2.406     2.653    static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X23Y129        SRLC32E                                      r  static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.231     2.422                     
    SLICE_X23Y129        SRLC32E (Hold_E6LUT_SLICEM_CLK_D)
                                                      0.052     2.474    static           u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -2.474                     
                         arrival time                           2.498                     
  -------------------------------------------------------------------
                         slack                                  0.024                     

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.057ns (26.636%)  route 0.157ns (73.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.289ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      2.091ns (routing 0.822ns, distribution 1.269ns)
  Clock Net Delay (Destination): 2.406ns (routing 0.912ns, distribution 1.494ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         2.091     2.289    static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X26Y129        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[15]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X26Y129        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     2.346 r  static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[15]/Q
                         net (fo=1, routed)           0.157     2.503    static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[16]
    SLICE_X23Y129        SRLC32E                                      r  static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][16]_srl32/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         2.406     2.653    static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X23Y129        SRLC32E                                      r  static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][16]_srl32/CLK
                         clock pessimism             -0.231     2.422                     
    SLICE_X23Y129        SRLC32E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.055     2.477    static           u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][16]_srl32
  -------------------------------------------------------------------
                         required time                         -2.477                     
                         arrival time                           2.503                     
  -------------------------------------------------------------------
                         slack                                  0.026                     

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Net Delay (Source):      1.294ns (routing 0.496ns, distribution 0.798ns)
  Clock Net Delay (Destination): 1.461ns (routing 0.560ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         1.294     1.466    static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X27Y130        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X27Y130        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.505 r  static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]/Q
                         net (fo=2, routed)           0.042     1.547    static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[13]
    SLICE_X27Y130        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         1.461     1.675    static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X27Y130        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
                         clock pessimism             -0.203     1.472                     
    SLICE_X27Y130        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     1.519    static           u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.519                     
                         arrival time                           1.547                     
  -------------------------------------------------------------------
                         slack                                  0.028                     

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.678ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Net Delay (Source):      1.297ns (routing 0.496ns, distribution 0.801ns)
  Clock Net Delay (Destination): 1.464ns (routing 0.560ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         1.297     1.469    static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X26Y135        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X26Y135        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.508 r  static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/Q
                         net (fo=2, routed)           0.042     1.550    static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[20]
    SLICE_X26Y135        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         1.464     1.678    static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X26Y135        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
                         clock pessimism             -0.203     1.475                     
    SLICE_X26Y135        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     1.522    static           u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.522                     
                         arrival time                           1.550                     
  -------------------------------------------------------------------
                         slack                                  0.028                     

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.673ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Net Delay (Source):      1.291ns (routing 0.496ns, distribution 0.795ns)
  Clock Net Delay (Destination): 1.459ns (routing 0.560ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         1.291     1.463    static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X27Y137        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[21]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X27Y137        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.502 r  static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[21]/Q
                         net (fo=2, routed)           0.042     1.544    static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[21]
    SLICE_X27Y137        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         1.459     1.673    static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X27Y137        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
                         clock pessimism             -0.204     1.469                     
    SLICE_X27Y137        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     1.516    static           u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.516                     
                         arrival time                           1.544                     
  -------------------------------------------------------------------
                         slack                                  0.028                     

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.674ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Net Delay (Source):      1.292ns (routing 0.496ns, distribution 0.796ns)
  Clock Net Delay (Destination): 1.460ns (routing 0.560ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         1.292     1.464    static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X27Y135        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[23]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X27Y135        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.503 r  static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[23]/Q
                         net (fo=2, routed)           0.042     1.545    static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[23]
    SLICE_X27Y135        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         1.460     1.674    static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X27Y135        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
                         clock pessimism             -0.204     1.470                     
    SLICE_X27Y135        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     1.517    static           u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.517                     
                         arrival time                           1.545                     
  -------------------------------------------------------------------
                         slack                                  0.028                     

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Net Delay (Source):      1.296ns (routing 0.496ns, distribution 0.800ns)
  Clock Net Delay (Destination): 1.463ns (routing 0.560ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         1.296     1.468    static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X26Y137        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[32]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X26Y137        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.507 r  static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[32]/Q
                         net (fo=2, routed)           0.042     1.549    static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[32]
    SLICE_X26Y137        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         1.463     1.677    static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X26Y137        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
                         clock pessimism             -0.203     1.474                     
    SLICE_X26Y137        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     1.521    static           u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.521                     
                         arrival time                           1.549                     
  -------------------------------------------------------------------
                         slack                                  0.028                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.156 }
Period(ns):         10.312
Sources:            { u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP2ACLK  n/a            3.000         10.312      7.312      PS8_X0Y0       u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.312      9.248      SLICE_X23Y132  u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.312      9.248      SLICE_X23Y129  u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.312      9.248      SLICE_X27Y131  u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.312      9.248      SLICE_X23Y132  u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.312      9.248      SLICE_X23Y132  u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.312      9.248      SLICE_X27Y131  u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.312      9.248      SLICE_X23Y132  u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.312      9.248      SLICE_X26Y137  u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.312      9.248      SLICE_X26Y133  u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.156       3.656      PS8_X0Y0       u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.156       3.656      PS8_X0Y0       u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.532         5.156       4.624      SLICE_X23Y132  u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.532         5.156       4.624      SLICE_X23Y129  u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.532         5.156       4.624      SLICE_X27Y131  u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.532         5.156       4.624      SLICE_X23Y132  u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.532         5.156       4.624      SLICE_X23Y132  u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.532         5.156       4.624      SLICE_X27Y131  u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.532         5.156       4.624      SLICE_X23Y132  u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.532         5.156       4.624      SLICE_X26Y137  u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.156       3.656      PS8_X0Y0       u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.156       3.656      PS8_X0Y0       u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.532         5.156       4.624      SLICE_X23Y132  u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.532         5.156       4.624      SLICE_X23Y132  u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.532         5.156       4.624      SLICE_X23Y129  u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.532         5.156       4.624      SLICE_X23Y129  u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.532         5.156       4.624      SLICE_X27Y131  u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.532         5.156       4.624      SLICE_X27Y131  u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.532         5.156       4.624      SLICE_X23Y132  u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.532         5.156       4.624      SLICE_X23Y132  u_mpsoc_wrapper/mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            u_mpsoc_wrapper/mpsoc_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.963ns  (logic 0.150ns (15.576%)  route 0.813ns (84.424%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.184ns (routing 0.822ns, distribution 1.362ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.515     0.515    static         u_mpsoc_wrapper/mpsoc_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X12Y183                                                     f  static         u_mpsoc_wrapper/mpsoc_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I0
    SLICE_X12Y183        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     0.665 r  static         u_mpsoc_wrapper/mpsoc_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.298     0.963    static         u_mpsoc_wrapper/mpsoc_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X12Y183        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         2.184     2.382    static         u_mpsoc_wrapper/mpsoc_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X12Y183        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            u_mpsoc_wrapper/mpsoc_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.432ns  (logic 0.060ns (13.889%)  route 0.372ns (86.111%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.516ns (routing 0.560ns, distribution 0.956ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.267     0.267    static         u_mpsoc_wrapper/mpsoc_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X12Y183                                                     f  static         u_mpsoc_wrapper/mpsoc_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I0
    SLICE_X12Y183        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.060     0.327 r  static         u_mpsoc_wrapper/mpsoc_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.105     0.432    static         u_mpsoc_wrapper/mpsoc_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X12Y183        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         1.516     1.730    static         u_mpsoc_wrapper/mpsoc_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X12Y183        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay           140 Endpoints
Min Delay           140 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.508ns  (logic 0.799ns (17.724%)  route 3.709ns (82.276%))
  Logic Levels:           8  (CARRY8=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.494ns (routing 0.912ns, distribution 1.582ns)
  Clock Net Delay (Destination): 2.199ns (routing 0.822ns, distribution 1.377ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         2.494     2.741    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op1/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X12Y539        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.820 r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=84, routed)          1.959     4.779    boundary       inst_alu_user2/ALUop[1]
    SLICE_X18Y602                                                     r  reconfigurable inst_alu_user2/Result[7]_INST_0_i_2/I0
    SLICE_X18Y602        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     4.831 r  reconfigurable inst_alu_user2/Result[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.196     5.027    reconfigurable inst_alu_user2/B_inv[0]
    SLICE_X16Y602                                                     r  reconfigurable inst_alu_user2/Result[7]_INST_0_i_1/CI
    SLICE_X16Y602        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151     5.178 r  reconfigurable inst_alu_user2/Result[7]_INST_0_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.204    reconfigurable inst_alu_user2/Result[7]_INST_0_i_1_n_0
    SLICE_X16Y603                                                     r  reconfigurable inst_alu_user2/Result[15]_INST_0_i_1/CI
    SLICE_X16Y603        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.219 r  reconfigurable inst_alu_user2/Result[15]_INST_0_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.245    reconfigurable inst_alu_user2/Result[15]_INST_0_i_1_n_0
    SLICE_X16Y604                                                     r  reconfigurable inst_alu_user2/Result[23]_INST_0_i_1/CI
    SLICE_X16Y604        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.260 r  reconfigurable inst_alu_user2/Result[23]_INST_0_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.286    reconfigurable inst_alu_user2/Result[23]_INST_0_i_1_n_0
    SLICE_X16Y605                                                     r  reconfigurable inst_alu_user2/Overflow_INST_0_i_1/CI
    SLICE_X16Y605        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     5.402 f  reconfigurable inst_alu_user2/Overflow_INST_0_i_1/O[5]
                         net (fo=1, routed)           0.241     5.643    reconfigurable inst_alu_user2/Overflow_INST_0_i_1_n_10
    SLICE_X15Y605                                                     f  reconfigurable inst_alu_user2/Result[29]_INST_0/I0
    SLICE_X15Y605        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     5.766 f  reconfigurable inst_alu_user2/Result[29]_INST_0/O
                         net (fo=2, routed)           0.301     6.067    reconfigurable inst_alu_user2/Result[29]
    SLICE_X15Y602                                                     f  reconfigurable inst_alu_user2/Zero_INST_0_i_5/I3
    SLICE_X15Y602        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.098     6.165 f  reconfigurable inst_alu_user2/Zero_INST_0_i_5/O
                         net (fo=1, routed)           0.113     6.278    reconfigurable inst_alu_user2/Zero_INST_0_i_5_n_0
    SLICE_X17Y602                                                     f  reconfigurable inst_alu_user2/Zero_INST_0/I5
    SLICE_X17Y602        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     6.428 r  reconfigurable inst_alu_user2/Zero_INST_0/O
                         net (fo=1, routed)           0.821     7.249    boundary       u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[2]
    SLICE_X18Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         2.199     2.397    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X18Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.383ns  (logic 0.522ns (11.910%)  route 3.861ns (88.090%))
  Logic Levels:           8  (CARRY8=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.494ns (routing 0.912ns, distribution 1.582ns)
  Clock Net Delay (Destination): 2.177ns (routing 0.822ns, distribution 1.355ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         2.494     2.741    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op1/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X12Y539        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.820 r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=84, routed)          1.959     4.779    boundary       inst_alu_user2/ALUop[1]
    SLICE_X18Y602                                                     r  reconfigurable inst_alu_user2/Result[7]_INST_0_i_2/I0
    SLICE_X18Y602        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     4.831 r  reconfigurable inst_alu_user2/Result[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.196     5.027    reconfigurable inst_alu_user2/B_inv[0]
    SLICE_X16Y602                                                     r  reconfigurable inst_alu_user2/Result[7]_INST_0_i_1/CI
    SLICE_X16Y602        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151     5.178 r  reconfigurable inst_alu_user2/Result[7]_INST_0_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.204    reconfigurable inst_alu_user2/Result[7]_INST_0_i_1_n_0
    SLICE_X16Y603                                                     r  reconfigurable inst_alu_user2/Result[15]_INST_0_i_1/CI
    SLICE_X16Y603        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.219 r  reconfigurable inst_alu_user2/Result[15]_INST_0_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.245    reconfigurable inst_alu_user2/Result[15]_INST_0_i_1_n_0
    SLICE_X16Y604                                                     r  reconfigurable inst_alu_user2/Result[23]_INST_0_i_1/CI
    SLICE_X16Y604        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.260 r  reconfigurable inst_alu_user2/Result[23]_INST_0_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.286    reconfigurable inst_alu_user2/Result[23]_INST_0_i_1_n_0
    SLICE_X16Y605                                                     r  reconfigurable inst_alu_user2/Overflow_INST_0_i_1/CI
    SLICE_X16Y605        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.301 r  reconfigurable inst_alu_user2/Overflow_INST_0_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.327    reconfigurable inst_alu_user2/Overflow_INST_0_i_1_n_0
    SLICE_X16Y606                                                     r  reconfigurable inst_alu_user2/Overflow_INST_0_i_2/CI
    SLICE_X16Y606        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     5.379 r  reconfigurable inst_alu_user2/Overflow_INST_0_i_2/CO[0]
                         net (fo=3, routed)           0.181     5.560    reconfigurable inst_alu_user2/add_carry
    SLICE_X18Y605                                                     r  reconfigurable inst_alu_user2/Result[0]_INST_0_i_1/I5
    SLICE_X18Y605        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     5.650 r  reconfigurable inst_alu_user2/Result[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.139     5.789    reconfigurable inst_alu_user2/Result[0]_INST_0_i_1_n_0
    SLICE_X18Y602                                                     r  reconfigurable inst_alu_user2/Result[0]_INST_0/I4
    SLICE_X18Y602        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053     5.842 r  reconfigurable inst_alu_user2/Result[0]_INST_0/O
                         net (fo=2, routed)           1.282     7.124    boundary       u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X20Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         2.177     2.375    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X20Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.347ns  (logic 0.487ns (11.203%)  route 3.860ns (88.797%))
  Logic Levels:           6  (CARRY8=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.494ns (routing 0.912ns, distribution 1.582ns)
  Clock Net Delay (Destination): 2.183ns (routing 0.822ns, distribution 1.361ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         2.494     2.741    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op1/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X12Y539        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.820 r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=84, routed)          1.959     4.779    boundary       inst_alu_user2/ALUop[1]
    SLICE_X18Y602                                                     r  reconfigurable inst_alu_user2/Result[7]_INST_0_i_2/I0
    SLICE_X18Y602        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     4.831 r  reconfigurable inst_alu_user2/Result[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.196     5.027    reconfigurable inst_alu_user2/B_inv[0]
    SLICE_X16Y602                                                     r  reconfigurable inst_alu_user2/Result[7]_INST_0_i_1/CI
    SLICE_X16Y602        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151     5.178 r  reconfigurable inst_alu_user2/Result[7]_INST_0_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.204    reconfigurable inst_alu_user2/Result[7]_INST_0_i_1_n_0
    SLICE_X16Y603                                                     r  reconfigurable inst_alu_user2/Result[15]_INST_0_i_1/CI
    SLICE_X16Y603        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.219 r  reconfigurable inst_alu_user2/Result[15]_INST_0_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.245    reconfigurable inst_alu_user2/Result[15]_INST_0_i_1_n_0
    SLICE_X16Y604                                                     r  reconfigurable inst_alu_user2/Result[23]_INST_0_i_1/CI
    SLICE_X16Y604        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.260 r  reconfigurable inst_alu_user2/Result[23]_INST_0_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.286    reconfigurable inst_alu_user2/Result[23]_INST_0_i_1_n_0
    SLICE_X16Y605                                                     r  reconfigurable inst_alu_user2/Overflow_INST_0_i_1/CI
    SLICE_X16Y605        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     5.362 r  reconfigurable inst_alu_user2/Overflow_INST_0_i_1/O[1]
                         net (fo=1, routed)           0.459     5.821    reconfigurable inst_alu_user2/Overflow_INST_0_i_1_n_14
    SLICE_X17Y605                                                     r  reconfigurable inst_alu_user2/Result[25]_INST_0/I0
    SLICE_X17Y605        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     5.920 r  reconfigurable inst_alu_user2/Result[25]_INST_0/O
                         net (fo=2, routed)           1.168     7.088    boundary       u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[25]
    SLICE_X19Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         2.183     2.381    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X19Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.296ns  (logic 0.559ns (13.012%)  route 3.737ns (86.988%))
  Logic Levels:           5  (CARRY8=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.494ns (routing 0.912ns, distribution 1.582ns)
  Clock Net Delay (Destination): 2.183ns (routing 0.822ns, distribution 1.361ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         2.494     2.741    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op1/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X12Y539        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.820 r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=84, routed)          1.959     4.779    boundary       inst_alu_user2/ALUop[1]
    SLICE_X18Y602                                                     r  reconfigurable inst_alu_user2/Result[7]_INST_0_i_2/I0
    SLICE_X18Y602        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     4.831 r  reconfigurable inst_alu_user2/Result[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.196     5.027    reconfigurable inst_alu_user2/B_inv[0]
    SLICE_X16Y602                                                     r  reconfigurable inst_alu_user2/Result[7]_INST_0_i_1/CI
    SLICE_X16Y602        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151     5.178 r  reconfigurable inst_alu_user2/Result[7]_INST_0_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.204    reconfigurable inst_alu_user2/Result[7]_INST_0_i_1_n_0
    SLICE_X16Y603                                                     r  reconfigurable inst_alu_user2/Result[15]_INST_0_i_1/CI
    SLICE_X16Y603        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.219 r  reconfigurable inst_alu_user2/Result[15]_INST_0_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.245    reconfigurable inst_alu_user2/Result[15]_INST_0_i_1_n_0
    SLICE_X16Y604                                                     r  reconfigurable inst_alu_user2/Result[23]_INST_0_i_1/CI
    SLICE_X16Y604        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     5.361 r  reconfigurable inst_alu_user2/Result[23]_INST_0_i_1/O[7]
                         net (fo=1, routed)           0.129     5.490    reconfigurable inst_alu_user2/Result[23]_INST_0_i_1_n_8
    SLICE_X17Y604                                                     r  reconfigurable inst_alu_user2/Result[23]_INST_0/I0
    SLICE_X17Y604        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     5.636 r  reconfigurable inst_alu_user2/Result[23]_INST_0/O
                         net (fo=2, routed)           1.401     7.037    boundary       u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[23]
    SLICE_X19Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         2.183     2.381    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X19Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.204ns  (logic 0.576ns (13.701%)  route 3.628ns (86.299%))
  Logic Levels:           6  (CARRY8=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.494ns (routing 0.912ns, distribution 1.582ns)
  Clock Net Delay (Destination): 2.183ns (routing 0.822ns, distribution 1.361ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         2.494     2.741    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op1/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X12Y539        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.820 r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=84, routed)          1.959     4.779    boundary       inst_alu_user2/ALUop[1]
    SLICE_X18Y602                                                     r  reconfigurable inst_alu_user2/Result[7]_INST_0_i_2/I0
    SLICE_X18Y602        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     4.831 r  reconfigurable inst_alu_user2/Result[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.196     5.027    reconfigurable inst_alu_user2/B_inv[0]
    SLICE_X16Y602                                                     r  reconfigurable inst_alu_user2/Result[7]_INST_0_i_1/CI
    SLICE_X16Y602        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151     5.178 r  reconfigurable inst_alu_user2/Result[7]_INST_0_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.204    reconfigurable inst_alu_user2/Result[7]_INST_0_i_1_n_0
    SLICE_X16Y603                                                     r  reconfigurable inst_alu_user2/Result[15]_INST_0_i_1/CI
    SLICE_X16Y603        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.219 r  reconfigurable inst_alu_user2/Result[15]_INST_0_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.245    reconfigurable inst_alu_user2/Result[15]_INST_0_i_1_n_0
    SLICE_X16Y604                                                     r  reconfigurable inst_alu_user2/Result[23]_INST_0_i_1/CI
    SLICE_X16Y604        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.260 r  reconfigurable inst_alu_user2/Result[23]_INST_0_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.286    reconfigurable inst_alu_user2/Result[23]_INST_0_i_1_n_0
    SLICE_X16Y605                                                     r  reconfigurable inst_alu_user2/Overflow_INST_0_i_1/CI
    SLICE_X16Y605        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     5.402 r  reconfigurable inst_alu_user2/Overflow_INST_0_i_1/O[7]
                         net (fo=2, routed)           0.158     5.560    reconfigurable inst_alu_user2/p_0_in
    SLICE_X18Y605                                                     r  reconfigurable inst_alu_user2/Result[31]_INST_0/I0
    SLICE_X18Y605        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     5.708 r  reconfigurable inst_alu_user2/Result[31]_INST_0/O
                         net (fo=2, routed)           1.237     6.945    boundary       u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[31]
    SLICE_X19Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         2.183     2.381    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X19Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.170ns  (logic 0.547ns (13.118%)  route 3.623ns (86.882%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.494ns (routing 0.912ns, distribution 1.582ns)
  Clock Net Delay (Destination): 2.183ns (routing 0.822ns, distribution 1.361ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         2.494     2.741    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op1/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X12Y539        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.820 r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=84, routed)          1.959     4.779    boundary       inst_alu_user2/ALUop[1]
    SLICE_X18Y602                                                     r  reconfigurable inst_alu_user2/Result[7]_INST_0_i_2/I0
    SLICE_X18Y602        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     4.831 r  reconfigurable inst_alu_user2/Result[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.196     5.027    reconfigurable inst_alu_user2/B_inv[0]
    SLICE_X16Y602                                                     r  reconfigurable inst_alu_user2/Result[7]_INST_0_i_1/CI
    SLICE_X16Y602        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151     5.178 r  reconfigurable inst_alu_user2/Result[7]_INST_0_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.204    reconfigurable inst_alu_user2/Result[7]_INST_0_i_1_n_0
    SLICE_X16Y603                                                     r  reconfigurable inst_alu_user2/Result[15]_INST_0_i_1/CI
    SLICE_X16Y603        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     5.320 r  reconfigurable inst_alu_user2/Result[15]_INST_0_i_1/O[5]
                         net (fo=1, routed)           0.144     5.464    reconfigurable inst_alu_user2/Result[15]_INST_0_i_1_n_10
    SLICE_X17Y603                                                     r  reconfigurable inst_alu_user2/Result[13]_INST_0/I0
    SLICE_X17Y603        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     5.613 r  reconfigurable inst_alu_user2/Result[13]_INST_0/O
                         net (fo=2, routed)           1.298     6.911    boundary       u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[13]
    SLICE_X19Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         2.183     2.381    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X19Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.093ns  (logic 0.551ns (13.462%)  route 3.542ns (86.538%))
  Logic Levels:           6  (CARRY8=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.494ns (routing 0.912ns, distribution 1.582ns)
  Clock Net Delay (Destination): 2.211ns (routing 0.822ns, distribution 1.389ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         2.494     2.741    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op1/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X12Y539        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.820 r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=84, routed)          1.959     4.779    boundary       inst_alu_user2/ALUop[1]
    SLICE_X18Y602                                                     r  reconfigurable inst_alu_user2/Result[7]_INST_0_i_2/I0
    SLICE_X18Y602        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     4.831 r  reconfigurable inst_alu_user2/Result[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.196     5.027    reconfigurable inst_alu_user2/B_inv[0]
    SLICE_X16Y602                                                     r  reconfigurable inst_alu_user2/Result[7]_INST_0_i_1/CI
    SLICE_X16Y602        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151     5.178 r  reconfigurable inst_alu_user2/Result[7]_INST_0_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.204    reconfigurable inst_alu_user2/Result[7]_INST_0_i_1_n_0
    SLICE_X16Y603                                                     r  reconfigurable inst_alu_user2/Result[15]_INST_0_i_1/CI
    SLICE_X16Y603        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.219 r  reconfigurable inst_alu_user2/Result[15]_INST_0_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.245    reconfigurable inst_alu_user2/Result[15]_INST_0_i_1_n_0
    SLICE_X16Y604                                                     r  reconfigurable inst_alu_user2/Result[23]_INST_0_i_1/CI
    SLICE_X16Y604        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.260 r  reconfigurable inst_alu_user2/Result[23]_INST_0_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.286    reconfigurable inst_alu_user2/Result[23]_INST_0_i_1_n_0
    SLICE_X16Y605                                                     r  reconfigurable inst_alu_user2/Overflow_INST_0_i_1/CI
    SLICE_X16Y605        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     5.402 r  reconfigurable inst_alu_user2/Overflow_INST_0_i_1/O[5]
                         net (fo=1, routed)           0.241     5.643    reconfigurable inst_alu_user2/Overflow_INST_0_i_1_n_10
    SLICE_X15Y605                                                     r  reconfigurable inst_alu_user2/Result[29]_INST_0/I0
    SLICE_X15Y605        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     5.766 r  reconfigurable inst_alu_user2/Result[29]_INST_0/O
                         net (fo=2, routed)           1.068     6.834    boundary       u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[29]
    SLICE_X16Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         2.211     2.409    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X16Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.052ns  (logic 0.453ns (11.180%)  route 3.599ns (88.820%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.494ns (routing 0.912ns, distribution 1.582ns)
  Clock Net Delay (Destination): 2.199ns (routing 0.822ns, distribution 1.377ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         2.494     2.741    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op1/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X12Y539        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.820 r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=84, routed)          1.959     4.779    boundary       inst_alu_user2/ALUop[1]
    SLICE_X18Y602                                                     r  reconfigurable inst_alu_user2/Result[7]_INST_0_i_2/I0
    SLICE_X18Y602        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     4.831 r  reconfigurable inst_alu_user2/Result[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.196     5.027    reconfigurable inst_alu_user2/B_inv[0]
    SLICE_X16Y602                                                     r  reconfigurable inst_alu_user2/Result[7]_INST_0_i_1/CI
    SLICE_X16Y602        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151     5.178 r  reconfigurable inst_alu_user2/Result[7]_INST_0_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.204    reconfigurable inst_alu_user2/Result[7]_INST_0_i_1_n_0
    SLICE_X16Y603                                                     r  reconfigurable inst_alu_user2/Result[15]_INST_0_i_1/CI
    SLICE_X16Y603        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     5.286 r  reconfigurable inst_alu_user2/Result[15]_INST_0_i_1/O[3]
                         net (fo=1, routed)           0.165     5.451    reconfigurable inst_alu_user2/Result[15]_INST_0_i_1_n_12
    SLICE_X15Y603                                                     r  reconfigurable inst_alu_user2/Result[11]_INST_0/I0
    SLICE_X15Y603        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     5.540 r  reconfigurable inst_alu_user2/Result[11]_INST_0/O
                         net (fo=2, routed)           1.253     6.793    boundary       u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[11]
    SLICE_X18Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         2.199     2.397    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X18Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.051ns  (logic 0.435ns (10.738%)  route 3.616ns (89.262%))
  Logic Levels:           5  (CARRY8=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.494ns (routing 0.912ns, distribution 1.582ns)
  Clock Net Delay (Destination): 2.183ns (routing 0.822ns, distribution 1.361ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         2.494     2.741    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op1/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X12Y539        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.820 r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=84, routed)          1.959     4.779    boundary       inst_alu_user2/ALUop[1]
    SLICE_X18Y602                                                     r  reconfigurable inst_alu_user2/Result[7]_INST_0_i_2/I0
    SLICE_X18Y602        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     4.831 r  reconfigurable inst_alu_user2/Result[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.196     5.027    reconfigurable inst_alu_user2/B_inv[0]
    SLICE_X16Y602                                                     r  reconfigurable inst_alu_user2/Result[7]_INST_0_i_1/CI
    SLICE_X16Y602        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151     5.178 r  reconfigurable inst_alu_user2/Result[7]_INST_0_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.204    reconfigurable inst_alu_user2/Result[7]_INST_0_i_1_n_0
    SLICE_X16Y603                                                     r  reconfigurable inst_alu_user2/Result[15]_INST_0_i_1/CI
    SLICE_X16Y603        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.219 r  reconfigurable inst_alu_user2/Result[15]_INST_0_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.245    reconfigurable inst_alu_user2/Result[15]_INST_0_i_1_n_0
    SLICE_X16Y604                                                     r  reconfigurable inst_alu_user2/Result[23]_INST_0_i_1/CI
    SLICE_X16Y604        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     5.348 r  reconfigurable inst_alu_user2/Result[23]_INST_0_i_1/O[6]
                         net (fo=1, routed)           0.119     5.467    reconfigurable inst_alu_user2/Result[23]_INST_0_i_1_n_9
    SLICE_X15Y604                                                     r  reconfigurable inst_alu_user2/Result[22]_INST_0/I0
    SLICE_X15Y604        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     5.502 r  reconfigurable inst_alu_user2/Result[22]_INST_0/O
                         net (fo=2, routed)           1.290     6.792    boundary       u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[22]
    SLICE_X19Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         2.183     2.381    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X19Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.001ns  (logic 0.436ns (10.897%)  route 3.565ns (89.103%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.494ns (routing 0.912ns, distribution 1.582ns)
  Clock Net Delay (Destination): 2.181ns (routing 0.822ns, distribution 1.359ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         2.494     2.741    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op1/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X12Y539        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.820 r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=84, routed)          1.959     4.779    boundary       inst_alu_user2/ALUop[1]
    SLICE_X18Y602                                                     r  reconfigurable inst_alu_user2/Result[7]_INST_0_i_2/I0
    SLICE_X18Y602        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     4.831 r  reconfigurable inst_alu_user2/Result[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.196     5.027    reconfigurable inst_alu_user2/B_inv[0]
    SLICE_X16Y602                                                     r  reconfigurable inst_alu_user2/Result[7]_INST_0_i_1/CI
    SLICE_X16Y602        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151     5.178 r  reconfigurable inst_alu_user2/Result[7]_INST_0_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.204    reconfigurable inst_alu_user2/Result[7]_INST_0_i_1_n_0
    SLICE_X16Y603                                                     r  reconfigurable inst_alu_user2/Result[15]_INST_0_i_1/CI
    SLICE_X16Y603        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.260 r  reconfigurable inst_alu_user2/Result[15]_INST_0_i_1/O[0]
                         net (fo=1, routed)           0.181     5.441    reconfigurable inst_alu_user2/Result[15]_INST_0_i_1_n_15
    SLICE_X18Y602                                                     r  reconfigurable inst_alu_user2/Result[8]_INST_0/I0
    SLICE_X18Y602        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     5.539 r  reconfigurable inst_alu_user2/Result[8]_INST_0/O
                         net (fo=2, routed)           1.203     6.742    boundary       u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[8]
    SLICE_X19Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         2.181     2.379    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X19Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.099ns (29.641%)  route 0.235ns (70.359%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.689ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.309ns (routing 0.496ns, distribution 0.813ns)
  Clock Net Delay (Destination): 1.475ns (routing 0.560ns, distribution 0.915ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         1.309     1.481    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand/U0/gpio_core_1/s_axi_aclk
    SLICE_X25Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[15]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X25Y539        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.521 r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[15]/Q
                         net (fo=3, routed)           0.118     1.639    boundary       inst_alu_user1/B[16]
    SLICE_X26Y544                                                     r  reconfigurable inst_alu_user1/Result[16]_INST_0/I4
    SLICE_X26Y544        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.059     1.698 r  reconfigurable inst_alu_user1/Result[16]_INST_0/O
                         net (fo=1, routed)           0.117     1.815    boundary       u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[16]
    SLICE_X26Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         1.475     1.689    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X26Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.054ns (13.706%)  route 0.340ns (86.294%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.685ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.308ns (routing 0.496ns, distribution 0.812ns)
  Clock Net Delay (Destination): 1.471ns (routing 0.560ns, distribution 0.911ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         1.308     1.480    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y538        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X30Y538        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.519 r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=84, routed)          0.188     1.707    boundary       inst_alu_user1/ALUop[1]
    SLICE_X28Y542                                                     r  reconfigurable inst_alu_user1/Result[14]_INST_0/I1
    SLICE_X28Y542        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     1.722 r  reconfigurable inst_alu_user1/Result[14]_INST_0/O
                         net (fo=1, routed)           0.152     1.874    boundary       u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[14]
    SLICE_X30Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         1.471     1.685    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X30Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.061ns (18.944%)  route 0.261ns (81.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.391ns (routing 0.496ns, distribution 0.895ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.560ns, distribution 1.002ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         1.391     1.563    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand3/U0/gpio_core_1/s_axi_aclk
    SLICE_X62Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y539        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.602 r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/Q
                         net (fo=4, routed)           0.176     1.778    boundary       inst_alu_user4/A[5]
    SLICE_X63Y543                                                     r  reconfigurable inst_alu_user4/Result[5]_INST_0/I4
    SLICE_X63Y543        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.022     1.800 r  reconfigurable inst_alu_user4/Result[5]_INST_0/O
                         net (fo=1, routed)           0.085     1.885    boundary       u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[5]
    SLICE_X64Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         1.562     1.776    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X64Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.417ns  (logic 0.061ns (14.628%)  route 0.356ns (85.372%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.685ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.308ns (routing 0.496ns, distribution 0.812ns)
  Clock Net Delay (Destination): 1.471ns (routing 0.560ns, distribution 0.911ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         1.308     1.480    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y538        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X30Y538        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.519 r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=84, routed)          0.193     1.712    boundary       inst_alu_user1/ALUop[1]
    SLICE_X28Y544                                                     r  reconfigurable inst_alu_user1/Result[30]_INST_0/I1
    SLICE_X28Y544        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.022     1.734 r  reconfigurable inst_alu_user1/Result[30]_INST_0/O
                         net (fo=1, routed)           0.163     1.897    boundary       u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[30]
    SLICE_X30Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         1.471     1.685    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X30Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.440ns  (logic 0.079ns (17.955%)  route 0.361ns (82.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.685ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.308ns (routing 0.496ns, distribution 0.812ns)
  Clock Net Delay (Destination): 1.471ns (routing 0.560ns, distribution 0.911ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         1.308     1.480    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y538        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X30Y538        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.519 r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=84, routed)          0.164     1.683    boundary       inst_alu_user1/ALUop[1]
    SLICE_X28Y542                                                     r  reconfigurable inst_alu_user1/Result[2]_INST_0/I1
    SLICE_X28Y542        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.040     1.723 r  reconfigurable inst_alu_user1/Result[2]_INST_0/O
                         net (fo=1, routed)           0.197     1.920    boundary       u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X30Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         1.471     1.685    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X30Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.062ns (13.901%)  route 0.384ns (86.099%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.308ns (routing 0.496ns, distribution 0.812ns)
  Clock Net Delay (Destination): 1.469ns (routing 0.560ns, distribution 0.909ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         1.308     1.480    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y538        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X30Y538        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.519 r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_op/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=84, routed)          0.243     1.762    boundary       inst_alu_user1/ALUop[1]
    SLICE_X28Y546                                                     r  reconfigurable inst_alu_user1/Overflow_INST_0/I1
    SLICE_X28Y546        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     1.785 r  reconfigurable inst_alu_user1/Overflow_INST_0/O
                         net (fo=1, routed)           0.141     1.926    boundary       u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[0]
    SLICE_X28Y538        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         1.469     1.683    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X28Y538        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.074ns (16.592%)  route 0.372ns (83.408%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.700ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.309ns (routing 0.496ns, distribution 0.813ns)
  Clock Net Delay (Destination): 1.486ns (routing 0.560ns, distribution 0.926ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         1.309     1.481    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand/U0/gpio_core_1/s_axi_aclk
    SLICE_X25Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X25Y539        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.520 r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/Q
                         net (fo=4, routed)           0.163     1.683    boundary       inst_alu_user1/A[5]
    SLICE_X26Y542                                                     r  reconfigurable inst_alu_user1/Result[5]_INST_0/I4
    SLICE_X26Y542        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.035     1.718 r  reconfigurable inst_alu_user1/Result[5]_INST_0/O
                         net (fo=1, routed)           0.209     1.927    boundary       u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[5]
    SLICE_X21Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         1.486     1.700    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X21Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.098ns (26.344%)  route 0.274ns (73.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.391ns (routing 0.496ns, distribution 0.895ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.560ns, distribution 1.006ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         1.391     1.563    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand3/U0/gpio_core_1/s_axi_aclk
    SLICE_X62Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y539        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.602 r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.180     1.782    boundary       inst_alu_user4/B[31]
    SLICE_X62Y543                                                     r  reconfigurable inst_alu_user4/Overflow_INST_0/I0
    SLICE_X62Y543        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.059     1.841 r  reconfigurable inst_alu_user4/Overflow_INST_0/O
                         net (fo=1, routed)           0.094     1.935    boundary       u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[0]
    SLICE_X63Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         1.566     1.780    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X63Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.074ns (19.733%)  route 0.301ns (80.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.389ns (routing 0.496ns, distribution 0.893ns)
  Clock Net Delay (Destination): 1.560ns (routing 0.560ns, distribution 1.000ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         1.389     1.561    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand3/U0/gpio_core_1/s_axi_aclk
    SLICE_X59Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X59Y539        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.600 r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=4, routed)           0.168     1.768    boundary       inst_alu_user4/A[30]
    SLICE_X61Y544                                                     r  reconfigurable inst_alu_user4/Result[30]_INST_0/I5
    SLICE_X61Y544        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     1.803 r  reconfigurable inst_alu_user4/Result[30]_INST_0/O
                         net (fo=1, routed)           0.133     1.936    boundary       u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[30]
    SLICE_X61Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         1.560     1.774    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X61Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.061ns (15.969%)  route 0.321ns (84.031%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.388ns (routing 0.496ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.560ns, distribution 0.990ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         1.388     1.560    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand3/U0/gpio_core_1/s_axi_aclk
    SLICE_X58Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X58Y539        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.599 r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_operand3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=4, routed)           0.136     1.735    boundary       inst_alu_user4/A[6]
    SLICE_X59Y541                                                     r  reconfigurable inst_alu_user4/Result[6]_INST_0/I5
    SLICE_X59Y541        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.022     1.757 r  reconfigurable inst_alu_user4/Result[6]_INST_0/O
                         net (fo=1, routed)           0.185     1.942    boundary       u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[6]
    SLICE_X56Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71                                                     r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  static         u_mpsoc_wrapper/mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y5 (CLOCK_ROOT)    net (fo=919, routed)         1.550     1.764    static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X56Y539        FDRE                                         r  static         u_mpsoc_wrapper/mpsoc_i/axi_gpio_alu_res3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





