.idea
ll
l
**/*~
**/*.vvp
**/*.swp
**/*.vcd
**/a.out
**/*.v.out

/verilog/_old/
**/venv*/
**/old/
*/ll
**/nohup*
**/*.1
**/ll
uart.out
