<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="LAB5_GROUP14.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="FourBitAdder.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="FourBitAdder.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="FourBitAdder.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="FourBitAdder.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FourBitAdder.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="FourBitAdder.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="FourBitAdder.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="FourBitAdder.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FourBitAdder_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FourBitAdder_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FourBitAdder_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="half_adder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="half_adder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="half_adder.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/onebit_adder_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/onebit_adder_synthesis.vhd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="onebit_adder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="onebit_adder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="onebit_adder.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sevensegment_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="sevensegment_vhdl.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="sevensegment_vhdl.xst"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1698761898" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1698761898">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1698761898" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1401981889714610735" xil_pn:start_ts="1698761898">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1698761898" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1794839118813944640" xil_pn:start_ts="1698761898">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1698761898" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1698761898">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1698761898" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1854343730093333651" xil_pn:start_ts="1698761898">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1698761898" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1698761898">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1698761898" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5610889641060456438" xil_pn:start_ts="1698761898">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1698761912" xil_pn:in_ck="-6166750230401198683" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="5821101814869511001" xil_pn:start_ts="1698761898">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FourBitAdder.lso"/>
      <outfile xil_pn:name="FourBitAdder.ngc"/>
      <outfile xil_pn:name="FourBitAdder.ngr"/>
      <outfile xil_pn:name="FourBitAdder.prj"/>
      <outfile xil_pn:name="FourBitAdder.stx"/>
      <outfile xil_pn:name="FourBitAdder.syr"/>
      <outfile xil_pn:name="FourBitAdder.xst"/>
      <outfile xil_pn:name="FourBitAdder_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1698761933" xil_pn:in_ck="-5858549829252078044" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-9125372342780134040" xil_pn:start_ts="1698761933">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1698761936" xil_pn:in_ck="-3315662531740151199" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="4728224844799162204" xil_pn:start_ts="1698761933">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/onebit_adder_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/onebit_adder_synthesis.vhd"/>
    </transform>
  </transforms>

</generated_project>
