{
  "module_name": "psb_reg.h",
  "hash_id": "7181c458c31d2f0b21756a68a08dbf5a96bb85523cd8ccacc55997bd96daec31",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/gma500/psb_reg.h",
  "human_readable_source": " \n \n\n#ifndef _PSB_REG_H_\n#define _PSB_REG_H_\n\n#define PSB_CR_CLKGATECTL\t\t0x0000\n#define _PSB_C_CLKGATECTL_AUTO_MAN_REG\t\t(1 << 24)\n#define _PSB_C_CLKGATECTL_USE_CLKG_SHIFT\t(20)\n#define _PSB_C_CLKGATECTL_USE_CLKG_MASK\t\t(0x3 << 20)\n#define _PSB_C_CLKGATECTL_DPM_CLKG_SHIFT\t(16)\n#define _PSB_C_CLKGATECTL_DPM_CLKG_MASK\t\t(0x3 << 16)\n#define _PSB_C_CLKGATECTL_TA_CLKG_SHIFT\t\t(12)\n#define _PSB_C_CLKGATECTL_TA_CLKG_MASK\t\t(0x3 << 12)\n#define _PSB_C_CLKGATECTL_TSP_CLKG_SHIFT\t(8)\n#define _PSB_C_CLKGATECTL_TSP_CLKG_MASK\t\t(0x3 << 8)\n#define _PSB_C_CLKGATECTL_ISP_CLKG_SHIFT\t(4)\n#define _PSB_C_CLKGATECTL_ISP_CLKG_MASK\t\t(0x3 << 4)\n#define _PSB_C_CLKGATECTL_2D_CLKG_SHIFT\t\t(0)\n#define _PSB_C_CLKGATECTL_2D_CLKG_MASK\t\t(0x3 << 0)\n#define _PSB_C_CLKGATECTL_CLKG_ENABLED\t\t(0)\n#define _PSB_C_CLKGATECTL_CLKG_DISABLED\t\t(1)\n#define _PSB_C_CLKGATECTL_CLKG_AUTO\t\t(2)\n\n#define PSB_CR_CORE_ID\t\t\t0x0010\n#define _PSB_CC_ID_ID_SHIFT\t\t\t(16)\n#define _PSB_CC_ID_ID_MASK\t\t\t(0xFFFF << 16)\n#define _PSB_CC_ID_CONFIG_SHIFT\t\t\t(0)\n#define _PSB_CC_ID_CONFIG_MASK\t\t\t(0xFFFF << 0)\n\n#define PSB_CR_CORE_REVISION\t\t0x0014\n#define _PSB_CC_REVISION_DESIGNER_SHIFT\t\t(24)\n#define _PSB_CC_REVISION_DESIGNER_MASK\t\t(0xFF << 24)\n#define _PSB_CC_REVISION_MAJOR_SHIFT\t\t(16)\n#define _PSB_CC_REVISION_MAJOR_MASK\t\t(0xFF << 16)\n#define _PSB_CC_REVISION_MINOR_SHIFT\t\t(8)\n#define _PSB_CC_REVISION_MINOR_MASK\t\t(0xFF << 8)\n#define _PSB_CC_REVISION_MAINTENANCE_SHIFT\t(0)\n#define _PSB_CC_REVISION_MAINTENANCE_MASK\t(0xFF << 0)\n\n#define PSB_CR_DESIGNER_REV_FIELD1\t0x0018\n\n#define PSB_CR_SOFT_RESET\t\t0x0080\n#define _PSB_CS_RESET_TSP_RESET\t\t(1 << 6)\n#define _PSB_CS_RESET_ISP_RESET\t\t(1 << 5)\n#define _PSB_CS_RESET_USE_RESET\t\t(1 << 4)\n#define _PSB_CS_RESET_TA_RESET\t\t(1 << 3)\n#define _PSB_CS_RESET_DPM_RESET\t\t(1 << 2)\n#define _PSB_CS_RESET_TWOD_RESET\t(1 << 1)\n#define _PSB_CS_RESET_BIF_RESET\t\t\t(1 << 0)\n\n#define PSB_CR_DESIGNER_REV_FIELD2\t0x001C\n\n#define PSB_CR_EVENT_HOST_ENABLE2\t0x0110\n\n#define PSB_CR_EVENT_STATUS2\t\t0x0118\n\n#define PSB_CR_EVENT_HOST_CLEAR2\t0x0114\n#define _PSB_CE2_BIF_REQUESTER_FAULT\t\t(1 << 4)\n\n#define PSB_CR_EVENT_STATUS\t\t0x012C\n\n#define PSB_CR_EVENT_HOST_ENABLE\t0x0130\n\n#define PSB_CR_EVENT_HOST_CLEAR\t\t0x0134\n#define _PSB_CE_MASTER_INTERRUPT\t\t(1 << 31)\n#define _PSB_CE_TA_DPM_FAULT\t\t\t(1 << 28)\n#define _PSB_CE_TWOD_COMPLETE\t\t\t(1 << 27)\n#define _PSB_CE_DPM_OUT_OF_MEMORY_ZLS\t\t(1 << 25)\n#define _PSB_CE_DPM_TA_MEM_FREE\t\t\t(1 << 24)\n#define _PSB_CE_PIXELBE_END_RENDER\t\t(1 << 18)\n#define _PSB_CE_SW_EVENT\t\t\t(1 << 14)\n#define _PSB_CE_TA_FINISHED\t\t\t(1 << 13)\n#define _PSB_CE_TA_TERMINATE\t\t\t(1 << 12)\n#define _PSB_CE_DPM_REACHED_MEM_THRESH\t\t(1 << 3)\n#define _PSB_CE_DPM_OUT_OF_MEMORY_GBL\t\t(1 << 2)\n#define _PSB_CE_DPM_OUT_OF_MEMORY_MT\t\t(1 << 1)\n#define _PSB_CE_DPM_3D_MEM_FREE\t\t\t(1 << 0)\n\n\n#define PSB_USE_OFFSET_MASK\t\t0x0007FFFF\n#define PSB_USE_OFFSET_SIZE\t\t(PSB_USE_OFFSET_MASK + 1)\n#define PSB_CR_USE_CODE_BASE0\t\t0x0A0C\n#define PSB_CR_USE_CODE_BASE1\t\t0x0A10\n#define PSB_CR_USE_CODE_BASE2\t\t0x0A14\n#define PSB_CR_USE_CODE_BASE3\t\t0x0A18\n#define PSB_CR_USE_CODE_BASE4\t\t0x0A1C\n#define PSB_CR_USE_CODE_BASE5\t\t0x0A20\n#define PSB_CR_USE_CODE_BASE6\t\t0x0A24\n#define PSB_CR_USE_CODE_BASE7\t\t0x0A28\n#define PSB_CR_USE_CODE_BASE8\t\t0x0A2C\n#define PSB_CR_USE_CODE_BASE9\t\t0x0A30\n#define PSB_CR_USE_CODE_BASE10\t\t0x0A34\n#define PSB_CR_USE_CODE_BASE11\t\t0x0A38\n#define PSB_CR_USE_CODE_BASE12\t\t0x0A3C\n#define PSB_CR_USE_CODE_BASE13\t\t0x0A40\n#define PSB_CR_USE_CODE_BASE14\t\t0x0A44\n#define PSB_CR_USE_CODE_BASE15\t\t0x0A48\n#define PSB_CR_USE_CODE_BASE(_i)\t(0x0A0C + ((_i) << 2))\n#define _PSB_CUC_BASE_DM_SHIFT\t\t\t(25)\n#define _PSB_CUC_BASE_DM_MASK\t\t\t(0x3 << 25)\n#define _PSB_CUC_BASE_ADDR_SHIFT\t\t(0)\t \n#define _PSB_CUC_BASE_ADDR_ALIGNSHIFT\t\t(7)\n#define _PSB_CUC_BASE_ADDR_MASK\t\t\t(0x1FFFFFF << 0)\n#define _PSB_CUC_DM_VERTEX\t\t\t(0)\n#define _PSB_CUC_DM_PIXEL\t\t\t(1)\n#define _PSB_CUC_DM_RESERVED\t\t\t(2)\n#define _PSB_CUC_DM_EDM\t\t\t\t(3)\n\n#define PSB_CR_PDS_EXEC_BASE\t\t0x0AB8\n#define _PSB_CR_PDS_EXEC_BASE_ADDR_SHIFT\t(20)\t \n#define _PSB_CR_PDS_EXEC_BASE_ADDR_ALIGNSHIFT\t(20)\n\n#define PSB_CR_EVENT_KICKER\t\t0x0AC4\n#define _PSB_CE_KICKER_ADDRESS_SHIFT\t\t(4)\t \n\n#define PSB_CR_EVENT_KICK\t\t0x0AC8\n#define _PSB_CE_KICK_NOW\t\t\t(1 << 0)\n\n#define PSB_CR_BIF_DIR_LIST_BASE1\t0x0C38\n\n#define PSB_CR_BIF_CTRL\t\t\t0x0C00\n#define _PSB_CB_CTRL_CLEAR_FAULT\t\t(1 << 4)\n#define _PSB_CB_CTRL_INVALDC\t\t\t(1 << 3)\n#define _PSB_CB_CTRL_FLUSH\t\t\t(1 << 2)\n\n#define PSB_CR_BIF_INT_STAT\t\t0x0C04\n\n#define PSB_CR_BIF_FAULT\t\t0x0C08\n#define _PSB_CBI_STAT_PF_N_RW\t\t\t(1 << 14)\n#define _PSB_CBI_STAT_FAULT_SHIFT\t\t(0)\n#define _PSB_CBI_STAT_FAULT_MASK\t\t(0x3FFF << 0)\n#define _PSB_CBI_STAT_FAULT_CACHE\t\t(1 << 1)\n#define _PSB_CBI_STAT_FAULT_TA\t\t\t(1 << 2)\n#define _PSB_CBI_STAT_FAULT_VDM\t\t\t(1 << 3)\n#define _PSB_CBI_STAT_FAULT_2D\t\t\t(1 << 4)\n#define _PSB_CBI_STAT_FAULT_PBE\t\t\t(1 << 5)\n#define _PSB_CBI_STAT_FAULT_TSP\t\t\t(1 << 6)\n#define _PSB_CBI_STAT_FAULT_ISP\t\t\t(1 << 7)\n#define _PSB_CBI_STAT_FAULT_USSEPDS\t\t(1 << 8)\n#define _PSB_CBI_STAT_FAULT_HOST\t\t(1 << 9)\n\n#define PSB_CR_BIF_BANK0\t\t0x0C78\n#define PSB_CR_BIF_BANK1\t\t0x0C7C\n#define PSB_CR_BIF_DIR_LIST_BASE0\t0x0C84\n#define PSB_CR_BIF_TWOD_REQ_BASE\t0x0C88\n#define PSB_CR_BIF_3D_REQ_BASE\t\t0x0CAC\n\n#define PSB_CR_2D_SOCIF\t\t\t0x0E18\n#define _PSB_C2_SOCIF_FREESPACE_SHIFT\t\t(0)\n#define _PSB_C2_SOCIF_FREESPACE_MASK\t\t(0xFF << 0)\n#define _PSB_C2_SOCIF_EMPTY\t\t\t(0x80 << 0)\n\n#define PSB_CR_2D_BLIT_STATUS\t\t0x0E04\n#define _PSB_C2B_STATUS_BUSY\t\t\t(1 << 24)\n#define _PSB_C2B_STATUS_COMPLETE_SHIFT\t\t(0)\n#define _PSB_C2B_STATUS_COMPLETE_MASK\t\t(0xFFFFFF << 0)\n\n \n\n \n\n#define\tPSB_2D_CLIP_BH\t\t\t(0x00000000)\n#define\tPSB_2D_PAT_BH\t\t\t(0x10000000)\n#define\tPSB_2D_CTRL_BH\t\t\t(0x20000000)\n#define\tPSB_2D_SRC_OFF_BH\t\t(0x30000000)\n#define\tPSB_2D_MASK_OFF_BH\t\t(0x40000000)\n#define\tPSB_2D_RESERVED1_BH\t\t(0x50000000)\n#define\tPSB_2D_RESERVED2_BH\t\t(0x60000000)\n#define\tPSB_2D_FENCE_BH\t\t\t(0x70000000)\n#define\tPSB_2D_BLIT_BH\t\t\t(0x80000000)\n#define\tPSB_2D_SRC_SURF_BH\t\t(0x90000000)\n#define\tPSB_2D_DST_SURF_BH\t\t(0xA0000000)\n#define\tPSB_2D_PAT_SURF_BH\t\t(0xB0000000)\n#define\tPSB_2D_SRC_PAL_BH\t\t(0xC0000000)\n#define\tPSB_2D_PAT_PAL_BH\t\t(0xD0000000)\n#define\tPSB_2D_MASK_SURF_BH\t\t(0xE0000000)\n#define\tPSB_2D_FLUSH_BH\t\t\t(0xF0000000)\n\n \n#define PSB_2D_CLIPCOUNT_MAX\t\t(1)\n#define PSB_2D_CLIPCOUNT_MASK\t\t(0x00000000)\n#define PSB_2D_CLIPCOUNT_CLRMASK\t(0xFFFFFFFF)\n#define PSB_2D_CLIPCOUNT_SHIFT\t\t(0)\n \n#define PSB_2D_CLIP_XMAX_MASK\t\t(0x00FFF000)\n#define PSB_2D_CLIP_XMAX_CLRMASK\t(0xFF000FFF)\n#define PSB_2D_CLIP_XMAX_SHIFT\t\t(12)\n#define PSB_2D_CLIP_XMIN_MASK\t\t(0x00000FFF)\n#define PSB_2D_CLIP_XMIN_CLRMASK\t(0x00FFF000)\n#define PSB_2D_CLIP_XMIN_SHIFT\t\t(0)\n \n#define PSB_2D_CLIP_YMAX_MASK\t\t(0x00FFF000)\n#define PSB_2D_CLIP_YMAX_CLRMASK\t(0xFF000FFF)\n#define PSB_2D_CLIP_YMAX_SHIFT\t\t(12)\n#define PSB_2D_CLIP_YMIN_MASK\t\t(0x00000FFF)\n#define PSB_2D_CLIP_YMIN_CLRMASK\t(0x00FFF000)\n#define PSB_2D_CLIP_YMIN_SHIFT\t\t(0)\n\n \n#define PSB_2D_PAT_HEIGHT_MASK\t\t(0x0000001F)\n#define PSB_2D_PAT_HEIGHT_SHIFT\t\t(0)\n#define PSB_2D_PAT_WIDTH_MASK\t\t(0x000003E0)\n#define PSB_2D_PAT_WIDTH_SHIFT\t\t(5)\n#define PSB_2D_PAT_YSTART_MASK\t\t(0x00007C00)\n#define PSB_2D_PAT_YSTART_SHIFT\t\t(10)\n#define PSB_2D_PAT_XSTART_MASK\t\t(0x000F8000)\n#define PSB_2D_PAT_XSTART_SHIFT\t\t(15)\n\n \n \n#define PSB_2D_SRCCK_CTRL\t\t(0x00000001)\n#define PSB_2D_DSTCK_CTRL\t\t(0x00000002)\n#define PSB_2D_ALPHA_CTRL\t\t(0x00000004)\n \n#define PSB_2D_CK_COL_MASK\t\t(0xFFFFFFFF)\n#define PSB_2D_CK_COL_CLRMASK\t\t(0x00000000)\n#define PSB_2D_CK_COL_SHIFT\t\t(0)\n \n#define PSB_2D_CK_MASK_MASK\t\t(0xFFFFFFFF)\n#define PSB_2D_CK_MASK_CLRMASK\t\t(0x00000000)\n#define PSB_2D_CK_MASK_SHIFT\t\t(0)\n \n#define PSB_2D_GBLALPHA_MASK\t\t(0x000FF000)\n#define PSB_2D_GBLALPHA_CLRMASK\t\t(0xFFF00FFF)\n#define PSB_2D_GBLALPHA_SHIFT\t\t(12)\n#define PSB_2D_SRCALPHA_OP_MASK\t\t(0x00700000)\n#define PSB_2D_SRCALPHA_OP_CLRMASK\t(0xFF8FFFFF)\n#define PSB_2D_SRCALPHA_OP_SHIFT\t(20)\n#define PSB_2D_SRCALPHA_OP_ONE\t\t(0x00000000)\n#define PSB_2D_SRCALPHA_OP_SRC\t\t(0x00100000)\n#define PSB_2D_SRCALPHA_OP_DST\t\t(0x00200000)\n#define PSB_2D_SRCALPHA_OP_SG\t\t(0x00300000)\n#define PSB_2D_SRCALPHA_OP_DG\t\t(0x00400000)\n#define PSB_2D_SRCALPHA_OP_GBL\t\t(0x00500000)\n#define PSB_2D_SRCALPHA_OP_ZERO\t\t(0x00600000)\n#define PSB_2D_SRCALPHA_INVERT\t\t(0x00800000)\n#define PSB_2D_SRCALPHA_INVERT_CLR\t(0xFF7FFFFF)\n#define PSB_2D_DSTALPHA_OP_MASK\t\t(0x07000000)\n#define PSB_2D_DSTALPHA_OP_CLRMASK\t(0xF8FFFFFF)\n#define PSB_2D_DSTALPHA_OP_SHIFT\t(24)\n#define PSB_2D_DSTALPHA_OP_ONE\t\t(0x00000000)\n#define PSB_2D_DSTALPHA_OP_SRC\t\t(0x01000000)\n#define PSB_2D_DSTALPHA_OP_DST\t\t(0x02000000)\n#define PSB_2D_DSTALPHA_OP_SG\t\t(0x03000000)\n#define PSB_2D_DSTALPHA_OP_DG\t\t(0x04000000)\n#define PSB_2D_DSTALPHA_OP_GBL\t\t(0x05000000)\n#define PSB_2D_DSTALPHA_OP_ZERO\t\t(0x06000000)\n#define PSB_2D_DSTALPHA_INVERT\t\t(0x08000000)\n#define PSB_2D_DSTALPHA_INVERT_CLR\t(0xF7FFFFFF)\n\n#define PSB_2D_PRE_MULTIPLICATION_ENABLE\t(0x10000000)\n#define PSB_2D_PRE_MULTIPLICATION_CLRMASK\t(0xEFFFFFFF)\n#define PSB_2D_ZERO_SOURCE_ALPHA_ENABLE\t\t(0x20000000)\n#define PSB_2D_ZERO_SOURCE_ALPHA_CLRMASK\t(0xDFFFFFFF)\n\n \n#define PSB_2D_SRCOFF_XSTART_MASK\t((0x00000FFF) << 12)\n#define PSB_2D_SRCOFF_XSTART_SHIFT\t(12)\n#define PSB_2D_SRCOFF_YSTART_MASK\t(0x00000FFF)\n#define PSB_2D_SRCOFF_YSTART_SHIFT\t(0)\n\n \n#define PSB_2D_MASKOFF_XSTART_MASK\t((0x00000FFF) << 12)\n#define PSB_2D_MASKOFF_XSTART_SHIFT\t(12)\n#define PSB_2D_MASKOFF_YSTART_MASK\t(0x00000FFF)\n#define PSB_2D_MASKOFF_YSTART_SHIFT\t(0)\n\n \n\n \n\n#define PSB_2D_ROT_MASK\t\t\t(3 << 25)\n#define PSB_2D_ROT_CLRMASK\t\t(~PSB_2D_ROT_MASK)\n#define PSB_2D_ROT_NONE\t\t\t(0 << 25)\n#define PSB_2D_ROT_90DEGS\t\t(1 << 25)\n#define PSB_2D_ROT_180DEGS\t\t(2 << 25)\n#define PSB_2D_ROT_270DEGS\t\t(3 << 25)\n\n#define PSB_2D_COPYORDER_MASK\t\t(3 << 23)\n#define PSB_2D_COPYORDER_CLRMASK\t(~PSB_2D_COPYORDER_MASK)\n#define PSB_2D_COPYORDER_TL2BR\t\t(0 << 23)\n#define PSB_2D_COPYORDER_BR2TL\t\t(1 << 23)\n#define PSB_2D_COPYORDER_TR2BL\t\t(2 << 23)\n#define PSB_2D_COPYORDER_BL2TR\t\t(3 << 23)\n\n#define PSB_2D_DSTCK_CLRMASK\t\t(0xFF9FFFFF)\n#define PSB_2D_DSTCK_DISABLE\t\t(0x00000000)\n#define PSB_2D_DSTCK_PASS\t\t(0x00200000)\n#define PSB_2D_DSTCK_REJECT\t\t(0x00400000)\n\n#define PSB_2D_SRCCK_CLRMASK\t\t(0xFFE7FFFF)\n#define PSB_2D_SRCCK_DISABLE\t\t(0x00000000)\n#define PSB_2D_SRCCK_PASS\t\t(0x00080000)\n#define PSB_2D_SRCCK_REJECT\t\t(0x00100000)\n\n#define PSB_2D_CLIP_ENABLE\t\t(0x00040000)\n\n#define PSB_2D_ALPHA_ENABLE\t\t(0x00020000)\n\n#define PSB_2D_PAT_CLRMASK\t\t(0xFFFEFFFF)\n#define PSB_2D_PAT_MASK\t\t\t(0x00010000)\n#define PSB_2D_USE_PAT\t\t\t(0x00010000)\n#define PSB_2D_USE_FILL\t\t\t(0x00000000)\n \n\n#define PSB_2D_ROP3B_MASK\t\t(0x0000FF00)\n#define PSB_2D_ROP3B_CLRMASK\t\t(0xFFFF00FF)\n#define PSB_2D_ROP3B_SHIFT\t\t(8)\n \n#define PSB_2D_ROP3A_MASK\t\t(0x000000FF)\n#define PSB_2D_ROP3A_CLRMASK\t\t(0xFFFFFF00)\n#define PSB_2D_ROP3A_SHIFT\t\t(0)\n\n#define PSB_2D_ROP4_MASK\t\t(0x0000FFFF)\n \n#define PSB_2D_FILLCOLOUR_MASK\t\t(0xFFFFFFFF)\n#define PSB_2D_FILLCOLOUR_SHIFT\t\t(0)\n \n#define PSB_2D_DST_XSTART_MASK\t\t(0x00FFF000)\n#define PSB_2D_DST_XSTART_CLRMASK\t(0xFF000FFF)\n#define PSB_2D_DST_XSTART_SHIFT\t\t(12)\n#define PSB_2D_DST_YSTART_MASK\t\t(0x00000FFF)\n#define PSB_2D_DST_YSTART_CLRMASK\t(0xFFFFF000)\n#define PSB_2D_DST_YSTART_SHIFT\t\t(0)\n \n#define PSB_2D_DST_XSIZE_MASK\t\t(0x00FFF000)\n#define PSB_2D_DST_XSIZE_CLRMASK\t(0xFF000FFF)\n#define PSB_2D_DST_XSIZE_SHIFT\t\t(12)\n#define PSB_2D_DST_YSIZE_MASK\t\t(0x00000FFF)\n#define PSB_2D_DST_YSIZE_CLRMASK\t(0xFFFFF000)\n#define PSB_2D_DST_YSIZE_SHIFT\t\t(0)\n\n \n \n\n#define PSB_2D_SRC_FORMAT_MASK\t\t(0x00078000)\n#define PSB_2D_SRC_1_PAL\t\t(0x00000000)\n#define PSB_2D_SRC_2_PAL\t\t(0x00008000)\n#define PSB_2D_SRC_4_PAL\t\t(0x00010000)\n#define PSB_2D_SRC_8_PAL\t\t(0x00018000)\n#define PSB_2D_SRC_8_ALPHA\t\t(0x00020000)\n#define PSB_2D_SRC_4_ALPHA\t\t(0x00028000)\n#define PSB_2D_SRC_332RGB\t\t(0x00030000)\n#define PSB_2D_SRC_4444ARGB\t\t(0x00038000)\n#define PSB_2D_SRC_555RGB\t\t(0x00040000)\n#define PSB_2D_SRC_1555ARGB\t\t(0x00048000)\n#define PSB_2D_SRC_565RGB\t\t(0x00050000)\n#define PSB_2D_SRC_0888ARGB\t\t(0x00058000)\n#define PSB_2D_SRC_8888ARGB\t\t(0x00060000)\n#define PSB_2D_SRC_8888UYVY\t\t(0x00068000)\n#define PSB_2D_SRC_RESERVED\t\t(0x00070000)\n#define PSB_2D_SRC_1555ARGB_LOOKUP\t(0x00078000)\n\n\n#define PSB_2D_SRC_STRIDE_MASK\t\t(0x00007FFF)\n#define PSB_2D_SRC_STRIDE_CLRMASK\t(0xFFFF8000)\n#define PSB_2D_SRC_STRIDE_SHIFT\t\t(0)\n \n#define PSB_2D_SRC_ADDR_MASK\t\t(0x0FFFFFFC)\n#define PSB_2D_SRC_ADDR_CLRMASK\t\t(0x00000003)\n#define PSB_2D_SRC_ADDR_SHIFT\t\t(2)\n#define PSB_2D_SRC_ADDR_ALIGNSHIFT\t(2)\n\n \n \n\n#define PSB_2D_PAT_FORMAT_MASK\t\t(0x00078000)\n#define PSB_2D_PAT_1_PAL\t\t(0x00000000)\n#define PSB_2D_PAT_2_PAL\t\t(0x00008000)\n#define PSB_2D_PAT_4_PAL\t\t(0x00010000)\n#define PSB_2D_PAT_8_PAL\t\t(0x00018000)\n#define PSB_2D_PAT_8_ALPHA\t\t(0x00020000)\n#define PSB_2D_PAT_4_ALPHA\t\t(0x00028000)\n#define PSB_2D_PAT_332RGB\t\t(0x00030000)\n#define PSB_2D_PAT_4444ARGB\t\t(0x00038000)\n#define PSB_2D_PAT_555RGB\t\t(0x00040000)\n#define PSB_2D_PAT_1555ARGB\t\t(0x00048000)\n#define PSB_2D_PAT_565RGB\t\t(0x00050000)\n#define PSB_2D_PAT_0888ARGB\t\t(0x00058000)\n#define PSB_2D_PAT_8888ARGB\t\t(0x00060000)\n\n#define PSB_2D_PAT_STRIDE_MASK\t\t(0x00007FFF)\n#define PSB_2D_PAT_STRIDE_CLRMASK\t(0xFFFF8000)\n#define PSB_2D_PAT_STRIDE_SHIFT\t\t(0)\n \n#define PSB_2D_PAT_ADDR_MASK\t\t(0x0FFFFFFC)\n#define PSB_2D_PAT_ADDR_CLRMASK\t\t(0x00000003)\n#define PSB_2D_PAT_ADDR_SHIFT\t\t(2)\n#define PSB_2D_PAT_ADDR_ALIGNSHIFT\t(2)\n\n \n \n\n#define PSB_2D_DST_FORMAT_MASK\t\t(0x00078000)\n#define PSB_2D_DST_332RGB\t\t(0x00030000)\n#define PSB_2D_DST_4444ARGB\t\t(0x00038000)\n#define PSB_2D_DST_555RGB\t\t(0x00040000)\n#define PSB_2D_DST_1555ARGB\t\t(0x00048000)\n#define PSB_2D_DST_565RGB\t\t(0x00050000)\n#define PSB_2D_DST_0888ARGB\t\t(0x00058000)\n#define PSB_2D_DST_8888ARGB\t\t(0x00060000)\n#define PSB_2D_DST_8888AYUV\t\t(0x00070000)\n\n#define PSB_2D_DST_STRIDE_MASK\t\t(0x00007FFF)\n#define PSB_2D_DST_STRIDE_CLRMASK\t(0xFFFF8000)\n#define PSB_2D_DST_STRIDE_SHIFT\t\t(0)\n \n#define PSB_2D_DST_ADDR_MASK\t\t(0x0FFFFFFC)\n#define PSB_2D_DST_ADDR_CLRMASK\t\t(0x00000003)\n#define PSB_2D_DST_ADDR_SHIFT\t\t(2)\n#define PSB_2D_DST_ADDR_ALIGNSHIFT\t(2)\n\n \n \n#define PSB_2D_MASK_STRIDE_MASK\t\t(0x00007FFF)\n#define PSB_2D_MASK_STRIDE_CLRMASK\t(0xFFFF8000)\n#define PSB_2D_MASK_STRIDE_SHIFT\t(0)\n \n#define PSB_2D_MASK_ADDR_MASK\t\t(0x0FFFFFFC)\n#define PSB_2D_MASK_ADDR_CLRMASK\t(0x00000003)\n#define PSB_2D_MASK_ADDR_SHIFT\t\t(2)\n#define PSB_2D_MASK_ADDR_ALIGNSHIFT\t(2)\n\n \n\n#define PSB_2D_SRCPAL_ADDR_SHIFT\t(0)\n#define PSB_2D_SRCPAL_ADDR_CLRMASK\t(0xF0000007)\n#define PSB_2D_SRCPAL_ADDR_MASK\t\t(0x0FFFFFF8)\n#define PSB_2D_SRCPAL_BYTEALIGN\t\t(1024)\n\n \n\n#define PSB_2D_PATPAL_ADDR_SHIFT\t(0)\n#define PSB_2D_PATPAL_ADDR_CLRMASK\t(0xF0000007)\n#define PSB_2D_PATPAL_ADDR_MASK\t\t(0x0FFFFFF8)\n#define PSB_2D_PATPAL_BYTEALIGN\t\t(1024)\n\n \n\n#define PSB_2D_ROP3_SRCCOPY\t\t(0xCCCC)\n#define PSB_2D_ROP3_PATCOPY\t\t(0xF0F0)\n#define PSB_2D_ROP3_WHITENESS\t\t(0xFFFF)\n#define PSB_2D_ROP3_BLACKNESS\t\t(0x0000)\n#define PSB_2D_ROP3_SRC\t\t\t(0xCC)\n#define PSB_2D_ROP3_PAT\t\t\t(0xF0)\n#define PSB_2D_ROP3_DST\t\t\t(0xAA)\n\n \n\n#define PSB_SCENE_HW_COOKIE_SIZE\t16\n#define PSB_TA_MEM_HW_COOKIE_SIZE\t16\n\n \n\n#define PSB_NUM_HW_SCENES\t\t2\n\n \n\n#define PSB_RASTER_BLOCK\t\t0\n#define PSB_RASTER\t\t\t1\n#define PSB_RETURN\t\t\t2\n#define PSB_TA\t\t\t\t3\n\n \n#define PSB_PUNIT_PORT\t\t\t0x04\n#define PSB_OSPMBA\t\t\t0x78\n#define PSB_APMBA\t\t\t0x7a\n#define PSB_APM_CMD\t\t\t0x0\n#define PSB_APM_STS\t\t\t0x04\n#define PSB_PWRGT_VID_ENC_MASK\t\t0x30\n#define PSB_PWRGT_VID_DEC_MASK\t\t0xc\n#define PSB_PWRGT_GL3_MASK\t\t0xc0\n\n#define PSB_PM_SSC\t\t\t0x20\n#define PSB_PM_SSS\t\t\t0x30\n#define PSB_PWRGT_DISPLAY_MASK\t\t0xc  \n \n#define PSB_PWRGT_GFX_MASK\t\t0x3\n#define PSB_PWRGT_GFX_MASK_B0\t\t0xc3\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}