
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.099470                       # Number of seconds simulated
sim_ticks                                1099469532500                       # Number of ticks simulated
final_tick                               1099469532500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 440332                       # Simulator instruction rate (inst/s)
host_op_rate                                   643282                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              968263381                       # Simulator tick rate (ticks/s)
host_mem_usage                                 659400                       # Number of bytes of host memory used
host_seconds                                  1135.51                       # Real time elapsed on the host
sim_insts                                   500000001                       # Number of instructions simulated
sim_ops                                     730450447                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1099469532500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           58272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        31680736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           31739008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        58272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         58272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     18033728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        18033728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1821                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           990023                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              991844                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        563554                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             563554                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              53000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           28814565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              28867565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         53000                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            53000                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        16402208                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             16402208                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        16402208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             53000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          28814565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             45269773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      991844                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     563554                       # Number of write requests accepted
system.mem_ctrls.readBursts                    991844                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   563554                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               63445824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   32192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                31448768                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                31739008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             18033728                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    503                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 72137                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             64849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             62882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             61627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             60554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             59662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             60211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             62459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             61537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             58891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             58193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            61619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            63092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            63657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            63514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            64006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            64588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             31067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             30404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             29718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             29103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             28995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             30168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             30280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             29819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             29608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            30708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            31099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            31507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            32023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            32368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            32280                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1099466287500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                991844                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               563554                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  974871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  16682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  28560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  28552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  28552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  28552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  28552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  28552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  28552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  28552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  28556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  28552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  28552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  28552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  28556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  28556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  28552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  28551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       738640                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    128.471959                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    92.148854                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   164.919387                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       519193     70.29%     70.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       138991     18.82%     89.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        29965      4.06%     93.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        12577      1.70%     94.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        16855      2.28%     97.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5240      0.71%     97.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1841      0.25%     98.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1157      0.16%     98.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12821      1.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       738640                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        28551                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.702182                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.554875                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    291.801223                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        28540     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         28551                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        28551                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.210851                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.183795                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.956949                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10679     37.40%     37.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1191      4.17%     41.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16663     58.36%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               18      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         28551                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  26399139500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             44986783250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 4956705000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     26629.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45379.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        57.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        28.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     28.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     16.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.06                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   531240                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  212847                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 53.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.31                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     706871.35                       # Average gap between requests
system.mem_ctrls.pageHitRate                    50.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               2614068240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1389406425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              3525596340                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1263109500                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         42898184160.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          24766319880                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1623773760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    145450584480                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     43696977600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     149932908765                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           417171466470                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            379.429764                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1040899541000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   2320045250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   18190600000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 608140583250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 113793732750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   38056675250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 318967896000                       # Time in different power states
system.mem_ctrls_1.actEnergy               2659828500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1413732375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              3552578400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1301930640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         42729158160.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          24955067970                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1627413120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    144272910900                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     43628467200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     150508179030                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           416658910485                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            378.963579                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1040443879250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   2320643000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   18119130000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 610480256250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 113615231250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   38547665250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 316386606750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1099469532500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1099469532500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1099469532500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1099469532500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                   86                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1099469532500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2198939065                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000001                       # Number of instructions committed
system.cpu.committedOps                     730450447                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             729688906                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    663                       # Number of float alu accesses
system.cpu.num_func_calls                     1453961                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     31770496                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    729688906                       # number of integer instructions
system.cpu.num_fp_insts                           663                       # number of float instructions
system.cpu.num_int_register_reads          1698743411                       # number of times the integer registers were read
system.cpu.num_int_register_writes          621892950                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1009                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 429                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            180840559                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           276245121                       # number of times the CC registers were written
system.cpu.num_mem_refs                     295985461                       # number of memory refs
system.cpu.num_load_insts                   225946751                       # Number of load instructions
system.cpu.num_store_insts                   70038710                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2198939065                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          37843296                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 94740      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                 434349067     59.46%     59.48% # Class of executed instruction
system.cpu.op_class::IntMult                    20662      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::IntDiv                       119      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                     398      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::MemRead                225946751     30.93%     90.41% # Class of executed instruction
system.cpu.op_class::MemWrite                70038710      9.59%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  730450447                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1099469532500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2695182                       # number of replacements
system.cpu.dcache.tags.tagsinuse          4083.096185                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           293286196                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2699278                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            108.653572                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        3996859500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  4083.096185                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.996850                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996850                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         2722                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1338                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         298684752                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        298684752                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1099469532500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    223993738                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       223993738                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     69292458                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       69292458                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     293286196                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        293286196                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    293286196                       # number of overall hits
system.cpu.dcache.overall_hits::total       293286196                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1936640                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1936640                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       746254                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       746254                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16384                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      2682894                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2682894                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2699278                       # number of overall misses
system.cpu.dcache.overall_misses::total       2699278                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  69431366500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  69431366500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  49173056000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  49173056000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 118604422500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 118604422500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 118604422500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 118604422500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    225930378                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    225930378                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     70038712                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70038712                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    295969090                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    295969090                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    295985474                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    295985474                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008572                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008572                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.010655                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010655                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.009065                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009065                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.009120                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009120                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 35851.457421                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35851.457421                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 65893.189182                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65893.189182                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 44207.643873                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44207.643873                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 43939.313587                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43939.313587                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3198                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                17                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   188.117647                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1309752                       # number of writebacks
system.cpu.dcache.writebacks::total           1309752                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1936640                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1936640                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       746254                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       746254                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2682894                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2682894                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2699278                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2699278                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  67494726500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  67494726500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  48426802000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  48426802000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   1378924000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1378924000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 115921528500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 115921528500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 117300452500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 117300452500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008572                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008572                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.010655                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010655                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.009065                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009065                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.009120                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009120                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 34851.457421                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34851.457421                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 64893.189182                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64893.189182                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 84162.841797                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 84162.841797                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 43207.643873                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43207.643873                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 43456.232556                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43456.232556                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1099469532500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1099469532500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1099469532500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               478                       # number of replacements
system.cpu.icache.tags.tagsinuse           999.342587                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687396010                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1852                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          371164.152268                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   999.342587                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.487960                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.487960                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1374                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1310                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.670898                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         687399714                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        687399714                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1099469532500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    687396010                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687396010                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687396010                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687396010                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687396010                       # number of overall hits
system.cpu.icache.overall_hits::total       687396010                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1852                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1852                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1852                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1852                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1852                       # number of overall misses
system.cpu.icache.overall_misses::total          1852                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    165012000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    165012000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    165012000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    165012000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    165012000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    165012000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687397862                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687397862                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687397862                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687397862                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687397862                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687397862                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 89099.352052                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 89099.352052                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 89099.352052                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 89099.352052                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 89099.352052                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 89099.352052                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          478                       # number of writebacks
system.cpu.icache.writebacks::total               478                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1852                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1852                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1852                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1852                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1852                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1852                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    163160000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    163160000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    163160000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    163160000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    163160000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    163160000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 88099.352052                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 88099.352052                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 88099.352052                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 88099.352052                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 88099.352052                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 88099.352052                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1099469532500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1099469532500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1099469532500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    978843                       # number of replacements
system.l2.tags.tagsinuse                 32638.100613                       # Cycle average of tags in use
system.l2.tags.total_refs                     4372723                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1011611                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.322534                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                5515198000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      429.225065                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         35.625441                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      32173.250106                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.013099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.001087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.981850                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996036                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          491                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32217                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11805189                       # Number of tag accesses
system.l2.tags.data_accesses                 11805189                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1099469532500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1309752                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1309752                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          478                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              478                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             270839                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                270839                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              31                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 31                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1438416                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1438416                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    31                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1709255                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1709286                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   31                       # number of overall hits
system.l2.overall_hits::cpu.data              1709255                       # number of overall hits
system.l2.overall_hits::total                 1709286                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           475415                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              475415                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1821                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1821                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       514608                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          514608                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1821                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              990023                       # number of demand (read+write) misses
system.l2.demand_misses::total                 991844                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1821                       # number of overall misses
system.l2.overall_misses::cpu.data             990023                       # number of overall misses
system.l2.overall_misses::total                991844                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  44463611500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   44463611500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    160055500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    160055500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  50840746500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  50840746500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     160055500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   95304358000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      95464413500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    160055500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  95304358000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     95464413500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1309752                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1309752                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          478                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          478                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         746254                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            746254                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1852                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1852                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1953024                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1953024                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1852                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2699278                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2701130                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1852                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2699278                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2701130                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.637069                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.637069                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.983261                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.983261                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.263493                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.263493                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.983261                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.366773                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.367196                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.983261                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.366773                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.367196                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 93525.891064                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93525.891064                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 87894.288852                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87894.288852                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 98795.095490                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98795.095490                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 87894.288852                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 96264.791828                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96249.423801                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 87894.288852                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 96264.791828                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96249.423801                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               563554                       # number of writebacks
system.l2.writebacks::total                    563554                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        12455                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         12455                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       475415                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         475415                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1821                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1821                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       514608                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       514608                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1821                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         990023                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            991844                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1821                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        990023                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           991844                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  39709461500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  39709461500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    141845500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    141845500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  45694666500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  45694666500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    141845500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  85404128000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  85545973500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    141845500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  85404128000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  85545973500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.637069                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.637069                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.983261                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.983261                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.263493                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.263493                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.983261                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.366773                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.367196                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.983261                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.366773                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.367196                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 83525.891064                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83525.891064                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 77894.288852                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77894.288852                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 88795.095490                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88795.095490                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 77894.288852                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 86264.791828                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86249.423801                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 77894.288852                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 86264.791828                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86249.423801                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       1949623                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       957779                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1099469532500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             516429                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       563554                       # Transaction distribution
system.membus.trans_dist::CleanEvict           394225                       # Transaction distribution
system.membus.trans_dist::ReadExReq            475415                       # Transaction distribution
system.membus.trans_dist::ReadExResp           475415                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        516429                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2941467                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2941467                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2941467                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     49772736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     49772736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                49772736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            991844                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  991844    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              991844                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3076740500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3370050750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      5396790                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2695660                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          33519                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        33519                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1099469532500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1954876                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1873306                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          478                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1800719                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           746254                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          746254                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1852                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1953024                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         4182                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8093738                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8097920                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        74560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    128288960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              128363520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          978843                       # Total snoops (count)
system.tol2bus.snoopTraffic                  18033728                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3679973                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009109                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.095004                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3646453     99.09%     99.09% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  33520      0.91%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3679973                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3353510000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1852000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2699278000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
