<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="BAI_446_DK_8LED_2CT_AU_1DSDC_PST_TSP.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="dk_8led_2ct_au_1dsdc_pst_tsp.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="dk_8led_2ct_au_1dsdc_pst_tsp.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="dk_8led_2ct_au_1dsdc_pst_tsp.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1591940822" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1591940822">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1591940822" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8026598481192785235" xil_pn:start_ts="1591940822">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591940822" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6378263425514852899" xil_pn:start_ts="1591940822">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591940822" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1591940822">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591940822" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1711990945197422635" xil_pn:start_ts="1591940822">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591940822" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1591940822">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591940822" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8016224956197779565" xil_pn:start_ts="1591940822">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591940838" xil_pn:in_ck="5058168907664585879" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="2953138260429760828" xil_pn:start_ts="1591940822">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP.lso"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP.ngc"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP.ngr"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP.prj"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP.stx"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP.syr"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP.xst"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP_vhdl.prj"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1591940838" xil_pn:in_ck="-1356313894961496616" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-887852144954416534" xil_pn:start_ts="1591940838">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591940850" xil_pn:in_ck="5665787543543065072" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-7864191715351724018" xil_pn:start_ts="1591940838">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP.bld"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP.ngd"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1591940867" xil_pn:in_ck="5665787543543065073" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1591940850">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP.pcf"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP_map.map"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP_map.mrp"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP_map.ncd"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP_map.ngm"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP_map.xrpt"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP_summary.xml"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1591940890" xil_pn:in_ck="5240811739020396938" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1591940867">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP.ncd"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP.pad"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP.par"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP.ptwx"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP.unroutes"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP.xpi"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP_pad.csv"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP_pad.txt"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1591940905" xil_pn:in_ck="4405212124885912469" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1591940890">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="dk_8led_2ct_au_1dsdc_pst_tsp.bgn"/>
      <outfile xil_pn:name="dk_8led_2ct_au_1dsdc_pst_tsp.bit"/>
      <outfile xil_pn:name="dk_8led_2ct_au_1dsdc_pst_tsp.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1591940978" xil_pn:in_ck="-3280419753674487873" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1591940976">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591940890" xil_pn:in_ck="5665787543543064941" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1591940882">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP.twr"/>
      <outfile xil_pn:name="DK_8LED_2CT_AU_1DSDC_PST_TSP.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
