Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov 26 15:30:33 2019
| Host         : is2751zv181 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file implement_clocks_timing_summary_routed.rpt -pb implement_clocks_timing_summary_routed.pb -rpx implement_clocks_timing_summary_routed.rpx -warn_on_violation
| Design       : implement_clocks
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.499        0.000                      0                  256        0.103        0.000                      0                  256        4.500        0.000                       0                   131  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.499        0.000                      0                  256        0.103        0.000                      0                  256        4.500        0.000                       0                   131  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.499ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.499ns  (required time - arrival time)
  Source:                 nolabel_line14/ctr_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line14/ctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 1.064ns (21.223%)  route 3.949ns (78.777%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.708     5.310    nolabel_line14/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  nolabel_line14/ctr_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  nolabel_line14/ctr_reg[36]/Q
                         net (fo=2, routed)           1.258     7.025    nolabel_line14/sel0[36]
    SLICE_X1Y108         LUT4 (Prop_lut4_I0_O)        0.124     7.149 f  nolabel_line14/ctr[63]_i_16__0/O
                         net (fo=2, routed)           0.806     7.955    nolabel_line14/ctr[63]_i_16__0_n_0
    SLICE_X1Y107         LUT5 (Prop_lut5_I4_O)        0.152     8.107 f  nolabel_line14/ctr[63]_i_5__0/O
                         net (fo=1, routed)           0.849     8.955    nolabel_line14/ctr[63]_i_5__0_n_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I2_O)        0.332     9.287 r  nolabel_line14/ctr[63]_i_1__0/O
                         net (fo=63, routed)          1.036    10.324    nolabel_line14/ctr[63]_i_1__0_n_0
    SLICE_X0Y100         FDRE                                         r  nolabel_line14/ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.590    15.012    nolabel_line14/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  nolabel_line14/ctr_reg[1]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y100         FDRE (Setup_fdre_C_R)       -0.429    14.823    nolabel_line14/ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -10.324    
  -------------------------------------------------------------------
                         slack                                  4.499    

Slack (MET) :             4.499ns  (required time - arrival time)
  Source:                 nolabel_line14/ctr_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line14/ctr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 1.064ns (21.223%)  route 3.949ns (78.777%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.708     5.310    nolabel_line14/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  nolabel_line14/ctr_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  nolabel_line14/ctr_reg[36]/Q
                         net (fo=2, routed)           1.258     7.025    nolabel_line14/sel0[36]
    SLICE_X1Y108         LUT4 (Prop_lut4_I0_O)        0.124     7.149 f  nolabel_line14/ctr[63]_i_16__0/O
                         net (fo=2, routed)           0.806     7.955    nolabel_line14/ctr[63]_i_16__0_n_0
    SLICE_X1Y107         LUT5 (Prop_lut5_I4_O)        0.152     8.107 f  nolabel_line14/ctr[63]_i_5__0/O
                         net (fo=1, routed)           0.849     8.955    nolabel_line14/ctr[63]_i_5__0_n_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I2_O)        0.332     9.287 r  nolabel_line14/ctr[63]_i_1__0/O
                         net (fo=63, routed)          1.036    10.324    nolabel_line14/ctr[63]_i_1__0_n_0
    SLICE_X0Y100         FDRE                                         r  nolabel_line14/ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.590    15.012    nolabel_line14/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  nolabel_line14/ctr_reg[2]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y100         FDRE (Setup_fdre_C_R)       -0.429    14.823    nolabel_line14/ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -10.324    
  -------------------------------------------------------------------
                         slack                                  4.499    

Slack (MET) :             4.499ns  (required time - arrival time)
  Source:                 nolabel_line14/ctr_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line14/ctr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 1.064ns (21.223%)  route 3.949ns (78.777%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.708     5.310    nolabel_line14/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  nolabel_line14/ctr_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  nolabel_line14/ctr_reg[36]/Q
                         net (fo=2, routed)           1.258     7.025    nolabel_line14/sel0[36]
    SLICE_X1Y108         LUT4 (Prop_lut4_I0_O)        0.124     7.149 f  nolabel_line14/ctr[63]_i_16__0/O
                         net (fo=2, routed)           0.806     7.955    nolabel_line14/ctr[63]_i_16__0_n_0
    SLICE_X1Y107         LUT5 (Prop_lut5_I4_O)        0.152     8.107 f  nolabel_line14/ctr[63]_i_5__0/O
                         net (fo=1, routed)           0.849     8.955    nolabel_line14/ctr[63]_i_5__0_n_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I2_O)        0.332     9.287 r  nolabel_line14/ctr[63]_i_1__0/O
                         net (fo=63, routed)          1.036    10.324    nolabel_line14/ctr[63]_i_1__0_n_0
    SLICE_X0Y100         FDRE                                         r  nolabel_line14/ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.590    15.012    nolabel_line14/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  nolabel_line14/ctr_reg[3]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y100         FDRE (Setup_fdre_C_R)       -0.429    14.823    nolabel_line14/ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -10.324    
  -------------------------------------------------------------------
                         slack                                  4.499    

Slack (MET) :             4.499ns  (required time - arrival time)
  Source:                 nolabel_line14/ctr_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line14/ctr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 1.064ns (21.223%)  route 3.949ns (78.777%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.708     5.310    nolabel_line14/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  nolabel_line14/ctr_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  nolabel_line14/ctr_reg[36]/Q
                         net (fo=2, routed)           1.258     7.025    nolabel_line14/sel0[36]
    SLICE_X1Y108         LUT4 (Prop_lut4_I0_O)        0.124     7.149 f  nolabel_line14/ctr[63]_i_16__0/O
                         net (fo=2, routed)           0.806     7.955    nolabel_line14/ctr[63]_i_16__0_n_0
    SLICE_X1Y107         LUT5 (Prop_lut5_I4_O)        0.152     8.107 f  nolabel_line14/ctr[63]_i_5__0/O
                         net (fo=1, routed)           0.849     8.955    nolabel_line14/ctr[63]_i_5__0_n_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I2_O)        0.332     9.287 r  nolabel_line14/ctr[63]_i_1__0/O
                         net (fo=63, routed)          1.036    10.324    nolabel_line14/ctr[63]_i_1__0_n_0
    SLICE_X0Y100         FDRE                                         r  nolabel_line14/ctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.590    15.012    nolabel_line14/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  nolabel_line14/ctr_reg[4]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y100         FDRE (Setup_fdre_C_R)       -0.429    14.823    nolabel_line14/ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -10.324    
  -------------------------------------------------------------------
                         slack                                  4.499    

Slack (MET) :             4.561ns  (required time - arrival time)
  Source:                 nolabel_line15/ctr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line15/ctr_reg[53]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 0.828ns (16.718%)  route 4.125ns (83.282%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.723     5.326    nolabel_line15/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  nolabel_line15/ctr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  nolabel_line15/ctr_reg[18]/Q
                         net (fo=2, routed)           0.868     6.649    nolabel_line15/sel0__0[18]
    SLICE_X0Y88          LUT4 (Prop_lut4_I1_O)        0.124     6.773 f  nolabel_line15/ctr[63]_i_14/O
                         net (fo=1, routed)           0.940     7.713    nolabel_line15/ctr[63]_i_14_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I3_O)        0.124     7.837 f  nolabel_line15/ctr[63]_i_5/O
                         net (fo=2, routed)           1.021     8.858    nolabel_line15/ctr[63]_i_5_n_0
    SLICE_X0Y92          LUT6 (Prop_lut6_I2_O)        0.124     8.982 r  nolabel_line15/ctr[63]_i_1/O
                         net (fo=63, routed)          1.296    10.278    nolabel_line15/ctr[63]_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  nolabel_line15/ctr_reg[53]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.606    15.029    nolabel_line15/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  nolabel_line15/ctr_reg[53]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y98          FDRE (Setup_fdre_C_R)       -0.429    14.839    nolabel_line15/ctr_reg[53]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -10.278    
  -------------------------------------------------------------------
                         slack                                  4.561    

Slack (MET) :             4.561ns  (required time - arrival time)
  Source:                 nolabel_line15/ctr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line15/ctr_reg[54]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 0.828ns (16.718%)  route 4.125ns (83.282%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.723     5.326    nolabel_line15/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  nolabel_line15/ctr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  nolabel_line15/ctr_reg[18]/Q
                         net (fo=2, routed)           0.868     6.649    nolabel_line15/sel0__0[18]
    SLICE_X0Y88          LUT4 (Prop_lut4_I1_O)        0.124     6.773 f  nolabel_line15/ctr[63]_i_14/O
                         net (fo=1, routed)           0.940     7.713    nolabel_line15/ctr[63]_i_14_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I3_O)        0.124     7.837 f  nolabel_line15/ctr[63]_i_5/O
                         net (fo=2, routed)           1.021     8.858    nolabel_line15/ctr[63]_i_5_n_0
    SLICE_X0Y92          LUT6 (Prop_lut6_I2_O)        0.124     8.982 r  nolabel_line15/ctr[63]_i_1/O
                         net (fo=63, routed)          1.296    10.278    nolabel_line15/ctr[63]_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  nolabel_line15/ctr_reg[54]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.606    15.029    nolabel_line15/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  nolabel_line15/ctr_reg[54]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y98          FDRE (Setup_fdre_C_R)       -0.429    14.839    nolabel_line15/ctr_reg[54]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -10.278    
  -------------------------------------------------------------------
                         slack                                  4.561    

Slack (MET) :             4.561ns  (required time - arrival time)
  Source:                 nolabel_line15/ctr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line15/ctr_reg[55]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 0.828ns (16.718%)  route 4.125ns (83.282%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.723     5.326    nolabel_line15/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  nolabel_line15/ctr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  nolabel_line15/ctr_reg[18]/Q
                         net (fo=2, routed)           0.868     6.649    nolabel_line15/sel0__0[18]
    SLICE_X0Y88          LUT4 (Prop_lut4_I1_O)        0.124     6.773 f  nolabel_line15/ctr[63]_i_14/O
                         net (fo=1, routed)           0.940     7.713    nolabel_line15/ctr[63]_i_14_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I3_O)        0.124     7.837 f  nolabel_line15/ctr[63]_i_5/O
                         net (fo=2, routed)           1.021     8.858    nolabel_line15/ctr[63]_i_5_n_0
    SLICE_X0Y92          LUT6 (Prop_lut6_I2_O)        0.124     8.982 r  nolabel_line15/ctr[63]_i_1/O
                         net (fo=63, routed)          1.296    10.278    nolabel_line15/ctr[63]_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  nolabel_line15/ctr_reg[55]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.606    15.029    nolabel_line15/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  nolabel_line15/ctr_reg[55]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y98          FDRE (Setup_fdre_C_R)       -0.429    14.839    nolabel_line15/ctr_reg[55]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -10.278    
  -------------------------------------------------------------------
                         slack                                  4.561    

Slack (MET) :             4.561ns  (required time - arrival time)
  Source:                 nolabel_line15/ctr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line15/ctr_reg[56]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 0.828ns (16.718%)  route 4.125ns (83.282%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.723     5.326    nolabel_line15/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  nolabel_line15/ctr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  nolabel_line15/ctr_reg[18]/Q
                         net (fo=2, routed)           0.868     6.649    nolabel_line15/sel0__0[18]
    SLICE_X0Y88          LUT4 (Prop_lut4_I1_O)        0.124     6.773 f  nolabel_line15/ctr[63]_i_14/O
                         net (fo=1, routed)           0.940     7.713    nolabel_line15/ctr[63]_i_14_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I3_O)        0.124     7.837 f  nolabel_line15/ctr[63]_i_5/O
                         net (fo=2, routed)           1.021     8.858    nolabel_line15/ctr[63]_i_5_n_0
    SLICE_X0Y92          LUT6 (Prop_lut6_I2_O)        0.124     8.982 r  nolabel_line15/ctr[63]_i_1/O
                         net (fo=63, routed)          1.296    10.278    nolabel_line15/ctr[63]_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  nolabel_line15/ctr_reg[56]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.606    15.029    nolabel_line15/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  nolabel_line15/ctr_reg[56]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y98          FDRE (Setup_fdre_C_R)       -0.429    14.839    nolabel_line15/ctr_reg[56]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -10.278    
  -------------------------------------------------------------------
                         slack                                  4.561    

Slack (MET) :             4.701ns  (required time - arrival time)
  Source:                 nolabel_line14/ctr_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line14/ctr_reg[45]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.808ns  (logic 1.064ns (22.131%)  route 3.744ns (77.869%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.708     5.310    nolabel_line14/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  nolabel_line14/ctr_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  nolabel_line14/ctr_reg[36]/Q
                         net (fo=2, routed)           1.258     7.025    nolabel_line14/sel0[36]
    SLICE_X1Y108         LUT4 (Prop_lut4_I0_O)        0.124     7.149 f  nolabel_line14/ctr[63]_i_16__0/O
                         net (fo=2, routed)           0.806     7.955    nolabel_line14/ctr[63]_i_16__0_n_0
    SLICE_X1Y107         LUT5 (Prop_lut5_I4_O)        0.152     8.107 f  nolabel_line14/ctr[63]_i_5__0/O
                         net (fo=1, routed)           0.849     8.955    nolabel_line14/ctr[63]_i_5__0_n_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I2_O)        0.332     9.287 r  nolabel_line14/ctr[63]_i_1__0/O
                         net (fo=63, routed)          0.831    10.118    nolabel_line14/ctr[63]_i_1__0_n_0
    SLICE_X0Y111         FDRE                                         r  nolabel_line14/ctr_reg[45]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.586    15.008    nolabel_line14/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y111         FDRE                                         r  nolabel_line14/ctr_reg[45]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X0Y111         FDRE (Setup_fdre_C_R)       -0.429    14.819    nolabel_line14/ctr_reg[45]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -10.118    
  -------------------------------------------------------------------
                         slack                                  4.701    

Slack (MET) :             4.701ns  (required time - arrival time)
  Source:                 nolabel_line14/ctr_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line14/ctr_reg[46]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.808ns  (logic 1.064ns (22.131%)  route 3.744ns (77.869%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.708     5.310    nolabel_line14/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  nolabel_line14/ctr_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  nolabel_line14/ctr_reg[36]/Q
                         net (fo=2, routed)           1.258     7.025    nolabel_line14/sel0[36]
    SLICE_X1Y108         LUT4 (Prop_lut4_I0_O)        0.124     7.149 f  nolabel_line14/ctr[63]_i_16__0/O
                         net (fo=2, routed)           0.806     7.955    nolabel_line14/ctr[63]_i_16__0_n_0
    SLICE_X1Y107         LUT5 (Prop_lut5_I4_O)        0.152     8.107 f  nolabel_line14/ctr[63]_i_5__0/O
                         net (fo=1, routed)           0.849     8.955    nolabel_line14/ctr[63]_i_5__0_n_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I2_O)        0.332     9.287 r  nolabel_line14/ctr[63]_i_1__0/O
                         net (fo=63, routed)          0.831    10.118    nolabel_line14/ctr[63]_i_1__0_n_0
    SLICE_X0Y111         FDRE                                         r  nolabel_line14/ctr_reg[46]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.586    15.008    nolabel_line14/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y111         FDRE                                         r  nolabel_line14/ctr_reg[46]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X0Y111         FDRE (Setup_fdre_C_R)       -0.429    14.819    nolabel_line14/ctr_reg[46]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -10.118    
  -------------------------------------------------------------------
                         slack                                  4.701    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 nolabel_line15/ctr_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line15/ctr_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.605     1.524    nolabel_line15/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  nolabel_line15/ctr_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  nolabel_line15/ctr_reg[60]/Q
                         net (fo=2, routed)           0.119     1.785    nolabel_line15/sel0__0[60]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  nolabel_line15/ctr_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    nolabel_line15/ctr_reg[60]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.999 r  nolabel_line15/ctr_reg[63]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.999    nolabel_line15/ctr_reg[63]_i_2_n_7
    SLICE_X1Y100         FDRE                                         r  nolabel_line15/ctr_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.872     2.037    nolabel_line15/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  nolabel_line15/ctr_reg[61]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    nolabel_line15/ctr_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 nolabel_line15/ctr_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line15/ctr_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.605     1.524    nolabel_line15/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  nolabel_line15/ctr_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  nolabel_line15/ctr_reg[60]/Q
                         net (fo=2, routed)           0.119     1.785    nolabel_line15/sel0__0[60]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  nolabel_line15/ctr_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    nolabel_line15/ctr_reg[60]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.010 r  nolabel_line15/ctr_reg[63]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.010    nolabel_line15/ctr_reg[63]_i_2_n_5
    SLICE_X1Y100         FDRE                                         r  nolabel_line15/ctr_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.872     2.037    nolabel_line15/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  nolabel_line15/ctr_reg[63]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    nolabel_line15/ctr_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 nolabel_line15/ctr_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line15/ctr_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.605     1.524    nolabel_line15/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  nolabel_line15/ctr_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  nolabel_line15/ctr_reg[60]/Q
                         net (fo=2, routed)           0.119     1.785    nolabel_line15/sel0__0[60]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  nolabel_line15/ctr_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    nolabel_line15/ctr_reg[60]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.035 r  nolabel_line15/ctr_reg[63]_i_2/O[1]
                         net (fo=1, routed)           0.000     2.035    nolabel_line15/ctr_reg[63]_i_2_n_6
    SLICE_X1Y100         FDRE                                         r  nolabel_line15/ctr_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.872     2.037    nolabel_line15/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  nolabel_line15/ctr_reg[62]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    nolabel_line15/ctr_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line15/ctr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line15/ctr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.603     1.522    nolabel_line15/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  nolabel_line15/ctr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  nolabel_line15/ctr_reg[28]/Q
                         net (fo=2, routed)           0.117     1.780    nolabel_line15/sel0__0[28]
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  nolabel_line15/ctr_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    nolabel_line15/ctr_reg[28]_i_1_n_4
    SLICE_X1Y91          FDRE                                         r  nolabel_line15/ctr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.876     2.041    nolabel_line15/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  nolabel_line15/ctr_reg[28]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.105     1.627    nolabel_line15/ctr_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line15/ctr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line15/ctr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.602     1.521    nolabel_line15/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  nolabel_line15/ctr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  nolabel_line15/ctr_reg[16]/Q
                         net (fo=2, routed)           0.117     1.780    nolabel_line15/sel0__0[16]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  nolabel_line15/ctr_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    nolabel_line15/ctr_reg[16]_i_1_n_4
    SLICE_X1Y88          FDRE                                         r  nolabel_line15/ctr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.875     2.040    nolabel_line15/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  nolabel_line15/ctr_reg[16]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.105     1.626    nolabel_line15/ctr_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line15/ctr_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line15/ctr_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.604     1.523    nolabel_line15/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  nolabel_line15/ctr_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  nolabel_line15/ctr_reg[48]/Q
                         net (fo=2, routed)           0.117     1.782    nolabel_line15/sel0__0[48]
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  nolabel_line15/ctr_reg[48]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    nolabel_line15/ctr_reg[48]_i_1_n_4
    SLICE_X1Y96          FDRE                                         r  nolabel_line15/ctr_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.877     2.042    nolabel_line15/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  nolabel_line15/ctr_reg[48]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.105     1.628    nolabel_line15/ctr_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line15/ctr_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line15/ctr_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.604     1.523    nolabel_line15/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  nolabel_line15/ctr_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  nolabel_line15/ctr_reg[36]/Q
                         net (fo=2, routed)           0.119     1.784    nolabel_line15/sel0__0[36]
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  nolabel_line15/ctr_reg[36]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    nolabel_line15/ctr_reg[36]_i_1_n_4
    SLICE_X1Y93          FDRE                                         r  nolabel_line15/ctr_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.877     2.042    nolabel_line15/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  nolabel_line15/ctr_reg[36]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.105     1.628    nolabel_line15/ctr_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line15/ctr_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line15/ctr_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.604     1.523    nolabel_line15/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  nolabel_line15/ctr_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  nolabel_line15/ctr_reg[40]/Q
                         net (fo=2, routed)           0.119     1.784    nolabel_line15/sel0__0[40]
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  nolabel_line15/ctr_reg[40]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    nolabel_line15/ctr_reg[40]_i_1_n_4
    SLICE_X1Y94          FDRE                                         r  nolabel_line15/ctr_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.877     2.042    nolabel_line15/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  nolabel_line15/ctr_reg[40]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.105     1.628    nolabel_line15/ctr_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line15/ctr_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line15/ctr_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.604     1.523    nolabel_line15/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  nolabel_line15/ctr_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  nolabel_line15/ctr_reg[44]/Q
                         net (fo=2, routed)           0.119     1.784    nolabel_line15/sel0__0[44]
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  nolabel_line15/ctr_reg[44]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    nolabel_line15/ctr_reg[44]_i_1_n_4
    SLICE_X1Y95          FDRE                                         r  nolabel_line15/ctr_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.877     2.042    nolabel_line15/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  nolabel_line15/ctr_reg[44]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.105     1.628    nolabel_line15/ctr_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line15/ctr_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line15/ctr_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.605     1.524    nolabel_line15/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  nolabel_line15/ctr_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  nolabel_line15/ctr_reg[52]/Q
                         net (fo=2, routed)           0.119     1.785    nolabel_line15/sel0__0[52]
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  nolabel_line15/ctr_reg[52]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    nolabel_line15/ctr_reg[52]_i_1_n_4
    SLICE_X1Y97          FDRE                                         r  nolabel_line15/ctr_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.878     2.043    nolabel_line15/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  nolabel_line15/ctr_reg[52]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.105     1.629    nolabel_line15/ctr_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    nolabel_line14/ctr_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    nolabel_line14/ctr_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    nolabel_line14/ctr_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    nolabel_line14/ctr_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y104    nolabel_line14/ctr_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y104    nolabel_line14/ctr_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y104    nolabel_line14/ctr_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y100    nolabel_line14/ctr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y104    nolabel_line14/ctr_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    nolabel_line14/ctr_reg[53]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    nolabel_line14/ctr_reg[54]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    nolabel_line14/ctr_reg[55]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    nolabel_line14/ctr_reg[56]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y114    nolabel_line14/ctr_reg[57]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y114    nolabel_line14/ctr_reg[58]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y114    nolabel_line14/ctr_reg[59]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y114    nolabel_line14/ctr_reg[60]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    nolabel_line14/ctr_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    nolabel_line14/ctr_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    nolabel_line14/ctr_reg[49]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    nolabel_line14/ctr_reg[50]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    nolabel_line14/ctr_reg[51]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    nolabel_line14/ctr_reg[52]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112    nolabel_line14/ctr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    nolabel_line14/ctr_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    nolabel_line14/ctr_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    nolabel_line14/ctr_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    nolabel_line14/ctr_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104    nolabel_line14/ctr_reg[17]/C



