#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun May 28 21:50:49 2023
# Process ID: 26626
# Current directory: /data/jcampos/zynq-book/zynq_interrupts/zynq_interrupts.runs/impl_1
# Command line: vivado -log zynq_interrupt_system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source zynq_interrupt_system_wrapper.tcl -notrace
# Log file: /data/jcampos/zynq-book/zynq_interrupts/zynq_interrupts.runs/impl_1/zynq_interrupt_system_wrapper.vdi
# Journal file: /data/jcampos/zynq-book/zynq_interrupts/zynq_interrupts.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source zynq_interrupt_system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/local/Xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top zynq_interrupt_system_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/data/jcampos/zynq-book/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_0_1/zynq_interrupt_system_axi_gpio_0_1.dcp' for cell 'zynq_interrupt_system_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/data/jcampos/zynq-book/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_1_1/zynq_interrupt_system_axi_gpio_1_1.dcp' for cell 'zynq_interrupt_system_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/data/jcampos/zynq-book/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_processing_system7_0_0/zynq_interrupt_system_processing_system7_0_0.dcp' for cell 'zynq_interrupt_system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/data/jcampos/zynq-book/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_rst_ps7_0_100M_0/zynq_interrupt_system_rst_ps7_0_100M_0.dcp' for cell 'zynq_interrupt_system_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/data/jcampos/zynq-book/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_xbar_0/zynq_interrupt_system_xbar_0.dcp' for cell 'zynq_interrupt_system_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/data/jcampos/zynq-book/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_auto_pc_0/zynq_interrupt_system_auto_pc_0.dcp' for cell 'zynq_interrupt_system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/data/jcampos/zynq-book/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_processing_system7_0_0/zynq_interrupt_system_processing_system7_0_0.xdc] for cell 'zynq_interrupt_system_i/processing_system7_0/inst'
Finished Parsing XDC File [/data/jcampos/zynq-book/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_processing_system7_0_0/zynq_interrupt_system_processing_system7_0_0.xdc] for cell 'zynq_interrupt_system_i/processing_system7_0/inst'
Parsing XDC File [/data/jcampos/zynq-book/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_0_1/zynq_interrupt_system_axi_gpio_0_1_board.xdc] for cell 'zynq_interrupt_system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/data/jcampos/zynq-book/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_0_1/zynq_interrupt_system_axi_gpio_0_1_board.xdc] for cell 'zynq_interrupt_system_i/axi_gpio_0/U0'
Parsing XDC File [/data/jcampos/zynq-book/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_0_1/zynq_interrupt_system_axi_gpio_0_1.xdc] for cell 'zynq_interrupt_system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/data/jcampos/zynq-book/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_0_1/zynq_interrupt_system_axi_gpio_0_1.xdc] for cell 'zynq_interrupt_system_i/axi_gpio_0/U0'
Parsing XDC File [/data/jcampos/zynq-book/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_1_1/zynq_interrupt_system_axi_gpio_1_1_board.xdc] for cell 'zynq_interrupt_system_i/axi_gpio_1/U0'
Finished Parsing XDC File [/data/jcampos/zynq-book/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_1_1/zynq_interrupt_system_axi_gpio_1_1_board.xdc] for cell 'zynq_interrupt_system_i/axi_gpio_1/U0'
Parsing XDC File [/data/jcampos/zynq-book/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_1_1/zynq_interrupt_system_axi_gpio_1_1.xdc] for cell 'zynq_interrupt_system_i/axi_gpio_1/U0'
Finished Parsing XDC File [/data/jcampos/zynq-book/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_1_1/zynq_interrupt_system_axi_gpio_1_1.xdc] for cell 'zynq_interrupt_system_i/axi_gpio_1/U0'
Parsing XDC File [/data/jcampos/zynq-book/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_rst_ps7_0_100M_0/zynq_interrupt_system_rst_ps7_0_100M_0_board.xdc] for cell 'zynq_interrupt_system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/data/jcampos/zynq-book/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_rst_ps7_0_100M_0/zynq_interrupt_system_rst_ps7_0_100M_0_board.xdc] for cell 'zynq_interrupt_system_i/rst_ps7_0_100M/U0'
Parsing XDC File [/data/jcampos/zynq-book/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_rst_ps7_0_100M_0/zynq_interrupt_system_rst_ps7_0_100M_0.xdc] for cell 'zynq_interrupt_system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/data/jcampos/zynq-book/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_rst_ps7_0_100M_0/zynq_interrupt_system_rst_ps7_0_100M_0.xdc] for cell 'zynq_interrupt_system_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2045.309 ; gain = 0.000 ; free physical = 37953 ; free virtual = 147815
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2045.309 ; gain = 525.086 ; free physical = 37953 ; free virtual = 147815
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2054.723 ; gain = 9.414 ; free physical = 37893 ; free virtual = 147756

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 21c601b7c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2451.645 ; gain = 396.922 ; free physical = 37363 ; free virtual = 147227

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 130102397

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2569.582 ; gain = 0.004 ; free physical = 37090 ; free virtual = 146954
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 60 cells
INFO: [Opt 31-1021] In phase Retarget, 8 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 130102397

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2569.582 ; gain = 0.004 ; free physical = 37089 ; free virtual = 146954
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 181e58456

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2569.582 ; gain = 0.004 ; free physical = 37180 ; free virtual = 147045
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 180 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 181e58456

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2569.582 ; gain = 0.004 ; free physical = 37360 ; free virtual = 147224
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 181e58456

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2569.582 ; gain = 0.004 ; free physical = 37359 ; free virtual = 147223
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 181e58456

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2569.582 ; gain = 0.004 ; free physical = 37359 ; free virtual = 147223
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              60  |                                              8  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |             180  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2569.582 ; gain = 0.000 ; free physical = 37359 ; free virtual = 147223
Ending Logic Optimization Task | Checksum: 21ada9ea0

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2569.582 ; gain = 0.004 ; free physical = 37358 ; free virtual = 147222

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 21ada9ea0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2569.582 ; gain = 0.000 ; free physical = 37355 ; free virtual = 147219

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 21ada9ea0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2569.582 ; gain = 0.000 ; free physical = 37355 ; free virtual = 147218

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2569.582 ; gain = 0.000 ; free physical = 37355 ; free virtual = 147218
Ending Netlist Obfuscation Task | Checksum: 21ada9ea0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2569.582 ; gain = 0.000 ; free physical = 37355 ; free virtual = 147218
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2569.582 ; gain = 524.273 ; free physical = 37355 ; free virtual = 147218
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2569.582 ; gain = 0.000 ; free physical = 37355 ; free virtual = 147218
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2601.594 ; gain = 0.000 ; free physical = 37348 ; free virtual = 147213
INFO: [Common 17-1381] The checkpoint '/data/jcampos/zynq-book/zynq_interrupts/zynq_interrupts.runs/impl_1/zynq_interrupt_system_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zynq_interrupt_system_wrapper_drc_opted.rpt -pb zynq_interrupt_system_wrapper_drc_opted.pb -rpx zynq_interrupt_system_wrapper_drc_opted.rpx
Command: report_drc -file zynq_interrupt_system_wrapper_drc_opted.rpt -pb zynq_interrupt_system_wrapper_drc_opted.pb -rpx zynq_interrupt_system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /data/jcampos/zynq-book/zynq_interrupts/zynq_interrupts.runs/impl_1/zynq_interrupt_system_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2710.453 ; gain = 0.000 ; free physical = 36935 ; free virtual = 146801
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1d2cb4113

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2710.453 ; gain = 0.000 ; free physical = 36930 ; free virtual = 146796
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2710.453 ; gain = 0.000 ; free physical = 36931 ; free virtual = 146797

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10b4015a0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2710.453 ; gain = 0.000 ; free physical = 36825 ; free virtual = 146691

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2123cebbc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2710.453 ; gain = 0.000 ; free physical = 36776 ; free virtual = 146642

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2123cebbc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2710.453 ; gain = 0.000 ; free physical = 36776 ; free virtual = 146642
Phase 1 Placer Initialization | Checksum: 2123cebbc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2710.453 ; gain = 0.000 ; free physical = 36776 ; free virtual = 146642

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 20aacc7c8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2710.453 ; gain = 0.000 ; free physical = 36841 ; free virtual = 146707

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2710.453 ; gain = 0.000 ; free physical = 36778 ; free virtual = 146644

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1ecc10919

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2710.453 ; gain = 0.000 ; free physical = 36781 ; free virtual = 146647
Phase 2.2 Global Placement Core | Checksum: 1ed026c94

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2710.453 ; gain = 0.000 ; free physical = 36784 ; free virtual = 146651
Phase 2 Global Placement | Checksum: 1ed026c94

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2710.453 ; gain = 0.000 ; free physical = 36784 ; free virtual = 146651

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1cbc0d15f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2710.453 ; gain = 0.000 ; free physical = 36781 ; free virtual = 146648

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 177e76b73

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2710.453 ; gain = 0.000 ; free physical = 36767 ; free virtual = 146634

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 157a35107

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2710.453 ; gain = 0.000 ; free physical = 36763 ; free virtual = 146629

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 137cc7728

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2710.453 ; gain = 0.000 ; free physical = 36768 ; free virtual = 146634

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 167fcc306

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2710.453 ; gain = 0.000 ; free physical = 36756 ; free virtual = 146623

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1918167e1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2710.453 ; gain = 0.000 ; free physical = 36750 ; free virtual = 146616

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: f1264dc2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2710.453 ; gain = 0.000 ; free physical = 36742 ; free virtual = 146608
Phase 3 Detail Placement | Checksum: f1264dc2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2710.453 ; gain = 0.000 ; free physical = 36742 ; free virtual = 146608

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 6a4f92c5

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 6a4f92c5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2710.453 ; gain = 0.000 ; free physical = 36739 ; free virtual = 146606
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.112. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 6be961ee

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2710.453 ; gain = 0.000 ; free physical = 36738 ; free virtual = 146605
Phase 4.1 Post Commit Optimization | Checksum: 6be961ee

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2710.453 ; gain = 0.000 ; free physical = 36733 ; free virtual = 146600

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 6be961ee

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2710.453 ; gain = 0.000 ; free physical = 36736 ; free virtual = 146602

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 6be961ee

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2710.453 ; gain = 0.000 ; free physical = 36735 ; free virtual = 146601

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2710.453 ; gain = 0.000 ; free physical = 36727 ; free virtual = 146594
Phase 4.4 Final Placement Cleanup | Checksum: 15d7ad78c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2710.453 ; gain = 0.000 ; free physical = 36734 ; free virtual = 146600
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15d7ad78c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2710.453 ; gain = 0.000 ; free physical = 36727 ; free virtual = 146593
Ending Placer Task | Checksum: 1355344e8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2710.453 ; gain = 0.000 ; free physical = 36733 ; free virtual = 146600
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2710.453 ; gain = 0.000 ; free physical = 36748 ; free virtual = 146615
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2710.453 ; gain = 0.000 ; free physical = 36741 ; free virtual = 146608
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2710.453 ; gain = 0.000 ; free physical = 36732 ; free virtual = 146602
INFO: [Common 17-1381] The checkpoint '/data/jcampos/zynq-book/zynq_interrupts/zynq_interrupts.runs/impl_1/zynq_interrupt_system_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file zynq_interrupt_system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2710.453 ; gain = 0.000 ; free physical = 36690 ; free virtual = 146559
INFO: [runtcl-4] Executing : report_utilization -file zynq_interrupt_system_wrapper_utilization_placed.rpt -pb zynq_interrupt_system_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zynq_interrupt_system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2710.453 ; gain = 0.000 ; free physical = 36694 ; free virtual = 146563
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 3b755ffa ConstDB: 0 ShapeSum: f9dde4ee RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ff0c8f16

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2739.801 ; gain = 0.000 ; free physical = 36284 ; free virtual = 146155
Post Restoration Checksum: NetGraph: 8a54c842 NumContArr: 74b7c6d4 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ff0c8f16

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2746.785 ; gain = 6.984 ; free physical = 36256 ; free virtual = 146127

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ff0c8f16

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2779.785 ; gain = 39.984 ; free physical = 36221 ; free virtual = 146092

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ff0c8f16

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2779.785 ; gain = 39.984 ; free physical = 36221 ; free virtual = 146092
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: b0226cc8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2805.840 ; gain = 66.039 ; free physical = 36187 ; free virtual = 146058
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.240  | TNS=0.000  | WHS=-0.175 | THS=-23.558|

Phase 2 Router Initialization | Checksum: f682daea

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2805.840 ; gain = 66.039 ; free physical = 36187 ; free virtual = 146058

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1527
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1527
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 19bd67b13

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2805.840 ; gain = 66.039 ; free physical = 36181 ; free virtual = 146051

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 125
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.107  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18e619a04

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2805.840 ; gain = 66.039 ; free physical = 36178 ; free virtual = 146049

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.107  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 157021d34

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2805.840 ; gain = 66.039 ; free physical = 36178 ; free virtual = 146049
Phase 4 Rip-up And Reroute | Checksum: 157021d34

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2805.840 ; gain = 66.039 ; free physical = 36178 ; free virtual = 146049

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 157021d34

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2805.840 ; gain = 66.039 ; free physical = 36178 ; free virtual = 146049

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 157021d34

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2805.840 ; gain = 66.039 ; free physical = 36178 ; free virtual = 146049
Phase 5 Delay and Skew Optimization | Checksum: 157021d34

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2805.840 ; gain = 66.039 ; free physical = 36178 ; free virtual = 146049

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 21e93c6ed

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2805.840 ; gain = 66.039 ; free physical = 36175 ; free virtual = 146046
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.121  | TNS=0.000  | WHS=0.022  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17ebf1165

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2805.840 ; gain = 66.039 ; free physical = 36175 ; free virtual = 146045
Phase 6 Post Hold Fix | Checksum: 17ebf1165

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2805.840 ; gain = 66.039 ; free physical = 36175 ; free virtual = 146045

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.18018 %
  Global Horizontal Routing Utilization  = 0.271129 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a07f1625

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2805.840 ; gain = 66.039 ; free physical = 36173 ; free virtual = 146043

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a07f1625

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2805.840 ; gain = 66.039 ; free physical = 36166 ; free virtual = 146037

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 201b31dfd

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2805.840 ; gain = 66.039 ; free physical = 36169 ; free virtual = 146040

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.121  | TNS=0.000  | WHS=0.022  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 201b31dfd

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2805.840 ; gain = 66.039 ; free physical = 36169 ; free virtual = 146040
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2805.840 ; gain = 66.039 ; free physical = 36205 ; free virtual = 146075

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2805.840 ; gain = 95.387 ; free physical = 36205 ; free virtual = 146075
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.840 ; gain = 0.000 ; free physical = 36205 ; free virtual = 146075
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2805.840 ; gain = 0.000 ; free physical = 36188 ; free virtual = 146063
INFO: [Common 17-1381] The checkpoint '/data/jcampos/zynq-book/zynq_interrupts/zynq_interrupts.runs/impl_1/zynq_interrupt_system_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zynq_interrupt_system_wrapper_drc_routed.rpt -pb zynq_interrupt_system_wrapper_drc_routed.pb -rpx zynq_interrupt_system_wrapper_drc_routed.rpx
Command: report_drc -file zynq_interrupt_system_wrapper_drc_routed.rpt -pb zynq_interrupt_system_wrapper_drc_routed.pb -rpx zynq_interrupt_system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /data/jcampos/zynq-book/zynq_interrupts/zynq_interrupts.runs/impl_1/zynq_interrupt_system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file zynq_interrupt_system_wrapper_methodology_drc_routed.rpt -pb zynq_interrupt_system_wrapper_methodology_drc_routed.pb -rpx zynq_interrupt_system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zynq_interrupt_system_wrapper_methodology_drc_routed.rpt -pb zynq_interrupt_system_wrapper_methodology_drc_routed.pb -rpx zynq_interrupt_system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /data/jcampos/zynq-book/zynq_interrupts/zynq_interrupts.runs/impl_1/zynq_interrupt_system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file zynq_interrupt_system_wrapper_power_routed.rpt -pb zynq_interrupt_system_wrapper_power_summary_routed.pb -rpx zynq_interrupt_system_wrapper_power_routed.rpx
Command: report_power -file zynq_interrupt_system_wrapper_power_routed.rpt -pb zynq_interrupt_system_wrapper_power_summary_routed.pb -rpx zynq_interrupt_system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
91 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file zynq_interrupt_system_wrapper_route_status.rpt -pb zynq_interrupt_system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file zynq_interrupt_system_wrapper_timing_summary_routed.rpt -pb zynq_interrupt_system_wrapper_timing_summary_routed.pb -rpx zynq_interrupt_system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file zynq_interrupt_system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file zynq_interrupt_system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file zynq_interrupt_system_wrapper_bus_skew_routed.rpt -pb zynq_interrupt_system_wrapper_bus_skew_routed.pb -rpx zynq_interrupt_system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force zynq_interrupt_system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./zynq_interrupt_system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
109 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 3172.328 ; gain = 228.082 ; free physical = 35452 ; free virtual = 145334
INFO: [Common 17-206] Exiting Vivado at Sun May 28 21:52:15 2023...
