Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Apr 25 16:06:19 2023
| Host         : LAPTOP-1MO2PDA5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.713       -5.178                      8                36971        0.011        0.000                      0                36844        0.334        0.000                       0                 14912  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
cam_pclk          {0.000 6.944}        13.888          72.005          
clk_fpga_0        {0.000 5.000}        10.000          100.000         
  I               {0.000 1.000}        2.000           500.000         
    lcd_clk_OBUF  {0.000 4.000}        10.000          100.000         
  mmcm_fbclk_out  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cam_pclk                7.280        0.000                      0                  410        0.044        0.000                      0                  410        6.444        0.000                       0                   205  
clk_fpga_0             -0.713       -5.178                      8                31665        0.011        0.000                      0                31665        2.500        0.000                       0                 12203  
  I                                                                                                                                                                 0.334        0.000                       0                     2  
    lcd_clk_OBUF        1.420        0.000                      0                 4734        0.104        0.000                      0                 4734        3.020        0.000                       0                  2500  
  mmcm_fbclk_out                                                                                                                                                    8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    cam_pclk            8.572        0.000                      0                   10                                                                        
cam_pclk      clk_fpga_0         12.443        0.000                      0                   10                                                                        
lcd_clk_OBUF  clk_fpga_0          7.695        0.000                      0                   44                                                                        
clk_fpga_0    lcd_clk_OBUF        8.292        0.000                      0                   63                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  cam_pclk           cam_pclk                11.022        0.000                      0                   35        0.581        0.000                      0                   35  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cam_pclk
  To Clock:  cam_pclk

Setup :            0  Failing Endpoints,  Worst Slack        7.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.444ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.280ns  (required time - arrival time)
  Source:                 system_i/ov5640_capture_data_0/inst/wait_done_reg/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[2]
                            (rising edge-triggered cell RAMB36E1 clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk rise@13.888ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.945ns  (logic 0.828ns (13.927%)  route 5.117ns (86.073%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 18.759 - 13.888 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.075     3.586    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.687 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.741     5.428    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X39Y95         FDCE                                         r  system_i/ov5640_capture_data_0/inst/wait_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDCE (Prop_fdce_C_Q)         0.456     5.884 r  system_i/ov5640_capture_data_0/inst/wait_done_reg/Q
                         net (fo=20, routed)          1.084     6.969    system_i/ov5640_capture_data_0/inst/wait_done
    SLICE_X37Y96         LUT3 (Prop_lut3_I0_O)        0.124     7.093 r  system_i/ov5640_capture_data_0/inst//i_/O
                         net (fo=59, routed)          1.528     8.621    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/vid_io_in_ce
    SLICE_X33Y94         LUT5 (Prop_lut5_I4_O)        0.124     8.745 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=6, routed)           0.762     9.507    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X38Y89         LUT4 (Prop_lut4_I0_O)        0.124     9.631 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=39, routed)          1.743    11.373    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB36_X1Y18         RAMB36E1                                     r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     13.888    13.888 r  
    T15                                               0.000    13.888 r  cam_pclk (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.441    15.329 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.808    17.136    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.227 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.531    18.759    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y18         RAMB36E1                                     r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.462    19.221    
                         clock uncertainty           -0.035    19.185    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[2])
                                                     -0.532    18.653    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         18.653    
                         arrival time                         -11.373    
  -------------------------------------------------------------------
                         slack                                  7.280    

Slack (MET) :             7.280ns  (required time - arrival time)
  Source:                 system_i/ov5640_capture_data_0/inst/wait_done_reg/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[3]
                            (rising edge-triggered cell RAMB36E1 clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk rise@13.888ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.945ns  (logic 0.828ns (13.927%)  route 5.117ns (86.073%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 18.759 - 13.888 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.075     3.586    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.687 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.741     5.428    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X39Y95         FDCE                                         r  system_i/ov5640_capture_data_0/inst/wait_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDCE (Prop_fdce_C_Q)         0.456     5.884 r  system_i/ov5640_capture_data_0/inst/wait_done_reg/Q
                         net (fo=20, routed)          1.084     6.969    system_i/ov5640_capture_data_0/inst/wait_done
    SLICE_X37Y96         LUT3 (Prop_lut3_I0_O)        0.124     7.093 r  system_i/ov5640_capture_data_0/inst//i_/O
                         net (fo=59, routed)          1.528     8.621    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/vid_io_in_ce
    SLICE_X33Y94         LUT5 (Prop_lut5_I4_O)        0.124     8.745 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=6, routed)           0.762     9.507    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X38Y89         LUT4 (Prop_lut4_I0_O)        0.124     9.631 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=39, routed)          1.743    11.373    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB36_X1Y18         RAMB36E1                                     r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[3]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     13.888    13.888 r  
    T15                                               0.000    13.888 r  cam_pclk (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.441    15.329 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.808    17.136    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.227 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.531    18.759    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y18         RAMB36E1                                     r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.462    19.221    
                         clock uncertainty           -0.035    19.185    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[3])
                                                     -0.532    18.653    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         18.653    
                         arrival time                         -11.373    
  -------------------------------------------------------------------
                         slack                                  7.280    

Slack (MET) :             7.504ns  (required time - arrival time)
  Source:                 system_i/ov5640_capture_data_0/inst/wait_done_reg/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk rise@13.888ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.721ns  (logic 0.828ns (14.473%)  route 4.893ns (85.527%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 18.759 - 13.888 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.075     3.586    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.687 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.741     5.428    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X39Y95         FDCE                                         r  system_i/ov5640_capture_data_0/inst/wait_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDCE (Prop_fdce_C_Q)         0.456     5.884 r  system_i/ov5640_capture_data_0/inst/wait_done_reg/Q
                         net (fo=20, routed)          1.084     6.969    system_i/ov5640_capture_data_0/inst/wait_done
    SLICE_X37Y96         LUT3 (Prop_lut3_I0_O)        0.124     7.093 r  system_i/ov5640_capture_data_0/inst//i_/O
                         net (fo=59, routed)          1.528     8.621    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/vid_io_in_ce
    SLICE_X33Y94         LUT5 (Prop_lut5_I4_O)        0.124     8.745 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=6, routed)           0.762     9.507    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X38Y89         LUT4 (Prop_lut4_I0_O)        0.124     9.631 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=39, routed)          1.519    11.149    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB36_X1Y18         RAMB36E1                                     r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     13.888    13.888 r  
    T15                                               0.000    13.888 r  cam_pclk (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.441    15.329 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.808    17.136    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.227 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.531    18.759    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y18         RAMB36E1                                     r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.462    19.221    
                         clock uncertainty           -0.035    19.185    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.653    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         18.653    
                         arrival time                         -11.149    
  -------------------------------------------------------------------
                         slack                                  7.504    

Slack (MET) :             7.504ns  (required time - arrival time)
  Source:                 system_i/ov5640_capture_data_0/inst/wait_done_reg/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk rise@13.888ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.721ns  (logic 0.828ns (14.473%)  route 4.893ns (85.527%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 18.759 - 13.888 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.075     3.586    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.687 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.741     5.428    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X39Y95         FDCE                                         r  system_i/ov5640_capture_data_0/inst/wait_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDCE (Prop_fdce_C_Q)         0.456     5.884 r  system_i/ov5640_capture_data_0/inst/wait_done_reg/Q
                         net (fo=20, routed)          1.084     6.969    system_i/ov5640_capture_data_0/inst/wait_done
    SLICE_X37Y96         LUT3 (Prop_lut3_I0_O)        0.124     7.093 r  system_i/ov5640_capture_data_0/inst//i_/O
                         net (fo=59, routed)          1.528     8.621    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/vid_io_in_ce
    SLICE_X33Y94         LUT5 (Prop_lut5_I4_O)        0.124     8.745 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=6, routed)           0.762     9.507    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X38Y89         LUT4 (Prop_lut4_I0_O)        0.124     9.631 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=39, routed)          1.519    11.149    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB36_X1Y18         RAMB36E1                                     r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     13.888    13.888 r  
    T15                                               0.000    13.888 r  cam_pclk (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.441    15.329 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.808    17.136    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.227 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.531    18.759    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y18         RAMB36E1                                     r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.462    19.221    
                         clock uncertainty           -0.035    19.185    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.653    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         18.653    
                         arrival time                         -11.149    
  -------------------------------------------------------------------
                         slack                                  7.504    

Slack (MET) :             7.590ns  (required time - arrival time)
  Source:                 system_i/ov5640_capture_data_0/inst/wait_done_reg/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk rise@13.888ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.724ns  (logic 0.828ns (14.466%)  route 4.896ns (85.534%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 18.759 - 13.888 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.075     3.586    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.687 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.741     5.428    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X39Y95         FDCE                                         r  system_i/ov5640_capture_data_0/inst/wait_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDCE (Prop_fdce_C_Q)         0.456     5.884 r  system_i/ov5640_capture_data_0/inst/wait_done_reg/Q
                         net (fo=20, routed)          1.084     6.969    system_i/ov5640_capture_data_0/inst/wait_done
    SLICE_X37Y96         LUT3 (Prop_lut3_I0_O)        0.124     7.093 r  system_i/ov5640_capture_data_0/inst//i_/O
                         net (fo=59, routed)          1.528     8.621    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/vid_io_in_ce
    SLICE_X33Y94         LUT5 (Prop_lut5_I4_O)        0.124     8.745 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=6, routed)           0.762     9.507    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X38Y89         LUT4 (Prop_lut4_I0_O)        0.124     9.631 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=39, routed)          1.521    11.152    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB36_X1Y18         RAMB36E1                                     r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     13.888    13.888 r  
    T15                                               0.000    13.888 r  cam_pclk (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.441    15.329 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.808    17.136    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.227 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.531    18.759    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y18         RAMB36E1                                     r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.462    19.221    
                         clock uncertainty           -0.035    19.185    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    18.742    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         18.742    
                         arrival time                         -11.152    
  -------------------------------------------------------------------
                         slack                                  7.590    

Slack (MET) :             8.038ns  (required time - arrival time)
  Source:                 system_i/ov5640_capture_data_0/inst/wait_done_reg/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk rise@13.888ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.781ns  (logic 1.076ns (18.612%)  route 4.705ns (81.388%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 18.792 - 13.888 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.075     3.586    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.687 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.741     5.428    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X39Y95         FDCE                                         r  system_i/ov5640_capture_data_0/inst/wait_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDCE (Prop_fdce_C_Q)         0.456     5.884 r  system_i/ov5640_capture_data_0/inst/wait_done_reg/Q
                         net (fo=20, routed)          1.084     6.969    system_i/ov5640_capture_data_0/inst/wait_done
    SLICE_X37Y96         LUT3 (Prop_lut3_I0_O)        0.124     7.093 r  system_i/ov5640_capture_data_0/inst//i_/O
                         net (fo=59, routed)          1.528     8.621    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/vid_io_in_ce
    SLICE_X33Y94         LUT5 (Prop_lut5_I4_O)        0.124     8.745 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=6, routed)           0.762     9.507    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X38Y89         LUT4 (Prop_lut4_I0_O)        0.124     9.631 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=39, routed)          0.646    10.276    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_pntr_plus1_pf_carry
    SLICE_X40Y91         LUT6 (Prop_lut6_I3_O)        0.124    10.400 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0/O
                         net (fo=3, routed)           0.685    11.086    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0_n_0
    SLICE_X40Y91         LUT4 (Prop_lut4_I1_O)        0.124    11.210 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[7]_i_1__0/O
                         net (fo=1, routed)           0.000    11.210    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[7]_i_1__0_n_0
    SLICE_X40Y91         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     13.888    13.888 r  
    T15                                               0.000    13.888 r  cam_pclk (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.441    15.329 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.808    17.136    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.227 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.565    18.792    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X40Y91         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/C
                         clock pessimism              0.462    19.254    
                         clock uncertainty           -0.035    19.219    
    SLICE_X40Y91         FDRE (Setup_fdre_C_D)        0.029    19.248    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                         19.248    
                         arrival time                         -11.210    
  -------------------------------------------------------------------
                         slack                                  8.038    

Slack (MET) :             8.043ns  (required time - arrival time)
  Source:                 system_i/ov5640_capture_data_0/inst/wait_done_reg/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk rise@13.888ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 0.828ns (15.149%)  route 4.638ns (84.851%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 18.715 - 13.888 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.075     3.586    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.687 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.741     5.428    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X39Y95         FDCE                                         r  system_i/ov5640_capture_data_0/inst/wait_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDCE (Prop_fdce_C_Q)         0.456     5.884 r  system_i/ov5640_capture_data_0/inst/wait_done_reg/Q
                         net (fo=20, routed)          1.084     6.969    system_i/ov5640_capture_data_0/inst/wait_done
    SLICE_X37Y96         LUT3 (Prop_lut3_I0_O)        0.124     7.093 r  system_i/ov5640_capture_data_0/inst//i_/O
                         net (fo=59, routed)          1.528     8.621    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/vid_io_in_ce
    SLICE_X33Y94         LUT5 (Prop_lut5_I4_O)        0.124     8.745 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=6, routed)           0.762     9.507    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X38Y89         LUT4 (Prop_lut4_I0_O)        0.124     9.631 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=39, routed)          1.263    10.894    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_pntr_plus1_pf_carry
    SLICE_X27Y91         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     13.888    13.888 r  
    T15                                               0.000    13.888 r  cam_pclk (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.441    15.329 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.808    17.136    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.227 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.488    18.715    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X27Y91         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/C
                         clock pessimism              0.462    19.177    
                         clock uncertainty           -0.035    19.142    
    SLICE_X27Y91         FDRE (Setup_fdre_C_CE)      -0.205    18.937    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]
  -------------------------------------------------------------------
                         required time                         18.937    
                         arrival time                         -10.894    
  -------------------------------------------------------------------
                         slack                                  8.043    

Slack (MET) :             8.043ns  (required time - arrival time)
  Source:                 system_i/ov5640_capture_data_0/inst/wait_done_reg/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk rise@13.888ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 0.828ns (15.149%)  route 4.638ns (84.851%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 18.715 - 13.888 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.075     3.586    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.687 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.741     5.428    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X39Y95         FDCE                                         r  system_i/ov5640_capture_data_0/inst/wait_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDCE (Prop_fdce_C_Q)         0.456     5.884 r  system_i/ov5640_capture_data_0/inst/wait_done_reg/Q
                         net (fo=20, routed)          1.084     6.969    system_i/ov5640_capture_data_0/inst/wait_done
    SLICE_X37Y96         LUT3 (Prop_lut3_I0_O)        0.124     7.093 r  system_i/ov5640_capture_data_0/inst//i_/O
                         net (fo=59, routed)          1.528     8.621    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/vid_io_in_ce
    SLICE_X33Y94         LUT5 (Prop_lut5_I4_O)        0.124     8.745 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=6, routed)           0.762     9.507    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X38Y89         LUT4 (Prop_lut4_I0_O)        0.124     9.631 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=39, routed)          1.263    10.894    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_pntr_plus1_pf_carry
    SLICE_X27Y91         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     13.888    13.888 r  
    T15                                               0.000    13.888 r  cam_pclk (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.441    15.329 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.808    17.136    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.227 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.488    18.715    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X27Y91         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/C
                         clock pessimism              0.462    19.177    
                         clock uncertainty           -0.035    19.142    
    SLICE_X27Y91         FDRE (Setup_fdre_C_CE)      -0.205    18.937    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                         18.937    
                         arrival time                         -10.894    
  -------------------------------------------------------------------
                         slack                                  8.043    

Slack (MET) :             8.043ns  (required time - arrival time)
  Source:                 system_i/ov5640_capture_data_0/inst/wait_done_reg/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk rise@13.888ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 0.828ns (15.149%)  route 4.638ns (84.851%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 18.715 - 13.888 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.075     3.586    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.687 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.741     5.428    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X39Y95         FDCE                                         r  system_i/ov5640_capture_data_0/inst/wait_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDCE (Prop_fdce_C_Q)         0.456     5.884 r  system_i/ov5640_capture_data_0/inst/wait_done_reg/Q
                         net (fo=20, routed)          1.084     6.969    system_i/ov5640_capture_data_0/inst/wait_done
    SLICE_X37Y96         LUT3 (Prop_lut3_I0_O)        0.124     7.093 r  system_i/ov5640_capture_data_0/inst//i_/O
                         net (fo=59, routed)          1.528     8.621    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/vid_io_in_ce
    SLICE_X33Y94         LUT5 (Prop_lut5_I4_O)        0.124     8.745 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=6, routed)           0.762     9.507    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X38Y89         LUT4 (Prop_lut4_I0_O)        0.124     9.631 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=39, routed)          1.263    10.894    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_pntr_plus1_pf_carry
    SLICE_X27Y91         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     13.888    13.888 r  
    T15                                               0.000    13.888 r  cam_pclk (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.441    15.329 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.808    17.136    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.227 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.488    18.715    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X27Y91         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/C
                         clock pessimism              0.462    19.177    
                         clock uncertainty           -0.035    19.142    
    SLICE_X27Y91         FDRE (Setup_fdre_C_CE)      -0.205    18.937    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                         18.937    
                         arrival time                         -10.894    
  -------------------------------------------------------------------
                         slack                                  8.043    

Slack (MET) :             8.048ns  (required time - arrival time)
  Source:                 system_i/ov5640_capture_data_0/inst/wait_done_reg/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk rise@13.888ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.774ns  (logic 1.076ns (18.635%)  route 4.698ns (81.365%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 18.792 - 13.888 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.075     3.586    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.687 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.741     5.428    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X39Y95         FDCE                                         r  system_i/ov5640_capture_data_0/inst/wait_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDCE (Prop_fdce_C_Q)         0.456     5.884 r  system_i/ov5640_capture_data_0/inst/wait_done_reg/Q
                         net (fo=20, routed)          1.084     6.969    system_i/ov5640_capture_data_0/inst/wait_done
    SLICE_X37Y96         LUT3 (Prop_lut3_I0_O)        0.124     7.093 r  system_i/ov5640_capture_data_0/inst//i_/O
                         net (fo=59, routed)          1.528     8.621    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/vid_io_in_ce
    SLICE_X33Y94         LUT5 (Prop_lut5_I4_O)        0.124     8.745 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=6, routed)           0.762     9.507    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X38Y89         LUT4 (Prop_lut4_I0_O)        0.124     9.631 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=39, routed)          0.646    10.276    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_pntr_plus1_pf_carry
    SLICE_X40Y91         LUT6 (Prop_lut6_I3_O)        0.124    10.400 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0/O
                         net (fo=3, routed)           0.678    11.078    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I2_O)        0.124    11.202 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_1__0/O
                         net (fo=1, routed)           0.000    11.202    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_1__0_n_0
    SLICE_X40Y91         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     13.888    13.888 r  
    T15                                               0.000    13.888 r  cam_pclk (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.441    15.329 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.808    17.136    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.227 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.565    18.792    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X40Y91         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/C
                         clock pessimism              0.462    19.254    
                         clock uncertainty           -0.035    19.219    
    SLICE_X40Y91         FDRE (Setup_fdre_C_D)        0.031    19.250    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                         19.250    
                         arrival time                         -11.202    
  -------------------------------------------------------------------
                         slack                                  8.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.265%)  route 0.254ns (60.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.929     1.208    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.234 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.561     1.795    system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X32Y94         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDRE (Prop_fdre_C_Q)         0.164     1.959 r  system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[21]/Q
                         net (fo=1, routed)           0.254     2.212    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[21]
    RAMB36_X1Y18         RAMB36E1                                     r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.052     1.519    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.548 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.872     2.421    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y18         RAMB36E1                                     r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.548     1.872    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.296     2.168    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/eol_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.902%)  route 0.269ns (62.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.929     1.208    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.234 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.561     1.795    system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X32Y94         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/eol_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDRE (Prop_fdre_C_Q)         0.164     1.959 r  system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/eol_reg/Q
                         net (fo=1, routed)           0.269     2.227    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[24]
    RAMB36_X1Y18         RAMB36E1                                     r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.052     1.519    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.548 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.872     2.421    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y18         RAMB36E1                                     r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.548     1.872    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[24])
                                                      0.296     2.168    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.128ns (33.646%)  route 0.252ns (66.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.929     1.208    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.234 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.561     1.795    system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X33Y95         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.128     1.923 r  system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[7]/Q
                         net (fo=1, routed)           0.252     2.175    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[7]
    RAMB36_X1Y18         RAMB36E1                                     r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.052     1.519    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.548 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.872     2.421    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y18         RAMB36E1                                     r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.548     1.872    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.243     2.115    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.128ns (33.249%)  route 0.257ns (66.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.929     1.208    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.234 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.561     1.795    system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X35Y95         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.128     1.923 r  system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[23]/Q
                         net (fo=1, routed)           0.257     2.180    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[23]
    RAMB36_X1Y18         RAMB36E1                                     r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.052     1.519    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.548 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.872     2.421    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y18         RAMB36E1                                     r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.548     1.872    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[23])
                                                      0.243     2.115    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.128ns (33.136%)  route 0.258ns (66.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.929     1.208    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.234 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.561     1.795    system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X33Y95         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.128     1.923 r  system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[3]/Q
                         net (fo=1, routed)           0.258     2.181    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[3]
    RAMB36_X1Y18         RAMB36E1                                     r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.052     1.519    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.548 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.872     2.421    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y18         RAMB36E1                                     r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.548     1.872    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.242     2.114    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.535%)  route 0.306ns (68.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.929     1.208    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.234 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.561     1.795    system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X33Y95         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.141     1.936 r  system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[19]/Q
                         net (fo=1, routed)           0.306     2.242    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[19]
    RAMB36_X1Y18         RAMB36E1                                     r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.052     1.519    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.548 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.872     2.421    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y18         RAMB36E1                                     r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.548     1.872    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[19])
                                                      0.296     2.168    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.478%)  route 0.286ns (63.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.929     1.208    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.234 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.561     1.795    system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X34Y96         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.164     1.959 r  system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[10]/Q
                         net (fo=1, routed)           0.286     2.244    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[10]
    RAMB36_X1Y18         RAMB36E1                                     r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.052     1.519    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.548 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.872     2.421    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y18         RAMB36E1                                     r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.548     1.872    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.296     2.168    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.134%)  route 0.312ns (68.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.929     1.208    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.234 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.561     1.795    system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X35Y94         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141     1.936 r  system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[6]/Q
                         net (fo=1, routed)           0.312     2.247    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[6]
    RAMB36_X1Y18         RAMB36E1                                     r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.052     1.519    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.548 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.872     2.421    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y18         RAMB36E1                                     r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.548     1.872    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     2.168    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.164ns (35.405%)  route 0.299ns (64.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.929     1.208    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.234 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.561     1.795    system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X34Y96         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.164     1.959 r  system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[20]/Q
                         net (fo=1, routed)           0.299     2.258    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[20]
    RAMB36_X1Y18         RAMB36E1                                     r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.052     1.519    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.548 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.872     2.421    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y18         RAMB36E1                                     r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.548     1.872    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.296     2.168    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/sof_1_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.148ns (35.841%)  route 0.265ns (64.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.929     1.208    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.234 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.561     1.795    system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X32Y94         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/sof_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDRE (Prop_fdre_C_Q)         0.148     1.943 r  system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/sof_1_reg/Q
                         net (fo=2, routed)           0.265     2.207    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[25]
    RAMB36_X1Y18         RAMB36E1                                     r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.052     1.519    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.548 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.872     2.421    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y18         RAMB36E1                                     r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.548     1.872    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[25])
                                                      0.243     2.115    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cam_pclk
Waveform(ns):       { 0.000 6.944 }
Period(ns):         13.888
Sources:            { cam_pclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.888      11.312     RAMB36_X1Y18   system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.888      11.733     BUFGCTRL_X0Y1  cam_pclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         13.888      12.888     SLICE_X37Y96   system_i/ov5640_capture_data_0/inst/byte_flag_d0_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         13.888      12.888     SLICE_X37Y96   system_i/ov5640_capture_data_0/inst/byte_flag_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         13.888      12.888     SLICE_X37Y96   system_i/ov5640_capture_data_0/inst/cam_data_d0_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.888      12.888     SLICE_X38Y94   system_i/ov5640_capture_data_0/inst/cam_data_d0_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.888      12.888     SLICE_X37Y96   system_i/ov5640_capture_data_0/inst/cam_data_d0_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.888      12.888     SLICE_X38Y94   system_i/ov5640_capture_data_0/inst/cam_data_d0_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.888      12.888     SLICE_X37Y96   system_i/ov5640_capture_data_0/inst/cam_data_d0_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.888      12.888     SLICE_X36Y94   system_i/ov5640_capture_data_0/inst/cam_data_d0_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.944       6.444      SLICE_X41Y92   system_i/ov5640_capture_data_0/inst/rst_n_d0_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.944       6.444      SLICE_X40Y92   system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         6.944       6.444      SLICE_X41Y90   system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.944       6.444      SLICE_X40Y90   system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.944       6.444      SLICE_X40Y90   system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.944       6.444      SLICE_X40Y90   system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.944       6.444      SLICE_X40Y90   system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.944       6.444      SLICE_X40Y91   system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.944       6.444      SLICE_X40Y91   system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.944       6.444      SLICE_X40Y91   system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.944       6.444      SLICE_X37Y96   system_i/ov5640_capture_data_0/inst/byte_flag_d0_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.944       6.444      SLICE_X37Y96   system_i/ov5640_capture_data_0/inst/byte_flag_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.944       6.444      SLICE_X37Y96   system_i/ov5640_capture_data_0/inst/cam_data_d0_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.944       6.444      SLICE_X38Y94   system_i/ov5640_capture_data_0/inst/cam_data_d0_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.944       6.444      SLICE_X37Y96   system_i/ov5640_capture_data_0/inst/cam_data_d0_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.944       6.444      SLICE_X38Y94   system_i/ov5640_capture_data_0/inst/cam_data_d0_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.944       6.444      SLICE_X37Y96   system_i/ov5640_capture_data_0/inst/cam_data_d0_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.944       6.444      SLICE_X36Y94   system_i/ov5640_capture_data_0/inst/cam_data_d0_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.944       6.444      SLICE_X36Y94   system_i/ov5640_capture_data_0/inst/cam_data_d0_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.944       6.444      SLICE_X38Y94   system_i/ov5640_capture_data_0/inst/cam_data_d0_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            8  Failing Endpoints,  Worst Slack       -0.713ns,  Total Violation       -5.178ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.713ns  (required time - arrival time)
  Source:                 system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/p_Val2_3_reg_1441_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.544ns  (logic 6.121ns (58.055%)  route 4.423ns (41.945%))
  Logic Levels:           12  (CARRY4=5 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.725 - 10.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       1.694     3.002    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ap_clk
    RAMB18_X0Y31         RAMB18E1                                     r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y31         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.456 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/DOBDO[1]
                         net (fo=2, routed)           0.609     6.066    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/DOBDO[1]
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.124     6.190 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/right_border_buf_0_s_fu_152[1]_i_1/O
                         net (fo=4, routed)           0.624     6.814    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/col_buf_0_val_0_0_fu_834_p3[1]
    SLICE_X4Y79          LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/src_kernel_win_0_va_4_fu_144[1]_i_1/O
                         net (fo=3, routed)           0.627     7.565    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/D[1]
    SLICE_X5Y79          LUT2 (Prop_lut2_I0_O)        0.124     7.689 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[3]_i_13/O
                         net (fo=1, routed)           0.000     7.689    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[3]_i_13_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.329 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[3]_i_10/O[3]
                         net (fo=4, routed)           0.643     8.972    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/O[3]
    SLICE_X3Y79          LUT2 (Prop_lut2_I1_O)        0.306     9.278 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[7]_i_75/O
                         net (fo=1, routed)           0.000     9.278    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[7]_i_75_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.679 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.679    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[7]_i_43_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.013 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[7]_i_27/O[1]
                         net (fo=5, routed)           0.462    10.475    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/tmp23_fu_1070_p2[4]
    SLICE_X2Y79          LUT4 (Prop_lut4_I2_O)        0.303    10.778 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[7]_i_51/O
                         net (fo=1, routed)           0.619    11.396    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[7]_i_51_n_0
    SLICE_X1Y81          LUT6 (Prop_lut6_I2_O)        0.124    11.520 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[7]_i_25/O
                         net (fo=1, routed)           0.000    11.520    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[7]_i_25_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.070 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.070    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[7]_i_5_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.404 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[7]_i_3/O[1]
                         net (fo=8, routed)           0.839    13.243    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U_n_46
    SLICE_X3Y82          LUT4 (Prop_lut4_I2_O)        0.303    13.546 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/p_Val2_3_reg_1441[2]_i_1/O
                         net (fo=1, routed)           0.000    13.546    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/p_Val2_3_reg_1441[2]_i_1_n_0
    SLICE_X3Y82          FDSE                                         r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/p_Val2_3_reg_1441_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       1.533    12.725    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/ap_clk
    SLICE_X3Y82          FDSE                                         r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/p_Val2_3_reg_1441_reg[2]/C
                         clock pessimism              0.230    12.955    
                         clock uncertainty           -0.154    12.801    
    SLICE_X3Y82          FDSE (Setup_fdse_C_D)        0.032    12.833    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/p_Val2_3_reg_1441_reg[2]
  -------------------------------------------------------------------
                         required time                         12.833    
                         arrival time                         -13.546    
  -------------------------------------------------------------------
                         slack                                 -0.713    

Slack (VIOLATED) :        -0.696ns  (required time - arrival time)
  Source:                 system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/p_Val2_3_reg_1441_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.570ns  (logic 6.147ns (58.158%)  route 4.423ns (41.842%))
  Logic Levels:           12  (CARRY4=5 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.725 - 10.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       1.694     3.002    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ap_clk
    RAMB18_X0Y31         RAMB18E1                                     r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y31         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.456 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/DOBDO[1]
                         net (fo=2, routed)           0.609     6.066    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/DOBDO[1]
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.124     6.190 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/right_border_buf_0_s_fu_152[1]_i_1/O
                         net (fo=4, routed)           0.624     6.814    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/col_buf_0_val_0_0_fu_834_p3[1]
    SLICE_X4Y79          LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/src_kernel_win_0_va_4_fu_144[1]_i_1/O
                         net (fo=3, routed)           0.627     7.565    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/D[1]
    SLICE_X5Y79          LUT2 (Prop_lut2_I0_O)        0.124     7.689 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[3]_i_13/O
                         net (fo=1, routed)           0.000     7.689    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[3]_i_13_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.329 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[3]_i_10/O[3]
                         net (fo=4, routed)           0.643     8.972    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/O[3]
    SLICE_X3Y79          LUT2 (Prop_lut2_I1_O)        0.306     9.278 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[7]_i_75/O
                         net (fo=1, routed)           0.000     9.278    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[7]_i_75_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.679 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.679    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[7]_i_43_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.013 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[7]_i_27/O[1]
                         net (fo=5, routed)           0.462    10.475    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/tmp23_fu_1070_p2[4]
    SLICE_X2Y79          LUT4 (Prop_lut4_I2_O)        0.303    10.778 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[7]_i_51/O
                         net (fo=1, routed)           0.619    11.396    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[7]_i_51_n_0
    SLICE_X1Y81          LUT6 (Prop_lut6_I2_O)        0.124    11.520 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[7]_i_25/O
                         net (fo=1, routed)           0.000    11.520    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[7]_i_25_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.070 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.070    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[7]_i_5_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.404 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[7]_i_3/O[1]
                         net (fo=8, routed)           0.839    13.243    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U_n_46
    SLICE_X3Y82          LUT4 (Prop_lut4_I2_O)        0.329    13.572 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/p_Val2_3_reg_1441[5]_i_1/O
                         net (fo=1, routed)           0.000    13.572    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/p_Val2_3_reg_1441[5]_i_1_n_0
    SLICE_X3Y82          FDSE                                         r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/p_Val2_3_reg_1441_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       1.533    12.725    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/ap_clk
    SLICE_X3Y82          FDSE                                         r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/p_Val2_3_reg_1441_reg[5]/C
                         clock pessimism              0.230    12.955    
                         clock uncertainty           -0.154    12.801    
    SLICE_X3Y82          FDSE (Setup_fdse_C_D)        0.075    12.876    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/p_Val2_3_reg_1441_reg[5]
  -------------------------------------------------------------------
                         required time                         12.876    
                         arrival time                         -13.572    
  -------------------------------------------------------------------
                         slack                                 -0.696    

Slack (VIOLATED) :        -0.681ns  (required time - arrival time)
  Source:                 system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/p_Val2_3_reg_1441_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.553ns  (logic 6.121ns (58.004%)  route 4.432ns (41.996%))
  Logic Levels:           12  (CARRY4=5 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.721 - 10.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       1.694     3.002    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ap_clk
    RAMB18_X0Y31         RAMB18E1                                     r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y31         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.456 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/DOBDO[1]
                         net (fo=2, routed)           0.609     6.066    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/DOBDO[1]
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.124     6.190 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/right_border_buf_0_s_fu_152[1]_i_1/O
                         net (fo=4, routed)           0.624     6.814    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/col_buf_0_val_0_0_fu_834_p3[1]
    SLICE_X4Y79          LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/src_kernel_win_0_va_4_fu_144[1]_i_1/O
                         net (fo=3, routed)           0.627     7.565    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/D[1]
    SLICE_X5Y79          LUT2 (Prop_lut2_I0_O)        0.124     7.689 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[3]_i_13/O
                         net (fo=1, routed)           0.000     7.689    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[3]_i_13_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.329 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[3]_i_10/O[3]
                         net (fo=4, routed)           0.643     8.972    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/O[3]
    SLICE_X3Y79          LUT2 (Prop_lut2_I1_O)        0.306     9.278 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[7]_i_75/O
                         net (fo=1, routed)           0.000     9.278    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[7]_i_75_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.679 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.679    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[7]_i_43_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.013 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[7]_i_27/O[1]
                         net (fo=5, routed)           0.462    10.475    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/tmp23_fu_1070_p2[4]
    SLICE_X2Y79          LUT4 (Prop_lut4_I2_O)        0.303    10.778 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[7]_i_51/O
                         net (fo=1, routed)           0.619    11.396    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[7]_i_51_n_0
    SLICE_X1Y81          LUT6 (Prop_lut6_I2_O)        0.124    11.520 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[7]_i_25/O
                         net (fo=1, routed)           0.000    11.520    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[7]_i_25_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.070 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.070    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[7]_i_5_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.404 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[7]_i_3/O[1]
                         net (fo=8, routed)           0.848    13.252    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U_n_46
    SLICE_X0Y82          LUT4 (Prop_lut4_I2_O)        0.303    13.555 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/p_Val2_3_reg_1441[1]_i_1/O
                         net (fo=1, routed)           0.000    13.555    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/p_Val2_3_reg_1441[1]_i_1_n_0
    SLICE_X0Y82          FDSE                                         r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/p_Val2_3_reg_1441_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       1.529    12.721    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/ap_clk
    SLICE_X0Y82          FDSE                                         r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/p_Val2_3_reg_1441_reg[1]/C
                         clock pessimism              0.230    12.951    
                         clock uncertainty           -0.154    12.797    
    SLICE_X0Y82          FDSE (Setup_fdse_C_D)        0.077    12.874    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/p_Val2_3_reg_1441_reg[1]
  -------------------------------------------------------------------
                         required time                         12.874    
                         arrival time                         -13.555    
  -------------------------------------------------------------------
                         slack                                 -0.681    

Slack (VIOLATED) :        -0.669ns  (required time - arrival time)
  Source:                 system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/p_Val2_3_reg_1441_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.545ns  (logic 6.121ns (58.048%)  route 4.424ns (41.952%))
  Logic Levels:           12  (CARRY4=5 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.721 - 10.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       1.694     3.002    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ap_clk
    RAMB18_X0Y31         RAMB18E1                                     r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y31         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.456 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/DOBDO[1]
                         net (fo=2, routed)           0.609     6.066    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/DOBDO[1]
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.124     6.190 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/right_border_buf_0_s_fu_152[1]_i_1/O
                         net (fo=4, routed)           0.624     6.814    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/col_buf_0_val_0_0_fu_834_p3[1]
    SLICE_X4Y79          LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/src_kernel_win_0_va_4_fu_144[1]_i_1/O
                         net (fo=3, routed)           0.627     7.565    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/D[1]
    SLICE_X5Y79          LUT2 (Prop_lut2_I0_O)        0.124     7.689 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[3]_i_13/O
                         net (fo=1, routed)           0.000     7.689    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[3]_i_13_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.329 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[3]_i_10/O[3]
                         net (fo=4, routed)           0.643     8.972    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/O[3]
    SLICE_X3Y79          LUT2 (Prop_lut2_I1_O)        0.306     9.278 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[7]_i_75/O
                         net (fo=1, routed)           0.000     9.278    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[7]_i_75_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.679 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.679    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[7]_i_43_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.013 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[7]_i_27/O[1]
                         net (fo=5, routed)           0.462    10.475    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/tmp23_fu_1070_p2[4]
    SLICE_X2Y79          LUT4 (Prop_lut4_I2_O)        0.303    10.778 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[7]_i_51/O
                         net (fo=1, routed)           0.619    11.396    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[7]_i_51_n_0
    SLICE_X1Y81          LUT6 (Prop_lut6_I2_O)        0.124    11.520 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[7]_i_25/O
                         net (fo=1, routed)           0.000    11.520    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[7]_i_25_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.070 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.070    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[7]_i_5_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.404 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[7]_i_3/O[1]
                         net (fo=8, routed)           0.840    13.244    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U_n_46
    SLICE_X0Y82          LUT4 (Prop_lut4_I2_O)        0.303    13.547 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/p_Val2_3_reg_1441[0]_i_1/O
                         net (fo=1, routed)           0.000    13.547    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/p_Val2_3_reg_1441[0]_i_1_n_0
    SLICE_X0Y82          FDSE                                         r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/p_Val2_3_reg_1441_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       1.529    12.721    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/ap_clk
    SLICE_X0Y82          FDSE                                         r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/p_Val2_3_reg_1441_reg[0]/C
                         clock pessimism              0.230    12.951    
                         clock uncertainty           -0.154    12.797    
    SLICE_X0Y82          FDSE (Setup_fdse_C_D)        0.081    12.878    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/p_Val2_3_reg_1441_reg[0]
  -------------------------------------------------------------------
                         required time                         12.878    
                         arrival time                         -13.547    
  -------------------------------------------------------------------
                         slack                                 -0.669    

Slack (VIOLATED) :        -0.662ns  (required time - arrival time)
  Source:                 system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/p_Val2_3_reg_1441_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.575ns  (logic 6.143ns (58.092%)  route 4.432ns (41.908%))
  Logic Levels:           12  (CARRY4=5 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.721 - 10.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       1.694     3.002    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ap_clk
    RAMB18_X0Y31         RAMB18E1                                     r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y31         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.456 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/DOBDO[1]
                         net (fo=2, routed)           0.609     6.066    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/DOBDO[1]
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.124     6.190 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/right_border_buf_0_s_fu_152[1]_i_1/O
                         net (fo=4, routed)           0.624     6.814    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/col_buf_0_val_0_0_fu_834_p3[1]
    SLICE_X4Y79          LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/src_kernel_win_0_va_4_fu_144[1]_i_1/O
                         net (fo=3, routed)           0.627     7.565    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/D[1]
    SLICE_X5Y79          LUT2 (Prop_lut2_I0_O)        0.124     7.689 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[3]_i_13/O
                         net (fo=1, routed)           0.000     7.689    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[3]_i_13_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.329 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[3]_i_10/O[3]
                         net (fo=4, routed)           0.643     8.972    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/O[3]
    SLICE_X3Y79          LUT2 (Prop_lut2_I1_O)        0.306     9.278 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[7]_i_75/O
                         net (fo=1, routed)           0.000     9.278    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[7]_i_75_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.679 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.679    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[7]_i_43_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.013 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[7]_i_27/O[1]
                         net (fo=5, routed)           0.462    10.475    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/tmp23_fu_1070_p2[4]
    SLICE_X2Y79          LUT4 (Prop_lut4_I2_O)        0.303    10.778 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[7]_i_51/O
                         net (fo=1, routed)           0.619    11.396    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[7]_i_51_n_0
    SLICE_X1Y81          LUT6 (Prop_lut6_I2_O)        0.124    11.520 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[7]_i_25/O
                         net (fo=1, routed)           0.000    11.520    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[7]_i_25_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.070 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.070    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[7]_i_5_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.404 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[7]_i_3/O[1]
                         net (fo=8, routed)           0.848    13.252    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U_n_46
    SLICE_X0Y82          LUT4 (Prop_lut4_I2_O)        0.325    13.577 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/p_Val2_3_reg_1441[6]_i_1/O
                         net (fo=1, routed)           0.000    13.577    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/p_Val2_3_reg_1441[6]_i_1_n_0
    SLICE_X0Y82          FDSE                                         r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/p_Val2_3_reg_1441_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       1.529    12.721    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/ap_clk
    SLICE_X0Y82          FDSE                                         r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/p_Val2_3_reg_1441_reg[6]/C
                         clock pessimism              0.230    12.951    
                         clock uncertainty           -0.154    12.797    
    SLICE_X0Y82          FDSE (Setup_fdse_C_D)        0.118    12.915    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/p_Val2_3_reg_1441_reg[6]
  -------------------------------------------------------------------
                         required time                         12.915    
                         arrival time                         -13.577    
  -------------------------------------------------------------------
                         slack                                 -0.662    

Slack (VIOLATED) :        -0.660ns  (required time - arrival time)
  Source:                 system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/p_Val2_3_reg_1441_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.573ns  (logic 6.149ns (58.159%)  route 4.424ns (41.840%))
  Logic Levels:           12  (CARRY4=5 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.721 - 10.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       1.694     3.002    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ap_clk
    RAMB18_X0Y31         RAMB18E1                                     r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y31         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.456 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/DOBDO[1]
                         net (fo=2, routed)           0.609     6.066    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/DOBDO[1]
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.124     6.190 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/right_border_buf_0_s_fu_152[1]_i_1/O
                         net (fo=4, routed)           0.624     6.814    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/col_buf_0_val_0_0_fu_834_p3[1]
    SLICE_X4Y79          LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/src_kernel_win_0_va_4_fu_144[1]_i_1/O
                         net (fo=3, routed)           0.627     7.565    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/D[1]
    SLICE_X5Y79          LUT2 (Prop_lut2_I0_O)        0.124     7.689 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[3]_i_13/O
                         net (fo=1, routed)           0.000     7.689    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[3]_i_13_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.329 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[3]_i_10/O[3]
                         net (fo=4, routed)           0.643     8.972    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/O[3]
    SLICE_X3Y79          LUT2 (Prop_lut2_I1_O)        0.306     9.278 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[7]_i_75/O
                         net (fo=1, routed)           0.000     9.278    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[7]_i_75_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.679 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.679    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[7]_i_43_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.013 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[7]_i_27/O[1]
                         net (fo=5, routed)           0.462    10.475    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/tmp23_fu_1070_p2[4]
    SLICE_X2Y79          LUT4 (Prop_lut4_I2_O)        0.303    10.778 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[7]_i_51/O
                         net (fo=1, routed)           0.619    11.396    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[7]_i_51_n_0
    SLICE_X1Y81          LUT6 (Prop_lut6_I2_O)        0.124    11.520 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[7]_i_25/O
                         net (fo=1, routed)           0.000    11.520    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[7]_i_25_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.070 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.070    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[7]_i_5_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.404 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[7]_i_3/O[1]
                         net (fo=8, routed)           0.840    13.244    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U_n_46
    SLICE_X0Y82          LUT4 (Prop_lut4_I2_O)        0.331    13.575 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/p_Val2_3_reg_1441[7]_i_2/O
                         net (fo=1, routed)           0.000    13.575    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/p_Val2_3_reg_1441[7]_i_2_n_0
    SLICE_X0Y82          FDSE                                         r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/p_Val2_3_reg_1441_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       1.529    12.721    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/ap_clk
    SLICE_X0Y82          FDSE                                         r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/p_Val2_3_reg_1441_reg[7]/C
                         clock pessimism              0.230    12.951    
                         clock uncertainty           -0.154    12.797    
    SLICE_X0Y82          FDSE (Setup_fdse_C_D)        0.118    12.915    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/p_Val2_3_reg_1441_reg[7]
  -------------------------------------------------------------------
                         required time                         12.915    
                         arrival time                         -13.575    
  -------------------------------------------------------------------
                         slack                                 -0.660    

Slack (VIOLATED) :        -0.555ns  (required time - arrival time)
  Source:                 system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/p_Val2_3_reg_1441_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.382ns  (logic 6.121ns (58.960%)  route 4.261ns (41.040%))
  Logic Levels:           12  (CARRY4=5 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 12.722 - 10.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       1.694     3.002    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ap_clk
    RAMB18_X0Y31         RAMB18E1                                     r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y31         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.456 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/DOBDO[1]
                         net (fo=2, routed)           0.609     6.066    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/DOBDO[1]
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.124     6.190 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/right_border_buf_0_s_fu_152[1]_i_1/O
                         net (fo=4, routed)           0.624     6.814    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/col_buf_0_val_0_0_fu_834_p3[1]
    SLICE_X4Y79          LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/src_kernel_win_0_va_4_fu_144[1]_i_1/O
                         net (fo=3, routed)           0.627     7.565    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/D[1]
    SLICE_X5Y79          LUT2 (Prop_lut2_I0_O)        0.124     7.689 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[3]_i_13/O
                         net (fo=1, routed)           0.000     7.689    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[3]_i_13_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.329 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[3]_i_10/O[3]
                         net (fo=4, routed)           0.643     8.972    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/O[3]
    SLICE_X3Y79          LUT2 (Prop_lut2_I1_O)        0.306     9.278 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[7]_i_75/O
                         net (fo=1, routed)           0.000     9.278    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[7]_i_75_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.679 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.679    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[7]_i_43_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.013 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[7]_i_27/O[1]
                         net (fo=5, routed)           0.462    10.475    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/tmp23_fu_1070_p2[4]
    SLICE_X2Y79          LUT4 (Prop_lut4_I2_O)        0.303    10.778 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[7]_i_51/O
                         net (fo=1, routed)           0.619    11.396    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[7]_i_51_n_0
    SLICE_X1Y81          LUT6 (Prop_lut6_I2_O)        0.124    11.520 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[7]_i_25/O
                         net (fo=1, routed)           0.000    11.520    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[7]_i_25_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.070 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.070    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[7]_i_5_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.404 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[7]_i_3/O[1]
                         net (fo=8, routed)           0.677    13.081    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U_n_46
    SLICE_X1Y83          LUT4 (Prop_lut4_I2_O)        0.303    13.384 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/p_Val2_3_reg_1441[3]_i_1/O
                         net (fo=1, routed)           0.000    13.384    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/p_Val2_3_reg_1441[3]_i_1_n_0
    SLICE_X1Y83          FDSE                                         r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/p_Val2_3_reg_1441_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       1.530    12.722    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/ap_clk
    SLICE_X1Y83          FDSE                                         r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/p_Val2_3_reg_1441_reg[3]/C
                         clock pessimism              0.230    12.952    
                         clock uncertainty           -0.154    12.798    
    SLICE_X1Y83          FDSE (Setup_fdse_C_D)        0.031    12.829    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/p_Val2_3_reg_1441_reg[3]
  -------------------------------------------------------------------
                         required time                         12.829    
                         arrival time                         -13.384    
  -------------------------------------------------------------------
                         slack                                 -0.555    

Slack (VIOLATED) :        -0.540ns  (required time - arrival time)
  Source:                 system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/p_Val2_3_reg_1441_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.411ns  (logic 6.150ns (59.074%)  route 4.261ns (40.926%))
  Logic Levels:           12  (CARRY4=5 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 12.722 - 10.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       1.694     3.002    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ap_clk
    RAMB18_X0Y31         RAMB18E1                                     r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y31         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.456 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/DOBDO[1]
                         net (fo=2, routed)           0.609     6.066    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/DOBDO[1]
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.124     6.190 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/right_border_buf_0_s_fu_152[1]_i_1/O
                         net (fo=4, routed)           0.624     6.814    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/col_buf_0_val_0_0_fu_834_p3[1]
    SLICE_X4Y79          LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/src_kernel_win_0_va_4_fu_144[1]_i_1/O
                         net (fo=3, routed)           0.627     7.565    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/D[1]
    SLICE_X5Y79          LUT2 (Prop_lut2_I0_O)        0.124     7.689 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[3]_i_13/O
                         net (fo=1, routed)           0.000     7.689    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[3]_i_13_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.329 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[3]_i_10/O[3]
                         net (fo=4, routed)           0.643     8.972    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/O[3]
    SLICE_X3Y79          LUT2 (Prop_lut2_I1_O)        0.306     9.278 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[7]_i_75/O
                         net (fo=1, routed)           0.000     9.278    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[7]_i_75_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.679 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.679    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[7]_i_43_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.013 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[7]_i_27/O[1]
                         net (fo=5, routed)           0.462    10.475    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/tmp23_fu_1070_p2[4]
    SLICE_X2Y79          LUT4 (Prop_lut4_I2_O)        0.303    10.778 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[7]_i_51/O
                         net (fo=1, routed)           0.619    11.396    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[7]_i_51_n_0
    SLICE_X1Y81          LUT6 (Prop_lut6_I2_O)        0.124    11.520 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[7]_i_25/O
                         net (fo=1, routed)           0.000    11.520    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441[7]_i_25_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.070 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.070    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[7]_i_5_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.404 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/p_Val2_3_reg_1441_reg[7]_i_3/O[1]
                         net (fo=8, routed)           0.677    13.081    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U_n_46
    SLICE_X1Y83          LUT4 (Prop_lut4_I2_O)        0.332    13.413 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/p_Val2_3_reg_1441[4]_i_1/O
                         net (fo=1, routed)           0.000    13.413    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/p_Val2_3_reg_1441[4]_i_1_n_0
    SLICE_X1Y83          FDSE                                         r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/p_Val2_3_reg_1441_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       1.530    12.722    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/ap_clk
    SLICE_X1Y83          FDSE                                         r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/p_Val2_3_reg_1441_reg[4]/C
                         clock pessimism              0.230    12.952    
                         clock uncertainty           -0.154    12.798    
    SLICE_X1Y83          FDSE (Setup_fdse_C_D)        0.075    12.873    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/p_Val2_3_reg_1441_reg[4]
  -------------------------------------------------------------------
                         required time                         12.873    
                         arrival time                         -13.413    
  -------------------------------------------------------------------
                         slack                                 -0.540    

Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/t_V_2_reg_277_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.066ns  (logic 3.630ns (45.003%)  route 4.436ns (54.997%))
  Logic Levels:           16  (CARRY4=12 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.720 - 10.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       1.647     2.955    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/ap_clk
    SLICE_X14Y73         FDRE                                         r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/t_V_2_reg_277_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y73         FDRE (Prop_fdre_C_Q)         0.456     3.411 f  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/t_V_2_reg_277_reg[1]/Q
                         net (fo=7, routed)           0.629     4.040    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/out[1]
    SLICE_X17Y74         LUT1 (Prop_lut1_I0_O)        0.124     4.164 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_85/O
                         net (fo=1, routed)           0.000     4.164    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_85_n_0
    SLICE_X17Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.696 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_33/CO[3]
                         net (fo=1, routed)           0.009     4.705    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_33_n_0
    SLICE_X17Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.819 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.819    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_30_n_0
    SLICE_X17Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.933 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.933    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_27_n_0
    SLICE_X17Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.047 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_149/CO[3]
                         net (fo=1, routed)           0.000     5.047    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_149_n_0
    SLICE_X17Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.161 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_125/CO[3]
                         net (fo=1, routed)           0.000     5.161    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_125_n_0
    SLICE_X17Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.275 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     5.275    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_94_n_0
    SLICE_X17Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     5.389    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_44_n_0
    SLICE_X17Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.628 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_26/O[2]
                         net (fo=81, routed)          0.837     6.465    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/O[0]
    SLICE_X23Y77         LUT3 (Prop_lut3_I1_O)        0.296     6.761 f  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_208/O
                         net (fo=2, routed)           0.664     7.426    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_208_n_0
    SLICE_X13Y76         LUT6 (Prop_lut6_I1_O)        0.326     7.752 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_173/O
                         net (fo=1, routed)           0.331     8.083    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_173_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.590 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_130/CO[3]
                         net (fo=1, routed)           0.000     8.590    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_130_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.704 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.704    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_99_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.818 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.818    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_52_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.932 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_28/CO[3]
                         net (fo=11, routed)          1.091    10.023    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/tmp_11_fu_735_p2
    SLICE_X13Y76         LUT6 (Prop_lut6_I4_O)        0.124    10.147 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_11/O
                         net (fo=4, routed)           0.874    11.021    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ADDRBWRADDR[2]
    RAMB18_X0Y32         RAMB18E1                                     r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       1.528    12.720    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ap_clk
    RAMB18_X0Y32         RAMB18E1                                     r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.230    12.950    
                         clock uncertainty           -0.154    12.796    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    12.230    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.230    
                         arrival time                         -11.021    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.272ns  (required time - arrival time)
  Source:                 system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/t_V_2_reg_277_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.999ns  (logic 3.630ns (45.382%)  route 4.369ns (54.618%))
  Logic Levels:           16  (CARRY4=12 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       1.647     2.955    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/ap_clk
    SLICE_X14Y73         FDRE                                         r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/t_V_2_reg_277_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y73         FDRE (Prop_fdre_C_Q)         0.456     3.411 f  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/t_V_2_reg_277_reg[1]/Q
                         net (fo=7, routed)           0.629     4.040    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/out[1]
    SLICE_X17Y74         LUT1 (Prop_lut1_I0_O)        0.124     4.164 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_85/O
                         net (fo=1, routed)           0.000     4.164    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_85_n_0
    SLICE_X17Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.696 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_33/CO[3]
                         net (fo=1, routed)           0.009     4.705    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_33_n_0
    SLICE_X17Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.819 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.819    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_30_n_0
    SLICE_X17Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.933 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.933    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_27_n_0
    SLICE_X17Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.047 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_149/CO[3]
                         net (fo=1, routed)           0.000     5.047    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_149_n_0
    SLICE_X17Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.161 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_125/CO[3]
                         net (fo=1, routed)           0.000     5.161    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_125_n_0
    SLICE_X17Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.275 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     5.275    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_94_n_0
    SLICE_X17Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     5.389    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_44_n_0
    SLICE_X17Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.628 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_26/O[2]
                         net (fo=81, routed)          0.837     6.465    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/O[0]
    SLICE_X23Y77         LUT3 (Prop_lut3_I1_O)        0.296     6.761 f  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_208/O
                         net (fo=2, routed)           0.664     7.426    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_208_n_0
    SLICE_X13Y76         LUT6 (Prop_lut6_I1_O)        0.326     7.752 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_173/O
                         net (fo=1, routed)           0.331     8.083    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_173_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.590 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_130/CO[3]
                         net (fo=1, routed)           0.000     8.590    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_130_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.704 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.704    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_99_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.818 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.818    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_52_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.932 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_28/CO[3]
                         net (fo=11, routed)          1.091    10.023    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/tmp_11_fu_735_p2
    SLICE_X13Y76         LUT6 (Prop_lut6_I4_O)        0.124    10.147 r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_11/O
                         net (fo=4, routed)           0.807    10.954    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ADDRBWRADDR[2]
    RAMB18_X0Y31         RAMB18E1                                     r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       1.523    12.715    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ap_clk
    RAMB18_X0Y31         RAMB18E1                                     r  system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.230    12.945    
                         clock uncertainty           -0.154    12.791    
    RAMB18_X0Y31         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    12.225    system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.225    
                         arrival time                         -10.954    
  -------------------------------------------------------------------
                         slack                                  1.272    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_cmd_cmplt_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.098%)  route 0.250ns (63.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       0.558     0.899    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X23Y54         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_cmd_cmplt_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_cmd_cmplt_reg_reg/Q
                         net (fo=1, routed)           0.250     1.289    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[17]
    SLICE_X24Y48         SRL16E                                       r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       0.829     1.199    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X24Y48         SRL16E                                       r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4/CLK
                         clock pessimism             -0.029     1.170    
    SLICE_X24Y48         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.278    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.183ns (45.791%)  route 0.217ns (54.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       0.565     0.906    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X9Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[8]/Q
                         net (fo=1, routed)           0.217     1.263    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[8]
    SLICE_X9Y49          LUT3 (Prop_lut3_I2_O)        0.042     1.305 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[8]_i_1__2/O
                         net (fo=1, routed)           0.000     1.305    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[8]_i_1__2_n_0
    SLICE_X9Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       0.835     1.205    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X9Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[8]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X9Y49          FDRE (Hold_fdre_C_D)         0.107     1.283    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1142]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1142]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.226ns (59.705%)  route 0.153ns (40.295%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       0.550     0.891    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X23Y22         FDRE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1142]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1142]/Q
                         net (fo=1, routed)           0.153     1.171    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg_n_0_[1142]
    SLICE_X21Y23         LUT2 (Prop_lut2_I0_O)        0.098     1.269 r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1142]_i_1__0/O
                         net (fo=1, routed)           0.000     1.269    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1142]_i_1__0_n_0
    SLICE_X21Y23         FDRE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1142]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       0.815     1.185    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X21Y23         FDRE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1142]/C
                         clock pessimism             -0.034     1.151    
    SLICE_X21Y23         FDRE (Hold_fdre_C_D)         0.091     1.242    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1142]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.148ns (47.575%)  route 0.163ns (52.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       0.564     0.905    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/aclk
    SLICE_X28Y49         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.148     1.053 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][11]/Q
                         net (fo=1, routed)           0.163     1.216    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/out_data[11]
    SLICE_X31Y51         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       0.831     1.201    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/aclk
    SLICE_X31Y51         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.016     1.188    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[1].start_address_vid_reg[1][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.518%)  route 0.225ns (61.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       0.549     0.890    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_s2mm_aclk
    SLICE_X23Y70         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y70         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[22]/Q
                         net (fo=2, routed)           0.225     1.256    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1[22]
    SLICE_X18Y68         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[1].start_address_vid_reg[1][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       0.821     1.191    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_s2mm_aclk
    SLICE_X18Y68         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[1].start_address_vid_reg[1][22]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X18Y68         FDRE (Hold_fdre_C_D)         0.070     1.227    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[1].start_address_vid_reg[1][22]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.271ns (66.139%)  route 0.139ns (33.861%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       0.591     0.932    system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y50         FDRE                                         r  system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164     1.096 r  system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2, routed)           0.139     1.234    system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/data11[0]
    SLICE_X41Y49         LUT6 (Prop_lut6_I1_O)        0.045     1.279 r  system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/axi_rdata[0]_i_2/O
                         net (fo=1, routed)           0.000     1.279    system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/axi_rdata[0]_i_2_n_0
    SLICE_X41Y49         MUXF7 (Prop_muxf7_I0_O)      0.062     1.341 r  system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/axi_rdata_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.341    system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/reg_data_out[0]
    SLICE_X41Y49         FDRE                                         r  system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       0.862     1.232    system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y49         FDRE                                         r  system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism             -0.029     1.203    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.105     1.308    system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       0.562     0.903    system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X11Y15         FDRE                                         r  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=111, routed)         0.218     1.262    system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/ADDRD0
    SLICE_X10Y15         RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       0.828     1.198    system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/WCLK
    SLICE_X10Y15         RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/CLK
                         clock pessimism             -0.282     0.916    
    SLICE_X10Y15         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.226    system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       0.562     0.903    system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X11Y15         FDRE                                         r  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=111, routed)         0.218     1.262    system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/ADDRD0
    SLICE_X10Y15         RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       0.828     1.198    system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/WCLK
    SLICE_X10Y15         RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA_D1/CLK
                         clock pessimism             -0.282     0.916    
    SLICE_X10Y15         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.226    system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       0.562     0.903    system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X11Y15         FDRE                                         r  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=111, routed)         0.218     1.262    system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/ADDRD0
    SLICE_X10Y15         RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       0.828     1.198    system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/WCLK
    SLICE_X10Y15         RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB/CLK
                         clock pessimism             -0.282     0.916    
    SLICE_X10Y15         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.226    system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       0.562     0.903    system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X11Y15         FDRE                                         r  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=111, routed)         0.218     1.262    system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/ADDRD0
    SLICE_X10Y15         RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       0.828     1.198    system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/WCLK
    SLICE_X10Y15         RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB_D1/CLK
                         clock pessimism             -0.282     0.916    
    SLICE_X10Y15         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.226    system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y0  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y31     system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y30     system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y1      system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y32     system_i/ov5640_sobel_0/inst/Sobel_U0/grp_Filter2D_fu_80/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y2      system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y4      system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y12     system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y13     system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y28     system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X0Y0  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X0Y0  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y22      system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y26      system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y26      system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y26      system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y26      system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y26      system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMC/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y0  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y0  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y24      system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y24      system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y24      system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y24      system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y24      system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y24      system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFR/I              n/a            1.666         2.000       0.334      BUFR_X0Y1        system_i/axi_dynclk_0/U0/BUFR_inst/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.000       0.751      MMCME2_ADV_X0Y0  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.000       211.360    MMCME2_ADV_X0Y0  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  lcd_clk_OBUF
  To Clock:  lcd_clk_OBUF

Setup :            0  Failing Endpoints,  Worst Slack        1.420ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.420ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][1]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_clk_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lcd_clk_OBUF rise@10.000ns - lcd_clk_OBUF rise@0.000ns)
  Data Path Delay:        8.411ns  (logic 0.779ns (9.261%)  route 7.632ns (90.739%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 15.399 - 10.000 ) 
    Source Clock Delay      (SCD):    6.059ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       1.677     2.985    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.063     4.136    system_i/axi_dynclk_0/U0/I
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031     5.167 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2501, routed)        0.892     6.059    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X30Y49         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.478     6.537 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=364, routed)         7.632    14.169    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X36Y11         LUT3 (Prop_lut3_I1_O)        0.301    14.470 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg[49][1]_i_1/O
                         net (fo=1, routed)           0.000    14.470    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/p_0_in[1]
    SLICE_X36Y11         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_OBUF rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       1.487    12.679    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.762 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.960    13.722    system_i/axi_dynclk_0/U0/I
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    14.641 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2501, routed)        0.759    15.399    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X36Y11         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][1]/C
                         clock pessimism              0.527    15.926    
                         clock uncertainty           -0.066    15.860    
    SLICE_X36Y11         FDRE (Setup_fdre_C_D)        0.031    15.891    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][1]
  -------------------------------------------------------------------
                         required time                         15.891    
                         arrival time                         -14.470    
  -------------------------------------------------------------------
                         slack                                  1.420    

Slack (MET) :             1.428ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][5]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_clk_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lcd_clk_OBUF rise@10.000ns - lcd_clk_OBUF rise@0.000ns)
  Data Path Delay:        8.405ns  (logic 0.779ns (9.269%)  route 7.626ns (90.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 15.399 - 10.000 ) 
    Source Clock Delay      (SCD):    6.059ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       1.677     2.985    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.063     4.136    system_i/axi_dynclk_0/U0/I
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031     5.167 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2501, routed)        0.892     6.059    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X30Y49         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.478     6.537 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=364, routed)         7.626    14.163    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X36Y11         LUT3 (Prop_lut3_I1_O)        0.301    14.464 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg[49][5]_i_1/O
                         net (fo=1, routed)           0.000    14.464    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/p_0_in[5]
    SLICE_X36Y11         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_OBUF rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       1.487    12.679    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.762 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.960    13.722    system_i/axi_dynclk_0/U0/I
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    14.641 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2501, routed)        0.759    15.399    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X36Y11         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][5]/C
                         clock pessimism              0.527    15.926    
                         clock uncertainty           -0.066    15.860    
    SLICE_X36Y11         FDRE (Setup_fdre_C_D)        0.032    15.892    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][5]
  -------------------------------------------------------------------
                         required time                         15.892    
                         arrival time                         -14.464    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.487ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][11]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_clk_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lcd_clk_OBUF rise@10.000ns - lcd_clk_OBUF rise@0.000ns)
  Data Path Delay:        8.344ns  (logic 0.779ns (9.336%)  route 7.565ns (90.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 15.400 - 10.000 ) 
    Source Clock Delay      (SCD):    6.059ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       1.677     2.985    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.063     4.136    system_i/axi_dynclk_0/U0/I
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031     5.167 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2501, routed)        0.892     6.059    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X30Y49         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.478     6.537 f  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=364, routed)         7.565    14.102    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X39Y9          LUT2 (Prop_lut2_I0_O)        0.301    14.403 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][11]_i_1/O
                         net (fo=1, routed)           0.000    14.403    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][11]_0
    SLICE_X39Y9          FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_OBUF rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       1.487    12.679    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.762 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.960    13.722    system_i/axi_dynclk_0/U0/I
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    14.641 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2501, routed)        0.760    15.401    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X39Y9          FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][11]/C
                         clock pessimism              0.527    15.927    
                         clock uncertainty           -0.066    15.861    
    SLICE_X39Y9          FDRE (Setup_fdre_C_D)        0.029    15.890    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][11]
  -------------------------------------------------------------------
                         required time                         15.890    
                         arrival time                         -14.403    
  -------------------------------------------------------------------
                         slack                                  1.487    

Slack (MET) :             1.564ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][3]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_clk_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lcd_clk_OBUF rise@10.000ns - lcd_clk_OBUF rise@0.000ns)
  Data Path Delay:        8.270ns  (logic 0.779ns (9.420%)  route 7.491ns (90.581%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 15.400 - 10.000 ) 
    Source Clock Delay      (SCD):    6.059ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       1.677     2.985    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.063     4.136    system_i/axi_dynclk_0/U0/I
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031     5.167 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2501, routed)        0.892     6.059    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X30Y49         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.478     6.537 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=364, routed)         7.491    14.028    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X36Y10         LUT3 (Prop_lut3_I1_O)        0.301    14.329 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][3]_i_1/O
                         net (fo=1, routed)           0.000    14.329    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][3]_0
    SLICE_X36Y10         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_OBUF rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       1.487    12.679    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.762 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.960    13.722    system_i/axi_dynclk_0/U0/I
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    14.641 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2501, routed)        0.760    15.401    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X36Y10         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][3]/C
                         clock pessimism              0.527    15.927    
                         clock uncertainty           -0.066    15.861    
    SLICE_X36Y10         FDRE (Setup_fdre_C_D)        0.032    15.893    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][3]
  -------------------------------------------------------------------
                         required time                         15.893    
                         arrival time                         -14.329    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.615ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][9]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_clk_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lcd_clk_OBUF rise@10.000ns - lcd_clk_OBUF rise@0.000ns)
  Data Path Delay:        8.219ns  (logic 0.779ns (9.478%)  route 7.440ns (90.522%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 15.400 - 10.000 ) 
    Source Clock Delay      (SCD):    6.059ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       1.677     2.985    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.063     4.136    system_i/axi_dynclk_0/U0/I
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031     5.167 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2501, routed)        0.892     6.059    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X30Y49         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.478     6.537 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=364, routed)         7.440    13.977    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X37Y10         LUT3 (Prop_lut3_I1_O)        0.301    14.278 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][9]_i_1/O
                         net (fo=1, routed)           0.000    14.278    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][9]_0
    SLICE_X37Y10         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_OBUF rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       1.487    12.679    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.762 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.960    13.722    system_i/axi_dynclk_0/U0/I
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    14.641 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2501, routed)        0.760    15.401    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X37Y10         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][9]/C
                         clock pessimism              0.527    15.927    
                         clock uncertainty           -0.066    15.861    
    SLICE_X37Y10         FDRE (Setup_fdre_C_D)        0.032    15.893    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][9]
  -------------------------------------------------------------------
                         required time                         15.893    
                         arrival time                         -14.278    
  -------------------------------------------------------------------
                         slack                                  1.615    

Slack (MET) :             1.616ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][9]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_clk_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lcd_clk_OBUF rise@10.000ns - lcd_clk_OBUF rise@0.000ns)
  Data Path Delay:        8.217ns  (logic 0.779ns (9.481%)  route 7.438ns (90.519%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 15.400 - 10.000 ) 
    Source Clock Delay      (SCD):    6.059ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       1.677     2.985    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.063     4.136    system_i/axi_dynclk_0/U0/I
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031     5.167 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2501, routed)        0.892     6.059    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X30Y49         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.478     6.537 f  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=364, routed)         7.438    13.975    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X37Y10         LUT2 (Prop_lut2_I0_O)        0.301    14.276 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][9]_i_1/O
                         net (fo=1, routed)           0.000    14.276    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][9]_0
    SLICE_X37Y10         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_OBUF rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       1.487    12.679    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.762 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.960    13.722    system_i/axi_dynclk_0/U0/I
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    14.641 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2501, routed)        0.760    15.401    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X37Y10         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][9]/C
                         clock pessimism              0.527    15.927    
                         clock uncertainty           -0.066    15.861    
    SLICE_X37Y10         FDRE (Setup_fdre_C_D)        0.031    15.892    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][9]
  -------------------------------------------------------------------
                         required time                         15.892    
                         arrival time                         -14.276    
  -------------------------------------------------------------------
                         slack                                  1.616    

Slack (MET) :             1.620ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][3]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_clk_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lcd_clk_OBUF rise@10.000ns - lcd_clk_OBUF rise@0.000ns)
  Data Path Delay:        8.213ns  (logic 0.779ns (9.485%)  route 7.434ns (90.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 15.400 - 10.000 ) 
    Source Clock Delay      (SCD):    6.059ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       1.677     2.985    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.063     4.136    system_i/axi_dynclk_0/U0/I
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031     5.167 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2501, routed)        0.892     6.059    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X30Y49         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.478     6.537 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=364, routed)         7.434    13.971    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X39Y9          LUT3 (Prop_lut3_I1_O)        0.301    14.272 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][3]_i_1/O
                         net (fo=1, routed)           0.000    14.272    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][3]_0
    SLICE_X39Y9          FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_OBUF rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       1.487    12.679    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.762 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.960    13.722    system_i/axi_dynclk_0/U0/I
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    14.641 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2501, routed)        0.760    15.401    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X39Y9          FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][3]/C
                         clock pessimism              0.527    15.927    
                         clock uncertainty           -0.066    15.861    
    SLICE_X39Y9          FDRE (Setup_fdre_C_D)        0.031    15.892    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][3]
  -------------------------------------------------------------------
                         required time                         15.892    
                         arrival time                         -14.272    
  -------------------------------------------------------------------
                         slack                                  1.620    

Slack (MET) :             1.625ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][5]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_clk_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lcd_clk_OBUF rise@10.000ns - lcd_clk_OBUF rise@0.000ns)
  Data Path Delay:        8.207ns  (logic 0.779ns (9.492%)  route 7.428ns (90.508%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 15.399 - 10.000 ) 
    Source Clock Delay      (SCD):    6.059ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       1.677     2.985    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.063     4.136    system_i/axi_dynclk_0/U0/I
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031     5.167 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2501, routed)        0.892     6.059    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X30Y49         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.478     6.537 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=364, routed)         7.428    13.965    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X36Y11         LUT3 (Prop_lut3_I1_O)        0.301    14.266 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][5]_i_1/O
                         net (fo=1, routed)           0.000    14.266    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][5]_0
    SLICE_X36Y11         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_OBUF rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       1.487    12.679    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.762 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.960    13.722    system_i/axi_dynclk_0/U0/I
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    14.641 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2501, routed)        0.759    15.399    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X36Y11         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][5]/C
                         clock pessimism              0.527    15.926    
                         clock uncertainty           -0.066    15.860    
    SLICE_X36Y11         FDRE (Setup_fdre_C_D)        0.031    15.891    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][5]
  -------------------------------------------------------------------
                         required time                         15.891    
                         arrival time                         -14.266    
  -------------------------------------------------------------------
                         slack                                  1.625    

Slack (MET) :             1.835ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][3]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_clk_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lcd_clk_OBUF rise@10.000ns - lcd_clk_OBUF rise@0.000ns)
  Data Path Delay:        7.998ns  (logic 0.779ns (9.740%)  route 7.219ns (90.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 15.400 - 10.000 ) 
    Source Clock Delay      (SCD):    6.059ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       1.677     2.985    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.063     4.136    system_i/axi_dynclk_0/U0/I
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031     5.167 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2501, routed)        0.892     6.059    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X30Y49         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.478     6.537 f  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=364, routed)         7.219    13.756    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X36Y10         LUT2 (Prop_lut2_I0_O)        0.301    14.057 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][3]_i_1/O
                         net (fo=1, routed)           0.000    14.057    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][3]_0
    SLICE_X36Y10         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_OBUF rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       1.487    12.679    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.762 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.960    13.722    system_i/axi_dynclk_0/U0/I
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    14.641 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2501, routed)        0.760    15.401    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X36Y10         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][3]/C
                         clock pessimism              0.527    15.927    
                         clock uncertainty           -0.066    15.861    
    SLICE_X36Y10         FDRE (Setup_fdre_C_D)        0.031    15.892    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][3]
  -------------------------------------------------------------------
                         required time                         15.892    
                         arrival time                         -14.057    
  -------------------------------------------------------------------
                         slack                                  1.835    

Slack (MET) :             1.878ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][9]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_clk_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lcd_clk_OBUF rise@10.000ns - lcd_clk_OBUF rise@0.000ns)
  Data Path Delay:        7.955ns  (logic 0.779ns (9.792%)  route 7.176ns (90.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 15.400 - 10.000 ) 
    Source Clock Delay      (SCD):    6.059ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       1.677     2.985    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.063     4.136    system_i/axi_dynclk_0/U0/I
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031     5.167 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2501, routed)        0.892     6.059    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X30Y49         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.478     6.537 f  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=364, routed)         7.176    13.713    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X37Y9          LUT2 (Prop_lut2_I0_O)        0.301    14.014 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][9]_i_1/O
                         net (fo=1, routed)           0.000    14.014    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][9]_0
    SLICE_X37Y9          FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_OBUF rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       1.487    12.679    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.762 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.960    13.722    system_i/axi_dynclk_0/U0/I
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    14.641 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2501, routed)        0.760    15.401    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X37Y9          FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][9]/C
                         clock pessimism              0.527    15.927    
                         clock uncertainty           -0.066    15.861    
    SLICE_X37Y9          FDRE (Setup_fdre_C_D)        0.031    15.892    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][9]
  -------------------------------------------------------------------
                         required time                         15.892    
                         arrival time                         -14.014    
  -------------------------------------------------------------------
                         slack                                  1.878    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][23]/C
                            (rising edge-triggered cell FDSE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][23]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_clk_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_OBUF rise@0.000ns - lcd_clk_OBUF rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       0.546     0.887    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.363     1.299    system_i/axi_dynclk_0/U0/I
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     1.569 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2501, routed)        0.261     1.831    system_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X39Y34         FDSE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDSE (Prop_fdse_C_Q)         0.141     1.972 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][23]/Q
                         net (fo=1, routed)           0.052     2.024    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/genr_regs[194]
    SLICE_X38Y34         LUT3 (Prop_lut3_I0_O)        0.045     2.069 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][23]_i_1/O
                         net (fo=1, routed)           0.000     2.069    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][23]_0
    SLICE_X38Y34         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       0.812     1.182    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.402     1.637    system_i/axi_dynclk_0/U0/I
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     2.068 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2501, routed)        0.294     2.362    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X38Y34         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][23]/C
                         clock pessimism             -0.519     1.843    
    SLICE_X38Y34         FDRE (Hold_fdre_C_D)         0.121     1.964    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][23]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][0]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_clk_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_OBUF rise@0.000ns - lcd_clk_OBUF rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       0.546     0.887    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.363     1.299    system_i/axi_dynclk_0/U0/I
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     1.569 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2501, routed)        0.279     1.849    system_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X31Y22         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141     1.990 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_reg[0]/Q
                         net (fo=2, routed)           0.065     2.055    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/genr_status_regs_int_reg[1][0]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.045     2.100 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][0]_i_1/O
                         net (fo=1, routed)           0.000     2.100    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][0]_0
    SLICE_X30Y22         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       0.812     1.182    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.402     1.637    system_i/axi_dynclk_0/U0/I
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     2.068 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2501, routed)        0.314     2.382    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X30Y22         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][0]/C
                         clock pessimism             -0.521     1.862    
    SLICE_X30Y22         FDRE (Hold_fdre_C_D)         0.121     1.983    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][0]
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_clk_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_OBUF rise@0.000ns - lcd_clk_OBUF rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       0.546     0.887    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.363     1.299    system_i/axi_dynclk_0/U0/I
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     1.569 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2501, routed)        0.290     1.859    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X27Y6          FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y6          FDRE (Prop_fdre_C_Q)         0.141     2.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     2.056    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X27Y6          FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       0.812     1.182    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.402     1.637    system_i/axi_dynclk_0/U0/I
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     2.068 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2501, routed)        0.327     2.395    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X27Y6          FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.536     1.860    
    SLICE_X27Y6          FDRE (Hold_fdre_C_D)         0.076     1.936    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_clk_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_OBUF rise@0.000ns - lcd_clk_OBUF rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       0.546     0.887    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.363     1.299    system_i/axi_dynclk_0/U0/I
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     1.569 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2501, routed)        0.290     1.859    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X25Y4          FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y4          FDRE (Prop_fdre_C_Q)         0.141     2.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056     2.056    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X25Y4          FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       0.812     1.182    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.402     1.637    system_i/axi_dynclk_0/U0/I
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     2.068 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2501, routed)        0.327     2.395    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X25Y4          FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.536     1.860    
    SLICE_X25Y4          FDRE (Hold_fdre_C_D)         0.076     1.936    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_clk_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_OBUF rise@0.000ns - lcd_clk_OBUF rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       0.546     0.887    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.363     1.299    system_i/axi_dynclk_0/U0/I
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     1.569 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2501, routed)        0.286     1.855    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X35Y37         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     1.997 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][9]/Q
                         net (fo=1, routed)           0.056     2.052    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[0]_0[9]
    SLICE_X35Y37         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       0.812     1.182    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.402     1.637    system_i/axi_dynclk_0/U0/I
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     2.068 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2501, routed)        0.321     2.389    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X35Y37         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][9]/C
                         clock pessimism             -0.534     1.856    
    SLICE_X35Y37         FDRE (Hold_fdre_C_D)         0.076     1.932    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_clk_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_OBUF rise@0.000ns - lcd_clk_OBUF rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       0.546     0.887    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.363     1.299    system_i/axi_dynclk_0/U0/I
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     1.569 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2501, routed)        0.289     1.859    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X29Y4          FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141     2.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056     2.055    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X29Y4          FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       0.812     1.182    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.402     1.637    system_i/axi_dynclk_0/U0/I
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     2.068 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2501, routed)        0.327     2.395    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X29Y4          FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.537     1.859    
    SLICE_X29Y4          FDRE (Hold_fdre_C_D)         0.076     1.935    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][1]/C
                            (rising edge-triggered cell FDSE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][1]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_clk_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_OBUF rise@0.000ns - lcd_clk_OBUF rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       0.546     0.887    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.363     1.299    system_i/axi_dynclk_0/U0/I
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     1.569 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2501, routed)        0.285     1.854    system_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X35Y14         FDSE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDSE (Prop_fdse_C_Q)         0.141     1.995 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][1]/Q
                         net (fo=2, routed)           0.068     2.064    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/genr_regs[50]
    SLICE_X34Y14         LUT3 (Prop_lut3_I2_O)        0.045     2.109 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][1]_i_1/O
                         net (fo=1, routed)           0.000     2.109    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][1]_0
    SLICE_X34Y14         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       0.812     1.182    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.402     1.637    system_i/axi_dynclk_0/U0/I
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     2.068 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2501, routed)        0.320     2.388    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X34Y14         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][1]/C
                         clock pessimism             -0.521     1.868    
    SLICE_X34Y14         FDRE (Hold_fdre_C_D)         0.120     1.988    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][1]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_clk_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_OBUF rise@0.000ns - lcd_clk_OBUF rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       0.546     0.887    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.363     1.299    system_i/axi_dynclk_0/U0/I
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     1.569 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2501, routed)        0.288     1.857    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X29Y7          FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDRE (Prop_fdre_C_Q)         0.141     1.998 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056     2.054    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][6]
    SLICE_X29Y7          FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       0.812     1.182    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.402     1.637    system_i/axi_dynclk_0/U0/I
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     2.068 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2501, routed)        0.326     2.394    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X29Y7          FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.537     1.858    
    SLICE_X29Y7          FDRE (Hold_fdre_C_D)         0.075     1.933    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_clk_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_OBUF rise@0.000ns - lcd_clk_OBUF rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       0.546     0.887    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.363     1.299    system_i/axi_dynclk_0/U0/I
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     1.569 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2501, routed)        0.288     1.857    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X31Y7          FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.141     1.998 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     2.054    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][7]
    SLICE_X31Y7          FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       0.812     1.182    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.402     1.637    system_i/axi_dynclk_0/U0/I
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     2.068 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2501, routed)        0.326     2.394    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X31Y7          FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.537     1.858    
    SLICE_X31Y7          FDRE (Hold_fdre_C_D)         0.075     1.933    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][35]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][35]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_clk_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_OBUF rise@0.000ns - lcd_clk_OBUF rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       0.546     0.887    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.363     1.299    system_i/axi_dynclk_0/U0/I
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     1.569 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2501, routed)        0.288     1.857    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X31Y42         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.141     1.998 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][35]/Q
                         net (fo=1, routed)           0.056     2.054    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[0]_0[35]
    SLICE_X31Y42         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][35]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_OBUF rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12205, routed)       0.812     1.182    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.402     1.637    system_i/axi_dynclk_0/U0/I
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     2.068 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2501, routed)        0.326     2.394    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X31Y42         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][35]/C
                         clock pessimism             -0.537     1.858    
    SLICE_X31Y42         FDRE (Hold_fdre_C_D)         0.075     1.933    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][35]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lcd_clk_OBUF
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { system_i/axi_dynclk_0/U0/BUFR_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1   system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y33  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y39  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y28  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y43  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y42  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X27Y45  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y44  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y36  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][16]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y38  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][17]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X32Y37  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X32Y37  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X32Y37  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X34Y22  system_i/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X34Y22  system_i/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X34Y22  system_i/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X34Y22  system_i/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X32Y37  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X32Y37  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X32Y37  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X32Y37  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X32Y37  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X32Y37  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y22  system_i/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y22  system_i/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y22  system_i/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y22  system_i/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X32Y37  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X32Y37  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X32Y37  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fbclk_out
  To Clock:  mmcm_fbclk_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fbclk_out
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  cam_pclk

Setup :            0  Failing Endpoints,  Worst Slack        8.572ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.572ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.161ns  (logic 0.478ns (41.162%)  route 0.683ns (58.838%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91                                      0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.683     1.161    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X36Y89         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y89         FDRE (Setup_fdre_C_D)       -0.267     9.733    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.161    
  -------------------------------------------------------------------
                         slack                                  8.572    

Slack (MET) :             8.595ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.140ns  (logic 0.478ns (41.926%)  route 0.662ns (58.074%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92                                      0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.662     1.140    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X36Y92         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y92         FDRE (Setup_fdre_C_D)       -0.265     9.735    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -1.140    
  -------------------------------------------------------------------
                         slack                                  8.595    

Slack (MET) :             8.721ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.007ns  (logic 0.478ns (47.483%)  route 0.529ns (52.517%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91                                      0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.529     1.007    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X36Y92         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y92         FDRE (Setup_fdre_C_D)       -0.272     9.728    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.728    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                  8.721    

Slack (MET) :             8.723ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.011ns  (logic 0.478ns (47.274%)  route 0.533ns (52.726%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91                                      0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.533     1.011    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X36Y90         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y90         FDRE (Setup_fdre_C_D)       -0.266     9.734    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -1.011    
  -------------------------------------------------------------------
                         slack                                  8.723    

Slack (MET) :             8.730ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.177ns  (logic 0.518ns (44.023%)  route 0.659ns (55.977%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90                                      0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.659     1.177    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X36Y90         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y90         FDRE (Setup_fdre_C_D)       -0.093     9.907    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.177    
  -------------------------------------------------------------------
                         slack                                  8.730    

Slack (MET) :             8.731ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.174ns  (logic 0.518ns (44.109%)  route 0.656ns (55.891%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91                                      0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.656     1.174    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X37Y92         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X37Y92         FDRE (Setup_fdre_C_D)       -0.095     9.905    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.174    
  -------------------------------------------------------------------
                         slack                                  8.731    

Slack (MET) :             8.785ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.120ns  (logic 0.456ns (40.724%)  route 0.664ns (59.276%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92                                      0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.664     1.120    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X36Y93         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y93         FDRE (Setup_fdre_C_D)       -0.095     9.905    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.120    
  -------------------------------------------------------------------
                         slack                                  8.785    

Slack (MET) :             8.787ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.118ns  (logic 0.518ns (46.326%)  route 0.600ns (53.674%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91                                      0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.600     1.118    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X35Y91         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X35Y91         FDRE (Setup_fdre_C_D)       -0.095     9.905    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.118    
  -------------------------------------------------------------------
                         slack                                  8.787    

Slack (MET) :             8.867ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.038ns  (logic 0.518ns (49.907%)  route 0.520ns (50.093%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91                                      0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.520     1.038    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X36Y91         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y91         FDRE (Setup_fdre_C_D)       -0.095     9.905    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.038    
  -------------------------------------------------------------------
                         slack                                  8.867    

Slack (MET) :             8.948ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.959ns  (logic 0.518ns (54.012%)  route 0.441ns (45.988%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92                                      0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.441     0.959    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X35Y91         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X35Y91         FDRE (Setup_fdre_C_D)       -0.093     9.907    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.959    
  -------------------------------------------------------------------
                         slack                                  8.948    





---------------------------------------------------------------------------------------------------
From Clock:  cam_pclk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.443ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.443ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (MaxDelay Path 13.888ns)
  Data Path Delay:        1.180ns  (logic 0.419ns (35.516%)  route 0.761ns (64.484%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.888ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90                                      0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.761     1.180    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X29Y92         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.888    13.888    
    SLICE_X29Y92         FDRE (Setup_fdre_C_D)       -0.265    13.623    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         13.623    
                         arrival time                          -1.180    
  -------------------------------------------------------------------
                         slack                                 12.443    

Slack (MET) :             12.518ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (MaxDelay Path 13.888ns)
  Data Path Delay:        1.100ns  (logic 0.419ns (38.098%)  route 0.681ns (61.902%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.888ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90                                      0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.681     1.100    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X29Y93         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.888    13.888    
    SLICE_X29Y93         FDRE (Setup_fdre_C_D)       -0.270    13.618    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         13.618    
                         arrival time                          -1.100    
  -------------------------------------------------------------------
                         slack                                 12.518    

Slack (MET) :             12.524ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (MaxDelay Path 13.888ns)
  Data Path Delay:        1.094ns  (logic 0.478ns (43.678%)  route 0.616ns (56.322%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.888ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89                                      0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X28Y89         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.616     1.094    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X31Y90         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.888    13.888    
    SLICE_X31Y90         FDRE (Setup_fdre_C_D)       -0.270    13.618    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         13.618    
                         arrival time                          -1.094    
  -------------------------------------------------------------------
                         slack                                 12.524    

Slack (MET) :             12.565ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (MaxDelay Path 13.888ns)
  Data Path Delay:        1.228ns  (logic 0.456ns (37.148%)  route 0.772ns (62.852%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.888ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90                                      0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.772     1.228    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X29Y92         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.888    13.888    
    SLICE_X29Y92         FDRE (Setup_fdre_C_D)       -0.095    13.793    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         13.793    
                         arrival time                          -1.228    
  -------------------------------------------------------------------
                         slack                                 12.565    

Slack (MET) :             12.662ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (MaxDelay Path 13.888ns)
  Data Path Delay:        1.131ns  (logic 0.518ns (45.818%)  route 0.613ns (54.182%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.888ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89                                      0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X28Y89         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.613     1.131    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X31Y90         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.888    13.888    
    SLICE_X31Y90         FDRE (Setup_fdre_C_D)       -0.095    13.793    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         13.793    
                         arrival time                          -1.131    
  -------------------------------------------------------------------
                         slack                                 12.662    

Slack (MET) :             12.680ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (MaxDelay Path 13.888ns)
  Data Path Delay:        1.163ns  (logic 0.518ns (44.543%)  route 0.645ns (55.457%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.888ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89                                      0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X28Y89         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.645     1.163    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X32Y90         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.888    13.888    
    SLICE_X32Y90         FDRE (Setup_fdre_C_D)       -0.045    13.843    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         13.843    
                         arrival time                          -1.163    
  -------------------------------------------------------------------
                         slack                                 12.680    

Slack (MET) :             12.714ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (MaxDelay Path 13.888ns)
  Data Path Delay:        0.956ns  (logic 0.478ns (50.012%)  route 0.478ns (49.988%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.888ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89                                      0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X28Y89         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.478     0.956    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X32Y90         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.888    13.888    
    SLICE_X32Y90         FDRE (Setup_fdre_C_D)       -0.218    13.670    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         13.670    
                         arrival time                          -0.956    
  -------------------------------------------------------------------
                         slack                                 12.714    

Slack (MET) :             12.795ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (MaxDelay Path 13.888ns)
  Data Path Delay:        1.048ns  (logic 0.456ns (43.504%)  route 0.592ns (56.496%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.888ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90                                      0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.592     1.048    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X30Y93         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.888    13.888    
    SLICE_X30Y93         FDRE (Setup_fdre_C_D)       -0.045    13.843    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         13.843    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                 12.795    

Slack (MET) :             12.804ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (MaxDelay Path 13.888ns)
  Data Path Delay:        1.037ns  (logic 0.456ns (43.966%)  route 0.581ns (56.034%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.888ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90                                      0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.581     1.037    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X30Y93         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.888    13.888    
    SLICE_X30Y93         FDRE (Setup_fdre_C_D)       -0.047    13.841    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         13.841    
                         arrival time                          -1.037    
  -------------------------------------------------------------------
                         slack                                 12.804    

Slack (MET) :             12.846ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (MaxDelay Path 13.888ns)
  Data Path Delay:        0.995ns  (logic 0.518ns (52.050%)  route 0.477ns (47.950%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.888ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93                                      0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.477     0.995    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X34Y92         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.888    13.888    
    SLICE_X34Y92         FDRE (Setup_fdre_C_D)       -0.047    13.841    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         13.841    
                         arrival time                          -0.995    
  -------------------------------------------------------------------
                         slack                                 12.846    





---------------------------------------------------------------------------------------------------
From Clock:  lcd_clk_OBUF
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.695ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.695ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.258ns  (logic 0.518ns (22.939%)  route 1.740ns (77.061%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11                                      0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[11]/C
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[11]/Q
                         net (fo=1, routed)           1.740     2.258    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[11]
    SLICE_X28Y49         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X28Y49         FDRE (Setup_fdre_C_D)       -0.047     9.953    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][11]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -2.258    
  -------------------------------------------------------------------
                         slack                                  7.695    

Slack (MET) :             7.875ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.032ns  (logic 0.518ns (25.490%)  route 1.514ns (74.510%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11                                      0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[2]/C
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[2]/Q
                         net (fo=1, routed)           1.514     2.032    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[2]
    SLICE_X29Y43         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X29Y43         FDRE (Setup_fdre_C_D)       -0.093     9.907    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -2.032    
  -------------------------------------------------------------------
                         slack                                  7.875    

Slack (MET) :             7.891ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.042ns  (logic 0.456ns (22.336%)  route 1.586ns (77.664%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13                                      0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/C
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/Q
                         net (fo=1, routed)           1.586     2.042    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[3]
    SLICE_X33Y42         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X33Y42         FDRE (Setup_fdre_C_D)       -0.067     9.933    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.933    
                         arrival time                          -2.042    
  -------------------------------------------------------------------
                         slack                                  7.891    

Slack (MET) :             7.962ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.943ns  (logic 0.518ns (26.662%)  route 1.425ns (73.338%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22                                      0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[10]/C
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[10]/Q
                         net (fo=1, routed)           1.425     1.943    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[10]
    SLICE_X35Y43         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)       -0.095     9.905    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][10]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.943    
  -------------------------------------------------------------------
                         slack                                  7.962    

Slack (MET) :             7.996ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.909ns  (logic 0.518ns (27.133%)  route 1.391ns (72.867%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21                                      0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]/C
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]/Q
                         net (fo=1, routed)           1.391     1.909    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[0]
    SLICE_X29Y48         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X29Y48         FDRE (Setup_fdre_C_D)       -0.095     9.905    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.909    
  -------------------------------------------------------------------
                         slack                                  7.996    

Slack (MET) :             8.089ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.816ns  (logic 0.456ns (25.107%)  route 1.360ns (74.893%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34                                      0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[22]/C
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[22]/Q
                         net (fo=1, routed)           1.360     1.816    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[22]
    SLICE_X36Y51         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y51         FDRE (Setup_fdre_C_D)       -0.095     9.905    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][22]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.816    
  -------------------------------------------------------------------
                         slack                                  8.089    

Slack (MET) :             8.101ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.804ns  (logic 0.518ns (28.717%)  route 1.286ns (71.283%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24                                      0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]/C
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]/Q
                         net (fo=1, routed)           1.286     1.804    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[17]
    SLICE_X41Y46         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X41Y46         FDRE (Setup_fdre_C_D)       -0.095     9.905    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][17]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.804    
  -------------------------------------------------------------------
                         slack                                  8.101    

Slack (MET) :             8.119ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.788ns  (logic 0.456ns (25.503%)  route 1.332ns (74.497%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17                                      0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[4]/C
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[4]/Q
                         net (fo=1, routed)           1.332     1.788    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[4]
    SLICE_X33Y37         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X33Y37         FDRE (Setup_fdre_C_D)       -0.093     9.907    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.788    
  -------------------------------------------------------------------
                         slack                                  8.119    

Slack (MET) :             8.123ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.784ns  (logic 0.456ns (25.557%)  route 1.328ns (74.443%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y15                                      0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/C
    SLICE_X26Y15         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/Q
                         net (fo=1, routed)           1.328     1.784    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[9]
    SLICE_X27Y46         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X27Y46         FDRE (Setup_fdre_C_D)       -0.093     9.907    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.784    
  -------------------------------------------------------------------
                         slack                                  8.123    

Slack (MET) :             8.178ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.775ns  (logic 0.456ns (25.683%)  route 1.319ns (74.317%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25                                      0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[16]/C
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[16]/Q
                         net (fo=1, routed)           1.319     1.775    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[16]
    SLICE_X28Y48         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X28Y48         FDRE (Setup_fdre_C_D)       -0.047     9.953    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][16]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.775    
  -------------------------------------------------------------------
                         slack                                  8.178    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  lcd_clk_OBUF

Setup :            0  Failing Endpoints,  Worst Slack        8.292ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.292ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][42]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_clk_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.603ns  (logic 0.456ns (28.442%)  route 1.147ns (71.558%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y56                                      0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[42]/C
    SLICE_X23Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[42]/Q
                         net (fo=1, routed)           1.147     1.603    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[42]
    SLICE_X22Y47         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][42]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y47         FDRE (Setup_fdre_C_D)       -0.105     9.895    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][42]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.603    
  -------------------------------------------------------------------
                         slack                                  8.292    

Slack (MET) :             8.326ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_clk_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.579ns  (logic 0.456ns (28.882%)  route 1.123ns (71.118%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47                                      0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[4]/C
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[4]/Q
                         net (fo=1, routed)           1.123     1.579    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[4]
    SLICE_X41Y36         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X41Y36         FDRE (Setup_fdre_C_D)       -0.095     9.905    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.579    
  -------------------------------------------------------------------
                         slack                                  8.326    

Slack (MET) :             8.358ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_clk_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.539ns  (logic 0.456ns (29.630%)  route 1.083ns (70.370%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37                                      0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[6]/C
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[6]/Q
                         net (fo=1, routed)           1.083     1.539    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[6]
    SLICE_X41Y31         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X41Y31         FDRE (Setup_fdre_C_D)       -0.103     9.897    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.897    
                         arrival time                          -1.539    
  -------------------------------------------------------------------
                         slack                                  8.358    

Slack (MET) :             8.382ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][41]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_clk_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.350ns  (logic 0.419ns (31.042%)  route 0.931ns (68.958%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y57                                      0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[41]/C
    SLICE_X23Y57         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[41]/Q
                         net (fo=1, routed)           0.931     1.350    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[41]
    SLICE_X27Y48         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][41]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X27Y48         FDRE (Setup_fdre_C_D)       -0.268     9.732    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][41]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.350    
  -------------------------------------------------------------------
                         slack                                  8.382    

Slack (MET) :             8.413ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_clk_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.494ns  (logic 0.456ns (30.521%)  route 1.038ns (69.479%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35                                      0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[5]/C
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[5]/Q
                         net (fo=1, routed)           1.038     1.494    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[5]
    SLICE_X41Y24         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X41Y24         FDRE (Setup_fdre_C_D)       -0.093     9.907    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.494    
  -------------------------------------------------------------------
                         slack                                  8.413    

Slack (MET) :             8.436ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_clk_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.459ns  (logic 0.456ns (31.257%)  route 1.003ns (68.743%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47                                      0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[27]/C
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[27]/Q
                         net (fo=1, routed)           1.003     1.459    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[27]
    SLICE_X37Y42         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X37Y42         FDRE (Setup_fdre_C_D)       -0.105     9.895    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][27]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.459    
  -------------------------------------------------------------------
                         slack                                  8.436    

Slack (MET) :             8.445ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_clk_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.497ns  (logic 0.456ns (30.451%)  route 1.041ns (69.549%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43                                      0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[7]/C
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[7]/Q
                         net (fo=1, routed)           1.041     1.497    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[7]
    SLICE_X35Y32         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X35Y32         FDRE (Setup_fdre_C_D)       -0.058     9.942    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.942    
                         arrival time                          -1.497    
  -------------------------------------------------------------------
                         slack                                  8.445    

Slack (MET) :             8.466ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_clk_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.439ns  (logic 0.456ns (31.698%)  route 0.983ns (68.302%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44                                      0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[20]/C
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[20]/Q
                         net (fo=1, routed)           0.983     1.439    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[20]
    SLICE_X43Y33         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)       -0.095     9.905    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][20]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.439    
  -------------------------------------------------------------------
                         slack                                  8.466    

Slack (MET) :             8.470ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_clk_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.301ns  (logic 0.478ns (36.747%)  route 0.823ns (63.253%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37                                      0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[8]/C
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[8]/Q
                         net (fo=1, routed)           0.823     1.301    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[8]
    SLICE_X33Y30         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X33Y30         FDRE (Setup_fdre_C_D)       -0.229     9.771    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.771    
                         arrival time                          -1.301    
  -------------------------------------------------------------------
                         slack                                  8.470    

Slack (MET) :             8.505ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_OBUF  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             lcd_clk_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.280ns  (logic 0.478ns (37.343%)  route 0.802ns (62.657%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41                                      0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[0]/C
    SLICE_X28Y41         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[0]/Q
                         net (fo=1, routed)           0.802     1.280    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[0]
    SLICE_X32Y33         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y33         FDRE (Setup_fdre_C_D)       -0.215     9.785    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.785    
                         arrival time                          -1.280    
  -------------------------------------------------------------------
                         slack                                  8.505    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cam_pclk
  To Clock:  cam_pclk

Setup :            0  Failing Endpoints,  Worst Slack       11.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.581ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.022ns  (required time - arrival time)
  Source:                 system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_0/inst/cam_data_d0_reg[5]/CLR
                            (recovery check against rising-edge clock cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk rise@13.888ns - cam_pclk rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.580ns (24.554%)  route 1.782ns (75.446%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 18.792 - 13.888 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.075     3.586    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.687 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.742     5.429    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X40Y92         FDRE                                         r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456     5.885 r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/Q
                         net (fo=2, routed)           0.513     6.398    system_i/ov5640_capture_data_0/inst/rst_n_syn
    SLICE_X40Y92         LUT1 (Prop_lut1_I0_O)        0.124     6.522 f  system_i/ov5640_capture_data_0/inst/cam_href_d0_i_1/O
                         net (fo=35, routed)          1.269     7.791    system_i/ov5640_capture_data_0/inst/cam_href_d0_i_1_n_0
    SLICE_X36Y94         FDCE                                         f  system_i/ov5640_capture_data_0/inst/cam_data_d0_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     13.888    13.888 r  
    T15                                               0.000    13.888 r  cam_pclk (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.441    15.329 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.808    17.136    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.227 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.565    18.792    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X36Y94         FDCE                                         r  system_i/ov5640_capture_data_0/inst/cam_data_d0_reg[5]/C
                         clock pessimism              0.462    19.254    
                         clock uncertainty           -0.035    19.219    
    SLICE_X36Y94         FDCE (Recov_fdce_C_CLR)     -0.405    18.814    system_i/ov5640_capture_data_0/inst/cam_data_d0_reg[5]
  -------------------------------------------------------------------
                         required time                         18.814    
                         arrival time                          -7.791    
  -------------------------------------------------------------------
                         slack                                 11.022    

Slack (MET) :             11.022ns  (required time - arrival time)
  Source:                 system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_0/inst/cam_data_d0_reg[6]/CLR
                            (recovery check against rising-edge clock cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk rise@13.888ns - cam_pclk rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.580ns (24.554%)  route 1.782ns (75.446%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 18.792 - 13.888 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.075     3.586    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.687 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.742     5.429    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X40Y92         FDRE                                         r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456     5.885 r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/Q
                         net (fo=2, routed)           0.513     6.398    system_i/ov5640_capture_data_0/inst/rst_n_syn
    SLICE_X40Y92         LUT1 (Prop_lut1_I0_O)        0.124     6.522 f  system_i/ov5640_capture_data_0/inst/cam_href_d0_i_1/O
                         net (fo=35, routed)          1.269     7.791    system_i/ov5640_capture_data_0/inst/cam_href_d0_i_1_n_0
    SLICE_X36Y94         FDCE                                         f  system_i/ov5640_capture_data_0/inst/cam_data_d0_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     13.888    13.888 r  
    T15                                               0.000    13.888 r  cam_pclk (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.441    15.329 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.808    17.136    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.227 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.565    18.792    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X36Y94         FDCE                                         r  system_i/ov5640_capture_data_0/inst/cam_data_d0_reg[6]/C
                         clock pessimism              0.462    19.254    
                         clock uncertainty           -0.035    19.219    
    SLICE_X36Y94         FDCE (Recov_fdce_C_CLR)     -0.405    18.814    system_i/ov5640_capture_data_0/inst/cam_data_d0_reg[6]
  -------------------------------------------------------------------
                         required time                         18.814    
                         arrival time                          -7.791    
  -------------------------------------------------------------------
                         slack                                 11.022    

Slack (MET) :             11.022ns  (required time - arrival time)
  Source:                 system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_0/inst/cam_href_d0_reg/CLR
                            (recovery check against rising-edge clock cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk rise@13.888ns - cam_pclk rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.580ns (24.554%)  route 1.782ns (75.446%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 18.792 - 13.888 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.075     3.586    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.687 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.742     5.429    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X40Y92         FDRE                                         r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456     5.885 r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/Q
                         net (fo=2, routed)           0.513     6.398    system_i/ov5640_capture_data_0/inst/rst_n_syn
    SLICE_X40Y92         LUT1 (Prop_lut1_I0_O)        0.124     6.522 f  system_i/ov5640_capture_data_0/inst/cam_href_d0_i_1/O
                         net (fo=35, routed)          1.269     7.791    system_i/ov5640_capture_data_0/inst/cam_href_d0_i_1_n_0
    SLICE_X36Y94         FDCE                                         f  system_i/ov5640_capture_data_0/inst/cam_href_d0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     13.888    13.888 r  
    T15                                               0.000    13.888 r  cam_pclk (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.441    15.329 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.808    17.136    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.227 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.565    18.792    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X36Y94         FDCE                                         r  system_i/ov5640_capture_data_0/inst/cam_href_d0_reg/C
                         clock pessimism              0.462    19.254    
                         clock uncertainty           -0.035    19.219    
    SLICE_X36Y94         FDCE (Recov_fdce_C_CLR)     -0.405    18.814    system_i/ov5640_capture_data_0/inst/cam_href_d0_reg
  -------------------------------------------------------------------
                         required time                         18.814    
                         arrival time                          -7.791    
  -------------------------------------------------------------------
                         slack                                 11.022    

Slack (MET) :             11.022ns  (required time - arrival time)
  Source:                 system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_0/inst/cam_href_d1_reg/CLR
                            (recovery check against rising-edge clock cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk rise@13.888ns - cam_pclk rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.580ns (24.554%)  route 1.782ns (75.446%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 18.792 - 13.888 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.075     3.586    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.687 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.742     5.429    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X40Y92         FDRE                                         r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456     5.885 r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/Q
                         net (fo=2, routed)           0.513     6.398    system_i/ov5640_capture_data_0/inst/rst_n_syn
    SLICE_X40Y92         LUT1 (Prop_lut1_I0_O)        0.124     6.522 f  system_i/ov5640_capture_data_0/inst/cam_href_d0_i_1/O
                         net (fo=35, routed)          1.269     7.791    system_i/ov5640_capture_data_0/inst/cam_href_d0_i_1_n_0
    SLICE_X36Y94         FDCE                                         f  system_i/ov5640_capture_data_0/inst/cam_href_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     13.888    13.888 r  
    T15                                               0.000    13.888 r  cam_pclk (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.441    15.329 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.808    17.136    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.227 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.565    18.792    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X36Y94         FDCE                                         r  system_i/ov5640_capture_data_0/inst/cam_href_d1_reg/C
                         clock pessimism              0.462    19.254    
                         clock uncertainty           -0.035    19.219    
    SLICE_X36Y94         FDCE (Recov_fdce_C_CLR)     -0.405    18.814    system_i/ov5640_capture_data_0/inst/cam_href_d1_reg
  -------------------------------------------------------------------
                         required time                         18.814    
                         arrival time                          -7.791    
  -------------------------------------------------------------------
                         slack                                 11.022    

Slack (MET) :             11.027ns  (required time - arrival time)
  Source:                 system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[11]/CLR
                            (recovery check against rising-edge clock cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk rise@13.888ns - cam_pclk rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.580ns (24.599%)  route 1.778ns (75.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 18.792 - 13.888 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.075     3.586    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.687 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.742     5.429    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X40Y92         FDRE                                         r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456     5.885 r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/Q
                         net (fo=2, routed)           0.513     6.398    system_i/ov5640_capture_data_0/inst/rst_n_syn
    SLICE_X40Y92         LUT1 (Prop_lut1_I0_O)        0.124     6.522 f  system_i/ov5640_capture_data_0/inst/cam_href_d0_i_1/O
                         net (fo=35, routed)          1.265     7.787    system_i/ov5640_capture_data_0/inst/cam_href_d0_i_1_n_0
    SLICE_X37Y94         FDCE                                         f  system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     13.888    13.888 r  
    T15                                               0.000    13.888 r  cam_pclk (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.441    15.329 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.808    17.136    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.227 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.565    18.792    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X37Y94         FDCE                                         r  system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[11]/C
                         clock pessimism              0.462    19.254    
                         clock uncertainty           -0.035    19.219    
    SLICE_X37Y94         FDCE (Recov_fdce_C_CLR)     -0.405    18.814    system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[11]
  -------------------------------------------------------------------
                         required time                         18.814    
                         arrival time                          -7.787    
  -------------------------------------------------------------------
                         slack                                 11.027    

Slack (MET) :             11.027ns  (required time - arrival time)
  Source:                 system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[14]/CLR
                            (recovery check against rising-edge clock cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk rise@13.888ns - cam_pclk rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.580ns (24.599%)  route 1.778ns (75.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 18.792 - 13.888 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.075     3.586    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.687 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.742     5.429    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X40Y92         FDRE                                         r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456     5.885 r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/Q
                         net (fo=2, routed)           0.513     6.398    system_i/ov5640_capture_data_0/inst/rst_n_syn
    SLICE_X40Y92         LUT1 (Prop_lut1_I0_O)        0.124     6.522 f  system_i/ov5640_capture_data_0/inst/cam_href_d0_i_1/O
                         net (fo=35, routed)          1.265     7.787    system_i/ov5640_capture_data_0/inst/cam_href_d0_i_1_n_0
    SLICE_X37Y94         FDCE                                         f  system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     13.888    13.888 r  
    T15                                               0.000    13.888 r  cam_pclk (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.441    15.329 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.808    17.136    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.227 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.565    18.792    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X37Y94         FDCE                                         r  system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[14]/C
                         clock pessimism              0.462    19.254    
                         clock uncertainty           -0.035    19.219    
    SLICE_X37Y94         FDCE (Recov_fdce_C_CLR)     -0.405    18.814    system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[14]
  -------------------------------------------------------------------
                         required time                         18.814    
                         arrival time                          -7.787    
  -------------------------------------------------------------------
                         slack                                 11.027    

Slack (MET) :             11.027ns  (required time - arrival time)
  Source:                 system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[1]/CLR
                            (recovery check against rising-edge clock cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk rise@13.888ns - cam_pclk rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.580ns (24.599%)  route 1.778ns (75.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 18.792 - 13.888 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.075     3.586    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.687 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.742     5.429    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X40Y92         FDRE                                         r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456     5.885 r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/Q
                         net (fo=2, routed)           0.513     6.398    system_i/ov5640_capture_data_0/inst/rst_n_syn
    SLICE_X40Y92         LUT1 (Prop_lut1_I0_O)        0.124     6.522 f  system_i/ov5640_capture_data_0/inst/cam_href_d0_i_1/O
                         net (fo=35, routed)          1.265     7.787    system_i/ov5640_capture_data_0/inst/cam_href_d0_i_1_n_0
    SLICE_X37Y94         FDCE                                         f  system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     13.888    13.888 r  
    T15                                               0.000    13.888 r  cam_pclk (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.441    15.329 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.808    17.136    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.227 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.565    18.792    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X37Y94         FDCE                                         r  system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[1]/C
                         clock pessimism              0.462    19.254    
                         clock uncertainty           -0.035    19.219    
    SLICE_X37Y94         FDCE (Recov_fdce_C_CLR)     -0.405    18.814    system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[1]
  -------------------------------------------------------------------
                         required time                         18.814    
                         arrival time                          -7.787    
  -------------------------------------------------------------------
                         slack                                 11.027    

Slack (MET) :             11.027ns  (required time - arrival time)
  Source:                 system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[2]/CLR
                            (recovery check against rising-edge clock cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk rise@13.888ns - cam_pclk rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.580ns (24.599%)  route 1.778ns (75.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 18.792 - 13.888 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.075     3.586    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.687 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.742     5.429    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X40Y92         FDRE                                         r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456     5.885 r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/Q
                         net (fo=2, routed)           0.513     6.398    system_i/ov5640_capture_data_0/inst/rst_n_syn
    SLICE_X40Y92         LUT1 (Prop_lut1_I0_O)        0.124     6.522 f  system_i/ov5640_capture_data_0/inst/cam_href_d0_i_1/O
                         net (fo=35, routed)          1.265     7.787    system_i/ov5640_capture_data_0/inst/cam_href_d0_i_1_n_0
    SLICE_X37Y94         FDCE                                         f  system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     13.888    13.888 r  
    T15                                               0.000    13.888 r  cam_pclk (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.441    15.329 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.808    17.136    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.227 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.565    18.792    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X37Y94         FDCE                                         r  system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[2]/C
                         clock pessimism              0.462    19.254    
                         clock uncertainty           -0.035    19.219    
    SLICE_X37Y94         FDCE (Recov_fdce_C_CLR)     -0.405    18.814    system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[2]
  -------------------------------------------------------------------
                         required time                         18.814    
                         arrival time                          -7.787    
  -------------------------------------------------------------------
                         slack                                 11.027    

Slack (MET) :             11.027ns  (required time - arrival time)
  Source:                 system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[3]/CLR
                            (recovery check against rising-edge clock cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk rise@13.888ns - cam_pclk rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.580ns (24.599%)  route 1.778ns (75.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 18.792 - 13.888 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.075     3.586    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.687 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.742     5.429    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X40Y92         FDRE                                         r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456     5.885 r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/Q
                         net (fo=2, routed)           0.513     6.398    system_i/ov5640_capture_data_0/inst/rst_n_syn
    SLICE_X40Y92         LUT1 (Prop_lut1_I0_O)        0.124     6.522 f  system_i/ov5640_capture_data_0/inst/cam_href_d0_i_1/O
                         net (fo=35, routed)          1.265     7.787    system_i/ov5640_capture_data_0/inst/cam_href_d0_i_1_n_0
    SLICE_X37Y94         FDCE                                         f  system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     13.888    13.888 r  
    T15                                               0.000    13.888 r  cam_pclk (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.441    15.329 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.808    17.136    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.227 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.565    18.792    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X37Y94         FDCE                                         r  system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[3]/C
                         clock pessimism              0.462    19.254    
                         clock uncertainty           -0.035    19.219    
    SLICE_X37Y94         FDCE (Recov_fdce_C_CLR)     -0.405    18.814    system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[3]
  -------------------------------------------------------------------
                         required time                         18.814    
                         arrival time                          -7.787    
  -------------------------------------------------------------------
                         slack                                 11.027    

Slack (MET) :             11.027ns  (required time - arrival time)
  Source:                 system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[4]/CLR
                            (recovery check against rising-edge clock cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk rise@13.888ns - cam_pclk rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.580ns (24.599%)  route 1.778ns (75.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 18.792 - 13.888 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.075     3.586    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.687 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.742     5.429    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X40Y92         FDRE                                         r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456     5.885 r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/Q
                         net (fo=2, routed)           0.513     6.398    system_i/ov5640_capture_data_0/inst/rst_n_syn
    SLICE_X40Y92         LUT1 (Prop_lut1_I0_O)        0.124     6.522 f  system_i/ov5640_capture_data_0/inst/cam_href_d0_i_1/O
                         net (fo=35, routed)          1.265     7.787    system_i/ov5640_capture_data_0/inst/cam_href_d0_i_1_n_0
    SLICE_X37Y94         FDCE                                         f  system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     13.888    13.888 r  
    T15                                               0.000    13.888 r  cam_pclk (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.441    15.329 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.808    17.136    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.227 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.565    18.792    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X37Y94         FDCE                                         r  system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[4]/C
                         clock pessimism              0.462    19.254    
                         clock uncertainty           -0.035    19.219    
    SLICE_X37Y94         FDCE (Recov_fdce_C_CLR)     -0.405    18.814    system_i/ov5640_capture_data_0/inst/cmos_data_16b_reg[4]
  -------------------------------------------------------------------
                         required time                         18.814    
                         arrival time                          -7.787    
  -------------------------------------------------------------------
                         slack                                 11.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_0/inst/cam_data_d0_reg[1]/CLR
                            (removal check against rising-edge clock cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.908%)  route 0.363ns (66.092%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.929     1.208    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.234 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.589     1.823    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X40Y92         FDRE                                         r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.141     1.964 r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/Q
                         net (fo=2, routed)           0.173     2.136    system_i/ov5640_capture_data_0/inst/rst_n_syn
    SLICE_X40Y92         LUT1 (Prop_lut1_I0_O)        0.045     2.181 f  system_i/ov5640_capture_data_0/inst/cam_href_d0_i_1/O
                         net (fo=35, routed)          0.190     2.371    system_i/ov5640_capture_data_0/inst/cam_href_d0_i_1_n_0
    SLICE_X38Y94         FDCE                                         f  system_i/ov5640_capture_data_0/inst/cam_data_d0_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.052     1.519    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.548 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.858     2.406    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X38Y94         FDCE                                         r  system_i/ov5640_capture_data_0/inst/cam_data_d0_reg[1]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X38Y94         FDCE (Remov_fdce_C_CLR)     -0.067     1.791    system_i/ov5640_capture_data_0/inst/cam_data_d0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_0/inst/cam_data_d0_reg[3]/CLR
                            (removal check against rising-edge clock cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.908%)  route 0.363ns (66.092%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.929     1.208    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.234 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.589     1.823    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X40Y92         FDRE                                         r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.141     1.964 r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/Q
                         net (fo=2, routed)           0.173     2.136    system_i/ov5640_capture_data_0/inst/rst_n_syn
    SLICE_X40Y92         LUT1 (Prop_lut1_I0_O)        0.045     2.181 f  system_i/ov5640_capture_data_0/inst/cam_href_d0_i_1/O
                         net (fo=35, routed)          0.190     2.371    system_i/ov5640_capture_data_0/inst/cam_href_d0_i_1_n_0
    SLICE_X38Y94         FDCE                                         f  system_i/ov5640_capture_data_0/inst/cam_data_d0_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.052     1.519    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.548 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.858     2.406    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X38Y94         FDCE                                         r  system_i/ov5640_capture_data_0/inst/cam_data_d0_reg[3]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X38Y94         FDCE (Remov_fdce_C_CLR)     -0.067     1.791    system_i/ov5640_capture_data_0/inst/cam_data_d0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_0/inst/cam_data_d0_reg[7]/CLR
                            (removal check against rising-edge clock cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.908%)  route 0.363ns (66.092%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.929     1.208    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.234 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.589     1.823    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X40Y92         FDRE                                         r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.141     1.964 r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/Q
                         net (fo=2, routed)           0.173     2.136    system_i/ov5640_capture_data_0/inst/rst_n_syn
    SLICE_X40Y92         LUT1 (Prop_lut1_I0_O)        0.045     2.181 f  system_i/ov5640_capture_data_0/inst/cam_href_d0_i_1/O
                         net (fo=35, routed)          0.190     2.371    system_i/ov5640_capture_data_0/inst/cam_href_d0_i_1_n_0
    SLICE_X38Y94         FDCE                                         f  system_i/ov5640_capture_data_0/inst/cam_data_d0_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.052     1.519    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.548 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.858     2.406    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X38Y94         FDCE                                         r  system_i/ov5640_capture_data_0/inst/cam_data_d0_reg[7]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X38Y94         FDCE (Remov_fdce_C_CLR)     -0.067     1.791    system_i/ov5640_capture_data_0/inst/cam_data_d0_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_0/inst/cmos_ps_cnt_reg[0]/CLR
                            (removal check against rising-edge clock cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.186ns (29.315%)  route 0.448ns (70.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.929     1.208    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.234 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.589     1.823    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X40Y92         FDRE                                         r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.141     1.964 r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/Q
                         net (fo=2, routed)           0.173     2.136    system_i/ov5640_capture_data_0/inst/rst_n_syn
    SLICE_X40Y92         LUT1 (Prop_lut1_I0_O)        0.045     2.181 f  system_i/ov5640_capture_data_0/inst/cam_href_d0_i_1/O
                         net (fo=35, routed)          0.276     2.457    system_i/ov5640_capture_data_0/inst/cam_href_d0_i_1_n_0
    SLICE_X38Y95         FDCE                                         f  system_i/ov5640_capture_data_0/inst/cmos_ps_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.052     1.519    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.548 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.858     2.406    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X38Y95         FDCE                                         r  system_i/ov5640_capture_data_0/inst/cmos_ps_cnt_reg[0]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X38Y95         FDCE (Remov_fdce_C_CLR)     -0.067     1.791    system_i/ov5640_capture_data_0/inst/cmos_ps_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_0/inst/cmos_ps_cnt_reg[1]/CLR
                            (removal check against rising-edge clock cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.186ns (29.315%)  route 0.448ns (70.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.929     1.208    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.234 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.589     1.823    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X40Y92         FDRE                                         r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.141     1.964 r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/Q
                         net (fo=2, routed)           0.173     2.136    system_i/ov5640_capture_data_0/inst/rst_n_syn
    SLICE_X40Y92         LUT1 (Prop_lut1_I0_O)        0.045     2.181 f  system_i/ov5640_capture_data_0/inst/cam_href_d0_i_1/O
                         net (fo=35, routed)          0.276     2.457    system_i/ov5640_capture_data_0/inst/cam_href_d0_i_1_n_0
    SLICE_X38Y95         FDCE                                         f  system_i/ov5640_capture_data_0/inst/cmos_ps_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.052     1.519    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.548 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.858     2.406    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X38Y95         FDCE                                         r  system_i/ov5640_capture_data_0/inst/cmos_ps_cnt_reg[1]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X38Y95         FDCE (Remov_fdce_C_CLR)     -0.067     1.791    system_i/ov5640_capture_data_0/inst/cmos_ps_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_0/inst/cmos_ps_cnt_reg[2]/CLR
                            (removal check against rising-edge clock cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.186ns (29.315%)  route 0.448ns (70.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.929     1.208    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.234 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.589     1.823    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X40Y92         FDRE                                         r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.141     1.964 r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/Q
                         net (fo=2, routed)           0.173     2.136    system_i/ov5640_capture_data_0/inst/rst_n_syn
    SLICE_X40Y92         LUT1 (Prop_lut1_I0_O)        0.045     2.181 f  system_i/ov5640_capture_data_0/inst/cam_href_d0_i_1/O
                         net (fo=35, routed)          0.276     2.457    system_i/ov5640_capture_data_0/inst/cam_href_d0_i_1_n_0
    SLICE_X38Y95         FDCE                                         f  system_i/ov5640_capture_data_0/inst/cmos_ps_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.052     1.519    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.548 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.858     2.406    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X38Y95         FDCE                                         r  system_i/ov5640_capture_data_0/inst/cmos_ps_cnt_reg[2]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X38Y95         FDCE (Remov_fdce_C_CLR)     -0.067     1.791    system_i/ov5640_capture_data_0/inst/cmos_ps_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_0/inst/cmos_ps_cnt_reg[3]/CLR
                            (removal check against rising-edge clock cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.186ns (29.315%)  route 0.448ns (70.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.929     1.208    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.234 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.589     1.823    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X40Y92         FDRE                                         r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.141     1.964 r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/Q
                         net (fo=2, routed)           0.173     2.136    system_i/ov5640_capture_data_0/inst/rst_n_syn
    SLICE_X40Y92         LUT1 (Prop_lut1_I0_O)        0.045     2.181 f  system_i/ov5640_capture_data_0/inst/cam_href_d0_i_1/O
                         net (fo=35, routed)          0.276     2.457    system_i/ov5640_capture_data_0/inst/cam_href_d0_i_1_n_0
    SLICE_X38Y95         FDCE                                         f  system_i/ov5640_capture_data_0/inst/cmos_ps_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.052     1.519    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.548 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.858     2.406    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X38Y95         FDCE                                         r  system_i/ov5640_capture_data_0/inst/cmos_ps_cnt_reg[3]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X38Y95         FDCE (Remov_fdce_C_CLR)     -0.067     1.791    system_i/ov5640_capture_data_0/inst/cmos_ps_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_0/inst/cam_vsync_d0_reg/CLR
                            (removal check against rising-edge clock cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.186ns (29.315%)  route 0.448ns (70.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.929     1.208    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.234 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.589     1.823    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X40Y92         FDRE                                         r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.141     1.964 r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/Q
                         net (fo=2, routed)           0.173     2.136    system_i/ov5640_capture_data_0/inst/rst_n_syn
    SLICE_X40Y92         LUT1 (Prop_lut1_I0_O)        0.045     2.181 f  system_i/ov5640_capture_data_0/inst/cam_href_d0_i_1/O
                         net (fo=35, routed)          0.276     2.457    system_i/ov5640_capture_data_0/inst/cam_href_d0_i_1_n_0
    SLICE_X39Y95         FDCE                                         f  system_i/ov5640_capture_data_0/inst/cam_vsync_d0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.052     1.519    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.548 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.858     2.406    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X39Y95         FDCE                                         r  system_i/ov5640_capture_data_0/inst/cam_vsync_d0_reg/C
                         clock pessimism             -0.548     1.858    
    SLICE_X39Y95         FDCE (Remov_fdce_C_CLR)     -0.092     1.766    system_i/ov5640_capture_data_0/inst/cam_vsync_d0_reg
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_0/inst/cam_vsync_d1_reg/CLR
                            (removal check against rising-edge clock cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.186ns (29.315%)  route 0.448ns (70.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.929     1.208    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.234 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.589     1.823    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X40Y92         FDRE                                         r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.141     1.964 r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/Q
                         net (fo=2, routed)           0.173     2.136    system_i/ov5640_capture_data_0/inst/rst_n_syn
    SLICE_X40Y92         LUT1 (Prop_lut1_I0_O)        0.045     2.181 f  system_i/ov5640_capture_data_0/inst/cam_href_d0_i_1/O
                         net (fo=35, routed)          0.276     2.457    system_i/ov5640_capture_data_0/inst/cam_href_d0_i_1_n_0
    SLICE_X39Y95         FDCE                                         f  system_i/ov5640_capture_data_0/inst/cam_vsync_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.052     1.519    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.548 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.858     2.406    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X39Y95         FDCE                                         r  system_i/ov5640_capture_data_0/inst/cam_vsync_d1_reg/C
                         clock pessimism             -0.548     1.858    
    SLICE_X39Y95         FDCE (Remov_fdce_C_CLR)     -0.092     1.766    system_i/ov5640_capture_data_0/inst/cam_vsync_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            system_i/ov5640_capture_data_0/inst/wait_done_reg/CLR
                            (removal check against rising-edge clock cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.186ns (29.315%)  route 0.448ns (70.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.929     1.208    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.234 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.589     1.823    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X40Y92         FDRE                                         r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.141     1.964 r  system_i/ov5640_capture_data_0/inst/rst_n_syn_reg/Q
                         net (fo=2, routed)           0.173     2.136    system_i/ov5640_capture_data_0/inst/rst_n_syn
    SLICE_X40Y92         LUT1 (Prop_lut1_I0_O)        0.045     2.181 f  system_i/ov5640_capture_data_0/inst/cam_href_d0_i_1/O
                         net (fo=35, routed)          0.276     2.457    system_i/ov5640_capture_data_0/inst/cam_href_d0_i_1_n_0
    SLICE_X39Y95         FDCE                                         f  system_i/ov5640_capture_data_0/inst/wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.052     1.519    cam_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.548 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.858     2.406    system_i/ov5640_capture_data_0/inst/cam_pclk
    SLICE_X39Y95         FDCE                                         r  system_i/ov5640_capture_data_0/inst/wait_done_reg/C
                         clock pessimism             -0.548     1.858    
    SLICE_X39Y95         FDCE (Remov_fdce_C_CLR)     -0.092     1.766    system_i/ov5640_capture_data_0/inst/wait_done_reg
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.691    





