var g_data = {"16":{"st":"inst","pa":0,"n":"/top/in0","l":"SystemVerilog","sn":15,"du":{"n":"work.dual_iff","s":1,"b":1},"bc":[{"n":"top","s":15,"b":1},{"n":"in0","s":16,"z":1}],"loc":{"cp":100.00,"data":{"s":[16,16,1],"t":[68,68,1]}}},"19":{"st":"inst","pa":0,"n":"/top/DUT/ecc_dut/ENC_DUTA","l":"Verilog","sn":17,"du":{"n":"work.hamming_encoder","s":9,"b":1},"bc":[{"n":"top","s":15,"b":1},{"n":"DUT","s":17,"b":1},{"n":"ecc_dut","s":18,"b":1},{"n":"ENC_DUTA","s":19,"z":1}],"loc":{"cp":90.45,"data":{"s":[17,17,1],"fe":[8,7,1],"t":[62,52,1]}}},"20":{"st":"inst","pa":0,"n":"/top/DUT/ecc_dut/ENC_DUTB","l":"Verilog","sn":17,"du":{"n":"work.hamming_encoder","s":9,"b":1},"bc":[{"n":"top","s":15,"b":1},{"n":"DUT","s":17,"b":1},{"n":"ecc_dut","s":18,"b":1},{"n":"ENC_DUTB","s":20,"z":1}],"loc":{"cp":90.45,"data":{"s":[17,17,1],"fe":[8,7,1],"t":[62,52,1]}}},"21":{"st":"inst","pa":0,"n":"/top/DUT/ecc_dut/DE_ENC_DUTA","l":"Verilog","sn":17,"du":{"n":"work.hamming_decoder","s":10,"b":1},"bc":[{"n":"top","s":15,"b":1},{"n":"DUT","s":17,"b":1},{"n":"ecc_dut","s":18,"b":1},{"n":"DE_ENC_DUTA","s":21,"z":1}],"loc":{"cp":96.34,"data":{"s":[24,24,1],"b":[4,4,1],"fe":[10,10,1],"t":[82,70,1]}}},"22":{"st":"inst","pa":0,"n":"/top/DUT/ecc_dut/DE_ENC_DUTB","l":"Verilog","sn":17,"du":{"n":"work.hamming_decoder","s":10,"b":1},"bc":[{"n":"top","s":15,"b":1},{"n":"DUT","s":17,"b":1},{"n":"ecc_dut","s":18,"b":1},{"n":"DE_ENC_DUTB","s":22,"z":1}],"loc":{"cp":96.34,"data":{"s":[24,24,1],"b":[4,4,1],"fe":[10,10,1],"t":[82,70,1]}}},"18":{"st":"inst","pa":0,"n":"/top/DUT/ecc_dut","l":"Verilog","sn":16,"du":{"n":"work.ecc","s":8,"b":1},"bc":[{"n":"top","s":15,"b":1},{"n":"DUT","s":17,"b":1},{"n":"ecc_dut","s":18,"z":1}],"children":[{"n":"DE_ENC_DUTB","id":22,"zf":1,"tc":96.34,"s":100.00,"b":100.00,"fe":100.00,"t":85.36},{"n":"DE_ENC_DUTA","id":21,"zf":1,"tc":96.34,"s":100.00,"b":100.00,"fe":100.00,"t":85.36},{"n":"ENC_DUTB","id":20,"zf":1,"tc":90.45,"s":100.00,"fe":87.50,"t":83.87},{"n":"ENC_DUTA","id":19,"zf":1,"tc":90.45,"s":100.00,"fe":87.50,"t":83.87}],"rec":{"cp":94.79,"data":{"s":[82,82],"b":[8,8],"fe":[36,34],"t":[288,244]}},"loc":{"cp":100.00,"data":{"t":[100,100,1]}}},"25":{"st":"inst","pa":0,"n":"/top/DUT/multi_bank_dut/genblk1[3]/mem/latency","l":"Verilog","sn":21,"du":{"n":"work.latency","s":13,"b":1},"bc":[{"n":"top","s":15,"b":1},{"n":"DUT","s":17,"b":1},{"n":"multi_bank_dut","s":23,"b":1},{"n":"genblk1[3]/mem","s":24,"b":1},{"n":"latency","s":25,"z":1}],"loc":{"cp":100.00,"data":{"s":[121,121,1],"t":[172,172,1]}}},"24":{"st":"inst","pa":0,"n":"/top/DUT/multi_bank_dut/genblk1[3]/mem","l":"Verilog","sn":20,"du":{"n":"work.dual_port_ram","s":12,"b":1},"bc":[{"n":"top","s":15,"b":1},{"n":"DUT","s":17,"b":1},{"n":"multi_bank_dut","s":23,"b":1},{"n":"genblk1[3]/mem","s":24,"z":1}],"children":[{"n":"latency","id":25,"zf":1,"tc":100.00,"s":100.00,"t":100.00}],"rec":{"cp":100.00,"data":{"s":[127,127],"b":[8,8],"fc":[8,8],"t":[288,288]}},"loc":{"cp":100.00,"data":{"s":[6,6,1],"b":[8,8,1],"fc":[8,8,1],"t":[172,172,1]}}},"27":{"st":"inst","pa":0,"n":"/top/DUT/multi_bank_dut/genblk1[2]/mem/latency","l":"Verilog","sn":21,"du":{"n":"work.latency","s":13,"b":1},"bc":[{"n":"top","s":15,"b":1},{"n":"DUT","s":17,"b":1},{"n":"multi_bank_dut","s":23,"b":1},{"n":"genblk1[2]/mem","s":26,"b":1},{"n":"latency","s":27,"z":1}],"loc":{"cp":100.00,"data":{"s":[121,121,1],"t":[172,172,1]}}},"26":{"st":"inst","pa":0,"n":"/top/DUT/multi_bank_dut/genblk1[2]/mem","l":"Verilog","sn":20,"du":{"n":"work.dual_port_ram","s":12,"b":1},"bc":[{"n":"top","s":15,"b":1},{"n":"DUT","s":17,"b":1},{"n":"multi_bank_dut","s":23,"b":1},{"n":"genblk1[2]/mem","s":26,"z":1}],"children":[{"n":"latency","id":27,"zf":1,"tc":100.00,"s":100.00,"t":100.00}],"rec":{"cp":100.00,"data":{"s":[127,127],"b":[8,8],"fc":[8,8],"t":[288,288]}},"loc":{"cp":100.00,"data":{"s":[6,6,1],"b":[8,8,1],"fc":[8,8,1],"t":[172,172,1]}}},"29":{"st":"inst","pa":0,"n":"/top/DUT/multi_bank_dut/genblk1[1]/mem/latency","l":"Verilog","sn":21,"du":{"n":"work.latency","s":13,"b":1},"bc":[{"n":"top","s":15,"b":1},{"n":"DUT","s":17,"b":1},{"n":"multi_bank_dut","s":23,"b":1},{"n":"genblk1[1]/mem","s":28,"b":1},{"n":"latency","s":29,"z":1}],"loc":{"cp":100.00,"data":{"s":[121,121,1],"t":[172,172,1]}}},"28":{"st":"inst","pa":0,"n":"/top/DUT/multi_bank_dut/genblk1[1]/mem","l":"Verilog","sn":20,"du":{"n":"work.dual_port_ram","s":12,"b":1},"bc":[{"n":"top","s":15,"b":1},{"n":"DUT","s":17,"b":1},{"n":"multi_bank_dut","s":23,"b":1},{"n":"genblk1[1]/mem","s":28,"z":1}],"children":[{"n":"latency","id":29,"zf":1,"tc":100.00,"s":100.00,"t":100.00}],"rec":{"cp":100.00,"data":{"s":[127,127],"b":[8,8],"fc":[8,8],"t":[288,288]}},"loc":{"cp":100.00,"data":{"s":[6,6,1],"b":[8,8,1],"fc":[8,8,1],"t":[172,172,1]}}},"31":{"st":"inst","pa":0,"n":"/top/DUT/multi_bank_dut/genblk1[0]/mem/latency","l":"Verilog","sn":21,"du":{"n":"work.latency","s":13,"b":1},"bc":[{"n":"top","s":15,"b":1},{"n":"DUT","s":17,"b":1},{"n":"multi_bank_dut","s":23,"b":1},{"n":"genblk1[0]/mem","s":30,"b":1},{"n":"latency","s":31,"z":1}],"loc":{"cp":100.00,"data":{"s":[121,121,1],"t":[172,172,1]}}},"30":{"st":"inst","pa":0,"n":"/top/DUT/multi_bank_dut/genblk1[0]/mem","l":"Verilog","sn":20,"du":{"n":"work.dual_port_ram","s":12,"b":1},"bc":[{"n":"top","s":15,"b":1},{"n":"DUT","s":17,"b":1},{"n":"multi_bank_dut","s":23,"b":1},{"n":"genblk1[0]/mem","s":30,"z":1}],"children":[{"n":"latency","id":31,"zf":1,"tc":100.00,"s":100.00,"t":100.00}],"rec":{"cp":100.00,"data":{"s":[127,127],"b":[8,8],"fc":[8,8],"t":[288,288]}},"loc":{"cp":100.00,"data":{"s":[6,6,1],"b":[8,8,1],"fc":[8,8,1],"t":[172,172,1]}}},"32":{"st":"inst","pa":0,"n":"/top/DUT/multi_bank_dut/decode","l":"Verilog","sn":20,"du":{"n":"work.address_decode","s":14,"b":1},"bc":[{"n":"top","s":15,"b":1},{"n":"DUT","s":17,"b":1},{"n":"multi_bank_dut","s":23,"b":1},{"n":"decode","s":32,"z":1}],"loc":{"cp":100.00,"data":{"s":[29,29,1],"b":[4,4,1],"fc":[4,4,1],"t":[28,28,1]}}},"23":{"st":"inst","pa":0,"n":"/top/DUT/multi_bank_dut","l":"Verilog","sn":16,"du":{"n":"work.multi_bank","s":11,"b":1},"bc":[{"n":"top","s":15,"b":1},{"n":"DUT","s":17,"b":1},{"n":"multi_bank_dut","s":23,"z":1}],"children":[{"n":"decode","id":32,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00},{"n":"genblk1[0]/mem","id":30,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00},{"n":"genblk1[1]/mem","id":28,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00},{"n":"genblk1[2]/mem","id":26,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00},{"n":"genblk1[3]/mem","id":24,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00}],"rec":{"cp":100.00,"data":{"s":[548,548],"b":[52,52],"fc":[36,36],"fe":[16,16],"t":[1056,1056]}},"loc":{"cp":100.00,"data":{"s":[11,11,1],"b":[16,16,1],"fe":[16,16,1],"t":[104,104,1]}}},"17":{"st":"inst","pa":0,"n":"/top/DUT","l":"Verilog","sn":15,"du":{"n":"work.memory_controller","s":7,"b":1},"bc":[{"n":"top","s":15,"b":1},{"n":"DUT","s":17,"z":1}],"children":[{"n":"multi_bank_dut","id":23,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"fe":100.00,"t":100.00},{"n":"ecc_dut","id":18,"zf":1,"tc":94.79,"s":100.00,"b":100.00,"fe":94.44,"t":84.72}],"rec":{"cp":98.63,"data":{"s":[642,642],"b":[66,66],"fc":[36,36],"fe":[52,50],"t":[1476,1432]}},"loc":{"cp":100.00,"data":{"s":[12,12,1],"b":[6,6,1],"t":[184,184,1]}}},"15":{"st":"inst","pa":0,"n":"/top","l":"Verilog","sn":15,"du":{"n":"work.top","s":6,"b":1},"bc":[{"n":"top","s":15,"z":1}],"children":[{"n":"DUT","id":17,"zf":1,"tc":98.63,"s":100.00,"b":100.00,"fc":100.00,"fe":96.15,"t":97.01},{"n":"in0","id":16,"zf":1,"tc":100.00,"s":100.00,"t":100.00}],"rec":{"cp":98.66,"data":{"s":[668,668],"b":[70,70],"fc":[40,40],"fe":[52,50],"t":[1548,1504]}},"loc":{"cp":100.00,"data":{"s":[10,10,1],"b":[4,4,1],"fc":[4,4,1],"t":[4,4,1]}}},"35":{"st":"inst","pa":0,"n":"/pkg","l":"SystemVerilog","sn":4,"du":{"n":"work.pkg","s":4,"b":1},"bc":[{"n":"pkg","s":35,"z":1}],"loc":{"cp":84.50,"data":{"s":[275,253,1],"b":[51,41,1],"fc":[32,21,1],"gb":[532,532,1],"cvpc":[20,1],"g":[4,100.00,1]}}},"14":{"st":"du","pa":0,"n":"work.address_decode","l":"Verilog","sn":23,"one_inst":32,"loc":{"cp":100.00,"data":{"s":[29,29,1],"b":[4,4,1],"fc":[4,4,1],"t":[28,28,1]}}},"1":{"st":"du","pa":0,"n":"work.dual_iff","l":"SystemVerilog","sn":1,"loc":{"cp":100.00,"data":{"s":[16,16,1],"t":[68,68,1]}}},"12":{"st":"du","pa":0,"n":"work.dual_port_ram","l":"Verilog","sn":21,"loc":{"cp":100.00,"data":{"s":[6,6,1],"b":[8,8,1],"fc":[8,8,1],"t":[172,172,1]}}},"8":{"st":"du","pa":0,"n":"work.ecc","l":"Verilog","sn":17,"one_inst":18,"loc":{"cp":100.00,"data":{"t":[100,100,1]}}},"10":{"st":"du","pa":0,"n":"work.hamming_decoder","l":"Verilog","sn":19,"loc":{"cp":96.34,"data":{"s":[24,24,1],"b":[4,4,1],"fe":[10,10,1],"t":[82,70,1]}}},"9":{"st":"du","pa":0,"n":"work.hamming_encoder","l":"Verilog","sn":18,"loc":{"cp":90.45,"data":{"s":[17,17,1],"fe":[8,7,1],"t":[62,52,1]}}},"13":{"st":"du","pa":0,"n":"work.latency","l":"Verilog","sn":22,"loc":{"cp":100.00,"data":{"s":[121,121,1],"t":[172,172,1]}}},"7":{"st":"du","pa":0,"n":"work.memory_controller","l":"Verilog","sn":16,"one_inst":17,"loc":{"cp":100.00,"data":{"s":[12,12,1],"b":[6,6,1],"t":[184,184,1]}}},"11":{"st":"du","pa":0,"n":"work.multi_bank","l":"Verilog","sn":20,"one_inst":23,"loc":{"cp":100.00,"data":{"s":[11,11,1],"b":[16,16,1],"fe":[16,16,1],"t":[104,104,1]}}},"4":{"st":"du","pa":0,"n":"work.pkg","l":"SystemVerilog","sn":4,"one_inst":35,"loc":{"cp":84.50,"data":{"s":[275,253,1],"b":[51,41,1],"fc":[32,21,1],"gb":[532,532,1],"cvpc":[20,1],"g":[4,100.00,1]}}},"6":{"st":"du","pa":0,"n":"work.top","l":"Verilog","sn":15,"one_inst":15,"loc":{"cp":100.00,"data":{"s":[10,10,1],"b":[4,4,1],"fc":[4,4,1],"t":[4,4,1]}}}};
processSummaryData(g_data);