INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab9_ALU_2/Lab9_ALU_2.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab9_ALU_2/Lab9_ALU_2.srcs/sources_1/new/register_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_2
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab9_ALU_2/Lab9_ALU_2.srcs/sources_1/new/register_2.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab9_ALU_2/Lab9_ALU_2.srcs/sources_1/new/top_lab9.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_lab9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab9_ALU_2/basys3_lab9.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basys3_lab9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab9_ALU_2/Lab9_ALU_2.sim/sim_3/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
