
---------- Begin Simulation Statistics ----------
simSeconds                                  21.670830                       # Number of seconds simulated (Second)
simTicks                                 21670830311500                       # Number of ticks simulated (Tick)
finalTick                                21670830311500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                 208275.62                       # Real time elapsed on the host (Second)
hostTickRate                                104048809                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   18091628                       # Number of bytes of host memory used (Byte)
simInsts                                  41718957776                       # Number of instructions simulated (Count)
simOps                                    45374625392                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   200306                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     217859                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                       3830044413                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.committedInsts                  6025536260                       # Number of instructions committed (Count)
system.cpu.numVMExits                          175361                       # total number of KVM exits (Count)
system.cpu.numVMHalfEntries                         0                       # number of KVM entries to finalize pending operations (Count)
system.cpu.numExitSignal                         4291                       # exits due to signal delivery (Count)
system.cpu.numMMIO                             171070                       # number of VM exits due to memory mapped IO (Count)
system.cpu.numCoalescedMMIO                         0                       # number of coalesced memory mapped IO requests (Count)
system.cpu.numIO                                    0                       # number of VM exits due to legacy IO (Count)
system.cpu.numHalt                                  0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu.numInterrupts                            0                       # number of interrupts delivered (Count)
system.cpu.numHypercalls                            0                       # number of hypercalls (Count)
system.cpu.dcache.demandHits::switch_cpus.data   9257866495                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total        9257866495                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::switch_cpus.data   9273846611                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total       9273846611                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::switch_cpus.data   2977744302                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total      2977744302                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::switch_cpus.data   2981678541                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total     2981678541                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::switch_cpus.data 212132676511158                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 212132676511158                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::switch_cpus.data 212132676511158                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 212132676511158                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::switch_cpus.data  12235610797                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total   12235610797                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::switch_cpus.data  12255525152                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total  12255525152                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::switch_cpus.data     0.243367                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.243367                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::switch_cpus.data     0.243293                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.243293                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::switch_cpus.data 71239.386259                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 71239.386259                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::switch_cpus.data 71145.387940                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 71145.387940                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs  12705084715                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets       206571                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs    222197799                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets         1267                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      57.179165                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets   163.039463                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks    379771259                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total         379771259                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::switch_cpus.data   2593125439                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total    2593125439                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::switch_cpus.data   2593125439                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total   2593125439                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::switch_cpus.data    384618863                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total    384618863                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::switch_cpus.data    388257191                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total    388257191                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::switch_cpus.data       453643                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total       453643                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::switch_cpus.data 32419115067442                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 32419115067442                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::switch_cpus.data 32791425773442                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 32791425773442                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::switch_cpus.data  26255424000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::total  26255424000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.demandMshrMissRate::switch_cpus.data     0.031434                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.031434                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::switch_cpus.data     0.031680                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.031680                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::switch_cpus.data 84288.936883                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 84288.936883                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::switch_cpus.data 84457.999835                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 84457.999835                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::switch_cpus.data 57876.841481                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::total 57876.841481                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.replacements              387770322                       # number of replacements (Count)
system.cpu.dcache.CleanSharedReq.mshrMisses::switch_cpus.data         3072                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.dcache.CleanSharedReq.mshrMisses::total         3072                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.dcache.CleanSharedReq.mshrMissLatency::switch_cpus.data      4740872                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.mshrMissLatency::total      4740872                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.mshrMissRate::switch_cpus.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.dcache.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.dcache.CleanSharedReq.avgMshrMissLatency::switch_cpus.data  1543.252604                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.avgMshrMissLatency::total  1543.252604                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.hits::switch_cpus.data          159                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total          159                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::switch_cpus.data            3                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            3                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::switch_cpus.data       165000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total       165000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::switch_cpus.data          162                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total          162                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::switch_cpus.data     0.018519                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.018519                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::switch_cpus.data        55000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total        55000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrMisses::switch_cpus.data            3                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            3                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::switch_cpus.data       162000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total       162000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::switch_cpus.data     0.018519                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.018519                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::switch_cpus.data        54000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total        54000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::switch_cpus.data   8670112486                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total      8670112486                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::switch_cpus.data     19016873                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total      19016873                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::switch_cpus.data 1349047187000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 1349047187000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::switch_cpus.data   8689129359                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total   8689129359                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::switch_cpus.data     0.002189                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.002189                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::switch_cpus.data 70939.485530                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 70939.485530                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::switch_cpus.data     11119024                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total     11119024                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::switch_cpus.data      7897849                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      7897849                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::switch_cpus.data       433858                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::total       433858                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::switch_cpus.data 541259034501                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 541259034501                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::switch_cpus.data  26255424000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::total  26255424000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::switch_cpus.data     0.000909                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000909                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::switch_cpus.data 68532.461750                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 68532.461750                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus.data 60516.168885                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::total 60516.168885                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.SoftPFExReq.hits::switch_cpus.data           17                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.hits::total           17                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.accesses::switch_cpus.data           17                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFExReq.accesses::total           17                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.hits::switch_cpus.data     15980099                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total      15980099                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::switch_cpus.data      3934239                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total      3934239                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::switch_cpus.data     19914338                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total     19914338                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::switch_cpus.data     0.197558                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.197558                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::switch_cpus.data      3638328                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total      3638328                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::switch_cpus.data 372310706000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total 372310706000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::switch_cpus.data     0.182699                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.182699                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus.data 102330.165395                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 102330.165395                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::switch_cpus.data          132                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total          132                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::switch_cpus.data          132                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total          132                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.hits::switch_cpus.data      1437393                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total         1437393                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::switch_cpus.data       176495                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total        176495                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::switch_cpus.data   6464472369                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total   6464472369                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::switch_cpus.data      1613888                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total      1613888                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::switch_cpus.data     0.109360                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.109360                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::switch_cpus.data 36626.943364                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total 36626.943364                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrHits::switch_cpus.data           12                       # number of SwapReq MSHR hits (Count)
system.cpu.dcache.SwapReq.mshrHits::total           12                       # number of SwapReq MSHR hits (Count)
system.cpu.dcache.SwapReq.mshrMisses::switch_cpus.data       176483                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total       176483                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::switch_cpus.data   6286830369                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total   6286830369                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::switch_cpus.data     0.109353                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.109353                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::switch_cpus.data 35622.866616                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total 35622.866616                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.hits::switch_cpus.data          195                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hits::total          195                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.misses::switch_cpus.data      2109430                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total      2109430                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::switch_cpus.data 123515176895                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total 123515176895                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::switch_cpus.data      2109625                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total      2109625                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::switch_cpus.data     0.999908                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total     0.999908                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::switch_cpus.data 58553.816384                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 58553.816384                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrHits::switch_cpus.data            5                       # number of WriteLineReq MSHR hits (Count)
system.cpu.dcache.WriteLineReq.mshrHits::total            5                       # number of WriteLineReq MSHR hits (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::switch_cpus.data      2109425                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total      2109425                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::switch_cpus.data 121405460895                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total 121405460895                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::switch_cpus.data     0.999905                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total     0.999905                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::switch_cpus.data 57553.817223                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 57553.817223                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::switch_cpus.data    587753814                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total      587753814                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::switch_cpus.data   2956617999                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total   2956617999                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::switch_cpus.data 210660114147263                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 210660114147263                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::switch_cpus.data   3544371813                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total   3544371813                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::switch_cpus.data     0.834173                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.834173                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::switch_cpus.data 71250.365863                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 71250.365863                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::switch_cpus.data   2582006410                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total   2582006410                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::switch_cpus.data    374611589                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total    374611589                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::switch_cpus.data        19785                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total        19785                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::switch_cpus.data 31756450572046                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 31756450572046                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::switch_cpus.data     0.105692                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.105692                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::switch_cpus.data 84771.671525                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 84771.671525                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           863.468769                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs           9663972798                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs          387771346                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              24.921833                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick        3393006671500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::switch_cpus.data   863.468769                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::switch_cpus.data     0.843231                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.843231                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.tagAccesses        49416340970                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses       49416340970                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.demandHits::switch_cpus.inst   2199029825                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total        2199029825                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::switch_cpus.inst   2199029825                       # number of overall hits (Count)
system.cpu.icache.overallHits::total       2199029825                       # number of overall hits (Count)
system.cpu.icache.demandMisses::switch_cpus.inst      7518179                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total         7518179                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::switch_cpus.inst      7518179                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total        7518179                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::switch_cpus.inst 547795229076                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total 547795229076                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::switch_cpus.inst 547795229076                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total 547795229076                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::switch_cpus.inst   2206548004                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total    2206548004                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::switch_cpus.inst   2206548004                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total   2206548004                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::switch_cpus.inst     0.003407                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.003407                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::switch_cpus.inst     0.003407                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.003407                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::switch_cpus.inst 72862.754275                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 72862.754275                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::switch_cpus.inst 72862.754275                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 72862.754275                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs      1099499                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs        16586                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      66.290787                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks      6614327                       # number of writebacks (Count)
system.cpu.icache.writebacks::total           6614327                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::switch_cpus.inst       902828                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total        902828                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::switch_cpus.inst       902828                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total       902828                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::switch_cpus.inst      6615351                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total      6615351                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::switch_cpus.inst      6615351                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total      6615351                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::switch_cpus.inst 473224119673                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total 473224119673                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::switch_cpus.inst 473224119673                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total 473224119673                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::switch_cpus.inst     0.002998                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.002998                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::switch_cpus.inst     0.002998                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.002998                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::switch_cpus.inst 71534.242049                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 71534.242049                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::switch_cpus.inst 71534.242049                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 71534.242049                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                6614327                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::switch_cpus.inst   2199029825                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total      2199029825                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::switch_cpus.inst      7518179                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total       7518179                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::switch_cpus.inst 547795229076                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total 547795229076                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::switch_cpus.inst   2206548004                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total   2206548004                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::switch_cpus.inst     0.003407                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.003407                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::switch_cpus.inst 72862.754275                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 72862.754275                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::switch_cpus.inst       902828                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total       902828                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::switch_cpus.inst      6615351                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total      6615351                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::switch_cpus.inst 473224119673                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total 473224119673                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::switch_cpus.inst     0.002998                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.002998                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::switch_cpus.inst 71534.242049                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 71534.242049                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           863.412412                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs           2205645176                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs            6615351                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             333.413174                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick        3393005971500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::switch_cpus.inst   863.412412                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::switch_cpus.inst     0.843176                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.843176                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.tagAccesses         8832807367                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses        8832807367                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.demandHits::switch_cpus.mmu.dtb_walker       444459                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::switch_cpus.mmu.itb_walker        43195                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::switch_cpus.inst      2543720                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::switch_cpus.data      5147726                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::total          8179100                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits::switch_cpus.mmu.dtb_walker       444459                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::switch_cpus.mmu.itb_walker        43195                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::switch_cpus.inst      2543720                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::switch_cpus.data      5147726                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::total         8179100                       # number of overall hits (Count)
system.cpu.l2cache.demandMisses::switch_cpus.mmu.dtb_walker        71023                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::switch_cpus.mmu.itb_walker        10905                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::switch_cpus.inst      4071631                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::switch_cpus.data    379893457                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::total      384047016                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.overallMisses::switch_cpus.mmu.dtb_walker        71023                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::switch_cpus.mmu.itb_walker        10905                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::switch_cpus.inst      4071631                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::switch_cpus.data    379893457                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::total     384047016                       # number of overall misses (Count)
system.cpu.l2cache.demandMissLatency::switch_cpus.mmu.dtb_walker   7033369017                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::switch_cpus.mmu.itb_walker   1162524305                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::switch_cpus.inst 436046969000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::switch_cpus.data 31994876202996                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::total 32439119065318                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::switch_cpus.mmu.dtb_walker   7033369017                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::switch_cpus.mmu.itb_walker   1162524305                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::switch_cpus.inst 436046969000                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::switch_cpus.data 31994876202996                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::total 32439119065318                       # number of overall miss ticks (Tick)
system.cpu.l2cache.demandAccesses::switch_cpus.mmu.dtb_walker       515482                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::switch_cpus.mmu.itb_walker        54100                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::switch_cpus.inst      6615351                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::switch_cpus.data    385041183                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::total    392226116                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::switch_cpus.mmu.dtb_walker       515482                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::switch_cpus.mmu.itb_walker        54100                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::switch_cpus.inst      6615351                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::switch_cpus.data    385041183                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::total    392226116                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandMissRate::switch_cpus.mmu.dtb_walker     0.137780                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::switch_cpus.mmu.itb_walker     0.201571                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::switch_cpus.inst     0.615482                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::switch_cpus.data     0.986631                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::total     0.979147                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.overallMissRate::switch_cpus.mmu.dtb_walker     0.137780                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::switch_cpus.mmu.itb_walker     0.201571                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::switch_cpus.inst     0.615482                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::switch_cpus.data     0.986631                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::total     0.979147                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMissLatency::switch_cpus.mmu.dtb_walker 99029.455486                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency::switch_cpus.mmu.itb_walker 106604.704723                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency::switch_cpus.inst 107093.930909                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency::switch_cpus.data 84220.656117                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency::total 84466.530695                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::switch_cpus.mmu.dtb_walker 99029.455486                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::switch_cpus.mmu.itb_walker 106604.704723                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::switch_cpus.inst 107093.930909                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::switch_cpus.data 84220.656117                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::total 84466.530695                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l2cache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.writebacks::writebacks    375717940                       # number of writebacks (Count)
system.cpu.l2cache.writebacks::total        375717940                       # number of writebacks (Count)
system.cpu.l2cache.demandMshrHits::switch_cpus.mmu.dtb_walker            4                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l2cache.demandMshrHits::switch_cpus.mmu.itb_walker          114                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l2cache.demandMshrHits::switch_cpus.data            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l2cache.demandMshrHits::total          119                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l2cache.overallMshrHits::switch_cpus.mmu.dtb_walker            4                       # number of overall MSHR hits (Count)
system.cpu.l2cache.overallMshrHits::switch_cpus.mmu.itb_walker          114                       # number of overall MSHR hits (Count)
system.cpu.l2cache.overallMshrHits::switch_cpus.data            1                       # number of overall MSHR hits (Count)
system.cpu.l2cache.overallMshrHits::total          119                       # number of overall MSHR hits (Count)
system.cpu.l2cache.demandMshrMisses::switch_cpus.mmu.dtb_walker        71019                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::switch_cpus.mmu.itb_walker        10791                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::switch_cpus.inst      4071631                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::switch_cpus.data    379893456                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::total    384046897                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::switch_cpus.mmu.dtb_walker        71019                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::switch_cpus.mmu.itb_walker        10791                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::switch_cpus.inst      4071631                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::switch_cpus.data    379893456                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::total    384046897                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrUncacheable::switch_cpus.data       453643                       # number of overall MSHR uncacheable misses (Count)
system.cpu.l2cache.overallMshrUncacheable::total       453643                       # number of overall MSHR uncacheable misses (Count)
system.cpu.l2cache.demandMshrMissLatency::switch_cpus.mmu.dtb_walker   6322909519                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::switch_cpus.mmu.itb_walker   1049083869                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::switch_cpus.inst 395330659000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::switch_cpus.data 28195941568496                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::total 28598644220884                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::switch_cpus.mmu.dtb_walker   6322909519                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::switch_cpus.mmu.itb_walker   1049083869                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::switch_cpus.inst 395330659000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::switch_cpus.data 28195941568496                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::total 28598644220884                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrUncacheableLatency::switch_cpus.data  21046856000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.l2cache.overallMshrUncacheableLatency::total  21046856000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.l2cache.demandMshrMissRate::switch_cpus.mmu.dtb_walker     0.137772                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::switch_cpus.mmu.itb_walker     0.199464                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::switch_cpus.inst     0.615482                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::switch_cpus.data     0.986631                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::total     0.979147                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::switch_cpus.mmu.dtb_walker     0.137772                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::switch_cpus.mmu.itb_walker     0.199464                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::switch_cpus.inst     0.615482                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::switch_cpus.data     0.986631                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::total     0.979147                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMshrMissLatency::switch_cpus.mmu.dtb_walker 89031.238387                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::switch_cpus.mmu.itb_walker 97218.410620                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::switch_cpus.inst 97093.930909                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::switch_cpus.data 74220.656142                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::total 74466.541572                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::switch_cpus.mmu.dtb_walker 89031.238387                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::switch_cpus.mmu.itb_walker 97218.410620                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::switch_cpus.inst 97093.930909                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::switch_cpus.data 74220.656142                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::total 74466.541572                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrUncacheableLatency::switch_cpus.data 46395.196223                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrUncacheableLatency::total 46395.196223                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.l2cache.replacements             391573339                       # number of replacements (Count)
system.cpu.l2cache.CleanEvict.mshrMisses::writebacks         9616                       # number of CleanEvict MSHR misses (Count)
system.cpu.l2cache.CleanEvict.mshrMisses::total         9616                       # number of CleanEvict MSHR misses (Count)
system.cpu.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu.l2cache.InvalidateReq.hits::switch_cpus.data        21252                       # number of InvalidateReq hits (Count)
system.cpu.l2cache.InvalidateReq.hits::total        21252                       # number of InvalidateReq hits (Count)
system.cpu.l2cache.InvalidateReq.misses::switch_cpus.data      2709002                       # number of InvalidateReq misses (Count)
system.cpu.l2cache.InvalidateReq.misses::total      2709002                       # number of InvalidateReq misses (Count)
system.cpu.l2cache.InvalidateReq.accesses::switch_cpus.data      2730254                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu.l2cache.InvalidateReq.accesses::total      2730254                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu.l2cache.InvalidateReq.missRate::switch_cpus.data     0.992216                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.missRate::total     0.992216                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.mshrMisses::switch_cpus.data      2709002                       # number of InvalidateReq MSHR misses (Count)
system.cpu.l2cache.InvalidateReq.mshrMisses::total      2709002                       # number of InvalidateReq MSHR misses (Count)
system.cpu.l2cache.InvalidateReq.mshrMissLatency::switch_cpus.data 111137128496                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.mshrMissLatency::total 111137128496                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.mshrMissRate::switch_cpus.data     0.992216                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.mshrMissRate::total     0.992216                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.avgMshrMissLatency::switch_cpus.data 41025.118658                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.avgMshrMissLatency::total 41025.118658                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.hits::switch_cpus.inst      2543720                       # number of ReadCleanReq hits (Count)
system.cpu.l2cache.ReadCleanReq.hits::total      2543720                       # number of ReadCleanReq hits (Count)
system.cpu.l2cache.ReadCleanReq.misses::switch_cpus.inst      4071631                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.misses::total      4071631                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.missLatency::switch_cpus.inst 436046969000                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.missLatency::total 436046969000                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.accesses::switch_cpus.inst      6615351                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.accesses::total      6615351                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.missRate::switch_cpus.inst     0.615482                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.missRate::total     0.615482                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMissLatency::switch_cpus.inst 107093.930909                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMissLatency::total 107093.930909                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.mshrMisses::switch_cpus.inst      4071631                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMisses::total      4071631                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::switch_cpus.inst 395330659000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::total 395330659000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::switch_cpus.inst     0.615482                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::total     0.615482                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 97093.930909                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::total 97093.930909                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.hits::switch_cpus.data      2498127                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.hits::total      2498127                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.misses::switch_cpus.data    371031221                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.misses::total    371031221                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.missLatency::switch_cpus.data 31131489149500                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.missLatency::total 31131489149500                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.accesses::switch_cpus.data    373529348                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.accesses::total    373529348                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.missRate::switch_cpus.data     0.993312                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.missRate::total     0.993312                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMissLatency::switch_cpus.data 83905.308738                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMissLatency::total 83905.308738                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.mshrMisses::switch_cpus.data    371031221                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMisses::total    371031221                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMissLatency::switch_cpus.data 27421176939500                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissLatency::total 27421176939500                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissRate::switch_cpus.data     0.993312                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.mshrMissRate::total     0.993312                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::switch_cpus.data 73905.308738                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::total 73905.308738                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadReq.hits::switch_cpus.mmu.dtb_walker       444459                       # number of ReadReq hits (Count)
system.cpu.l2cache.ReadReq.hits::switch_cpus.mmu.itb_walker        43195                       # number of ReadReq hits (Count)
system.cpu.l2cache.ReadReq.hits::total         487654                       # number of ReadReq hits (Count)
system.cpu.l2cache.ReadReq.misses::switch_cpus.mmu.dtb_walker        71023                       # number of ReadReq misses (Count)
system.cpu.l2cache.ReadReq.misses::switch_cpus.mmu.itb_walker        10905                       # number of ReadReq misses (Count)
system.cpu.l2cache.ReadReq.misses::total        81928                       # number of ReadReq misses (Count)
system.cpu.l2cache.ReadReq.missLatency::switch_cpus.mmu.dtb_walker   7033369017                       # number of ReadReq miss ticks (Tick)
system.cpu.l2cache.ReadReq.missLatency::switch_cpus.mmu.itb_walker   1162524305                       # number of ReadReq miss ticks (Tick)
system.cpu.l2cache.ReadReq.missLatency::total   8195893322                       # number of ReadReq miss ticks (Tick)
system.cpu.l2cache.ReadReq.accesses::switch_cpus.mmu.dtb_walker       515482                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadReq.accesses::switch_cpus.mmu.itb_walker        54100                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadReq.accesses::total       569582                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadReq.missRate::switch_cpus.mmu.dtb_walker     0.137780                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l2cache.ReadReq.missRate::switch_cpus.mmu.itb_walker     0.201571                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l2cache.ReadReq.missRate::total     0.143839                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l2cache.ReadReq.avgMissLatency::switch_cpus.mmu.dtb_walker 99029.455486                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadReq.avgMissLatency::switch_cpus.mmu.itb_walker 106604.704723                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadReq.avgMissLatency::total 100037.756591                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadReq.mshrHits::switch_cpus.mmu.dtb_walker            4                       # number of ReadReq MSHR hits (Count)
system.cpu.l2cache.ReadReq.mshrHits::switch_cpus.mmu.itb_walker          114                       # number of ReadReq MSHR hits (Count)
system.cpu.l2cache.ReadReq.mshrHits::total          118                       # number of ReadReq MSHR hits (Count)
system.cpu.l2cache.ReadReq.mshrMisses::switch_cpus.mmu.dtb_walker        71019                       # number of ReadReq MSHR misses (Count)
system.cpu.l2cache.ReadReq.mshrMisses::switch_cpus.mmu.itb_walker        10791                       # number of ReadReq MSHR misses (Count)
system.cpu.l2cache.ReadReq.mshrMisses::total        81810                       # number of ReadReq MSHR misses (Count)
system.cpu.l2cache.ReadReq.mshrUncacheable::switch_cpus.data       433858                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.l2cache.ReadReq.mshrUncacheable::total       433858                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.l2cache.ReadReq.mshrMissLatency::switch_cpus.mmu.dtb_walker   6322909519                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadReq.mshrMissLatency::switch_cpus.mmu.itb_walker   1049083869                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadReq.mshrMissLatency::total   7371993388                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadReq.mshrUncacheableLatency::switch_cpus.data  21046856000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.l2cache.ReadReq.mshrUncacheableLatency::total  21046856000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.l2cache.ReadReq.mshrMissRate::switch_cpus.mmu.dtb_walker     0.137772                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l2cache.ReadReq.mshrMissRate::switch_cpus.mmu.itb_walker     0.199464                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l2cache.ReadReq.mshrMissRate::total     0.143632                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l2cache.ReadReq.avgMshrMissLatency::switch_cpus.mmu.dtb_walker 89031.238387                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadReq.avgMshrMissLatency::switch_cpus.mmu.itb_walker 97218.410620                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadReq.avgMshrMissLatency::total 90111.152524                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadReq.avgMshrUncacheableLatency::switch_cpus.data 48510.932148                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.l2cache.ReadReq.avgMshrUncacheableLatency::total 48510.932148                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.hits::switch_cpus.data      2649599                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::total      2649599                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.misses::switch_cpus.data      8862236                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::total      8862236                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.missLatency::switch_cpus.data 863387053496                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::total 863387053496                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.accesses::switch_cpus.data     11511835                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::total     11511835                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.missRate::switch_cpus.data     0.769837                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::total     0.769837                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMissLatency::switch_cpus.data 97423.161998                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::total 97423.161998                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.mshrHits::switch_cpus.data            1                       # number of ReadSharedReq MSHR hits (Count)
system.cpu.l2cache.ReadSharedReq.mshrHits::total            1                       # number of ReadSharedReq MSHR hits (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::switch_cpus.data      8862235                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::total      8862235                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::switch_cpus.data 774764628996                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::total 774764628996                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::switch_cpus.data     0.769837                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::total     0.769837                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 87423.164585                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::total 87423.164585                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.hits::switch_cpus.data       692956                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.hits::total       692956                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.misses::switch_cpus.data           75                       # number of UpgradeReq misses (Count)
system.cpu.l2cache.UpgradeReq.misses::total           75                       # number of UpgradeReq misses (Count)
system.cpu.l2cache.UpgradeReq.missLatency::switch_cpus.data       447500                       # number of UpgradeReq miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.missLatency::total       447500                       # number of UpgradeReq miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.accesses::switch_cpus.data       693031                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.accesses::total       693031                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.missRate::switch_cpus.data     0.000108                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.missRate::total     0.000108                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.avgMissLatency::switch_cpus.data  5966.666667                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.avgMissLatency::total  5966.666667                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.mshrMisses::switch_cpus.data           75                       # number of UpgradeReq MSHR misses (Count)
system.cpu.l2cache.UpgradeReq.mshrMisses::total           75                       # number of UpgradeReq MSHR misses (Count)
system.cpu.l2cache.UpgradeReq.mshrMissLatency::switch_cpus.data      2453500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.mshrMissLatency::total      2453500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.mshrMissRate::switch_cpus.data     0.000108                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.mshrMissRate::total     0.000108                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.avgMshrMissLatency::switch_cpus.data 32713.333333                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.avgMshrMissLatency::total 32713.333333                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.WriteReq.mshrUncacheable::switch_cpus.data        19785                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.l2cache.WriteReq.mshrUncacheable::total        19785                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.l2cache.WritebackClean.hits::writebacks      6614283                       # number of WritebackClean hits (Count)
system.cpu.l2cache.WritebackClean.hits::total      6614283                       # number of WritebackClean hits (Count)
system.cpu.l2cache.WritebackClean.accesses::writebacks      6614283                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackClean.accesses::total      6614283                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.hits::writebacks    379771259                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.hits::total    379771259                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.accesses::writebacks    379771259                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.accesses::total    379771259                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.tags.tagsInUse         6906.922473                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l2cache.tags.totalRefs           787312587                       # Total number of references to valid blocks. (Count)
system.cpu.l2cache.tags.sampledRefs         391602744                       # Sample count of references to valid blocks. (Count)
system.cpu.l2cache.tags.avgRefs              2.010488                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l2cache.tags.warmupTick       3393005500000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l2cache.tags.occupancies::writebacks   515.422312                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::switch_cpus.mmu.dtb_walker    17.257435                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::switch_cpus.mmu.itb_walker     4.132878                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::switch_cpus.inst   544.962251                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::switch_cpus.data  5825.147597                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.avgOccs::writebacks     0.062918                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::switch_cpus.mmu.dtb_walker     0.002107                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::switch_cpus.mmu.itb_walker     0.000505                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::switch_cpus.inst     0.066524                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::switch_cpus.data     0.711078                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::total       0.843130                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.tagAccesses       13032104968                       # Number of tag accesses (Count)
system.cpu.l2cache.tags.dataAccesses      13032104968                       # Number of data accesses (Count)
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         8                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                      61                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                         61                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         2                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.dtb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.dtb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.dtb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                    69                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             8                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                          61                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                        69                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                    61                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.walksLongDescriptor           61                       # Table walker walks initiated with long descriptors (Count)
system.cpu.mmu.dtb_walker.walkWaitTime::samples           61                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::0           61    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::total           61                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::samples   -259787820                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::0   -259787820    100.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::total   -259787820                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pageSizes::4KiB           61    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.pageSizes::total           61                       # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data           61                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total           61                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data           61                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total           61                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total          122                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         2                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.itb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.itb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.itb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.partialHits               59                       # partial translation hits (Count)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.readHits                  59                       # Read hits (Count)
system.cpu.mmu.l2_shared.readMisses                 2                       # Read misses (Count)
system.cpu.mmu.l2_shared.inserts                   63                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   2                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.l2_shared.flushTlbMva                0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.l2_shared.flushTlbAsid               0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.readAccesses              61                       # Read accesses (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                      59                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     2                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                  61                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  2                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_dtb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_dtb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  2                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_itb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_itb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.numTransitions               1                       # Number of power state transitions (Count)
system.cpu.power_state.pwrStateResidencyTicks::ON 3393005398000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::OFF 18277824913500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.toL2Bus.transDist::ReadReq         1170509                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadResp       19297695                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteReq          45460                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteResp         45460                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WritebackDirty    755489217                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WritebackClean      6614327                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanEvict     26502383                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::UpgradeReq       693031                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::UpgradeResp       693031                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadExReq     373529348                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadExResp    373529348                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadCleanReq      6615351                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadSharedReq     11511835                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanSharedReq         3072                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::InvalidateReq      2730254                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::InvalidateResp      2730254                       # Transaction distribution (Count)
system.cpu.toL2Bus.pktCount_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port     19845029                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port   1165951748                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.mmu.itb_walker.port::system.cpu.l2cache.cpu_side_port       108428                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.mmu.dtb_walker.port::system.cpu.l2cache.cpu_side_port      1052414                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount::total         1186957619                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktSize_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port    846699392                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port  48950415783                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.mmu.itb_walker.port::system.cpu.l2cache.cpu_side_port       432800                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.mmu.dtb_walker.port::system.cpu.l2cache.cpu_side_port      4123856                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize::total         49801671831                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.snoops                   394242956                       # Total snoops (Count)
system.cpu.toL2Bus.snoopTraffic           24046122736                       # Total snoop traffic (Byte)
system.cpu.toL2Bus.snoopFanout::samples     790349377                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::mean         0.008806                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::stdev        0.093425                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::0           783389781     99.12%     99.12% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::1             6959595      0.88%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::2                   1      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::max_value            2                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::total       790349377                       # Request fanout histogram (Count)
system.cpu.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.toL2Bus.reqLayer0.occupancy   781921757375                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer0.occupancy    9926652231                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer1.occupancy  579722803200                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer2.occupancy      54403032                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer3.occupancy     537031850                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.snoop_filter.totRequests    789490704                       # Total number of requests made to the snoop filter. (Count)
system.cpu.toL2Bus.snoop_filter.hitSingleRequests    395100630                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.hitMultiRequests         2661                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.totSnoops      6934182                       # Total number of snoops made to the snoop filter. (Count)
system.cpu.toL2Bus.snoop_filter.hitSingleSnoops      6934181                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.hitMultiSnoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                 39907                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                39907                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                24299                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp               24299                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.realview_io.pio          136                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.pci_host.pio          204                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.vio0.pio            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.vio1.pio            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart0.pio       125612                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart1.pio           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart2.pio           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart3.pio           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pci_vio_block.pio         2376                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total       128412                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                   128412                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.realview_io.pio          272                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.pci_host.pio          323                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.vio0.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.vio1.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart0.pio       174925                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart1.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart2.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart3.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pci_vio_block.pio         1828                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total       177492                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                    177492                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer12.occupancy             5898000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer16.occupancy               48000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy             4405000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.llc.demandHits::switch_cpus.mmu.dtb_walker        22864                       # number of demand (read+write) hits (Count)
system.llc.demandHits::switch_cpus.mmu.itb_walker         2795                       # number of demand (read+write) hits (Count)
system.llc.demandHits::switch_cpus.inst        500867                       # number of demand (read+write) hits (Count)
system.llc.demandHits::switch_cpus.data     180416531                       # number of demand (read+write) hits (Count)
system.llc.demandHits::total                180943057                       # number of demand (read+write) hits (Count)
system.llc.overallHits::switch_cpus.mmu.dtb_walker        22864                       # number of overall hits (Count)
system.llc.overallHits::switch_cpus.mmu.itb_walker         2795                       # number of overall hits (Count)
system.llc.overallHits::switch_cpus.inst       500867                       # number of overall hits (Count)
system.llc.overallHits::switch_cpus.data    180416531                       # number of overall hits (Count)
system.llc.overallHits::total               180943057                       # number of overall hits (Count)
system.llc.demandMisses::switch_cpus.mmu.dtb_walker        48155                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::switch_cpus.mmu.itb_walker         7996                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::switch_cpus.inst      3570764                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::switch_cpus.data    199476925                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::total              203103840                       # number of demand (read+write) misses (Count)
system.llc.overallMisses::switch_cpus.mmu.dtb_walker        48155                       # number of overall misses (Count)
system.llc.overallMisses::switch_cpus.mmu.itb_walker         7996                       # number of overall misses (Count)
system.llc.overallMisses::switch_cpus.inst      3570764                       # number of overall misses (Count)
system.llc.overallMisses::switch_cpus.data    199476925                       # number of overall misses (Count)
system.llc.overallMisses::total             203103840                       # number of overall misses (Count)
system.llc.demandMissLatency::switch_cpus.mmu.dtb_walker   5169645016                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::switch_cpus.mmu.itb_walker    883231222                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::switch_cpus.inst 343930259000                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::switch_cpus.data 21651386018998                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::total      22001369154236                       # number of demand (read+write) miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus.mmu.dtb_walker   5169645016                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus.mmu.itb_walker    883231222                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus.inst 343930259000                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus.data 21651386018998                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::total     22001369154236                       # number of overall miss ticks (Tick)
system.llc.demandAccesses::switch_cpus.mmu.dtb_walker        71019                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::switch_cpus.mmu.itb_walker        10791                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::switch_cpus.inst      4071631                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::switch_cpus.data    379893456                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::total            384046897                       # number of demand (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus.mmu.dtb_walker        71019                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus.mmu.itb_walker        10791                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus.inst      4071631                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus.data    379893456                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::total           384046897                       # number of overall (read+write) accesses (Count)
system.llc.demandMissRate::switch_cpus.mmu.dtb_walker     0.678058                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::switch_cpus.mmu.itb_walker     0.740988                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::switch_cpus.inst     0.876986                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::switch_cpus.data     0.525086                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::total             0.528852                       # miss rate for demand accesses (Ratio)
system.llc.overallMissRate::switch_cpus.mmu.dtb_walker     0.678058                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::switch_cpus.mmu.itb_walker     0.740988                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::switch_cpus.inst     0.876986                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::switch_cpus.data     0.525086                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::total            0.528852                       # miss rate for overall accesses (Ratio)
system.llc.demandAvgMissLatency::switch_cpus.mmu.dtb_walker 107354.272993                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::switch_cpus.mmu.itb_walker 110459.132316                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::switch_cpus.inst 96318.395447                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::switch_cpus.data 108540.805003                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::total   108325.717299                       # average overall miss latency in ticks ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus.mmu.dtb_walker 107354.272993                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus.mmu.itb_walker 110459.132316                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus.inst 96318.395447                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus.data 108540.805003                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::total  108325.717299                       # average overall miss latency ((Tick/Count))
system.llc.blockedCycles::no_mshrs                  0                       # number of cycles access was blocked (Cycle)
system.llc.blockedCycles::no_targets                0                       # number of cycles access was blocked (Cycle)
system.llc.blockedCauses::no_mshrs                  0                       # number of times access was blocked (Count)
system.llc.blockedCauses::no_targets                0                       # number of times access was blocked (Count)
system.llc.avgBlocked::no_mshrs                   nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.llc.avgBlocked::no_targets                 nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.llc.writebacks::writebacks           196167271                       # number of writebacks (Count)
system.llc.writebacks::total                196167271                       # number of writebacks (Count)
system.llc.demandMshrMisses::switch_cpus.mmu.dtb_walker        48155                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::switch_cpus.mmu.itb_walker         7996                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::switch_cpus.inst      3570764                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::switch_cpus.data    199476925                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::total          203103840                       # number of demand (read+write) MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus.mmu.dtb_walker        48155                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus.mmu.itb_walker         7996                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus.inst      3570764                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus.data    199476925                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::total         203103840                       # number of overall MSHR misses (Count)
system.llc.overallMshrUncacheable::switch_cpus.data       453643                       # number of overall MSHR uncacheable misses (Count)
system.llc.overallMshrUncacheable::total       453643                       # number of overall MSHR uncacheable misses (Count)
system.llc.demandMshrMissLatency::switch_cpus.mmu.dtb_walker   4567706518                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::switch_cpus.mmu.itb_walker    783281222                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::switch_cpus.inst 299295649120                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::switch_cpus.data 19157924453005                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::total  19462571089865                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus.mmu.dtb_walker   4567706518                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus.mmu.itb_walker    783281222                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus.inst 299295649120                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus.data 19157924453005                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::total 19462571089865                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrUncacheableLatency::switch_cpus.data  10414099000                       # number of overall MSHR uncacheable ticks (Tick)
system.llc.overallMshrUncacheableLatency::total  10414099000                       # number of overall MSHR uncacheable ticks (Tick)
system.llc.demandMshrMissRate::switch_cpus.mmu.dtb_walker     0.678058                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::switch_cpus.mmu.itb_walker     0.740988                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::switch_cpus.inst     0.876986                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::switch_cpus.data     0.525086                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::total         0.528852                       # mshr miss ratio for demand accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus.mmu.dtb_walker     0.678058                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus.mmu.itb_walker     0.740988                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus.inst     0.876986                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus.data     0.525086                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::total        0.528852                       # mshr miss ratio for overall accesses (Ratio)
system.llc.demandAvgMshrMissLatency::switch_cpus.mmu.dtb_walker 94854.252269                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::switch_cpus.mmu.itb_walker 97959.132316                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::switch_cpus.inst 83818.378678                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::switch_cpus.data 96040.804985                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::total 95825.716982                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus.mmu.dtb_walker 94854.252269                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus.mmu.itb_walker 97959.132316                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus.inst 83818.378678                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus.data 96040.804985                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::total 95825.716982                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrUncacheableLatency::switch_cpus.data 22956.595825                       # average overall mshr uncacheable latency ((Tick/Count))
system.llc.overallAvgMshrUncacheableLatency::total 22956.595825                       # average overall mshr uncacheable latency ((Tick/Count))
system.llc.replacements                     205280559                       # number of replacements (Count)
system.llc.CleanEvict.mshrMisses::writebacks      2590052                       # number of CleanEvict MSHR misses (Count)
system.llc.CleanEvict.mshrMisses::total       2590052                       # number of CleanEvict MSHR misses (Count)
system.llc.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.llc.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.llc.InvalidateReq.hits::switch_cpus.data       556208                       # number of InvalidateReq hits (Count)
system.llc.InvalidateReq.hits::total           556208                       # number of InvalidateReq hits (Count)
system.llc.InvalidateReq.misses::switch_cpus.data      2152794                       # number of InvalidateReq misses (Count)
system.llc.InvalidateReq.misses::total        2152794                       # number of InvalidateReq misses (Count)
system.llc.InvalidateReq.accesses::switch_cpus.data      2709002                       # number of InvalidateReq accesses(hits+misses) (Count)
system.llc.InvalidateReq.accesses::total      2709002                       # number of InvalidateReq accesses(hits+misses) (Count)
system.llc.InvalidateReq.missRate::switch_cpus.data     0.794682                       # miss rate for InvalidateReq accesses (Ratio)
system.llc.InvalidateReq.missRate::total     0.794682                       # miss rate for InvalidateReq accesses (Ratio)
system.llc.InvalidateReq.mshrMisses::switch_cpus.data      2152794                       # number of InvalidateReq MSHR misses (Count)
system.llc.InvalidateReq.mshrMisses::total      2152794                       # number of InvalidateReq MSHR misses (Count)
system.llc.InvalidateReq.mshrMissLatency::switch_cpus.data  47149419500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.llc.InvalidateReq.mshrMissLatency::total  47149419500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.llc.InvalidateReq.mshrMissRate::switch_cpus.data     0.794682                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.llc.InvalidateReq.mshrMissRate::total     0.794682                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.llc.InvalidateReq.avgMshrMissLatency::switch_cpus.data 21901.500794                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.llc.InvalidateReq.avgMshrMissLatency::total 21901.500794                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.llc.ReadExReq.hits::switch_cpus.data    178016793                       # number of ReadExReq hits (Count)
system.llc.ReadExReq.hits::total            178016793                       # number of ReadExReq hits (Count)
system.llc.ReadExReq.misses::switch_cpus.data    193014428                       # number of ReadExReq misses (Count)
system.llc.ReadExReq.misses::total          193014428                       # number of ReadExReq misses (Count)
system.llc.ReadExReq.missLatency::switch_cpus.data 21006027935500                       # number of ReadExReq miss ticks (Tick)
system.llc.ReadExReq.missLatency::total  21006027935500                       # number of ReadExReq miss ticks (Tick)
system.llc.ReadExReq.accesses::switch_cpus.data    371031221                       # number of ReadExReq accesses(hits+misses) (Count)
system.llc.ReadExReq.accesses::total        371031221                       # number of ReadExReq accesses(hits+misses) (Count)
system.llc.ReadExReq.missRate::switch_cpus.data     0.520211                       # miss rate for ReadExReq accesses (Ratio)
system.llc.ReadExReq.missRate::total         0.520211                       # miss rate for ReadExReq accesses (Ratio)
system.llc.ReadExReq.avgMissLatency::switch_cpus.data 108831.387131                       # average ReadExReq miss latency ((Tick/Count))
system.llc.ReadExReq.avgMissLatency::total 108831.387131                       # average ReadExReq miss latency ((Tick/Count))
system.llc.ReadExReq.mshrMisses::switch_cpus.data    193014428                       # number of ReadExReq MSHR misses (Count)
system.llc.ReadExReq.mshrMisses::total      193014428                       # number of ReadExReq MSHR misses (Count)
system.llc.ReadExReq.mshrMissLatency::switch_cpus.data 18593347583005                       # number of ReadExReq MSHR miss ticks (Tick)
system.llc.ReadExReq.mshrMissLatency::total 18593347583005                       # number of ReadExReq MSHR miss ticks (Tick)
system.llc.ReadExReq.mshrMissRate::switch_cpus.data     0.520211                       # mshr miss rate for ReadExReq accesses (Ratio)
system.llc.ReadExReq.mshrMissRate::total     0.520211                       # mshr miss rate for ReadExReq accesses (Ratio)
system.llc.ReadExReq.avgMshrMissLatency::switch_cpus.data 96331.387118                       # average ReadExReq mshr miss latency ((Tick/Count))
system.llc.ReadExReq.avgMshrMissLatency::total 96331.387118                       # average ReadExReq mshr miss latency ((Tick/Count))
system.llc.ReadReq.mshrUncacheable::switch_cpus.data       433858                       # number of ReadReq MSHR uncacheable (Count)
system.llc.ReadReq.mshrUncacheable::total       433858                       # number of ReadReq MSHR uncacheable (Count)
system.llc.ReadReq.mshrUncacheableLatency::switch_cpus.data  10414099000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.llc.ReadReq.mshrUncacheableLatency::total  10414099000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.llc.ReadReq.avgMshrUncacheableLatency::switch_cpus.data 24003.473487                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.llc.ReadReq.avgMshrUncacheableLatency::total 24003.473487                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.llc.ReadSharedReq.hits::switch_cpus.mmu.dtb_walker        22864                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::switch_cpus.mmu.itb_walker         2795                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::switch_cpus.inst       500867                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::switch_cpus.data      2399738                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::total          2926264                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.misses::switch_cpus.mmu.dtb_walker        48155                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::switch_cpus.mmu.itb_walker         7996                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::switch_cpus.inst      3570764                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::switch_cpus.data      6462497                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::total       10089412                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.missLatency::switch_cpus.mmu.dtb_walker   5169645016                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::switch_cpus.mmu.itb_walker    883231222                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::switch_cpus.inst 343930259000                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::switch_cpus.data 645358083498                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::total 995341218736                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.accesses::switch_cpus.mmu.dtb_walker        71019                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::switch_cpus.mmu.itb_walker        10791                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::switch_cpus.inst      4071631                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::switch_cpus.data      8862235                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::total     13015676                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.missRate::switch_cpus.mmu.dtb_walker     0.678058                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::switch_cpus.mmu.itb_walker     0.740988                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::switch_cpus.inst     0.876986                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::switch_cpus.data     0.729218                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::total     0.775174                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.avgMissLatency::switch_cpus.mmu.dtb_walker 107354.272993                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::switch_cpus.mmu.itb_walker 110459.132316                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::switch_cpus.inst 96318.395447                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::switch_cpus.data 99862.032199                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::total 98652.054127                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.mshrMisses::switch_cpus.mmu.dtb_walker        48155                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus.mmu.itb_walker         7996                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus.inst      3570764                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus.data      6462497                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::total     10089412                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus.mmu.dtb_walker   4567706518                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus.mmu.itb_walker    783281222                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus.inst 299295649120                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus.data 564576870000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::total 869223506860                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus.mmu.dtb_walker     0.678058                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus.mmu.itb_walker     0.740988                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus.inst     0.876986                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus.data     0.729218                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::total     0.775174                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus.mmu.dtb_walker 94854.252269                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus.mmu.itb_walker 97959.132316                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus.inst 83818.378678                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 87362.032044                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::total 86152.047994                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.UpgradeReq.hits::switch_cpus.data           44                       # number of UpgradeReq hits (Count)
system.llc.UpgradeReq.hits::total                  44                       # number of UpgradeReq hits (Count)
system.llc.UpgradeReq.misses::switch_cpus.data           31                       # number of UpgradeReq misses (Count)
system.llc.UpgradeReq.misses::total                31                       # number of UpgradeReq misses (Count)
system.llc.UpgradeReq.missLatency::switch_cpus.data        35500                       # number of UpgradeReq miss ticks (Tick)
system.llc.UpgradeReq.missLatency::total        35500                       # number of UpgradeReq miss ticks (Tick)
system.llc.UpgradeReq.accesses::switch_cpus.data           75                       # number of UpgradeReq accesses(hits+misses) (Count)
system.llc.UpgradeReq.accesses::total              75                       # number of UpgradeReq accesses(hits+misses) (Count)
system.llc.UpgradeReq.missRate::switch_cpus.data     0.413333                       # miss rate for UpgradeReq accesses (Ratio)
system.llc.UpgradeReq.missRate::total        0.413333                       # miss rate for UpgradeReq accesses (Ratio)
system.llc.UpgradeReq.avgMissLatency::switch_cpus.data  1145.161290                       # average UpgradeReq miss latency ((Tick/Count))
system.llc.UpgradeReq.avgMissLatency::total  1145.161290                       # average UpgradeReq miss latency ((Tick/Count))
system.llc.UpgradeReq.mshrMisses::switch_cpus.data           31                       # number of UpgradeReq MSHR misses (Count)
system.llc.UpgradeReq.mshrMisses::total            31                       # number of UpgradeReq MSHR misses (Count)
system.llc.UpgradeReq.mshrMissLatency::switch_cpus.data       667000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.llc.UpgradeReq.mshrMissLatency::total       667000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.llc.UpgradeReq.mshrMissRate::switch_cpus.data     0.413333                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.llc.UpgradeReq.mshrMissRate::total     0.413333                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.llc.UpgradeReq.avgMshrMissLatency::switch_cpus.data 21516.129032                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.llc.UpgradeReq.avgMshrMissLatency::total 21516.129032                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.llc.WriteReq.mshrUncacheable::switch_cpus.data        19785                       # number of WriteReq MSHR uncacheable (Count)
system.llc.WriteReq.mshrUncacheable::total        19785                       # number of WriteReq MSHR uncacheable (Count)
system.llc.WritebackDirty.hits::writebacks    375717940                       # number of WritebackDirty hits (Count)
system.llc.WritebackDirty.hits::total       375717940                       # number of WritebackDirty hits (Count)
system.llc.WritebackDirty.accesses::writebacks    375717940                       # number of WritebackDirty accesses(hits+misses) (Count)
system.llc.WritebackDirty.accesses::total    375717940                       # number of WritebackDirty accesses(hits+misses) (Count)
system.llc.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.llc.tags.tagsInUse                27596.717769                       # Average ticks per tags in use ((Tick/Count))
system.llc.tags.totalRefs                   768759998                       # Total number of references to valid blocks. (Count)
system.llc.tags.sampledRefs                 205868930                       # Sample count of references to valid blocks. (Count)
system.llc.tags.avgRefs                      3.734221                       # Average number of references to valid blocks. ((Count/Count))
system.llc.tags.warmupTick               3393005487000                       # The tick when the warmup percentage was hit. (Tick)
system.llc.tags.occupancies::writebacks   8023.899781                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus.mmu.dtb_walker    37.912432                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus.mmu.itb_walker     6.386084                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus.inst   797.434039                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus.data 18731.085425                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.avgOccs::writebacks          0.244870                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus.mmu.dtb_walker     0.001157                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus.mmu.itb_walker     0.000195                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus.inst     0.024336                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus.data     0.571627                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::total               0.842185                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.tagAccesses               12581914914                       # Number of tag accesses (Count)
system.llc.tags.dataAccesses              12581914914                       # Number of data accesses (Count)
system.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples 196167270.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.mmu.dtb_walker::samples     48155.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.mmu.itb_walker::samples      7996.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.inst::samples   3570764.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.data::samples 199459211.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      2.895989558500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds     12027443                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds     12027443                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState           546902576                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState          184666950                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                   203103840                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                  196167271                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                 203103840                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                196167271                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                  17714                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     1                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.73                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      21.76                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                        95                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6             203103840                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6            196167271                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                70945926                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                54821857                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                43361552                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                33860916                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   84893                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                   10030                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                     877                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                      75                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                 885635                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                1002401                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                3790723                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                6785888                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                9995523                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20               12229074                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21               12219509                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22               12351495                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23               12485541                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24               12475592                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25               12734305                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26               13352737                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27               12567075                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28               13833214                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29               19115371                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30               12924672                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31               14644247                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32               12489742                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                 152727                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                  50893                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                  24319                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                   8978                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                   7024                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                   5712                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                   5204                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                   4484                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                   3804                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                   3332                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                   3009                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                   2438                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                   2109                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                   1651                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   1322                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   1117                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                    915                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                    624                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                    533                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                    323                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                    291                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                    261                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                    162                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                    148                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                    126                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                    103                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                    120                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                    170                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                    421                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                    490                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                   1701                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples     12027443                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      16.885229                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     20.786467                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-2047     12027415    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-4095           13      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6144-8191            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-10239            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10240-12287            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12288-14335            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16384-18431            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18432-20479            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20480-22527            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28672-30719            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40960-43007            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total      12027443                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples     12027443                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.309973                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.259282                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      2.250025                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::0-31       12010361     99.86%     99.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-63         13712      0.11%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-95          2071      0.02%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::96-127          663      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::128-159          282      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::160-191          115      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::192-223           89      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::224-255           61      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::256-287           36      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::288-319           16      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::320-351            5      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::352-383           14      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::384-415            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::416-447            5      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::448-479            5      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::768-799            2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::832-863            2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::864-895            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::1216-1247            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::1376-1407            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total      12027443                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                 1133696                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys             12998645760                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys          12554705344                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              599822229.84331357                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              579336608.86715674                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  18272744427499                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      45765.26                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::switch_cpus.mmu.dtb_walker      3081920                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.mmu.itb_walker       511744                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.inst    228528896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.data  12765389504                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks  12554705280                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::switch_cpus.mmu.dtb_walker 142215.132309191016                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.mmu.itb_walker 23614.415905810227                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.inst 10545461.005189413205                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.data 589058624.912300944328                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 579336605.913878083229                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::switch_cpus.mmu.dtb_walker        48155                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.mmu.itb_walker         7996                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst      3570764                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.data    199476925                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks    196167271                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.mmu.dtb_walker   2421439284                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.mmu.itb_walker    427968697                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 142883208286                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 10418772906371                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 445539580613082                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::switch_cpus.mmu.dtb_walker     50284.28                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.mmu.itb_walker     53522.85                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst     40014.74                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data     52230.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   2271222.81                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::switch_cpus.mmu.dtb_walker      3081920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.mmu.itb_walker       511744                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.inst    228528896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.data  12766523200                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total    12998645760                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst    228528896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total    228528896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks  12554705344                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total  12554705344                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::switch_cpus.mmu.dtb_walker        48155                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.mmu.itb_walker         7996                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.inst      3570764                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.data    199476925                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total       203103840                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks    196167271                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total      196167271                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::switch_cpus.mmu.dtb_walker       142215                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.mmu.itb_walker        23614                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.inst     10545461                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.data    589110939                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         599822230                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst     10545461                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      10545461                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    579336609                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        579336609                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    579336609                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.mmu.dtb_walker       142215                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.mmu.itb_walker        23614                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.inst     10545461                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.data    589110939                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1179158839                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts            203086126                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts           196167270                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0     19174887                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1     15314674                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2     20642268                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3     17476664                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4     13962797                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5     15464545                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6     11669432                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7      5992090                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8     12590776                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9     13111855                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10      9496670                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11      5433707                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12      8049879                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13     10071410                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14      9409136                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15     15225336                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0     18618711                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1     14999234                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2     20139757                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3     17069732                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4     13693630                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5     15105923                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6     11267294                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7      5653636                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8     12008213                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9     12516253                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10      9130443                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11      5062281                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12      7622550                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13      9545013                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14      8963840                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15     14770760                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            6756640660138                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat          1015430630000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       10564505522638                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                33269.83                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           52019.83                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits           181215229                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits          167497099                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            89.23                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           85.38                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples     50541068                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   505.573356                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   328.231310                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   382.401114                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127      9719453     19.23%     19.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255      8237041     16.30%     35.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383      5983578     11.84%     47.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511      3317306      6.56%     53.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639      3183906      6.30%     60.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767      2383990      4.72%     64.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895      2606383      5.16%     70.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023      2637504      5.22%     75.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151     12471907     24.68%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total     50541068                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead           12997512064                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten        12554705280                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              599.769915                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              579.336606                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    9.21                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                4.69                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               4.53                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               87.34                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    206362007880                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    109684008390                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   854639128980                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  608380126740                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1442514596640.000244                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 3543135804390                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 4034991457920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  10799707130940                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   498.352254                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 10383568246584                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF 610200760000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 7284055906916                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    154501217640                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy     82119344670                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   595395810660                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  415613022660                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1442514596640.000244                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 3085300169550                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 4420537255680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  10195981417500                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   470.493344                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 11417986088618                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF 610200760000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 6249638064882                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq               579249                       # Transaction distribution (Count)
system.membus.transDist::ReadResp            10668661                       # Transaction distribution (Count)
system.membus.transDist::WriteReq               45460                       # Transaction distribution (Count)
system.membus.transDist::WriteResp              45460                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty     196167271                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           9055419                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                31                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq          193014428                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp         193014428                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq       10089412                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq        2152794                       # Transaction distribution (Count)
system.membus.pktCount_system.llc.mem_side_port::system.bridge.cpu_side_port       128412                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.llc.mem_side_port::system.realview.generic_timer_mem.pio            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.llc.mem_side_port::system.realview.generic_timer_mem.frames0.pio      1087868                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.llc.mem_side_port::system.realview.gic.pio        33132                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.llc.mem_side_port::system.mem_ctrls.port    613583195                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.llc.mem_side_port::total    614832613                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total               614832613                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.llc.mem_side_port::system.bridge.cpu_side_port       177492                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.llc.mem_side_port::system.realview.generic_timer_mem.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.llc.mem_side_port::system.realview.generic_timer_mem.frames0.pio      2175736                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.llc.mem_side_port::system.realview.gic.pio        66255                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.llc.mem_side_port::system.mem_ctrls.port  25553351104                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.llc.mem_side_port::total  25555770599                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total              25555770599                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples          205710308                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                205710308    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total            205710308                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             5946000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer10.occupancy          495371468                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer10.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer12.occupancy           22094499                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer12.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer15.occupancy       1318153709191                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer15.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy       1054614551281                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests      410479450                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests    205223262                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_vio_block.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.numCycles              34899145924                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus.numWorkItemsStarted              0                       # Number of work items this cpu started (Count)
system.switch_cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus.instsAdded             40710193771                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus.nonSpecInstsAdded          5834327                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus.instsIssued            40413631134                       # Number of instructions issued (Count)
system.switch_cpus.squashedInstsIssued        3142690                       # Number of squashed instructions issued (Count)
system.switch_cpus.squashedInstsExamined   1366938966                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus.squashedOperandsExamined    673435767                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus.squashedNonSpecRemoved       662248                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus.numIssuedDist::samples  34355086015                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::mean       1.176351                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::stdev      1.503746                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::0       19416343029     56.52%     56.52% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::1        2560471554      7.45%     63.97% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::2        1902633427      5.54%     69.51% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::3        8592593785     25.01%     94.52% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::4        1469613395      4.28%     98.80% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::5         207783497      0.60%     99.40% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::6         119237486      0.35%     99.75% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::7          53963346      0.16%     99.91% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::8          32446496      0.09%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::total   34355086015                       # Number of insts issued each cycle (Count)
system.switch_cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntAlu        13843031      7.49%      7.49% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntMult          66115      0.04%      7.52% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntDiv          245334      0.13%      7.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatAdd             0      0.00%      7.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCmp             0      0.00%      7.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCvt             0      0.00%      7.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMult        10815      0.01%      7.66% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMultAcc          479      0.00%      7.66% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatDiv             0      0.00%      7.66% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMisc       331819      0.18%      7.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatSqrt            0      0.00%      7.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAdd              0      0.00%      7.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAddAcc            0      0.00%      7.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAlu              0      0.00%      7.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCmp              0      0.00%      7.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCvt              0      0.00%      7.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMisc             0      0.00%      7.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMult             0      0.00%      7.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMultAcc            0      0.00%      7.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShift            0      0.00%      7.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShiftAcc            0      0.00%      7.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdDiv              0      0.00%      7.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSqrt             0      0.00%      7.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAdd            0      0.00%      7.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAlu            0      0.00%      7.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCmp            0      0.00%      7.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCvt            0      0.00%      7.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatDiv            0      0.00%      7.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMisc            0      0.00%      7.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMult            0      0.00%      7.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMultAcc            0      0.00%      7.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatSqrt            0      0.00%      7.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAdd            0      0.00%      7.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAlu            0      0.00%      7.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceCmp            0      0.00%      7.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%      7.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%      7.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAes              0      0.00%      7.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAesMix            0      0.00%      7.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash            0      0.00%      7.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash2            0      0.00%      7.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash            0      0.00%      7.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash2            0      0.00%      7.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma2            0      0.00%      7.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma3            0      0.00%      7.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdPredAlu            0      0.00%      7.84% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemRead       23272983     12.59%     20.43% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemWrite     147135601     79.57%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statIssuedInstType_0::No_OpClass      1975333      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntAlu  26449588584     65.45%     65.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntMult   1558842474      3.86%     69.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntDiv       172151      0.00%     69.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatAdd       236029      0.00%     69.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCmp        46277      0.00%     69.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCvt      3334995      0.01%     69.32% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMult      1533032      0.00%     69.32% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMultAcc      1555532      0.00%     69.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatDiv       193819      0.00%     69.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMisc      2968004      0.01%     69.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     69.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAdd       129031      0.00%     69.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     69.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAlu        44812      0.00%     69.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCmp       106644      0.00%     69.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCvt        23492      0.00%     69.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMisc      4960877      0.01%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMult            0      0.00%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShift            0      0.00%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdDiv            0      0.00%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAes            0      0.00%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     69.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemRead   8775585336     21.71%     91.06% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemWrite   3612334712      8.94%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::total  40413631134                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.issueRate                 1.158012                       # Inst issue rate ((Count/Cycle))
system.switch_cpus.fuBusy                   184906177                       # FU busy when requested (Count)
system.switch_cpus.fuBusyRate                0.004575                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus.intInstQueueReads     109270646327                       # Number of integer instruction queue reads (Count)
system.switch_cpus.intInstQueueWrites     39095778683                       # Number of integer instruction queue writes (Count)
system.switch_cpus.intInstQueueWakeupAccesses  37316793695                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus.fpInstQueueReads                 0                       # Number of floating instruction queue reads (Count)
system.switch_cpus.fpInstQueueWrites                0                       # Number of floating instruction queue writes (Count)
system.switch_cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus.vecInstQueueReads       6099750823                       # Number of vector instruction queue reads (Count)
system.switch_cpus.vecInstQueueWrites      2988632826                       # Number of vector instruction queue writes (Count)
system.switch_cpus.vecInstQueueWakeupAccesses   2982719219                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus.intAluAccesses         37480739853                       # Number of integer alu accesses (Count)
system.switch_cpus.fpAluAccesses                    0                       # Number of floating point alu accesses (Count)
system.switch_cpus.vecAluAccesses          3115822125                       # Number of vector alu accesses (Count)
system.switch_cpus.numInsts               40348346923                       # Number of executed instructions (Count)
system.switch_cpus.numLoadInsts            8763870641                       # Number of load instructions executed (Count)
system.switch_cpus.numSquashedInsts          63376281                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus.numSwp                           0                       # Number of swp insts executed (Count)
system.switch_cpus.numNop                    26981809                       # Number of nop insts executed (Count)
system.switch_cpus.numRefs                12340286435                       # Number of memory reference insts executed (Count)
system.switch_cpus.numBranches             9001682552                       # Number of branches executed (Count)
system.switch_cpus.numStoreInsts           3576415794                       # Number of stores executed (Count)
system.switch_cpus.numRate                   1.156141                       # Inst execution rate ((Count/Cycle))
system.switch_cpus.timesIdled                 5495122                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus.idleCycles               544059909                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus.quiesceCycles           1646344804                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus.committedInsts         35693421516                       # Number of Instructions Simulated (Count)
system.switch_cpus.committedOps           39349089132                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus.cpi                       0.977747                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus.totalCpi                  0.977747                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus.ipc                       1.022759                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus.totalIpc                  1.022759                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus.intRegfileReads        37001424600                       # Number of integer regfile reads (Count)
system.switch_cpus.intRegfileWrites       19209026117                       # Number of integer regfile writes (Count)
system.switch_cpus.vecRegfileReads         2992424827                       # number of vector regfile reads (Count)
system.switch_cpus.ccRegfileReads         27785386152                       # number of cc regfile reads (Count)
system.switch_cpus.ccRegfileWrites         6483374331                       # number of cc regfile writes (Count)
system.switch_cpus.miscRegfileReads       50453785918                       # number of misc regfile reads (Count)
system.switch_cpus.miscRegfileWrites         11948217                       # number of misc regfile writes (Count)
system.switch_cpus.MemDepUnit__0.insertedLoads   8791206579                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.insertedStores   3657162441                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.conflictingLoads   1396057629                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__0.conflictingStores     73083302                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.branchPred.lookups      9631714438                       # Number of BP lookups (Count)
system.switch_cpus.branchPred.condPredicted   8519576410                       # Number of conditional branches predicted (Count)
system.switch_cpus.branchPred.condIncorrect     72755198                       # Number of conditional branches incorrect (Count)
system.switch_cpus.branchPred.BTBLookups   8088619660                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.BTBHits      8076592816                       # Number of BTB hits (Count)
system.switch_cpus.branchPred.BTBHitRatio     0.998513                       # BTB Hit Ratio (Ratio)
system.switch_cpus.branchPred.RASUsed       339022013                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus.branchPred.RASIncorrect        39010                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus.branchPred.indirectLookups    354012409                       # Number of indirect predictor lookups. (Count)
system.switch_cpus.branchPred.indirectHits    342786082                       # Number of indirect target hits. (Count)
system.switch_cpus.branchPred.indirectMisses     11226327                       # Number of indirect misses. (Count)
system.switch_cpus.branchPred.indirectMispredicted       943481                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus.commit.commitSquashedInsts   1371586430                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus.commit.commitNonSpecStalls      5172079                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus.commit.branchMispredicts     69549630                       # The number of times a branch was mispredicted (Count)
system.switch_cpus.commit.numCommittedDist::samples  34161217059                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::mean     1.152536                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::stdev     1.774960                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::0  20171951521     59.05%     59.05% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::1   4308214827     12.61%     71.66% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::2   1089146214      3.19%     74.85% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::3   6279284590     18.38%     93.23% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::4    174369365      0.51%     93.74% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::5    267958002      0.78%     94.53% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::6   1457622276      4.27%     98.79% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::7     36700583      0.11%     98.90% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::8    375969681      1.10%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::total  34161217059                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.instsCommitted  35716356064                       # Number of instructions committed (Count)
system.switch_cpus.commit.opsCommitted    39372023680                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus.commit.memRefs         12058581145                       # Number of memory references committed (Count)
system.switch_cpus.commit.loads            8513867166                       # Number of loads committed (Count)
system.switch_cpus.commit.amos                1613888                       # Number of atomic instructions committed (Count)
system.switch_cpus.commit.membars          1326153777                       # Number of memory barriers committed (Count)
system.switch_cpus.commit.branches         8806078899                       # Number of branches committed (Count)
system.switch_cpus.commit.vectorInstructions   2981241026                       # Number of committed Vector instructions. (Count)
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions. (Count)
system.switch_cpus.commit.integer         30129059524                       # Number of committed integer instructions. (Count)
system.switch_cpus.commit.functionCalls     216294724                       # Number of function calls committed. (Count)
system.switch_cpus.commit.committedInstType_0::No_OpClass      1767570      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntAlu  25789443184     65.50%     65.51% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntMult   1507566451      3.83%     69.34% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntDiv       152818      0.00%     69.34% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatAdd       206182      0.00%     69.34% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCmp        31869      0.00%     69.34% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCvt      3274746      0.01%     69.34% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMult      1507783      0.00%     69.35% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMultAcc      1528436      0.00%     69.35% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatDiv       189271      0.00%     69.35% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMisc      2749275      0.01%     69.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     69.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAdd       109394      0.00%     69.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAlu        39178      0.00%     69.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCmp        82123      0.00%     69.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCvt        22411      0.00%     69.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMisc      4771844      0.01%     69.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemRead   8513867166     21.62%     91.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemWrite   3544713979      9.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::total  39372023680                       # Class of committed instruction (Count)
system.switch_cpus.commit.commitEligibleSamples    375969681                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus.decode.idleCycles       1557047110                       # Number of cycles decode is idle (Cycle)
system.switch_cpus.decode.blockedCycles   23598248267                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus.decode.runCycles        7001719141                       # Number of cycles decode is running (Cycle)
system.switch_cpus.decode.unblockCycles    2127124597                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus.decode.squashCycles       70946899                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus.decode.branchResolved   7920959960                       # Number of times decode resolved a branch (Count)
system.switch_cpus.decode.branchMispred       3428928                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus.decode.decodedInsts    41472224184                       # Number of instructions handled by decode (Count)
system.switch_cpus.decode.squashedInsts       7549737                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus.fetch.icacheStallCycles   2463066996                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus.fetch.insts            39572008410                       # Number of instructions fetch has processed (Count)
system.switch_cpus.fetch.branches          9631714438                       # Number of branches that fetch encountered (Count)
system.switch_cpus.fetch.predictedBranches   8758400911                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus.fetch.cycles           31807225273                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus.fetch.squashCycles       148702281                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus.fetch.tlbCycles            2033744                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus.fetch.miscStallCycles       849079                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus.fetch.pendingDrainCycles            3                       # Number of cycles fetch has spent waiting on pipes to drain (Cycle)
system.switch_cpus.fetch.pendingTrapStallCycles      7506095                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus.fetch.pendingQuiesceStallCycles         6314                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus.fetch.icacheWaitRetryStallCycles        47371                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus.fetch.cacheLines        2206548286                       # Number of cache lines fetched (Count)
system.switch_cpus.fetch.icacheSquashes      23341612                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus.fetch.tlbSquashes            20366                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus.fetch.nisnDist::samples  34355086015                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::mean      1.260836                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::stdev     2.285937                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::0      24199687994     70.44%     70.44% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::1        442299089      1.29%     71.73% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::2        184324215      0.54%     72.26% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::3       5997747711     17.46%     89.72% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::4        663163949      1.93%     91.65% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::5        138650963      0.40%     92.06% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::6        123357102      0.36%     92.41% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::7        420962982      1.23%     93.64% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::8       2184892010      6.36%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::total  34355086015                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.branchRate          0.275987                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus.fetch.rate                1.133896                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus.iew.idleCycles                   0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus.iew.squashCycles          70946899                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus.iew.blockCycles          451687030                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus.iew.unblockCycles       9355693162                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus.iew.dispatchedInsts    40743009907                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus.iew.dispSquashedInsts      8166132                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus.iew.dispLoadInsts       8791206579                       # Number of dispatched load instructions (Count)
system.switch_cpus.iew.dispStoreInsts      3657162441                       # Number of dispatched store instructions (Count)
system.switch_cpus.iew.dispNonSpecInsts       5312138                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus.iew.iqFullEvents           3968730                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus.iew.lsqFullEvents       9347445540                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus.iew.memOrderViolationEvents      1489616                       # Number of memory order violations (Count)
system.switch_cpus.iew.predictedTakenIncorrect     47109922                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus.iew.predictedNotTakenIncorrect     25290615                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus.iew.branchMispredicts     72400537                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus.iew.instsToCommit      40308318460                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus.iew.writebackCount     40299512914                       # Cumulative count of insts written-back (Count)
system.switch_cpus.iew.producerInst       19324144766                       # Number of instructions producing a value (Count)
system.switch_cpus.iew.consumerInst       28719537085                       # Number of instructions consuming a value (Count)
system.switch_cpus.iew.wbRate                1.154742                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus.iew.wbFanout              0.672857                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus.lsq0.forwLoads            36574146                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus.lsq0.squashedLoads       277339413                       # Number of loads squashed (Count)
system.switch_cpus.lsq0.ignoredResponses       119090                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus.lsq0.memOrderViolation      1489616                       # Number of memory ordering violations (Count)
system.switch_cpus.lsq0.squashedStores      112448462                       # Number of stores squashed (Count)
system.switch_cpus.lsq0.rescheduledLoads     11961823                       # Number of loads that were rescheduled (Count)
system.switch_cpus.lsq0.blockedByCache      180963790                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus.lsq0.loadToUse::samples   8495429826                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::mean      3.404174                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::stdev    10.319284                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::0-9     8473738635     99.74%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::10-19      3428508      0.04%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::20-29      4035356      0.05%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::30-39       464129      0.01%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::40-49       224206      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::50-59       236184      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::60-69       246272      0.00%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::70-79      2258143      0.03%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::80-89       155444      0.00%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::90-99       106294      0.00%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::100-109        57416      0.00%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::110-119        63217      0.00%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::120-129       121950      0.00%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::130-139       239645      0.00%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::140-149       141043      0.00%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::150-159       181752      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::160-169       231690      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::170-179       344281      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::180-189       852072      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::190-199      1447096      0.02%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::200-209       789284      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::210-219       522790      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::220-229      1062692      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::230-239       481117      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::240-249       374726      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::250-259      1186533      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::260-269       357133      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::270-279       112034      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::280-289        90856      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::290-299        81211      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::overflows      1798117      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::max_value         5377                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::total   8495429826                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.mmu.alignFaults                  7                       # Number of MMU faults due to alignment restrictions (Count)
system.switch_cpus.mmu.prefetchFaults           80552                       # Number of MMU faults due to prefetch (Count)
system.switch_cpus.mmu.domainFaults                 0                       # Number of MMU faults due to domain restrictions (Count)
system.switch_cpus.mmu.permsFaults             320099                       # Number of MMU faults due to permissions restrictions (Count)
system.switch_cpus.mmu.dtb.readHits        8757760376                       # Read hits (Count)
system.switch_cpus.mmu.dtb.readMisses         2124962                       # Read misses (Count)
system.switch_cpus.mmu.dtb.writeHits       3576325208                       # Write hits (Count)
system.switch_cpus.mmu.dtb.writeMisses        4780589                       # Write misses (Count)
system.switch_cpus.mmu.dtb.inserts            4990836                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.dtb.flushTlb                 2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.dtb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.dtb.flushTlbMvaAsid         2937                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.dtb.flushTlbAsid            12                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.dtb.flushedEntries          699                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.dtb.readAccesses    8759885338                       # Read accesses (Count)
system.switch_cpus.mmu.dtb.writeAccesses   3581105797                       # Write accesses (Count)
system.switch_cpus.mmu.dtb.hits           12334085584                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.dtb.misses             6905551                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.dtb.accesses       12340991135                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.dtb_walker.walks       1924352                       # Table walker walks requested (Count)
system.switch_cpus.mmu.dtb_walker.walksLongDescriptor      1924352                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2         1298                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3        88891                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus.mmu.dtb_walker.squashedBefore      1386414                       # Table walks squashed before starting (Count)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::samples       537938                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::mean  2074.621982                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::stdev 12536.264012                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::0-65535       535084     99.47%     99.47% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::65536-131071         2231      0.41%     99.88% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::131072-196607          383      0.07%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::196608-262143           79      0.01%     99.97% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::262144-327679           52      0.01%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::327680-393215           42      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::393216-458751           34      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::458752-524287           18      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::524288-589823            9      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::589824-655359            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::655360-720895            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::720896-786431            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkWaitTime::total       537938                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::samples      1060918                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::mean 41858.663441                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::gmean 16052.556400                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::stdev 66459.243020                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::0-65535       795241     74.96%     74.96% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::65536-131071       180369     17.00%     91.96% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::131072-196607        57045      5.38%     97.34% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::196608-262143        15157      1.43%     98.76% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::262144-327679         5530      0.52%     99.29% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::327680-393215         3248      0.31%     99.59% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::393216-458751         1857      0.18%     99.77% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::458752-524287         1587      0.15%     99.92% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::524288-589823          515      0.05%     99.97% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::589824-655359          173      0.02%     99.98% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::655360-720895          122      0.01%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::720896-786431           34      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::786432-851967           39      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::851968-917503            1      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.walkServiceTime::total      1060918                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::samples 10885370420040                       # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::mean     0.642764                       # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::stdev     0.558072                       # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::0-3 10882577657040     99.97%     99.97% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::4-7   1155404000      0.01%     99.98% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::8-11    429016500      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::12-15    157102000      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::16-19    135714500      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::20-23    131773000      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::24-27     48153000      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::28-31    729386500      0.01%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::32-35      5634500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::36-39       513000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::40-43         2000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::44-47        64000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pendingWalks::total 10885370420040                       # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.dtb_walker.pageSizes::4KiB        88891     98.56%     98.56% # Table walker page sizes translated (Count)
system.switch_cpus.mmu.dtb_walker.pageSizes::2MiB         1298      1.44%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus.mmu.dtb_walker.pageSizes::total        90189                       # Table walker page sizes translated (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data      1924352                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total      1924352                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data        90189                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total        90189                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin::total      2014541                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.itb.instHits        2205936990                       # Inst hits (Count)
system.switch_cpus.mmu.itb.instMisses          968554                       # Inst misses (Count)
system.switch_cpus.mmu.itb.inserts             915296                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.itb.flushTlb                 2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.itb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.itb.flushTlbMvaAsid         2937                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.itb.flushTlbAsid            12                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.itb.flushedEntries          618                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.itb.instAccesses    2206905544                       # Inst accesses (Count)
system.switch_cpus.mmu.itb.hits            2205936990                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.itb.misses              968554                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.itb.accesses        2206905544                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.itb_walker.walks         58626                       # Table walker walks requested (Count)
system.switch_cpus.mmu.itb_walker.walksLongDescriptor        58626                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus.mmu.itb_walker.walksLongTerminatedAtLevel::Level2          128                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus.mmu.itb_walker.walksLongTerminatedAtLevel::Level3         5240                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus.mmu.itb_walker.squashedBefore          390                       # Table walks squashed before starting (Count)
system.switch_cpus.mmu.itb_walker.walkWaitTime::samples        58236                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::mean  6841.747373                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::stdev 39353.188493                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::0-65535        56560     97.12%     97.12% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::65536-131071          139      0.24%     97.36% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::131072-196607          399      0.69%     98.05% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::196608-262143          801      1.38%     99.42% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::262144-327679          254      0.44%     99.86% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::327680-393215           36      0.06%     99.92% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::393216-458751           22      0.04%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::458752-524287           21      0.04%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::524288-589823            3      0.01%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::589824-655359            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkWaitTime::total        58236                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::samples         5758                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::mean 105064.258423                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::gmean 59569.395610                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::stdev 96220.791064                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::0-65535         1938     33.66%     33.66% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::65536-131071         2849     49.48%     83.14% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::131072-196607          510      8.86%     91.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::196608-262143          141      2.45%     94.44% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::262144-327679           87      1.51%     95.95% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::327680-393215           81      1.41%     97.36% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::393216-458751           39      0.68%     98.04% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::458752-524287           70      1.22%     99.25% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::524288-589823           29      0.50%     99.76% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::589824-655359            8      0.14%     99.90% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::655360-720895            2      0.03%     99.93% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::720896-786431            3      0.05%     99.98% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::786432-851967            1      0.02%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.walkServiceTime::total         5758                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::samples  74932823508                       # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::mean     0.228558                       # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::stdev     0.420114                       # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::0  57812358896     77.15%     77.15% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::1  17114972612     22.84%     99.99% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::2      5067500      0.01%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::3       332500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::4        92000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pendingWalks::total  74932823508                       # Table walker pending requests distribution (Tick)
system.switch_cpus.mmu.itb_walker.pageSizes::4KiB         5240     97.62%     97.62% # Table walker page sizes translated (Count)
system.switch_cpus.mmu.itb_walker.pageSizes::2MiB          128      2.38%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus.mmu.itb_walker.pageSizes::total         5368                       # Table walker page sizes translated (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst        58626                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total        58626                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst         5368                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total         5368                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin::total        63994                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.l2_shared.partialHits      1234899                       # partial translation hits (Count)
system.switch_cpus.mmu.l2_shared.instHits       919455                       # Inst hits (Count)
system.switch_cpus.mmu.l2_shared.instMisses        49099                       # Inst misses (Count)
system.switch_cpus.mmu.l2_shared.readHits      1430532                       # Read hits (Count)
system.switch_cpus.mmu.l2_shared.readMisses       694430                       # Read misses (Count)
system.switch_cpus.mmu.l2_shared.writeHits      4695487                       # Write hits (Count)
system.switch_cpus.mmu.l2_shared.writeMisses        85102                       # Write misses (Count)
system.switch_cpus.mmu.l2_shared.inserts        97935                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.l2_shared.flushTlb            2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.l2_shared.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.l2_shared.flushTlbMvaAsid         2937                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.l2_shared.flushTlbAsid           12                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.l2_shared.flushedEntries        10776                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.l2_shared.readAccesses      2124962                       # Read accesses (Count)
system.switch_cpus.mmu.l2_shared.writeAccesses      4780589                       # Write accesses (Count)
system.switch_cpus.mmu.l2_shared.instAccesses       968554                       # Inst accesses (Count)
system.switch_cpus.mmu.l2_shared.hits         7045474                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.l2_shared.misses        828631                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.l2_shared.accesses      7874105                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.switch_cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.switch_cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.switch_cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.switch_cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlb            2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.switch_cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.stage2_dtb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_itb.flushTlb            2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.stage2_itb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.numTransitions           67                       # Number of power state transitions (Count)
system.switch_cpus.power_state.ticksClkGated::samples           33                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::mean 24944618510.303032                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::stdev 18528552043.703560                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::1000-5e+10           33    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::min_value   3889221676                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::max_value  48013980820                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::total           33                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::ON 17442540651910                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::CLK_GATED 823172410840                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 3405117248750                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.rename.squashCycles       70946899                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus.rename.idleCycles       2342472524                       # Number of cycles rename is idle (Cycle)
system.switch_cpus.rename.blockCycles      9870224528                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus.rename.serializeStallCycles   3273840231                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus.rename.runCycles        8332634559                       # Number of cycles rename is running (Cycle)
system.switch_cpus.rename.unblockCycles   10464967273                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus.rename.renamedInsts    40841163642                       # Number of instructions processed by rename (Count)
system.switch_cpus.rename.ROBFullEvents       2890192                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus.rename.IQFullEvents     1792868988                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus.rename.LQFullEvents       74275799                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus.rename.SQFullEvents     7829514310                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus.rename.renamedOperands  27947434932                       # Number of destination operands rename has renamed (Count)
system.switch_cpus.rename.lookups         75874895266                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus.rename.intLookups      37551922227                       # Number of integer rename lookups (Count)
system.switch_cpus.rename.vecLookups       2978985516                       # Number of vector rename lookups (Count)
system.switch_cpus.rename.committedMaps   26483675156                       # Number of HB maps that are committed (Count)
system.switch_cpus.rename.undoneMaps       1463759776                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus.rename.serializing       235933065                       # count of serializing insts renamed (Count)
system.switch_cpus.rename.tempSerializing      1428785                       # count of temporary serializing insts renamed (Count)
system.switch_cpus.rename.skidInsts       11310390752                       # count of insts added to the skid buffer (Count)
system.switch_cpus.rob.reads              74527296358                       # The number of ROB reads (Count)
system.switch_cpus.rob.writes             81681582407                       # The number of ROB writes (Count)
system.switch_cpus.thread_0.numInsts      35693421516                       # Number of Instructions committed (Count)
system.switch_cpus.thread_0.numOps        39349089132                       # Number of Ops committed (Count)
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References (Count)
system.tollcbus.transDist::ReadReq             579249                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadResp          13594925                       # Transaction distribution (Count)
system.tollcbus.transDist::WriteReq             45460                       # Transaction distribution (Count)
system.tollcbus.transDist::WriteResp            45460                       # Transaction distribution (Count)
system.tollcbus.transDist::WritebackDirty    571885211                       # Transaction distribution (Count)
system.tollcbus.transDist::CleanEvict        20142248                       # Transaction distribution (Count)
system.tollcbus.transDist::UpgradeReq              75                       # Transaction distribution (Count)
system.tollcbus.transDist::UpgradeResp             75                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadExReq        371031221                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadExResp       371031221                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadSharedReq     13015676                       # Transaction distribution (Count)
system.tollcbus.transDist::InvalidateReq      2709002                       # Transaction distribution (Count)
system.tollcbus.transDist::InvalidateResp      2709002                       # Transaction distribution (Count)
system.tollcbus.pktCount_system.cpu.l2cache.mem_side_port::system.llc.cpu_side_port   1161508266                       # Packet count per connected requestor and responder (Count)
system.tollcbus.pktSize_system.cpu.l2cache.mem_side_port::system.llc.cpu_side_port  48627369063                       # Cumulative packet size per connected requestor and responder (Byte)
system.tollcbus.snoops                      205280559                       # Total snoops (Count)
system.tollcbus.snoopTraffic              12554705344                       # Total snoop traffic (Byte)
system.tollcbus.snoopFanout::samples        592490188                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::mean            0.004469                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::stdev           0.066702                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::underflows             0      0.00%      0.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::0              589842249     99.55%     99.55% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::1                2647939      0.45%    100.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::overflows              0      0.00%    100.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::min_value              0                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::max_value              1                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::total          592490188                       # Request fanout histogram (Count)
system.tollcbus.power_state.pwrStateResidencyTicks::UNDEFINED 21670830311500                       # Cumulative time (in ticks) in various power states (Tick)
system.tollcbus.reqLayer0.occupancy      762708032827                       # Layer occupancy (ticks) (Tick)
system.tollcbus.reqLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tollcbus.respLayer0.occupancy     577868634500                       # Layer occupancy (ticks) (Tick)
system.tollcbus.respLayer0.utilization            0.0                       # Layer utilization (Ratio)
system.tollcbus.snoop_filter.totRequests    773504758                       # Total number of requests made to the snoop filter. (Count)
system.tollcbus.snoop_filter.hitSingleRequests    386749385                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tollcbus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tollcbus.snoop_filter.totSnoops        2647939                       # Total number of snoops made to the snoop filter. (Count)
system.tollcbus.snoop_filter.hitSingleSnoops      2647939                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tollcbus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                       33                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
