DECL|CTL|member|__IOM uint32_t CTL; /**< Device IN Endpoint x+1 Control Register */
DECL|DMAADDR|member|__IOM uint32_t DMAADDR; /**< Device IN Endpoint x+1 DMA Address Register */
DECL|INT|member|__IOM uint32_t INT; /**< Device IN Endpoint x+1 Interrupt Register */
DECL|RESERVED0|member|uint32_t RESERVED0[1]; /**< Reserved for future use **/
DECL|RESERVED1|member|uint32_t RESERVED1[1]; /**< Reserved for future use **/
DECL|RESERVED2|member|uint32_t RESERVED2[1]; /**< Reserved future */
DECL|TSIZ|member|__IOM uint32_t TSIZ; /**< Device IN Endpoint x+1 Transfer Size Register */
DECL|TXFSTS|member|__IM uint32_t TXFSTS; /**< Device IN Endpoint x+1 Transmit FIFO Status Register */
DECL|USB_DIEP_TypeDef|typedef|} USB_DIEP_TypeDef;
