0.6
2019.2
Nov  6 2019
21:57:16
D:/Setup_packages/VivadoProjects/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/Setup_packages/VivadoProjects/HardwareSynthesisDesign/ip/data_ram/sim/data_ram.v,1609142367,verilog,,D:/Setup_packages/VivadoProjects/HardwareSynthesisDesign/ip/inst_ram/sim/inst_ram.v,,data_ram,,,,,,,,
D:/Setup_packages/VivadoProjects/HardwareSynthesisDesign/ip/inst_ram/sim/inst_ram.v,1609142057,verilog,,D:/Setup_packages/VivadoProjects/HardwareSynthesisDesign/rtls/adder.v,,inst_ram,,,,,,,,
D:/Setup_packages/VivadoProjects/HardwareSynthesisDesign/rtls/adder.v,1510280216,verilog,,D:/Setup_packages/VivadoProjects/HardwareSynthesisDesign/rtls/alu.v,,adder,,,,,,,,
D:/Setup_packages/VivadoProjects/HardwareSynthesisDesign/rtls/alu.v,1591340063,verilog,,D:/Setup_packages/VivadoProjects/HardwareSynthesisDesign/rtls/aludec.v,,alu,,,,,,,,
D:/Setup_packages/VivadoProjects/HardwareSynthesisDesign/rtls/aludec.v,1591340077,verilog,,D:/Setup_packages/VivadoProjects/HardwareSynthesisDesign/rtls/controller.v,,aludec,,,,,,,,
D:/Setup_packages/VivadoProjects/HardwareSynthesisDesign/rtls/controller.v,1593164814,verilog,,D:/Setup_packages/VivadoProjects/HardwareSynthesisDesign/rtls/datapath.v,,controller,,,,,,,,
D:/Setup_packages/VivadoProjects/HardwareSynthesisDesign/rtls/datapath.v,1593165054,verilog,,D:/Setup_packages/VivadoProjects/HardwareSynthesisDesign/rtls/flopenrc.v,,datapath,,,,,,,,
D:/Setup_packages/VivadoProjects/HardwareSynthesisDesign/rtls/flopenrc.v,1592928714,verilog,,D:/Setup_packages/VivadoProjects/HardwareSynthesisDesign/rtls/floprc.v,,flopenrc,,,,,,,,
D:/Setup_packages/VivadoProjects/HardwareSynthesisDesign/rtls/floprc.v,1592888960,verilog,,D:/Setup_packages/VivadoProjects/HardwareSynthesisDesign/rtls/hazard_unit.v,,floprc,,,,,,,,
D:/Setup_packages/VivadoProjects/HardwareSynthesisDesign/rtls/hazard_unit.v,1593074589,verilog,,D:/Setup_packages/VivadoProjects/HardwareSynthesisDesign/rtls/maindec.v,,hazard_unit,,,,,,,,
D:/Setup_packages/VivadoProjects/HardwareSynthesisDesign/rtls/maindec.v,1591339346,verilog,,D:/Setup_packages/VivadoProjects/HardwareSynthesisDesign/rtls/mips.v,,maindec,,,,,,,,
D:/Setup_packages/VivadoProjects/HardwareSynthesisDesign/rtls/mips.v,1593072157,verilog,,D:/Setup_packages/VivadoProjects/HardwareSynthesisDesign/rtls/mux2x1_32.v,,mips,,,,,,,,
D:/Setup_packages/VivadoProjects/HardwareSynthesisDesign/rtls/mux2x1_32.v,1592835603,verilog,,D:/Setup_packages/VivadoProjects/HardwareSynthesisDesign/rtls/mux2x1_5.v,,mux2x1_32,,,,,,,,
D:/Setup_packages/VivadoProjects/HardwareSynthesisDesign/rtls/mux2x1_5.v,1591168400,verilog,,D:/Setup_packages/VivadoProjects/HardwareSynthesisDesign/rtls/mux3x1_forward.v,,mux2x1_5,,,,,,,,
D:/Setup_packages/VivadoProjects/HardwareSynthesisDesign/rtls/mux3x1_forward.v,1593003223,verilog,,D:/Setup_packages/VivadoProjects/HardwareSynthesisDesign/rtls/mux4x1_forwardD.v,,mux3x1_forward,,,,,,,,
D:/Setup_packages/VivadoProjects/HardwareSynthesisDesign/rtls/mux4x1_forwardD.v,1593018732,verilog,,D:/Setup_packages/VivadoProjects/HardwareSynthesisDesign/rtls/pc.v,,mux4x1_forwardD,,,,,,,,
D:/Setup_packages/VivadoProjects/HardwareSynthesisDesign/rtls/pc.v,1592928682,verilog,,D:/Setup_packages/VivadoProjects/HardwareSynthesisDesign/rtls/regfile.v,,pc,,,,,,,,
D:/Setup_packages/VivadoProjects/HardwareSynthesisDesign/rtls/regfile.v,1609140833,verilog,,D:/Setup_packages/VivadoProjects/HardwareSynthesisDesign/rtls/sign_extend.v,,regfile,,,,,,,,
D:/Setup_packages/VivadoProjects/HardwareSynthesisDesign/rtls/sign_extend.v,1591340079,verilog,,D:/Setup_packages/VivadoProjects/HardwareSynthesisDesign/rtls/sl2.v,,sign_extend,,,,,,,,
D:/Setup_packages/VivadoProjects/HardwareSynthesisDesign/rtls/sl2.v,1591287035,verilog,,D:/Setup_packages/VivadoProjects/HardwareSynthesisDesign/rtls/top.v,,sl2,,,,,,,,
D:/Setup_packages/VivadoProjects/HardwareSynthesisDesign/rtls/top.v,1593071927,verilog,,D:/Setup_packages/VivadoProjects/HardwareSynthesisDesign/sim/testbench.v,,top,,,,,,,,
D:/Setup_packages/VivadoProjects/HardwareSynthesisDesign/sim/testbench.v,1592886152,verilog,,,,testbench,,,,,,,,
