// Seed: 1060896138
module module_0 (
    input  tri   id_0,
    output logic id_1,
    output wire  id_2[-1 : {  -1  }]
);
  always id_1 = -1;
  uwire id_4 = id_4 / id_0;
  wire  id_5;
  assign id_1 = id_4;
endmodule
module module_1 (
    output tri0 id_0,
    output wor id_1,
    output uwire id_2,
    output tri1 id_3,
    input wor id_4,
    output logic id_5,
    input tri id_6,
    input wor id_7,
    output tri0 id_8,
    input supply1 id_9,
    input uwire id_10,
    input wand id_11,
    input tri1 id_12,
    input tri id_13,
    input tri0 id_14,
    input supply1 id_15
);
  initial id_5 = 1;
  generate
    begin : LABEL_0
    end
    assign id_2 = -1;
  endgenerate
  wire id_17;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_3
  );
  assign modCall_1.id_0 = 0;
endmodule
