{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687433865128 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687433865133 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 22 04:37:45 2023 " "Processing started: Thu Jun 22 04:37:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687433865133 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433865133 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433865133 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1687433865469 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1687433865469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433871339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433871339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system.sv 1 1 " "Found 1 design units, including 1 entities, in source file system.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "system.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/system.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433871341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433871341 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET raised_transmitter.sv(3) " "Verilog HDL Declaration information at raised_transmitter.sv(3): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "raised_transmitter.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/raised_transmitter.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687433871342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raised_transmitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file raised_transmitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 raised_transmitter " "Found entity 1: raised_transmitter" {  } { { "raised_transmitter.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/raised_transmitter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433871342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433871342 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET raised_receiver.sv(2) " "Verilog HDL Declaration information at raised_receiver.sv(2): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "raised_receiver.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/raised_receiver.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687433871343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raised_receiver.sv 1 1 " "Found 1 design units, including 1 entities, in source file raised_receiver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 raised_receiver " "Found entity 1: raised_receiver" {  } { { "raised_receiver.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/raised_receiver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433871343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433871343 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET QPSK_Complex_Demod.sv(3) " "Verilog HDL Declaration information at QPSK_Complex_Demod.sv(3): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "QPSK_Complex_Demod.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/QPSK_Complex_Demod.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687433871344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qpsk_complex_demod.sv 1 1 " "Found 1 design units, including 1 entities, in source file qpsk_complex_demod.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QPSK_Complex_Demod " "Found entity 1: QPSK_Complex_Demod" {  } { { "QPSK_Complex_Demod.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/QPSK_Complex_Demod.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433871344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433871344 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET QPSK_Complex.sv(4) " "Verilog HDL Declaration information at QPSK_Complex.sv(4): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "QPSK_Complex.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/QPSK_Complex.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687433871345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qpsk_complex.sv 1 1 " "Found 1 design units, including 1 entities, in source file qpsk_complex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QPSK_Complex " "Found entity 1: QPSK_Complex" {  } { { "QPSK_Complex.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/QPSK_Complex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433871345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433871345 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET memory.sv(2) " "Verilog HDL Declaration information at memory.sv(2): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "memory.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/memory.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687433871346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433871347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433871347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR8bit " "Found entity 1: LFSR8bit" {  } { { "LFSR.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/LFSR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433871347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433871347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hamming_encoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file hamming_encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Hamming_encoder " "Found entity 1: Hamming_encoder" {  } { { "Hamming_encoder.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Hamming_encoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433871349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433871349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hamming_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file hamming_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Hamming_decoder " "Found entity 1: Hamming_decoder" {  } { { "Hamming_decoder.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Hamming_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433871350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433871350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433871351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433871351 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "clock_sync_slow_to_fast.v(30) " "Verilog HDL Event Control warning at clock_sync_slow_to_fast.v(30): Event Control contains a complex event expression" {  } { { "clock_sync_slow_to_fast.v" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/clock_sync_slow_to_fast.v" 30 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1687433871352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_sync_slow_to_fast.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_sync_slow_to_fast.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_sync_slow_to_fast " "Found entity 1: clock_sync_slow_to_fast" {  } { { "clock_sync_slow_to_fast.v" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/clock_sync_slow_to_fast.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433871352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433871352 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "clock_sync_fast_to_slow.v(28) " "Verilog HDL Event Control warning at clock_sync_fast_to_slow.v(28): Event Control contains a complex event expression" {  } { { "clock_sync_fast_to_slow.v" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/clock_sync_fast_to_slow.v" 28 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1687433871353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_sync_fast_to_slow.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_sync_fast_to_slow.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_sync_fast_to_slow " "Found entity 1: clock_sync_fast_to_slow" {  } { { "clock_sync_fast_to_slow.v" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/clock_sync_fast_to_slow.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433871354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433871354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_changer.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_changer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockChanger " "Found entity 1: ClockChanger" {  } { { "clock_changer.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/clock_changer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433871355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433871355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channel_connection.sv 2 2 " "Found 2 design units, including 2 entities, in source file channel_connection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 channel_connect " "Found entity 1: channel_connect" {  } { { "Channel_Connection.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Channel_Connection.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433871357 ""} { "Info" "ISGN_ENTITY_NAME" "2 channel_connect_tb " "Found entity 2: channel_connect_tb" {  } { { "Channel_Connection.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Channel_Connection.sv" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433871357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433871357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_codec.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_codec.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec " "Found entity 1: audio_codec" {  } { { "audio_codec.v" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/audio_codec.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433871358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433871358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_and_video_config.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_and_video_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_and_video_config " "Found entity 1: audio_and_video_config" {  } { { "audio_and_video_config.v" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/audio_and_video_config.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433871359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433871359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Altera_UP_SYNC_FIFO.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433871360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433871360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Slow_Clock_Generator " "Found entity 1: Altera_UP_Slow_Clock_Generator" {  } { { "Altera_UP_Slow_Clock_Generator.v" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Altera_UP_Slow_Clock_Generator.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433871361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433871361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_i2c_lcm_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_i2c_lcm_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_LCM_Auto_Initialize " "Found entity 1: Altera_UP_I2C_LCM_Auto_Initialize" {  } { { "Altera_UP_I2C_LCM_Auto_Initialize.v" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Altera_UP_I2C_LCM_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433871363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433871363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_i2c_dc_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_i2c_dc_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_DC_Auto_Initialize " "Found entity 1: Altera_UP_I2C_DC_Auto_Initialize" {  } { { "Altera_UP_I2C_DC_Auto_Initialize.v" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Altera_UP_I2C_DC_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433871364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433871364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_i2c_av_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_i2c_av_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_AV_Auto_Initialize " "Found entity 1: Altera_UP_I2C_AV_Auto_Initialize" {  } { { "Altera_UP_I2C_AV_Auto_Initialize.v" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Altera_UP_I2C_AV_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433871365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433871365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C " "Found entity 1: Altera_UP_I2C" {  } { { "Altera_UP_I2C.v" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Altera_UP_I2C.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433871367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433871367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "Altera_UP_Clock_Edge.v" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Altera_UP_Clock_Edge.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433871368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433871368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "Altera_UP_Audio_Out_Serializer.v" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Altera_UP_Audio_Out_Serializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433871370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433871370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Altera_UP_Audio_In_Deserializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433871372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433871372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "Altera_UP_Audio_Bit_Counter.v" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Altera_UP_Audio_Bit_Counter.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687433871374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433871374 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_50 system.sv(21) " "Verilog HDL Implicit Net warning at system.sv(21): created implicit net for \"CLOCK_50\"" {  } { { "system.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/system.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433871374 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "en_writeready system.sv(23) " "Verilog HDL Implicit Net warning at system.sv(23): created implicit net for \"en_writeready\"" {  } { { "system.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/system.sv" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433871374 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "waitwrite system.sv(26) " "Verilog HDL Implicit Net warning at system.sv(26): created implicit net for \"waitwrite\"" {  } { { "system.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/system.sv" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433871374 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "full1 system.sv(30) " "Verilog HDL Implicit Net warning at system.sv(30): created implicit net for \"full1\"" {  } { { "system.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/system.sv" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433871374 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "full2 system.sv(32) " "Verilog HDL Implicit Net warning at system.sv(32): created implicit net for \"full2\"" {  } { { "system.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/system.sv" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433871374 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "real_rece system.sv(40) " "Verilog HDL Implicit Net warning at system.sv(40): created implicit net for \"real_rece\"" {  } { { "system.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/system.sv" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433871374 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "imag_rece system.sv(42) " "Verilog HDL Implicit Net warning at system.sv(42): created implicit net for \"imag_rece\"" {  } { { "system.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/system.sv" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433871374 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "de_writeready system.sv(48) " "Verilog HDL Implicit Net warning at system.sv(48): created implicit net for \"de_writeready\"" {  } { { "system.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/system.sv" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433871374 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "empty Channel_Connection.sv(44) " "Verilog HDL Implicit Net warning at Channel_Connection.sv(44): created implicit net for \"empty\"" {  } { { "Channel_Connection.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/Channel_Connection.sv" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687433871374 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687433871398 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "I2C_SDAT top.sv(35) " "Verilog HDL Port Connection error at top.sv(35): output or inout port \"I2C_SDAT\" must be connected to a structural net expression" {  } { { "top.sv" "" { Text "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/top.sv" 35 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1687433871398 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687433871399 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/output_files/top.map.smsg " "Generated suppressed messages file C:/Users/weiyang/OneDrive/Desktop/FPGA_project/ELEC391S_project_Final/FPGA/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433871420 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687433871463 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 22 04:37:51 2023 " "Processing ended: Thu Jun 22 04:37:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687433871463 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687433871463 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687433871463 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433871463 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 12 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 12 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687433872079 ""}
