// Copyright (C) 2024-2025  ilobilo

module;

#include <uacpi/tables.h>
#include <uacpi/acpi.h>

module x86_64.system.lapic;

import drivers.timers;
import system.memory;
import system.cpu.self;
import system.cpu;
import magic_enum;
import lib;
import cppstd;

namespace x86_64::apic
{
    namespace
    {
        std::uintptr_t pmmio;
        std::uintptr_t mmio;

        bool x2apic = false;
        bool tsc_deadline = false;

        lib::freqfrac freq;
        bool is_calibrated = false;

        bool initialised = false;

        std::uint32_t to_x2apic(std::uint32_t reg)
        {
            return (reg >> 4) + 0x800;
        }
    } // namespace

    std::pair<bool, bool> supported()
    {
        cpu::id_res res;
        const bool cpuid = cpu::id(1, 0, res);
        const bool lapic = cpuid && (res.d & (1 << 9));
        const bool x2apic = cpuid && (res.c & (1 << 21));

        static const auto cached = []
        {
            struct [[gnu::packed]] acpi_dmar
            {
                acpi_sdt_hdr hdr;
                std::uint8_t host_address_width;
                std::uint8_t flags;
                std::uint8_t reserved[10];
                char remapping_structures[];
            };

            uacpi_table table;
            if (uacpi_table_find_by_signature("DMAR", &table) == UACPI_STATUS_OK)
            {
                const auto flags = static_cast<acpi_dmar *>(table.ptr)->flags;
                uacpi_table_unref(&table);
                if ((flags & (1 << 0)) && (flags & (1 << 1)))
                    return false;
            }

            const auto tsc_supported = timers::tsc::supported();
            cpu::id_res res;
            tsc_deadline = tsc_supported && cpu::id(0x01, 0, res) && (res.c & (1 << 24));
            log::debug("lapic: tsc deadline supported: {}", tsc_deadline);

            return true;
        } ();

        return { lapic, x2apic && cached };
    }

    bool is_initialised() { return initialised; }

    std::uint32_t read(std::uint32_t reg)
    {
        if (x2apic)
            return cpu::msr::read(to_x2apic(reg));

        return lib::mmio::in<32>(mmio + reg);
    }

    void write(std::uint32_t reg, std::uint64_t val)
    {
        if (!x2apic)
        {
            if (reg == reg::icr)
            {
                asm volatile ("" ::: "memory");
                lib::mmio::out<32>(mmio + reg::icrh, val >> 32);
            }
            lib::mmio::out<32>(mmio + reg, val);
        }
        else
        {
            if (reg == reg::icr)
                asm volatile ("mfence; lfence" ::: "memory");
            cpu::msr::write(to_x2apic(reg), val);
        }
    }

    // the frequency should be the same on all cores
    // https://discord.com/channels/440442961147199490/734392369230643320/1398724196154216700
    void calibrate_timer()
    {
        lib::bug_on(!supported().first);

        if (cpu::self()->idx != cpu::bsp_idx())
            return;

        if (tsc_deadline)
        {
            log::debug("lapic: using tsc deadline");
            is_calibrated = true;
            return;
        }

        std::uint64_t val = 0;

        // if (const auto res = cpu::id(0x15, 0); res && res->a != 0 && res->b != 0 && res->c != 0) { val = res->c; }
        // else if (const auto res = cpu::id(0x16, 0); res && res->a != 0 && res->b != 0 && res->c != 0) { val = res->c; }
        // else
        {
            const auto calibrator = ::timers::calibrator();
            if (!calibrator)
                lib::panic("lapic: could not calibrate timer");

            write(reg::tdc, 0b1011);

            static constexpr std::size_t millis = 10;
            static constexpr std::size_t times = 3;

            for (std::size_t i = 0; i < times; i++)
            {
                write(reg::tic, 0xFFFFFFFF);
                calibrator(millis);
                const auto count = read(reg::tcc);
                write(reg::tic, 0);

                val += (0xFFFFFFFF - count) * (1'000 / millis);
            }
            val /= times;
        }

        log::debug("lapic: timer frequency: {} hz", val);
        freq = (val);
        is_calibrated = true;
    }

    void eoi() { write(0xB0, 0); }

    void ipi(shorthand dest, delivery del, std::uint8_t vec)
    {
        const auto val =
            static_cast<std::uint64_t>(del) << 8 |
            static_cast<std::uint64_t>(dest) << 18 |
            (1 << 14) | vec;

        write(reg::icr, val);
    }

    void ipi(std::uint32_t id, destination dest, delivery del, std::uint8_t vec)
    {
        auto val =
            static_cast<std::uint64_t>(del) << 8 |
            static_cast<std::uint64_t>(dest) << 10 |
            (1 << 14) | vec;

        if (x2apic)
            val |= static_cast<std::uint64_t>(id) << 32;
        else
            val |= static_cast<std::uint64_t>(id & 0xFF) << 56;

        write(reg::icr, val);
    }

    void arm(std::size_t ns, std::uint8_t vector)
    {
        lib::bug_on(!is_calibrated);

        if (ns == 0)
            ns = 1;

        if (tsc_deadline)
        {
            const auto val = timers::tsc::rdtsc();
            const auto ticks = timers::tsc::frequency().ticks(ns);
            write(reg::lvt, (0b10 << 17) | vector);
            asm volatile ("mfence" ::: "memory");
            cpu::msr::write(reg::deadline, val + ticks);
        }
        else
        {
            write(reg::tic, 0);
            write(reg::lvt, vector);
            const auto ticks = freq.ticks(ns);
            write(reg::tic, ticks);
        }
    }

    void init_cpu()
    {
        auto [lapic, _x2apic] = supported();
        if (!lapic)
            lib::panic("CPU does not support lapic");

        // ! TODO: xapic sipi doesn't work
        if (!_x2apic)
            lib::panic("TODO: xapic sipi does not work");

        auto val = cpu::msr::read(reg::apic_base);
        const bool is_bsp = (val & (1 << 8));
        const auto phys_mmio = val & 0xFFFFF000;

        if (!is_bsp)
            lib::bug_on(x2apic != _x2apic, "x2apic support differs from the bsp");
        else
            x2apic = _x2apic;

        if (is_bsp)
            log::debug("lapic: x2apic supported: {}", x2apic);

        // APIC global enable
        val |= (1 << 11);
        // x2APIC enable
        if (x2apic)
            val |= (1 << 10);
        else
            val &= ~(1 << 10);
        cpu::msr::write(reg::apic_base, val);

        if (!x2apic)
        {
            if (is_bsp)
            {
                pmmio = phys_mmio;
                mmio = vmm::alloc_vpages(vmm::space_type::other, 1);

                log::debug("lapic: mapping mmio: 0x{:X} -> 0x{:X}", phys_mmio, mmio);

                const auto psize = vmm::page_size::small;
                const auto npsize = vmm::pagemap::from_page_size(psize);

                if (const auto ret = vmm::kernel_pagemap->map(mmio, pmmio, npsize, vmm::pflag::rw, psize, vmm::caching::mmio); !ret)
                    lib::panic("could not map lapic mmio: {}", magic_enum::enum_name(ret.error()));
            }
            else lib::bug_on(phys_mmio != pmmio, "lapic mmio address differs from the bsp");
        }

        // Enable all external interrupts
        write(reg::tpr, 0x00);
        // Enable APIC and set spurious interrupt vector to 0xFF
        write(reg::siv, (1 << 8) | 0xFF);

        // TODO: nmi

        initialised = true;
    }
} // namespace x86_64::apic