// Seed: 180008052
module module_0 (
    output tri0 id_0,
    output supply1 id_1,
    input uwire id_2,
    input wand id_3,
    input uwire module_0
    , id_7,
    input supply1 id_5
);
  wire id_8;
endmodule
module module_0 (
    input  tri0  id_0,
    output wor   id_1,
    output uwire id_2,
    output wire  id_3,
    input  uwire id_4,
    input  wand  id_5,
    input  wand  id_6,
    input  tri1  id_7,
    output wand  id_8,
    input  wire  module_1,
    output wire  id_10,
    input  tri0  id_11,
    output tri   id_12,
    input  uwire id_13
);
  wire id_15;
  nand (id_8, id_7, id_11, id_15, id_0, id_13, id_5, id_6, id_4);
  module_0(
      id_2, id_10, id_5, id_6, id_4, id_7
  );
endmodule
