
*** Running vivado
    with args -log mb_usb_hdmi_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source mb_usb_hdmi_top.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source mb_usb_hdmi_top.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 373.047 ; gain = 63.441
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jnzhu/Downloads/College and SAT/ECE 385/RD_hdmi_ip2020'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/Jnzhu/Documents/Vivado/2022.2/data/ip'.
Command: link_design -top mb_usb_hdmi_top -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0.dcp' for cell 'vga_to_hdmi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/coffee_fail_rom/coffee_fail_rom.dcp' for cell 'color_instance/coffee_color/coffee_fail_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/coffee_overflow_rom/coffee_overflow_rom.dcp' for cell 'color_instance/coffee_color/coffee_overflow_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/coffee_rom/coffee_rom.dcp' for cell 'color_instance/coffee_color/coffee_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/coffee_successful_rom/coffee_successful_rom.dcp' for cell 'color_instance/coffee_color/coffee_successful_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/left_character1_rom/left_character1_rom.dcp' for cell 'color_instance/left_1/left_character1_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/left_character2_rom/left_character2_rom.dcp' for cell 'color_instance/left_2/left_character2_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/eceb_map_rom/eceb_map_rom.dcp' for cell 'color_instance/map/eceb_map_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/vials_rom/vials_rom.dcp' for cell 'color_instance/nolabel_line322/task_vials_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/task_vials_sprite_rom/task_vials_sprite_rom.dcp' for cell 'color_instance/nolabel_line322/task_vials_sprite_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/task_num_fail_rom_1/task_num_fail_rom.dcp' for cell 'color_instance/printer_color/task_num_fail_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/task_num_rom/task_num_rom.dcp' for cell 'color_instance/printer_color/task_num_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/task_num_win_rom_1/task_num_win_rom.dcp' for cell 'color_instance/printer_color/task_num_win_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/sprite_1_rom/sprite_1_rom.dcp' for cell 'color_instance/right_1/sprite_1_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/sprite_2_rom/sprite_2_rom.dcp' for cell 'color_instance/right_2/sprite_2_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/left_character0_rom/left_character0_rom.dcp' for cell 'color_instance/standingL/left_character0_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/sprite_0_rom/sprite_0_rom.dcp' for cell 'color_instance/standingR/sprite_0_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/start_screen_rom/start_screen_rom.dcp' for cell 'color_instance/start_screen/start_screen_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_uartlite_0_1/mb_usb_axi_uartlite_0_1.dcp' for cell 'mb_block_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_clk_wiz_1_1/mb_usb_clk_wiz_1_1.dcp' for cell 'mb_block_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_gpio_0_4/mb_usb_axi_gpio_0_4.dcp' for cell 'mb_block_i/gpio_usb_int'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_gpio_0_3/mb_usb_axi_gpio_0_3.dcp' for cell 'mb_block_i/gpio_usb_keycode'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_gpio_0_5/mb_usb_axi_gpio_0_5.dcp' for cell 'mb_block_i/gpio_usb_rst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_mdm_1_1/mb_usb_mdm_1_1.dcp' for cell 'mb_block_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_1/mb_usb_microblaze_0_1.dcp' for cell 'mb_block_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_axi_intc_1/mb_usb_microblaze_0_axi_intc_1.dcp' for cell 'mb_block_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_rst_clk_wiz_1_100M_1/mb_usb_rst_clk_wiz_1_100M_1.dcp' for cell 'mb_block_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_quad_spi_0_1/mb_usb_axi_quad_spi_0_1.dcp' for cell 'mb_block_i/spi_usb'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_timer_0_1/mb_usb_axi_timer_0_1.dcp' for cell 'mb_block_i/timer_usb_axi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_xbar_1/mb_usb_xbar_1.dcp' for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_dlmb_bram_if_cntlr_1/mb_usb_dlmb_bram_if_cntlr_1.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_dlmb_v10_1/mb_usb_dlmb_v10_1.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_ilmb_bram_if_cntlr_1/mb_usb_ilmb_bram_if_cntlr_1.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_ilmb_v10_1/mb_usb_ilmb_v10_1.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_lmb_bram_1/mb_usb_lmb_bram_1.dcp' for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.210 . Memory (MB): peak = 942.504 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 875 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, mb_block_i/clk_wiz_1/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mb_block_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_1/mb_usb_microblaze_0_1.xdc] for cell 'mb_block_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_1/mb_usb_microblaze_0_1.xdc] for cell 'mb_block_i/microblaze_0/U0'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_axi_intc_1/mb_usb_microblaze_0_axi_intc_1.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_axi_intc_1/mb_usb_microblaze_0_axi_intc_1.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_clk_wiz_1_1/mb_usb_clk_wiz_1_1_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_clk_wiz_1_1/mb_usb_clk_wiz_1_1_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_clk_wiz_1_1/mb_usb_clk_wiz_1_1.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_clk_wiz_1_1/mb_usb_clk_wiz_1_1.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_clk_wiz_1_1/mb_usb_clk_wiz_1_1.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1569.734 ; gain = 487.000
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_clk_wiz_1_1/mb_usb_clk_wiz_1_1.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_rst_clk_wiz_1_100M_1/mb_usb_rst_clk_wiz_1_100M_1_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_rst_clk_wiz_1_100M_1/mb_usb_rst_clk_wiz_1_100M_1_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_rst_clk_wiz_1_100M_1/mb_usb_rst_clk_wiz_1_100M_1.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_rst_clk_wiz_1_100M_1/mb_usb_rst_clk_wiz_1_100M_1.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_gpio_0_3/mb_usb_axi_gpio_0_3_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_gpio_0_3/mb_usb_axi_gpio_0_3_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_gpio_0_3/mb_usb_axi_gpio_0_3.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_gpio_0_3/mb_usb_axi_gpio_0_3.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_gpio_0_4/mb_usb_axi_gpio_0_4_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_gpio_0_4/mb_usb_axi_gpio_0_4_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_gpio_0_4/mb_usb_axi_gpio_0_4.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_gpio_0_4/mb_usb_axi_gpio_0_4.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_gpio_0_5/mb_usb_axi_gpio_0_5_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_gpio_0_5/mb_usb_axi_gpio_0_5_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_gpio_0_5/mb_usb_axi_gpio_0_5.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_gpio_0_5/mb_usb_axi_gpio_0_5.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_uartlite_0_1/mb_usb_axi_uartlite_0_1_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_uartlite_0_1/mb_usb_axi_uartlite_0_1_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_uartlite_0_1/mb_usb_axi_uartlite_0_1.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_uartlite_0_1/mb_usb_axi_uartlite_0_1.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_timer_0_1/mb_usb_axi_timer_0_1.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_timer_0_1/mb_usb_axi_timer_0_1.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_quad_spi_0_1/mb_usb_axi_quad_spi_0_1_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_quad_spi_0_1/mb_usb_axi_quad_spi_0_1_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_quad_spi_0_1/mb_usb_axi_quad_spi_0_1.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_quad_spi_0_1/mb_usb_axi_quad_spi_0_1.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
Finished Parsing XDC File [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_axi_intc_1/mb_usb_microblaze_0_axi_intc_1_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_axi_intc_1/mb_usb_microblaze_0_axi_intc_1_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_mdm_1_1/mb_usb_mdm_1_1.xdc] for cell 'mb_block_i/mdm_1/U0'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_mdm_1_1/mb_usb_mdm_1_1.xdc] for cell 'mb_block_i/mdm_1/U0'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_quad_spi_0_1/mb_usb_axi_quad_spi_0_1_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_quad_spi_0_1/mb_usb_axi_quad_spi_0_1_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/Jnzhu/Documents/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/Jnzhu/Documents/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/Jnzhu/Documents/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/Jnzhu/Documents/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/Jnzhu/Documents/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/Jnzhu/Documents/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/Jnzhu/Documents/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/Jnzhu/Documents/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 102 load pin(s).
WARNING: [Constraints 18-5572] Instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Generating merged BMM file for the design top 'mb_usb_hdmi_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_1/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1569.734 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 247 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 68 instances

51 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1569.734 ; gain = 1133.543
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1569.734 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1bbc8c8fd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.701 . Memory (MB): peak = 1569.734 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter ball_instance/MapX_curr[8]_i_1 into driver instance ball_instance/MapX_curr[8]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter color_instance/map/eceb_map_palette/red[1]_i_1 into driver instance color_instance/map/eceb_map_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_1 into driver instance mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_FIFO_12_GEN.stop_clock_reg_i_1 into driver instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-138] Pushed 7 inverter(s) to 20 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 242bf960c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.866 . Memory (MB): peak = 1877.938 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 220 cells and removed 333 cells
INFO: [Opt 31-1021] In phase Retarget, 5 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 8 inverter(s) to 14 load pin(s).
Phase 2 Constant propagation | Checksum: 23fbc380c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1877.938 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 123 cells and removed 295 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 254af6a48

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1877.938 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 275 cells
INFO: [Opt 31-1021] In phase Sweep, 7 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-194] Inserted BUFG Clk_IBUF_BUFG_inst to drive 36 load(s) on clock net Clk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1e9ef9b6c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1877.938 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1e9ef9b6c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1877.938 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2a800fc34

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1877.938 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             220  |             333  |                                              5  |
|  Constant propagation         |             123  |             295  |                                              2  |
|  Sweep                        |               0  |             275  |                                              7  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              2  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1877.938 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2c6528d0e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1877.938 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 83 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 12 newly gated: 2 Total Ports: 166
Number of Flops added for Enable Generation: 4

Ending PowerOpt Patch Enables Task | Checksum: 1f25bef3f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.298 . Memory (MB): peak = 2095.543 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1f25bef3f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2095.543 ; gain = 217.605

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 17fefd9d2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2095.543 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 17fefd9d2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2095.543 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2095.543 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 17fefd9d2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2095.543 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2095.543 ; gain = 525.809
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 2095.543 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/impl_1/mb_usb_hdmi_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mb_usb_hdmi_top_drc_opted.rpt -pb mb_usb_hdmi_top_drc_opted.pb -rpx mb_usb_hdmi_top_drc_opted.rpx
Command: report_drc -file mb_usb_hdmi_top_drc_opted.rpt -pb mb_usb_hdmi_top_drc_opted.pb -rpx mb_usb_hdmi_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/impl_1/mb_usb_hdmi_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2095.543 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1397f62e7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2095.543 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2095.543 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10527868b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2095.543 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 191652bc1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2095.543 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 191652bc1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2095.543 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 191652bc1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2095.543 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1830baf40

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2095.543 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1377549d5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2095.543 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1377549d5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2095.543 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 82cce62d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2095.543 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 68 LUTNM shape to break, 288 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 2, two critical 66, total 68, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 162 nets or LUTs. Breaked 68 LUTs, combined 94 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 19 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net vga/vc_reg[9]_0[3]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net vga/vc_reg[9]_0[8]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net vga/vc_reg[9]_0[1]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net vga/vc_reg[9]_0[6]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net vga/vc_reg[9]_0[5]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net vga/vc_reg[9]_0[4]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net vga/vc_reg[9]_0[9]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net vga/vc_reg[9]_0[7]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net vga/vc_reg[9]_0[2]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net vga/Q[2]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net vga/Q[4]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net vga/Q[7]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net vga/Q[3]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net vga/Q[1]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net vga/Q[9]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net vga/Q[5]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net vga/Q[6]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net vga/Q[8]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net vga/Q[0]. Replicated 5 times.
INFO: [Physopt 32-232] Optimized 19 nets. Created 46 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 19 nets or cells. Created 46 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2095.543 ; gain = 0.000
INFO: [Physopt 32-46] Identified 1 candidate net for critical-cell optimization.
INFO: [Physopt 32-81] Processed net vga/vc_reg[9]_0[0]. Replicated 5 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 5 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 5 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2095.543 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2095.543 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           68  |             94  |                   162  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |           46  |              0  |                    19  |           0  |           1  |  00:00:01  |
|  Critical Cell                                    |            5  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          119  |             94  |                   182  |           0  |          11  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 9d34bb2d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2095.543 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: c12ad6a5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2095.543 ; gain = 0.000
Phase 2 Global Placement | Checksum: c12ad6a5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2095.543 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1410c3d3d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2095.543 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: d7c643e1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2095.543 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 10e2f2d61

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2095.543 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: d71c8375

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2095.543 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 7445b7cd

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2095.543 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: f233e25b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 2095.543 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 12153c32b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 2095.543 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 180bb5c6f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 2095.543 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 14c4d47ec

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 2095.543 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 14c4d47ec

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 2095.543 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 262dfa2b5

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.246 | TNS=-597.906 |
Phase 1 Physical Synthesis Initialization | Checksum: 2df19707f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.454 . Memory (MB): peak = 2095.543 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 25ea1d37c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.532 . Memory (MB): peak = 2095.543 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 262dfa2b5

Time (s): cpu = 00:00:43 ; elapsed = 00:00:34 . Memory (MB): peak = 2095.543 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.604. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1e3c4f464

Time (s): cpu = 00:01:00 ; elapsed = 00:00:51 . Memory (MB): peak = 2095.543 ; gain = 0.000

Time (s): cpu = 00:01:00 ; elapsed = 00:00:51 . Memory (MB): peak = 2095.543 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1e3c4f464

Time (s): cpu = 00:01:00 ; elapsed = 00:00:51 . Memory (MB): peak = 2095.543 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e3c4f464

Time (s): cpu = 00:01:00 ; elapsed = 00:00:51 . Memory (MB): peak = 2095.543 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1e3c4f464

Time (s): cpu = 00:01:00 ; elapsed = 00:00:51 . Memory (MB): peak = 2095.543 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1e3c4f464

Time (s): cpu = 00:01:00 ; elapsed = 00:00:51 . Memory (MB): peak = 2095.543 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2095.543 ; gain = 0.000

Time (s): cpu = 00:01:00 ; elapsed = 00:00:51 . Memory (MB): peak = 2095.543 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14404f8a5

Time (s): cpu = 00:01:00 ; elapsed = 00:00:51 . Memory (MB): peak = 2095.543 ; gain = 0.000
Ending Placer Task | Checksum: 9b3b9c60

Time (s): cpu = 00:01:00 ; elapsed = 00:00:51 . Memory (MB): peak = 2095.543 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
153 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:03 ; elapsed = 00:00:53 . Memory (MB): peak = 2095.543 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2095.543 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/impl_1/mb_usb_hdmi_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file mb_usb_hdmi_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 2095.543 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file mb_usb_hdmi_top_utilization_placed.rpt -pb mb_usb_hdmi_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mb_usb_hdmi_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2095.543 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2095.543 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 4.00s |  WALL: 1.68s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2095.543 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.604 | TNS=-521.152 |
Phase 1 Physical Synthesis Initialization | Checksum: 17a92b763

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2095.543 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.604 | TNS=-521.152 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 17a92b763

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2095.543 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.604 | TNS=-521.152 |
INFO: [Physopt 32-702] Processed net color_instance/right_1/sprite_1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/right_1/rom_address__0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/right_1/A[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/right_1/A[9]. Critical path length was reduced through logic transformation on cell color_instance/right_1/rom_address0_i_1__0_comp.
INFO: [Physopt 32-735] Processed net color_instance/right_1/rom_address0_i_11__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.596 | TNS=-521.064 |
INFO: [Physopt 32-702] Processed net color_instance/right_1/A[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/right_1/A[3]. Critical path length was reduced through logic transformation on cell color_instance/right_1/rom_address0_i_7__0_comp.
INFO: [Physopt 32-735] Processed net color_instance/right_1/rom_address0_i_11__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.571 | TNS=-520.613 |
INFO: [Physopt 32-702] Processed net color_instance/standingR/sprite_0_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/standingR/rom_address__0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/standingR/A[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/standingR/A[3]. Critical path length was reduced through logic transformation on cell color_instance/standingR/rom_address0_i_7_comp.
INFO: [Physopt 32-735] Processed net color_instance/standingR/rom_address0_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.556 | TNS=-520.448 |
INFO: [Physopt 32-702] Processed net color_instance/standingR/A[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/standingR/A[9]. Critical path length was reduced through logic transformation on cell color_instance/standingR/rom_address0_i_1_comp.
INFO: [Physopt 32-735] Processed net color_instance/standingR/rom_address0_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.555 | TNS=-520.360 |
INFO: [Physopt 32-702] Processed net color_instance/right_1/A[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/right_1/A[8]. Critical path length was reduced through logic transformation on cell color_instance/right_1/rom_address0_i_2__0_comp.
INFO: [Physopt 32-735] Processed net color_instance/right_1/rom_address0_i_11__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.548 | TNS=-519.315 |
INFO: [Physopt 32-702] Processed net color_instance/standingR/A[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/standingR/A[4]. Critical path length was reduced through logic transformation on cell color_instance/standingR/rom_address0_i_6_comp.
INFO: [Physopt 32-735] Processed net color_instance/standingR/rom_address0_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.536 | TNS=-519.183 |
INFO: [Physopt 32-702] Processed net color_instance/standingR/A[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/standingR/A[8]. Critical path length was reduced through logic transformation on cell color_instance/standingR/rom_address0_i_2_comp.
INFO: [Physopt 32-735] Processed net color_instance/standingR/rom_address0_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.460 | TNS=-517.962 |
INFO: [Physopt 32-702] Processed net color_instance/right_1/A[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/right_1/A[4]. Critical path length was reduced through logic transformation on cell color_instance/right_1/rom_address0_i_6__0_comp.
INFO: [Physopt 32-735] Processed net color_instance/right_1/rom_address0_i_11__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.432 | TNS=-517.368 |
INFO: [Physopt 32-702] Processed net color_instance/left_1/left_character1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address__0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/A[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/left_1/A[3]. Critical path length was reduced through logic transformation on cell color_instance/left_1/rom_address0_i_7__3_comp.
INFO: [Physopt 32-735] Processed net color_instance/left_1/rom_address0_i_11__3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.425 | TNS=-517.203 |
INFO: [Physopt 32-702] Processed net color_instance/standingR/A[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/standingR/rom_address0_i_15_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/standingR/rom_address0_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/standingR/rom_address0_i_61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/standingR/rom_address0_i_37_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/standingR/rom_address0_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/standingR/rom_address0_i_100_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/standingR/rom_address0_i_18_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/standingR/rom_address0_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net color_instance/standingR/rom_address0_i_76_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.417 | TNS=-516.554 |
INFO: [Physopt 32-702] Processed net color_instance/left_1/A[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/left_1/A[4]. Critical path length was reduced through logic transformation on cell color_instance/left_1/rom_address0_i_6__3_comp.
INFO: [Physopt 32-735] Processed net color_instance/left_1/rom_address0_i_11__3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.406 | TNS=-516.301 |
INFO: [Physopt 32-702] Processed net color_instance/right_1/A[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/right_1/rom_address0_i_15_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/right_1/rom_address0_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/right_1/rom_address0_i_61__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/right_1/rom_address0_i_37_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/right_1/rom_address0_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/right_1/rom_address0_i_18_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/right_1/rom_address0_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net color_instance/right_1/rom_address0_i_76_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.402 | TNS=-514.926 |
INFO: [Physopt 32-702] Processed net color_instance/left_2/left_character2_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_2/rom_address__0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_2/A[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/left_2/A[4]. Critical path length was reduced through logic transformation on cell color_instance/left_2/rom_address0_i_6__4_comp.
INFO: [Physopt 32-735] Processed net color_instance/left_2/rom_address0_i_11__4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.394 | TNS=-514.783 |
INFO: [Physopt 32-702] Processed net color_instance/left_1/A[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/left_1/A[8]. Critical path length was reduced through logic transformation on cell color_instance/left_1/rom_address0_i_2__3_comp.
INFO: [Physopt 32-735] Processed net color_instance/left_1/rom_address0_i_11__3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.389 | TNS=-514.585 |
INFO: [Physopt 32-702] Processed net color_instance/left_2/A[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/left_2/A[9]. Critical path length was reduced through logic transformation on cell color_instance/left_2/rom_address0_i_1__4_comp.
INFO: [Physopt 32-735] Processed net color_instance/left_2/rom_address0_i_11__4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.377 | TNS=-514.398 |
INFO: [Physopt 32-702] Processed net color_instance/standingL/left_character0_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/standingL/rom_address__0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/standingL/A[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/standingL/A[8]. Critical path length was reduced through logic transformation on cell color_instance/standingL/rom_address0_i_2__2_comp.
INFO: [Physopt 32-735] Processed net color_instance/standingL/rom_address0_i_11__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.376 | TNS=-513.947 |
INFO: [Physopt 32-702] Processed net color_instance/left_1/A[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/left_1/A[9]. Critical path length was reduced through logic transformation on cell color_instance/left_1/rom_address0_i_1__3_comp.
INFO: [Physopt 32-735] Processed net color_instance/left_1/rom_address0_i_11__3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.372 | TNS=-512.495 |
INFO: [Physopt 32-702] Processed net color_instance/right_2/sprite_2_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/right_2/rom_address__0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/right_2/A[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/right_2/A[4]. Critical path length was reduced through logic transformation on cell color_instance/right_2/rom_address0_i_6__1_comp.
INFO: [Physopt 32-735] Processed net color_instance/right_2/rom_address0_i_11__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.372 | TNS=-511.450 |
INFO: [Physopt 32-702] Processed net color_instance/left_2/A[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/left_2/A[3]. Critical path length was reduced through logic transformation on cell color_instance/left_2/rom_address0_i_7__4_comp.
INFO: [Physopt 32-735] Processed net color_instance/left_2/rom_address0_i_11__4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.366 | TNS=-511.296 |
INFO: [Physopt 32-702] Processed net color_instance/standingR/rom_address0_i_76_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/standingR/rom_address0_i_76_n_0. Critical path length was reduced through logic transformation on cell color_instance/standingR/rom_address0_i_76_comp.
INFO: [Physopt 32-735] Processed net color_instance/standingR/rom_address0_i_72_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.358 | TNS=-511.197 |
INFO: [Physopt 32-702] Processed net color_instance/left_2/A[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/left_2/A[8]. Critical path length was reduced through logic transformation on cell color_instance/left_2/rom_address0_i_2__4_comp.
INFO: [Physopt 32-735] Processed net color_instance/left_2/rom_address0_i_11__4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.357 | TNS=-508.843 |
INFO: [Physopt 32-702] Processed net color_instance/standingR/rom_address0_i_72_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/standingR/rom_address0_i_72_n_0. Critical path length was reduced through logic transformation on cell color_instance/standingR/rom_address0_i_72_comp_2.
INFO: [Physopt 32-735] Processed net color_instance/standingR/rom_address0_i_113_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.336 | TNS=-508.480 |
INFO: [Physopt 32-702] Processed net color_instance/standingL/A[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/standingL/A[3]. Critical path length was reduced through logic transformation on cell color_instance/standingL/rom_address0_i_7__2_comp.
INFO: [Physopt 32-735] Processed net color_instance/standingL/rom_address0_i_11__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.324 | TNS=-507.358 |
INFO: [Physopt 32-702] Processed net color_instance/standingR/rom_address0_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/standingR/rom_address0_i_16_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/standingR/rom_address0_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net color_instance/standingR/rom_address0_i_66_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.311 | TNS=-507.215 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net color_instance/standingR/rom_address0_i_47_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.281 | TNS=-506.687 |
INFO: [Physopt 32-702] Processed net color_instance/right_1/rom_address0_i_76_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/right_1/rom_address0_i_76_n_0. Critical path length was reduced through logic transformation on cell color_instance/right_1/rom_address0_i_76_comp.
INFO: [Physopt 32-735] Processed net color_instance/right_1/rom_address0_i_72__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.277 | TNS=-506.379 |
INFO: [Physopt 32-702] Processed net color_instance/right_2/A[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/right_2/A[3]. Critical path length was reduced through logic transformation on cell color_instance/right_2/rom_address0_i_7__1_comp.
INFO: [Physopt 32-735] Processed net color_instance/right_2/rom_address0_i_11__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.269 | TNS=-506.291 |
INFO: [Physopt 32-702] Processed net color_instance/right_2/A[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/right_2/A[9]. Critical path length was reduced through logic transformation on cell color_instance/right_2/rom_address0_i_1__1_comp.
INFO: [Physopt 32-735] Processed net color_instance/right_2/rom_address0_i_11__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.263 | TNS=-505.752 |
INFO: [Physopt 32-702] Processed net color_instance/standingR/rom_address0_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/standingR/rom_address0_i_43_n_0. Critical path length was reduced through logic transformation on cell color_instance/standingR/rom_address0_i_43_comp.
INFO: [Physopt 32-735] Processed net color_instance/standingR/rom_address0_i_81_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.253 | TNS=-505.345 |
INFO: [Physopt 32-702] Processed net color_instance/right_1/rom_address0_i_35__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/right_1/rom_address0_i_16_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/right_1/rom_address0_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/right_1/rom_address0_i_67_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/right_1/rom_address0_i_12_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/right_1/rom_address0_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net color_instance/right_1/rom_address0_i_47_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.244 | TNS=-505.070 |
INFO: [Physopt 32-702] Processed net color_instance/left_1/A[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_15_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_61__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_37_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_100_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_18_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net color_instance/left_1/rom_address0_i_76_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.240 | TNS=-505.026 |
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_98_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_12_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net color_instance/left_1/rom_address0_i_47_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.234 | TNS=-504.300 |
INFO: [Physopt 32-702] Processed net color_instance/standingL/A[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/standingL/A[9]. Critical path length was reduced through logic transformation on cell color_instance/standingL/rom_address0_i_1__2_comp.
INFO: [Physopt 32-735] Processed net color_instance/standingL/rom_address0_i_11__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.228 | TNS=-504.146 |
INFO: [Physopt 32-702] Processed net color_instance/right_1/rom_address0_i_72__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/right_1/rom_address0_i_72__0_n_0. Critical path length was reduced through logic transformation on cell color_instance/right_1/rom_address0_i_72__0_comp_2.
INFO: [Physopt 32-735] Processed net color_instance/right_1/rom_address0_i_113__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.226 | TNS=-503.915 |
INFO: [Physopt 32-702] Processed net color_instance/standingR/rom_address0_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/standingR/rom_address0_i_46_n_0. Critical path length was reduced through logic transformation on cell color_instance/standingR/rom_address0_i_46_comp.
INFO: [Physopt 32-735] Processed net color_instance/standingR/rom_address0_i_42_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.220 | TNS=-503.497 |
INFO: [Physopt 32-702] Processed net color_instance/right_2/A[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/right_2/A[8]. Critical path length was reduced through logic transformation on cell color_instance/right_2/rom_address0_i_2__1_comp.
INFO: [Physopt 32-735] Processed net color_instance/right_2/rom_address0_i_11__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.220 | TNS=-501.044 |
INFO: [Physopt 32-702] Processed net color_instance/standingL/A[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/standingL/A[4]. Critical path length was reduced through logic transformation on cell color_instance/standingL/rom_address0_i_6__2_comp.
INFO: [Physopt 32-735] Processed net color_instance/standingL/rom_address0_i_11__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.207 | TNS=-498.305 |
INFO: [Physopt 32-702] Processed net color_instance/right_1/rom_address0_i_43__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/right_1/rom_address0_i_43__0_n_0. Critical path length was reduced through logic transformation on cell color_instance/right_1/rom_address0_i_43__0_comp.
INFO: [Physopt 32-735] Processed net color_instance/right_1/rom_address0_i_81__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.206 | TNS=-498.294 |
INFO: [Physopt 32-702] Processed net color_instance/right_1/rom_address0_i_75_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/right_1/rom_address0_i_71__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/right_1/rom_address0_i_71__0_n_0. Critical path length was reduced through logic transformation on cell color_instance/right_1/rom_address0_i_71__0_comp.
INFO: [Physopt 32-735] Processed net color_instance/right_1/rom_address0_i_111__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.205 | TNS=-498.283 |
INFO: [Physopt 32-702] Processed net color_instance/right_1/rom_address0_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/right_1/rom_address0_i_14_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/right_1/rom_address0_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/right_1/rom_address0_i_21__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/right_1/rom_address0_i_49__0_n_0.  Re-placed instance color_instance/right_1/rom_address0_i_49__0
INFO: [Physopt 32-735] Processed net color_instance/right_1/rom_address0_i_49__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.188 | TNS=-497.953 |
INFO: [Physopt 32-702] Processed net color_instance/standingR/rom_address0_i_70_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/standingR/rom_address0_i_70_n_0. Critical path length was reduced through logic transformation on cell color_instance/standingR/rom_address0_i_70_comp.
INFO: [Physopt 32-735] Processed net color_instance/standingR/rom_address0_i_110_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.179 | TNS=-497.854 |
INFO: [Physopt 32-702] Processed net color_instance/standingR/rom_address0_i_71_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/standingR/rom_address0_i_71_n_0. Critical path length was reduced through logic transformation on cell color_instance/standingR/rom_address0_i_71_comp.
INFO: [Physopt 32-735] Processed net color_instance/standingR/rom_address0_i_111_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.178 | TNS=-497.843 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net color_instance/standingR/rom_address0_i_65_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.175 | TNS=-497.755 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net color_instance/right_1/rom_address0_i_65_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.175 | TNS=-497.755 |
INFO: [Physopt 32-702] Processed net color_instance/right_1/rom_address0_i_68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/right_1/rom_address0_i_102_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/right_1/rom_address0_i_113__0_n_0.  Re-placed instance color_instance/right_1/rom_address0_i_113__0
INFO: [Physopt 32-735] Processed net color_instance/right_1/rom_address0_i_113__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.174 | TNS=-497.744 |
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_75_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/left_1/rom_address0_i_75_n_0. Critical path length was reduced through logic transformation on cell color_instance/left_1/rom_address0_i_75_comp.
INFO: [Physopt 32-735] Processed net color_instance/left_1/rom_address0_i_71__3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.174 | TNS=-497.612 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net color_instance/right_1/rom_address0_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.170 | TNS=-497.436 |
INFO: [Physopt 32-702] Processed net color_instance/standingR/rom_address0_i_69_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/standingR/rom_address0_i_69_n_0. Critical path length was reduced through logic transformation on cell color_instance/standingR/rom_address0_i_69_comp.
INFO: [Physopt 32-735] Processed net color_instance/standingR/rom_address0_i_109_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.162 | TNS=-497.271 |
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_43__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/left_1/rom_address0_i_81__3_n_0.  Re-placed instance color_instance/left_1/rom_address0_i_81__3
INFO: [Physopt 32-735] Processed net color_instance/left_1/rom_address0_i_81__3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.158 | TNS=-497.216 |
INFO: [Physopt 32-710] Processed net color_instance/right_1/rom_address0_i_102_n_0. Critical path length was reduced through logic transformation on cell color_instance/right_1/rom_address0_i_102_comp.
INFO: [Physopt 32-735] Processed net color_instance/right_1/rom_address0_i_113__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.157 | TNS=-497.095 |
INFO: [Physopt 32-710] Processed net color_instance/left_1/rom_address0_i_43__3_n_0. Critical path length was reduced through logic transformation on cell color_instance/left_1/rom_address0_i_43__3_comp.
INFO: [Physopt 32-735] Processed net color_instance/left_1/rom_address0_i_81__3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.157 | TNS=-497.095 |
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/left_1/rom_address0_i_78__3_n_0.  Re-placed instance color_instance/left_1/rom_address0_i_78__3
INFO: [Physopt 32-735] Processed net color_instance/left_1/rom_address0_i_78__3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.155 | TNS=-496.930 |
INFO: [Physopt 32-702] Processed net color_instance/standingR/rom_address0_i_112_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/standingR/rom_address0_i_125_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net color_instance/standingR/rom_address0_i_140_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.147 | TNS=-495.577 |
INFO: [Physopt 32-702] Processed net color_instance/right_1/rom_address0_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/right_1/rom_address0_i_69__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/right_1/rom_address0_i_109__0_n_0.  Re-placed instance color_instance/right_1/rom_address0_i_109__0
INFO: [Physopt 32-735] Processed net color_instance/right_1/rom_address0_i_109__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.144 | TNS=-495.313 |
INFO: [Physopt 32-702] Processed net color_instance/left_2/rom_address0_i_15_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_2/rom_address0_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_2/rom_address0_i_61__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_2/rom_address0_i_37_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_2/rom_address0_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net color_instance/left_2/rom_address0_i_100_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.142 | TNS=-494.719 |
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_41__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/left_1/rom_address0_i_41__3_n_0. Critical path length was reduced through logic transformation on cell color_instance/left_1/rom_address0_i_41__3_comp.
INFO: [Physopt 32-735] Processed net color_instance/left_1/rom_address0_i_78__3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.127 | TNS=-494.554 |
INFO: [Physopt 32-710] Processed net color_instance/left_1/rom_address0_i_75_n_0. Critical path length was reduced through logic transformation on cell color_instance/left_1/rom_address0_i_75_comp_1.
INFO: [Physopt 32-735] Processed net color_instance/left_1/rom_address0_i_110__3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.126 | TNS=-494.543 |
INFO: [Physopt 32-710] Processed net color_instance/left_1/rom_address0_i_46_n_0. Critical path length was reduced through logic transformation on cell color_instance/left_1/rom_address0_i_46_comp.
INFO: [Physopt 32-735] Processed net color_instance/left_1/rom_address0_i_42__3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.123 | TNS=-494.510 |
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_35__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_16_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_14_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net color_instance/left_1/rom_address0_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.123 | TNS=-494.411 |
INFO: [Physopt 32-702] Processed net color_instance/right_1/rom_address0_i_74_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/right_1/rom_address0_i_70__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/right_1/rom_address0_i_70__0_n_0. Critical path length was reduced through logic transformation on cell color_instance/right_1/rom_address0_i_70__0_comp.
INFO: [Physopt 32-735] Processed net color_instance/right_1/rom_address0_i_110__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.118 | TNS=-494.356 |
INFO: [Physopt 32-702] Processed net color_instance/right_1/rom_address0_i_40__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/right_1/rom_address0_i_77__0_n_0.  Re-placed instance color_instance/right_1/rom_address0_i_77__0
INFO: [Physopt 32-735] Processed net color_instance/right_1/rom_address0_i_77__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.114 | TNS=-494.257 |
INFO: [Physopt 32-663] Processed net color_instance/left_1/rom_address0_i_71__3_n_0_repN_1.  Re-placed instance color_instance/left_1/rom_address0_i_71__3_comp_1
INFO: [Physopt 32-735] Processed net color_instance/left_1/rom_address0_i_71__3_n_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.109 | TNS=-494.092 |
INFO: [Physopt 32-702] Processed net color_instance/right_1/rom_address0_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/right_1/rom_address0_i_46_n_0. Critical path length was reduced through logic transformation on cell color_instance/right_1/rom_address0_i_46_comp.
INFO: [Physopt 32-735] Processed net color_instance/right_1/rom_address0_i_42__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.109 | TNS=-494.092 |
INFO: [Physopt 32-710] Processed net color_instance/right_1/rom_address0_i_21__0_n_0. Critical path length was reduced through logic transformation on cell color_instance/right_1/rom_address0_i_21__0_comp.
INFO: [Physopt 32-735] Processed net color_instance/right_1/rom_address0_i_49__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.102 | TNS=-494.015 |
INFO: [Physopt 32-710] Processed net color_instance/right_1/rom_address0_i_40__0_n_0. Critical path length was reduced through logic transformation on cell color_instance/right_1/rom_address0_i_40__0_comp.
INFO: [Physopt 32-735] Processed net color_instance/right_1/rom_address0_i_77__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.099 | TNS=-493.718 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net color_instance/left_1/rom_address0_i_25_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.090 | TNS=-493.498 |
INFO: [Physopt 32-702] Processed net color_instance/left_2/rom_address0_i_35__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_2/rom_address0_i_16_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_2/rom_address0_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net color_instance/left_2/rom_address0_i_66_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.079 | TNS=-493.245 |
INFO: [Physopt 32-663] Processed net color_instance/left_1/rom_address0_i_78__3_n_0.  Re-placed instance color_instance/left_1/rom_address0_i_78__3
INFO: [Physopt 32-735] Processed net color_instance/left_1/rom_address0_i_78__3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.075 | TNS=-493.168 |
INFO: [Physopt 32-663] Processed net color_instance/right_1/rom_address0_i_81__0_n_0.  Re-placed instance color_instance/right_1/rom_address0_i_81__0
INFO: [Physopt 32-735] Processed net color_instance/right_1/rom_address0_i_81__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.072 | TNS=-493.080 |
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_70__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net color_instance/left_1/rom_address0_i_110__3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_110__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_80_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_112_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_125_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-735] Processed net color_instance/left_1/rom_address0_i_140__3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.067 | TNS=-491.991 |
INFO: [Physopt 32-702] Processed net color_instance/right_1/rom_address0_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/right_1/rom_address0_i_26_n_0. Critical path length was reduced through logic transformation on cell color_instance/right_1/rom_address0_i_26_comp.
INFO: [Physopt 32-735] Processed net color_instance/right_1/rom_address0_i_22__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.067 | TNS=-491.925 |
INFO: [Physopt 32-702] Processed net color_instance/left_2/rom_address0_i_99_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_2/rom_address0_i_18_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_2/rom_address0_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_2/rom_address0_i_74_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/left_2/rom_address0_i_74_n_0. Critical path length was reduced through logic transformation on cell color_instance/left_2/rom_address0_i_74_comp.
INFO: [Physopt 32-735] Processed net color_instance/left_2/rom_address0_i_70__4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.063 | TNS=-491.881 |
INFO: [Physopt 32-702] Processed net color_instance/left_2/rom_address0_i_66_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_2/rom_address0_i_12_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_2/rom_address0_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/left_2/rom_address0_i_26_n_0. Critical path length was reduced through logic transformation on cell color_instance/left_2/rom_address0_i_26_comp.
INFO: [Physopt 32-735] Processed net color_instance/left_2/rom_address0_i_22__4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.061 | TNS=-491.804 |
INFO: [Physopt 32-702] Processed net color_instance/right_1/rom_address0_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/right_1/rom_address0_i_41__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/right_1/rom_address0_i_41__0_n_0. Critical path length was reduced through logic transformation on cell color_instance/right_1/rom_address0_i_41__0_comp.
INFO: [Physopt 32-735] Processed net color_instance/right_1/rom_address0_i_78__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.056 | TNS=-491.540 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net color_instance/left_2/rom_address0_i_98_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.049 | TNS=-491.463 |
INFO: [Physopt 32-702] Processed net color_instance/left_2/rom_address0_i_75_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/left_2/rom_address0_i_75_n_0. Critical path length was reduced through logic transformation on cell color_instance/left_2/rom_address0_i_75_comp.
INFO: [Physopt 32-735] Processed net color_instance/left_2/rom_address0_i_71__4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.037 | TNS=-491.122 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-735] Processed net color_instance/right_1/rom_address0_i_25_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.032 | TNS=-490.979 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net color_instance/standingR/rom_address0_i_138_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.024 | TNS=-490.880 |
INFO: [Physopt 32-710] Processed net color_instance/right_1/rom_address0_i_69__0_n_0. Critical path length was reduced through logic transformation on cell color_instance/right_1/rom_address0_i_69__0_comp.
INFO: [Physopt 32-735] Processed net color_instance/right_1/rom_address0_i_109__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.023 | TNS=-490.704 |
INFO: [Physopt 32-702] Processed net color_instance/standingR/rom_address0_i_66_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/standingR/rom_address0_i_12_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/standingR/rom_address0_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/standingR/rom_address0_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/standingR/rom_address0_i_40_n_0. Critical path length was reduced through logic transformation on cell color_instance/standingR/rom_address0_i_40_comp.
INFO: [Physopt 32-735] Processed net color_instance/standingR/rom_address0_i_77_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.018 | TNS=-490.506 |
INFO: [Physopt 32-702] Processed net color_instance/left_2/rom_address0_i_72__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/left_2/rom_address0_i_72__4_n_0. Critical path length was reduced through logic transformation on cell color_instance/left_2/rom_address0_i_72__4_comp.
INFO: [Physopt 32-735] Processed net color_instance/left_2/rom_address0_i_113__4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.008 | TNS=-490.286 |
INFO: [Physopt 32-702] Processed net color_instance/right_1/rom_address0_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/right_1/rom_address0_i_44_n_0. Critical path length was reduced through logic transformation on cell color_instance/right_1/rom_address0_i_44_comp.
INFO: [Physopt 32-735] Processed net color_instance/right_1/rom_address0_i_51__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.005 | TNS=-490.154 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net color_instance/standingR/rom_address0_i_136_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.004 | TNS=-490.143 |
INFO: [Physopt 32-702] Processed net color_instance/standingR/rom_address0_i_140_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/standingR/rom_address0_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/standingR/rom_address3_n_102. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga/vc_reg[9]_0[1]_repN.  Re-placed instance vga/vc_reg[1]_replica
INFO: [Physopt 32-735] Processed net vga/vc_reg[9]_0[1]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.996 | TNS=-489.868 |
INFO: [Physopt 32-702] Processed net color_instance/right_1/rom_address0_i_22__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/right_1/rom_address0_i_22__0_n_0. Critical path length was reduced through logic transformation on cell color_instance/right_1/rom_address0_i_22__0_comp_2.
INFO: [Physopt 32-735] Processed net color_instance/right_1/rom_address0_i_51__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.993 | TNS=-489.824 |
INFO: [Physopt 32-663] Processed net vga/vc_reg[9]_0[7]_repN.  Re-placed instance vga/vc_reg[7]_replica
INFO: [Physopt 32-735] Processed net vga/vc_reg[9]_0[7]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.992 | TNS=-488.823 |
INFO: [Physopt 32-702] Processed net color_instance/right_1/rom_address0_i_42__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/right_1/rom_address0_i_42__0_n_0. Critical path length was reduced through logic transformation on cell color_instance/right_1/rom_address0_i_42__0_comp_2.
INFO: [Physopt 32-735] Processed net color_instance/right_1/rom_address0_i_79__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.989 | TNS=-488.790 |
INFO: [Physopt 32-702] Processed net color_instance/right_1/rom_address0_i_42__0_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/right_1/rom_address0_i_50_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/right_1/rom_address0_i_80_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/right_1/rom_address0_i_112_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/right_1/rom_address0_i_125_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-735] Processed net color_instance/right_1/rom_address0_i_140__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.973 | TNS=-488.185 |
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_129__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address3_n_98. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net vga/vc_reg[9]_0[0]_repN. Replicated 2 times.
INFO: [Physopt 32-735] Processed net vga/vc_reg[9]_0[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.971 | TNS=-487.921 |
INFO: [Physopt 32-663] Processed net color_instance/standingL/rom_address0_i_10__2_n_0.  Re-placed instance color_instance/standingL/rom_address0_i_10__2
INFO: [Physopt 32-735] Processed net color_instance/standingL/rom_address0_i_10__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.966 | TNS=-487.591 |
INFO: [Physopt 32-702] Processed net color_instance/left_2/rom_address0_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/left_2/rom_address0_i_73_n_0. Critical path length was reduced through logic transformation on cell color_instance/left_2/rom_address0_i_73_comp.
INFO: [Physopt 32-735] Processed net color_instance/left_2/rom_address0_i_69__4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.965 | TNS=-487.272 |
INFO: [Physopt 32-663] Processed net vga/vc_reg[9]_0[5]_repN.  Re-placed instance vga/vc_reg[5]_replica
INFO: [Physopt 32-735] Processed net vga/vc_reg[9]_0[5]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.961 | TNS=-484.990 |
INFO: [Physopt 32-663] Processed net vga/vc_reg[9]_0[7]_repN.  Re-placed instance vga/vc_reg[7]_replica
INFO: [Physopt 32-735] Processed net vga/vc_reg[9]_0[7]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.956 | TNS=-483.714 |
INFO: [Physopt 32-702] Processed net vga/vc_reg[9]_0[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/left_character1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address__0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/A[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_15_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_61__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_37_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_100_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_18_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_70__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_110__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_80_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_129__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address3_n_98. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vc_reg[9]_0[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.956 | TNS=-483.714 |
Phase 3 Critical Path Optimization | Checksum: 17a92b763

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2095.543 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.956 | TNS=-483.714 |
INFO: [Physopt 32-702] Processed net color_instance/left_1/left_character1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address__0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/A[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_15_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_61__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_37_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_100_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_18_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_70__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net color_instance/left_1/rom_address0_i_110__3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_110__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_80_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_112_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_129__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address3_n_98. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vc_reg[9]_0[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/left_character1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address__0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/A[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_15_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_61__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_37_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_100_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_18_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_70__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_110__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_80_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address0_i_129__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/left_1/rom_address3_n_98. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vc_reg[9]_0[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.956 | TNS=-483.714 |
Phase 4 Critical Path Optimization | Checksum: 17a92b763

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 2095.543 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2095.543 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-3.956 | TNS=-483.714 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.648  |         37.438  |            2  |              0  |                    93  |           0  |           2  |  00:00:19  |
|  Total          |          0.648  |         37.438  |            2  |              0  |                    93  |           0  |           3  |  00:00:20  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2095.543 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 24206bbf8

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 2095.543 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
658 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2095.543 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2095.543 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/impl_1/mb_usb_hdmi_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: c983a5c0 ConstDB: 0 ShapeSum: 94066e85 RouteDB: 0
Post Restoration Checksum: NetGraph: 2c2116f NumContArr: e1c9add5 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: e48bbf44

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2095.543 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: e48bbf44

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2095.543 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: e48bbf44

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2095.543 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19461409a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2100.090 ; gain = 4.547
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.819 | TNS=-443.688| WHS=-0.184 | THS=-65.531|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0102846 %
  Global Horizontal Routing Utilization  = 0.00390422 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8399
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8374
  Number of Partially Routed Nets     = 25
  Number of Node Overlaps             = 24

Phase 2 Router Initialization | Checksum: 1b85aea5a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 2125.344 ; gain = 29.801

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1b85aea5a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 2125.344 ; gain = 29.801
Phase 3 Initial Routing | Checksum: 152533eaf

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 2161.844 ; gain = 66.301

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1535
 Number of Nodes with overlaps = 380
 Number of Nodes with overlaps = 193
 Number of Nodes with overlaps = 109
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.601 | TNS=-559.272| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: bc9481f9

Time (s): cpu = 00:01:09 ; elapsed = 00:00:53 . Memory (MB): peak = 2161.844 ; gain = 66.301

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 413
 Number of Nodes with overlaps = 237
 Number of Nodes with overlaps = 103
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.533 | TNS=-553.654| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: e0579d9f

Time (s): cpu = 00:01:24 ; elapsed = 00:01:04 . Memory (MB): peak = 2161.844 ; gain = 66.301

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 575
 Number of Nodes with overlaps = 295
 Number of Nodes with overlaps = 95
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.616 | TNS=-543.867| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 138b09b0c

Time (s): cpu = 00:01:37 ; elapsed = 00:01:14 . Memory (MB): peak = 2161.844 ; gain = 66.301
Phase 4 Rip-up And Reroute | Checksum: 138b09b0c

Time (s): cpu = 00:01:37 ; elapsed = 00:01:14 . Memory (MB): peak = 2161.844 ; gain = 66.301

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: c9cda786

Time (s): cpu = 00:01:38 ; elapsed = 00:01:15 . Memory (MB): peak = 2161.844 ; gain = 66.301
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.528 | TNS=-549.121| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: e2cf64f9

Time (s): cpu = 00:01:41 ; elapsed = 00:01:17 . Memory (MB): peak = 2161.844 ; gain = 66.301

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: e2cf64f9

Time (s): cpu = 00:01:41 ; elapsed = 00:01:17 . Memory (MB): peak = 2161.844 ; gain = 66.301
Phase 5 Delay and Skew Optimization | Checksum: e2cf64f9

Time (s): cpu = 00:01:41 ; elapsed = 00:01:17 . Memory (MB): peak = 2161.844 ; gain = 66.301

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 11179e19b

Time (s): cpu = 00:01:42 ; elapsed = 00:01:17 . Memory (MB): peak = 2161.844 ; gain = 66.301
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.518 | TNS=-541.180| WHS=0.043  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15527ad3b

Time (s): cpu = 00:01:42 ; elapsed = 00:01:17 . Memory (MB): peak = 2161.844 ; gain = 66.301
Phase 6 Post Hold Fix | Checksum: 15527ad3b

Time (s): cpu = 00:01:43 ; elapsed = 00:01:17 . Memory (MB): peak = 2161.844 ; gain = 66.301

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.04026 %
  Global Horizontal Routing Utilization  = 4.14836 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 81.0811%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 68.4685%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 72.0588%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 69.1176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 136b72fbb

Time (s): cpu = 00:01:43 ; elapsed = 00:01:18 . Memory (MB): peak = 2161.844 ; gain = 66.301

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 136b72fbb

Time (s): cpu = 00:01:43 ; elapsed = 00:01:18 . Memory (MB): peak = 2161.844 ; gain = 66.301

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12cdf3028

Time (s): cpu = 00:01:44 ; elapsed = 00:01:19 . Memory (MB): peak = 2161.844 ; gain = 66.301

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.518 | TNS=-541.180| WHS=0.043  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 12cdf3028

Time (s): cpu = 00:01:45 ; elapsed = 00:01:19 . Memory (MB): peak = 2161.844 ; gain = 66.301
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:45 ; elapsed = 00:01:19 . Memory (MB): peak = 2161.844 ; gain = 66.301

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
677 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:48 ; elapsed = 00:01:21 . Memory (MB): peak = 2161.844 ; gain = 66.301
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2161.844 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/impl_1/mb_usb_hdmi_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2161.844 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file mb_usb_hdmi_top_drc_routed.rpt -pb mb_usb_hdmi_top_drc_routed.pb -rpx mb_usb_hdmi_top_drc_routed.rpx
Command: report_drc -file mb_usb_hdmi_top_drc_routed.rpt -pb mb_usb_hdmi_top_drc_routed.pb -rpx mb_usb_hdmi_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/impl_1/mb_usb_hdmi_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file mb_usb_hdmi_top_methodology_drc_routed.rpt -pb mb_usb_hdmi_top_methodology_drc_routed.pb -rpx mb_usb_hdmi_top_methodology_drc_routed.rpx
Command: report_methodology -file mb_usb_hdmi_top_methodology_drc_routed.rpt -pb mb_usb_hdmi_top_methodology_drc_routed.pb -rpx mb_usb_hdmi_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/impl_1/mb_usb_hdmi_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2161.844 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file mb_usb_hdmi_top_power_routed.rpt -pb mb_usb_hdmi_top_power_summary_routed.pb -rpx mb_usb_hdmi_top_power_routed.rpx
Command: report_power -file mb_usb_hdmi_top_power_routed.rpt -pb mb_usb_hdmi_top_power_summary_routed.pb -rpx mb_usb_hdmi_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
689 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file mb_usb_hdmi_top_route_status.rpt -pb mb_usb_hdmi_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file mb_usb_hdmi_top_timing_summary_routed.rpt -pb mb_usb_hdmi_top_timing_summary_routed.pb -rpx mb_usb_hdmi_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file mb_usb_hdmi_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mb_usb_hdmi_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mb_usb_hdmi_top_bus_skew_routed.rpt -pb mb_usb_hdmi_top_bus_skew_routed.pb -rpx mb_usb_hdmi_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue May 13 22:38:15 2025...
