{"Source Block": ["hdl/library/axi_ad9361/axi_ad9361_rx_channel.v@169:192@HdlStmIf", "    .dfmt_se (adc_dfmt_se_s));\n  end\n  endgenerate\n\n  generate\n  if (DP_DISABLE == 1) begin\n  assign adc_dcfilter_valid_s = adc_dfmt_valid_s;\n  assign adc_dcfilter_data_out = adc_dfmt_data_s;\n  end else begin\n  ad_dcfilter i_ad_dcfilter (\n    .clk (adc_clk),\n    .valid (adc_dfmt_valid_s),\n    .data (adc_dfmt_data_s),\n    .valid_out (adc_dcfilter_valid_s),\n    .data_out (adc_dcfilter_data_out),\n    .dcfilt_enb (adc_dcfilt_enb_s),\n    .dcfilt_coeff (adc_dcfilt_coeff_s),\n    .dcfilt_offset (adc_dcfilt_offset_s));\n  end\n  endgenerate\n\n  generate\n  if (DP_DISABLE == 1) begin\n  assign adc_iqcor_valid = adc_dcfilter_valid_s;\n"], "Clone Blocks": [["hdl/library/axi_ad9265/axi_ad9265_channel.v@142:164", "    .dfmt_se (adc_dfmt_se_s));\n  end\n  endgenerate\n\n  generate\n  if (DP_DISABLE == 1) begin\n  assign adc_dcfilter_data_out = adc_dfmt_data_s;\n  end else begin\n  ad_dcfilter i_ad_dcfilter (\n    .clk (adc_clk),\n    .valid (1'b1),\n    .data (adc_dfmt_data_s),\n    .valid_out (adc_valid),\n    .data_out (adc_dcfilter_data_out),\n    .dcfilt_enb (adc_dcfilt_enb_s),\n    .dcfilt_coeff (adc_dcfilt_coeff_s),\n    .dcfilt_offset (adc_dcfilt_offset_s));\n  end\n  endgenerate\n\n  up_adc_channel #(.PCORE_ADC_CHID(CHID)) i_up_adc_channel (\n    .adc_clk (adc_clk),\n    .adc_rst (adc_rst),\n"], ["hdl/library/axi_ad9643/axi_ad9643_channel.v@153:175", "    .dfmt_se (adc_dfmt_se_s));\n  end\n  endgenerate\n\n  generate\n  if (DP_DISABLE == 1) begin\n  assign adc_dcfilter_data_out = adc_dfmt_data_s;\n  end else begin\n  ad_dcfilter i_ad_dcfilter (\n    .clk (adc_clk),\n    .valid (1'b1),\n    .data (adc_dfmt_data_s),\n    .valid_out (),\n    .data_out (adc_dcfilter_data_out),\n    .dcfilt_enb (adc_dcfilt_enb_s),\n    .dcfilt_coeff (adc_dcfilt_coeff_s),\n    .dcfilt_offset (adc_dcfilt_offset_s));\n  end\n  endgenerate\n\n  generate\n  if (DP_DISABLE == 1) begin\n  assign adc_iqcor_data = (IQSEL == 1) ? adc_dcfilter_data_q_s : adc_dcfilter_data_i_s;\n"], ["hdl/library/axi_ad9652/axi_ad9652_channel.v@133:155", "    .adc_pn_oos (adc_pn_oos_s),\n    .adc_pn_err (adc_pn_err_s),\n    .adc_pnseq_sel (adc_pnseq_sel_s));\n\n  generate\n  if (DP_DISABLE == 1) begin\n  assign adc_dcfilter_data_out = adc_data;\n  end else begin\n  ad_dcfilter i_ad_dcfilter (\n    .clk (adc_clk),\n    .valid (1'b1),\n    .data (adc_data),\n    .valid_out (),\n    .data_out (adc_dcfilter_data_out),\n    .dcfilt_enb (adc_dcfilt_enb_s),\n    .dcfilt_coeff (adc_dcfilt_coeff_s),\n    .dcfilt_offset (adc_dcfilt_offset_s));\n  end\n  endgenerate\n\n  generate\n  if (DP_DISABLE == 1) begin\n  assign adc_iqcor_data = (IQSEL == 1) ? adc_dcfilter_data_q_s : adc_dcfilter_data_i_s;\n"]], "Diff Content": {"Delete": [[174, "  if (DP_DISABLE == 1) begin\n"], [176, "  assign adc_dcfilter_data_out = adc_dfmt_data_s;\n"], [183, "    .data_out (adc_dcfilter_data_out),\n"]], "Add": [[174, "  if (DATAPATH_DISABLE == 1) begin\n"], [176, "  assign adc_dcfilter_data_s = adc_dfmt_data_s;\n"], [183, "    .data_out (adc_dcfilter_data_s),\n"]]}}