
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000551                       # Number of seconds simulated (Second)
simTicks                                    551281500                       # Number of ticks simulated (Tick)
finalTick                                   551281500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     25.30                       # Real time elapsed on the host (Second)
hostTickRate                                 21786590                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     768260                       # Number of bytes of host memory used (Byte)
simInsts                                      1772425                       # Number of instructions simulated (Count)
simOps                                        1775412                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    70045                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      70163                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                          950968                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              0.699923                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              1.428728                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                        1481241                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                   15365                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                       1452433                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                  4113                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined              135105                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined            81400                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved               2492                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples             822542                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              1.765786                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             2.102550                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                   342160     41.60%     41.60% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                   138809     16.88%     58.47% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                   101622     12.35%     70.83% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                    66834      8.13%     78.95% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                    63263      7.69%     86.64% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                    45974      5.59%     92.23% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                    32742      3.98%     96.21% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                    18600      2.26%     98.48% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                    12538      1.52%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total               822542                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                   4223      8.06%      8.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                  2176      4.15%     12.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::ZeroMult                    0      0.00%     12.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%     12.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%     12.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     12.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%     12.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%     12.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     12.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%     12.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%     12.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     12.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     0      0.00%     12.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     12.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                     0      0.00%     12.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     12.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                     0      0.00%     12.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                    0      0.00%     12.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     12.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     12.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMatMultAcc              0      0.00%     12.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                   0      0.00%     12.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     12.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     12.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     12.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%     12.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     12.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     12.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     12.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     12.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     12.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     12.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     12.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMatMultAcc            0      0.00%     12.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     12.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     12.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     12.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     12.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     12.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     12.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     12.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     12.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     12.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     12.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     12.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     12.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     12.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     12.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     12.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::Matrix                      0      0.00%     12.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixMov                   0      0.00%     12.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixOP                    0      0.00%     12.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                 23107     44.08%     56.28% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                19278     36.77%     93.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead             1836      3.50%     96.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite            1803      3.44%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass         6879      0.47%      0.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu       868946     59.83%     60.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult         9280      0.64%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::ZeroMult            0      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv           23      0.00%     60.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd          516      0.04%     60.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp         1206      0.08%     61.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt         3566      0.25%     61.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult         2048      0.14%     61.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc        14338      0.99%     62.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     62.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc         1248      0.09%     62.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     62.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd            0      0.00%     62.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     62.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu            0      0.00%     62.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            0      0.00%     62.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt            0      0.00%     62.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc            0      0.00%     62.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     62.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     62.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     62.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift            0      0.00%     62.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     62.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     62.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     62.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd            0      0.00%     62.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     62.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     62.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt            0      0.00%     62.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     62.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     62.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult            0      0.00%     62.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     62.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     62.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     62.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     62.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     62.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     62.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     62.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     62.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     62.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     62.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     62.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     62.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     62.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     62.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     62.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     62.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     62.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::Matrix            0      0.00%     62.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixMov            0      0.00%     62.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixOP            0      0.00%     62.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead       311497     21.45%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite       186896     12.87%     96.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead        29354      2.02%     98.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite        16636      1.15%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total       1452433                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        1.527321                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                              52423                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.036093                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads                 3642216                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites                1554925                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses        1356229                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                   141728                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                   79306                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses           67728                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                    1425426                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                       72551                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numSquashedInsts                    16068                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.timesIdled                           3465                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         128426                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.quiesceCycles                      151596                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu0.MemDepUnit__0.insertedLoads        349349                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores       215472                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads        65083                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores        40801                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::Return        32261      9.69%      9.69% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallDirect        29348      8.81%     18.50% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallIndirect         4458      1.34%     19.84% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectCond       250874     75.34%     95.19% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectUncond        14533      4.36%     99.55% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectCond            0      0.00%     99.55% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectUncond         1498      0.45%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::total        332972                       # Number of BP lookups (Count)
system.cpu0.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::Return         7223      8.29%      8.29% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallDirect         7779      8.92%     17.21% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallIndirect          983      1.13%     18.34% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectCond        66511     76.31%     94.64% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectUncond         4360      5.00%     99.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectCond            0      0.00%     99.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectUncond          308      0.35%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::total        87164                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::Return           37      0.20%      0.20% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallDirect         1051      5.71%      5.91% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallIndirect           78      0.42%      6.34% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectCond        15740     85.54%     91.88% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectUncond         1450      7.88%     99.76% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectCond            0      0.00%     99.76% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectUncond           44      0.24%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::total        18400                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::Return        25037     10.19%     10.19% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallDirect        21568      8.77%     18.96% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallIndirect         3474      1.41%     20.37% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectCond       184356     75.00%     95.38% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectUncond        10171      4.14%     99.52% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectCond            0      0.00%     99.52% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectUncond         1190      0.48%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::total       245796                       # Number of branches finally committed  (Count)
system.cpu0.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallDirect          645      4.95%      4.95% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallIndirect           76      0.58%      5.53% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectCond        11220     86.04%     91.57% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectUncond         1072      8.22%     99.79% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.79% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectUncond           27      0.21%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::total        13040                       # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.targetProvider_0::NoTarget       146736     44.07%     44.07% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::BTB       148800     44.69%     88.76% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::RAS        32260      9.69%     98.45% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::Indirect         5176      1.55%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::total       332972                       # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetWrong_0::NoBranch         5968     32.43%     32.43% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::Return        12387     67.32%     99.76% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallDirect           37      0.20%     99.96% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallIndirect            8      0.04%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::total        18400                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.condPredicted           250874                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condPredictedTaken       111448                       # Number of conditional branches predicted as taken (Count)
system.cpu0.branchPred.condIncorrect            18400                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.predTakenBTBMiss          3208                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu0.branchPred.NotTakenMispredicted        15647                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu0.branchPred.TakenMispredicted         2753                       # Number branches predicted taken but are actually not taken (Count)
system.cpu0.branchPred.BTBLookups              332972                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBUpdates               15488                       # Number of BTB updates (Count)
system.cpu0.branchPred.BTBHits                 179718                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.539739                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.BTBMispredicted           3690                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu0.branchPred.indirectLookups           5956                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits              5176                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses             780                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu0.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::Return        32261      9.69%      9.69% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallDirect        29348      8.81%     18.50% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallIndirect         4458      1.34%     19.84% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectCond       250874     75.34%     95.19% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectUncond        14533      4.36%     99.55% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectCond            0      0.00%     99.55% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectUncond         1498      0.45%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::total       332972                       # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::Return        30077     19.63%     19.63% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallDirect         1559      1.02%     20.64% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallIndirect         4202      2.74%     23.38% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectCond       114040     74.41%     97.80% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectUncond         1878      1.23%     99.02% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectCond            0      0.00%     99.02% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectUncond         1498      0.98%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::total       153254                       # Number of BTB misses (Count)
system.cpu0.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallDirect         1051      6.79%      6.79% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallIndirect            0      0.00%      6.79% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectCond        12987     83.85%     90.64% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectUncond         1450      9.36%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::total        15488                       # Number of BTB updates (Count)
system.cpu0.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallDirect         1051      6.79%      6.79% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallIndirect            0      0.00%      6.79% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectCond        12987     83.85%     90.64% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectUncond         1450      9.36%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::total        15488                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    551281500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.branchPred.indirectBranchPred.lookups         5956                       # Number of lookups (Count)
system.cpu0.branchPred.indirectBranchPred.hits         5176                       # Number of hits of a tag (Count)
system.cpu0.branchPred.indirectBranchPred.misses          780                       # Number of misses (Count)
system.cpu0.branchPred.indirectBranchPred.targetRecords          122                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu0.branchPred.indirectBranchPred.indirectRecords         6078                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu0.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu0.branchPred.ras.pushes               41029                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu0.branchPred.ras.pops                 41023                       # Number of times a PC was poped from the RAS (Count)
system.cpu0.branchPred.ras.squashes             15985                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu0.branchPred.ras.used                 25037                       # Number of times the RAS is the provider (Count)
system.cpu0.branchPred.ras.correct              25037                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu0.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu0.commit.commitSquashedInsts         135020                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls          12873                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts            11127                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples       797272                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     1.707698                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     2.651554                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0         432281     54.22%     54.22% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1         122848     15.41%     69.63% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2          48541      6.09%     75.72% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3          43983      5.52%     81.23% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4          29073      3.65%     84.88% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5          13895      1.74%     86.62% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6           9840      1.23%     87.86% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7           9674      1.21%     89.07% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8          87137     10.93%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total       797272                       # Number of insts commited each cycle (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                       5993                       # Number of memory barriers committed (Count)
system.cpu0.commit.functionCalls                25042                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass         6761      0.50%      0.50% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu       816494     59.97%     60.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult         9268      0.68%     61.15% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::ZeroMult            0      0.00%     61.15% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv           18      0.00%     61.15% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd          512      0.04%     61.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp         1024      0.08%     61.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt         3553      0.26%     61.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult         2048      0.15%     61.67% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc        14336      1.05%     62.73% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     62.73% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc         1024      0.08%     62.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     62.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd            0      0.00%     62.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu            0      0.00%     62.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     62.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt            0      0.00%     62.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc            0      0.00%     62.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     62.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     62.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift            0      0.00%     62.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     62.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     62.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     62.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     62.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     62.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     62.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult            0      0.00%     62.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     62.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     62.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     62.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     62.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     62.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     62.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     62.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     62.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     62.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     62.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     62.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     62.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     62.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     62.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     62.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     62.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     62.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::Matrix            0      0.00%     62.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixMov            0      0.00%     62.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixOP            0      0.00%     62.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead       284636     20.91%     83.71% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite       177451     13.03%     96.74% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead        28184      2.07%     98.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite        16191      1.19%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total      1361500                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples        87137                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.commitStats0.numInsts             1358675                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps               1361500                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP       1358675                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP         1361500                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 0.699923                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 1.428728                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs            506462                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts             66872                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts          1330428                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts          309805                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts         193642                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass         6761      0.50%      0.50% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu       816494     59.97%     60.47% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult         9268      0.68%     61.15% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::ZeroMult            0      0.00%     61.15% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv           18      0.00%     61.15% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd          512      0.04%     61.19% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp         1024      0.08%     61.26% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt         3553      0.26%     61.52% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult         2048      0.15%     61.67% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc        14336      1.05%     62.73% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     62.73% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc         1024      0.08%     62.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     62.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd            0      0.00%     62.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     62.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu            0      0.00%     62.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0      0.00%     62.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt            0      0.00%     62.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc            0      0.00%     62.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     62.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     62.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     62.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift            0      0.00%     62.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     62.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     62.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     62.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     62.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     62.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     62.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     62.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     62.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     62.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     62.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     62.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     62.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     62.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     62.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     62.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     62.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     62.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     62.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     62.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     62.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     62.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     62.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     62.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     62.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     62.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     62.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     62.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     62.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     62.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     62.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead       284636     20.91%     83.71% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite       177451     13.03%     96.74% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead        28184      2.07%     98.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite        16191      1.19%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total      1361500                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl       245796                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl       216095                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl        29701                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl       184356                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl        61440                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall        25042                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn        25037                       # Class of control type instructions committed (Count)
system.cpu0.dcache.demandHits::cpu0.data       494171                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total           494171                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data       494171                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total          494171                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data         6048                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total           6048                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data         6048                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total          6048                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data    250388943                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total    250388943                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data    250388943                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total    250388943                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data       500219                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total       500219                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data       500219                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total       500219                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.012091                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.012091                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.012091                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.012091                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 41400.288194                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 41400.288194                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 41400.288194                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 41400.288194                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs         4232                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs          104                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     40.692308                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks          205                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total              205                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data         4123                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total         4123                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data         4123                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total         4123                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data         1925                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total         1925                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data         1925                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total         1925                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data     81126498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total     81126498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data     81126498                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total     81126498                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.003848                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.003848                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.003848                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.003848                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 42143.635325                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 42143.635325                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 42143.635325                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 42143.635325                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements                   334                       # number of replacements (Count)
system.cpu0.dcache.LoadLockedReq.hits::cpu0.data         4960                       # number of LoadLockedReq hits (Count)
system.cpu0.dcache.LoadLockedReq.hits::total         4960                       # number of LoadLockedReq hits (Count)
system.cpu0.dcache.LoadLockedReq.misses::cpu0.data           15                       # number of LoadLockedReq misses (Count)
system.cpu0.dcache.LoadLockedReq.misses::total           15                       # number of LoadLockedReq misses (Count)
system.cpu0.dcache.LoadLockedReq.missLatency::cpu0.data       539500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.missLatency::total       539500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.accesses::cpu0.data         4975                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu0.dcache.LoadLockedReq.accesses::total         4975                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu0.dcache.LoadLockedReq.missRate::cpu0.data     0.003015                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.missRate::total     0.003015                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.avgMissLatency::cpu0.data 35966.666667                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.avgMissLatency::total 35966.666667                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.mshrHits::cpu0.data            7                       # number of LoadLockedReq MSHR hits (Count)
system.cpu0.dcache.LoadLockedReq.mshrHits::total            7                       # number of LoadLockedReq MSHR hits (Count)
system.cpu0.dcache.LoadLockedReq.mshrMisses::cpu0.data            8                       # number of LoadLockedReq MSHR misses (Count)
system.cpu0.dcache.LoadLockedReq.mshrMisses::total            8                       # number of LoadLockedReq MSHR misses (Count)
system.cpu0.dcache.LoadLockedReq.mshrMissLatency::cpu0.data       397500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.mshrMissLatency::total       397500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.mshrMissRate::cpu0.data     0.001608                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.mshrMissRate::total     0.001608                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.avgMshrMissLatency::cpu0.data 49687.500000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.avgMshrMissLatency::total 49687.500000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.hits::cpu0.data       308331                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total         308331                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data         1273                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total         1273                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data     53976000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total     53976000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data       309604                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total       309604                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.004112                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.004112                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 42400.628437                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 42400.628437                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data          637                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total          637                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data          636                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total          636                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data     30520000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total     30520000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.002054                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.002054                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 47987.421384                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 47987.421384                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.hits::cpu0.data         3018                       # number of StoreCondReq hits (Count)
system.cpu0.dcache.StoreCondReq.hits::total         3018                       # number of StoreCondReq hits (Count)
system.cpu0.dcache.StoreCondReq.misses::cpu0.data            9                       # number of StoreCondReq misses (Count)
system.cpu0.dcache.StoreCondReq.misses::total            9                       # number of StoreCondReq misses (Count)
system.cpu0.dcache.StoreCondReq.missLatency::cpu0.data       111000                       # number of StoreCondReq miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.missLatency::total       111000                       # number of StoreCondReq miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.accesses::cpu0.data         3027                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu0.dcache.StoreCondReq.accesses::total         3027                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu0.dcache.StoreCondReq.missRate::cpu0.data     0.002973                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.missRate::total     0.002973                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.avgMissLatency::cpu0.data 12333.333333                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.avgMissLatency::total 12333.333333                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.mshrMisses::cpu0.data            9                       # number of StoreCondReq MSHR misses (Count)
system.cpu0.dcache.StoreCondReq.mshrMisses::total            9                       # number of StoreCondReq MSHR misses (Count)
system.cpu0.dcache.StoreCondReq.mshrMissLatency::cpu0.data       102000                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.mshrMissLatency::total       102000                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.mshrMissRate::cpu0.data     0.002973                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.mshrMissRate::total     0.002973                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.avgMshrMissLatency::cpu0.data 11333.333333                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.avgMshrMissLatency::total 11333.333333                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.hits::cpu0.data         2995                       # number of SwapReq hits (Count)
system.cpu0.dcache.SwapReq.hits::total           2995                       # number of SwapReq hits (Count)
system.cpu0.dcache.SwapReq.misses::cpu0.data           20                       # number of SwapReq misses (Count)
system.cpu0.dcache.SwapReq.misses::total           20                       # number of SwapReq misses (Count)
system.cpu0.dcache.SwapReq.missLatency::cpu0.data       314500                       # number of SwapReq miss ticks (Tick)
system.cpu0.dcache.SwapReq.missLatency::total       314500                       # number of SwapReq miss ticks (Tick)
system.cpu0.dcache.SwapReq.accesses::cpu0.data         3015                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu0.dcache.SwapReq.accesses::total         3015                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu0.dcache.SwapReq.missRate::cpu0.data     0.006633                       # miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.missRate::total     0.006633                       # miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.avgMissLatency::cpu0.data        15725                       # average SwapReq miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.avgMissLatency::total        15725                       # average SwapReq miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.mshrHits::cpu0.data            1                       # number of SwapReq MSHR hits (Count)
system.cpu0.dcache.SwapReq.mshrHits::total            1                       # number of SwapReq MSHR hits (Count)
system.cpu0.dcache.SwapReq.mshrMisses::cpu0.data           19                       # number of SwapReq MSHR misses (Count)
system.cpu0.dcache.SwapReq.mshrMisses::total           19                       # number of SwapReq MSHR misses (Count)
system.cpu0.dcache.SwapReq.mshrMissLatency::cpu0.data       294500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu0.dcache.SwapReq.mshrMissLatency::total       294500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu0.dcache.SwapReq.mshrMissRate::cpu0.data     0.006302                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.mshrMissRate::total     0.006302                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.avgMshrMissLatency::cpu0.data        15500                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.avgMshrMissLatency::total        15500                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data       185840                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total        185840                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data         4775                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total         4775                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data    196412943                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total    196412943                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data       190615                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total       190615                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.025050                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.025050                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 41133.600628                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 41133.600628                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data         3486                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total         3486                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data         1289                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total         1289                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data     50606498                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total     50606498                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.006762                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.006762                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 39260.277735                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 39260.277735                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    551281500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse          730.510587                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs              507775                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs              1481                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs            342.859554                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             198000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data   730.510587                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.713389                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.713389                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024          855                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0           28                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1           31                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2          796                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024     0.834961                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses           1023953                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses          1023953                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    551281500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                  291133                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles               213330                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                   286484                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles                17995                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                 13600                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved              136526                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 7398                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts               1594052                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                26865                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    551281500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    551281500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.executeStats0.numInsts            1436365                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches          260070                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts         331989                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts        204903                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate           1.510424                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numFpRegReads         70192                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites        49629                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntRegReads      1652975                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites       938170                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs           536892                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads       111454                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numMiscRegWrites        73178                       # Number of times the Misc registers were written (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetch.predictedBranches            186236                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                       479349                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                  41838                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                  53                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles          284                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles           69                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                   213536                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 8552                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples            822542                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             2.179577                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            3.009339                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0                  455388     55.36%     55.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                   55768      6.78%     62.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                   34910      4.24%     66.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                   46064      5.60%     71.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                   39294      4.78%     76.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                   32452      3.95%     80.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                   24100      2.93%     83.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                   11550      1.40%     85.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                  123016     14.96%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total              822542                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetchStats0.numInsts              1787782                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            1.879960                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches            332972                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.350140                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.icacheStallCycles       321868                       # ICache total stall cycles (Cycle)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.icache.demandHits::cpu0.inst       208451                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total           208451                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst       208451                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total          208451                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         5085                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           5085                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         5085                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          5085                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst    179734497                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    179734497                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst    179734497                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    179734497                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst       213536                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total       213536                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst       213536                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total       213536                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.023813                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.023813                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.023813                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.023813                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 35346.017109                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 35346.017109                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 35346.017109                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 35346.017109                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs          813                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           14                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs     58.071429                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         3466                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             3466                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst         1111                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total         1111                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst         1111                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total         1111                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst         3974                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         3974                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst         3974                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         3974                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst    143674498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    143674498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst    143674498                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    143674498                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.018610                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.018610                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.018610                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.018610                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 36153.623050                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 36153.623050                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 36153.623050                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 36153.623050                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                  3466                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst       208451                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total         208451                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         5085                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         5085                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst    179734497                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    179734497                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst       213536                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total       213536                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.023813                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.023813                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 35346.017109                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 35346.017109                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst         1111                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total         1111                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst         3974                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         3974                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst    143674498                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    143674498                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.018610                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.018610                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 36153.623050                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 36153.623050                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED    551281500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          463.293162                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs              212424                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              3973                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs             53.466902                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              77000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   463.293162                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.904869                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.904869                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          503                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0           94                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1           14                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::2          395                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.982422                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses            431045                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses           431045                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    551281500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                    13600                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                     16435                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                    6688                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts               1496606                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts               16231                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                  349349                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                 215472                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                 9162                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                      213                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                    6430                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents          2769                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect          7394                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         6549                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts               13943                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                 1426914                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount                1423957                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                   708672                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                   955862                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       1.497376                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.741396                       # Average fanout of values written-back ((Count/Count))
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    551281500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    551281500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                      16677                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                  39544                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                 342                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation               2769                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                 18815                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                 272                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                    88                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples            309805                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean             3.611543                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev            6.016348                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9                308567     99.60%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19                 345      0.11%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29                 298      0.10%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39                  43      0.01%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49                  44      0.01%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59                  34      0.01%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69                   3      0.00%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79                   1      0.00%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89                   6      0.00%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99                   9      0.00%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109               112      0.04%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119                58      0.02%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129                42      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139                77      0.02%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149                29      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159                32      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169                54      0.02%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179                17      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189                 6      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199                 1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209                 1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219                 1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229                 2      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239                 1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249                 5      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows              11      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value             661                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total              309805                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu0.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu0.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu0.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu0.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu0.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu0.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu0.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu0.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    551281500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu0.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu0.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu0.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu0.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu0.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu0.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu0.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu0.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    551281500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions             24                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples           12                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean      6317000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::stdev 11199630.669641                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value       141000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value     39227000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total           12                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON    475477500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED     75804000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                 13600                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                  314966                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles                  23389                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles        122815                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                   280413                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles                67359                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts               1542045                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents                   37                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents                  1462                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                 45584                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents                 11737                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands            1072155                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                    1930294                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                 1781620                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                    76042                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps               947406                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                  124749                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                   5986                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing               5987                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                   128841                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                         2205719                       # The number of ROB reads (Count)
system.cpu0.rob.writes                        3018404                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                 1358675                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                   1361500                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                   70                       # Number of system calls (Count)
system.cpu1.numCycles                          160550                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                              0.776073                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                              1.288539                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                         216235                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                     454                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                        214807                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                   126                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined                9733                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined             6875                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                 54                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples             147304                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              1.458256                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             1.627762                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                    57361     38.94%     38.94% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                    31545     21.41%     60.36% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                    25340     17.20%     77.56% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                    13781      9.36%     86.91% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                     8915      6.05%     92.97% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                     7885      5.35%     98.32% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                     1621      1.10%     99.42% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                      420      0.29%     99.70% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                      436      0.30%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total               147304                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                     88      1.38%      1.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%      1.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::ZeroMult                    0      0.00%      1.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%      1.38% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                   27      0.42%      1.80% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%      1.80% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%      1.80% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   3      0.05%      1.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc              528      8.27%     10.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                   16      0.25%     10.37% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                  15      0.23%     10.60% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                4087     64.02%     74.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%     74.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%     74.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     0      0.00%     74.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%     74.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0      0.00%     74.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%     74.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%     74.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%     74.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMatMultAcc              0      0.00%     74.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%     74.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%     74.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%     74.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%     74.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0      0.00%     74.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     74.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     74.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     74.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     74.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     74.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     74.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     74.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMatMultAcc            0      0.00%     74.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     74.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     74.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     74.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     74.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     74.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     74.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     74.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     74.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     74.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     74.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     74.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     74.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     74.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     74.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     74.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::Matrix                      0      0.00%     74.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixMov                   0      0.00%     74.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixOP                    0      0.00%     74.62% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                   710     11.12%     85.75% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                  506      7.93%     93.67% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead              338      5.29%     98.97% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite              66      1.03%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass          200      0.09%      0.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu       100666     46.86%     46.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult            2      0.00%     46.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::ZeroMult            0      0.00%     46.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv            4      0.00%     46.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd         2329      1.08%     48.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp          496      0.23%     48.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt         3185      1.48%     49.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult         1028      0.48%     50.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc        17431      8.11%     58.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv          804      0.37%     58.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc           33      0.02%     58.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt          256      0.12%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::Matrix            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixMov            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixOP            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead        30552     14.22%     73.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite         4914      2.29%     75.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead        37129     17.28%     92.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite        15778      7.35%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total        214807                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        1.337945                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                               6384                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.029720                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                  421371                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites                 146538                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses         133892                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                   162057                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                   79904                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses           77179                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                     137442                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                       83549                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numSquashedInsts                      892                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.timesIdled                            168                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                          13246                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                      397482                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.MemDepUnit__0.insertedLoads         67027                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores        21185                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads         3502                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores        15961                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::Return         1182      3.40%      3.40% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallDirect         1313      3.78%      7.18% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallIndirect           78      0.22%      7.40% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectCond        31479     90.55%     97.95% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectUncond          669      1.92%     99.87% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectCond            0      0.00%     99.87% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectUncond           45      0.13%    100.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::total         34766                       # Number of BP lookups (Count)
system.cpu1.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::Return          230      2.93%      2.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallDirect          391      4.98%      7.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallIndirect           42      0.54%      8.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectCond         6920     88.20%     96.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectUncond          256      3.26%     99.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectCond            0      0.00%     99.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectUncond            7      0.09%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::total         7846                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::Return            6      0.38%      0.38% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallDirect           57      3.63%      4.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallIndirect           19      1.21%      5.22% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectCond         1440     91.72%     96.94% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectUncond           42      2.68%     99.62% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectCond            0      0.00%     99.62% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectUncond            6      0.38%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::total         1570                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::Return          952      3.54%      3.54% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallDirect          922      3.42%      6.96% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallIndirect           36      0.13%      7.10% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectCond        24559     91.23%     98.32% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectUncond          413      1.53%     99.86% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectCond            0      0.00%     99.86% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectUncond           38      0.14%    100.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::total        26920                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallDirect           23      1.68%      1.68% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallIndirect           18      1.32%      3.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectCond         1289     94.29%     97.29% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectUncond           31      2.27%     99.56% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.56% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectUncond            6      0.44%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::total         1367                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.targetProvider_0::NoTarget         7334     21.10%     21.10% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::BTB        26187     75.32%     96.42% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::RAS         1181      3.40%     99.82% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::Indirect           64      0.18%    100.00% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::total        34766                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetWrong_0::NoBranch          418     26.62%     26.62% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::Return         1143     72.80%     99.43% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallDirect            6      0.38%     99.81% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallIndirect            3      0.19%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::total         1570                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.condPredicted            31479                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condPredictedTaken        24587                       # Number of conditional branches predicted as taken (Count)
system.cpu1.branchPred.condIncorrect             1570                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.predTakenBTBMiss           124                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu1.branchPred.NotTakenMispredicted          670                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu1.branchPred.TakenMispredicted          900                       # Number branches predicted taken but are actually not taken (Count)
system.cpu1.branchPred.BTBLookups               34766                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBUpdates                 639                       # Number of BTB updates (Count)
system.cpu1.branchPred.BTBHits                  27809                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.799891                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.BTBMispredicted            203                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu1.branchPred.indirectLookups            123                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                64                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses              59                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu1.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::Return         1182      3.40%      3.40% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallDirect         1313      3.78%      7.18% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallIndirect           78      0.22%      7.40% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectCond        31479     90.55%     97.95% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectUncond          669      1.92%     99.87% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectCond            0      0.00%     99.87% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectUncond           45      0.13%    100.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::total        34766                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::Return         1182     16.99%     16.99% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallDirect          110      1.58%     18.57% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallIndirect           64      0.92%     19.49% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectCond         5462     78.51%     98.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectUncond           94      1.35%     99.35% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectCond            0      0.00%     99.35% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectUncond           45      0.65%    100.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::total         6957                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallDirect           57      8.92%      8.92% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallIndirect            0      0.00%      8.92% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectCond          540     84.51%     93.43% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectUncond           42      6.57%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::total          639                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallDirect           57      8.92%      8.92% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallIndirect            0      0.00%      8.92% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectCond          540     84.51%     93.43% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectUncond           42      6.57%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::total          639                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    551281500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.branchPred.indirectBranchPred.lookups          123                       # Number of lookups (Count)
system.cpu1.branchPred.indirectBranchPred.hits           64                       # Number of hits of a tag (Count)
system.cpu1.branchPred.indirectBranchPred.misses           59                       # Number of misses (Count)
system.cpu1.branchPred.indirectBranchPred.targetRecords           25                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu1.branchPred.indirectBranchPred.indirectRecords          148                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu1.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu1.branchPred.ras.pushes                1621                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu1.branchPred.ras.pops                  1615                       # Number of times a PC was poped from the RAS (Count)
system.cpu1.branchPred.ras.squashes               663                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu1.branchPred.ras.used                   952                       # Number of times the RAS is the provider (Count)
system.cpu1.branchPred.ras.correct                952                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu1.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu1.commit.commitSquashedInsts           9737                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            400                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts             1330                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples       145297                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     1.424365                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     2.638117                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0          92098     63.39%     63.39% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1          21326     14.68%     78.06% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2           5985      4.12%     82.18% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3           4116      2.83%     85.02% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4            936      0.64%     85.66% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5           1334      0.92%     86.58% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6           1999      1.38%     87.95% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7           1120      0.77%     88.72% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8          16383     11.28%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total       145297                       # Number of insts commited each cycle (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                        134                       # Number of memory barriers committed (Count)
system.cpu1.commit.functionCalls                  958                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass          166      0.08%      0.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu        96844     46.79%     46.87% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult            2      0.00%     46.88% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::ZeroMult            0      0.00%     46.88% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv            4      0.00%     46.88% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd         2320      1.12%     48.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp          496      0.24%     48.24% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt         3154      1.52%     49.76% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult         1024      0.49%     50.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc        17408      8.41%     58.67% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv          800      0.39%     59.06% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc           32      0.02%     59.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt          256      0.12%     59.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::Matrix            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixMov            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixOP            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead        28405     13.73%     72.92% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite         4527      2.19%     75.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead        35756     17.28%     92.38% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite        15762      7.62%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total       206956                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples        16383                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.commitStats0.numInsts              206875                       # Number of instructions committed (thread level) (Count)
system.cpu1.commitStats0.numOps                206956                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP        206875                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP          206956                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                 0.776073                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                 1.288539                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs             84450                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts             77008                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts           183654                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts           64057                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts          20289                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass          166      0.08%      0.08% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu        96844     46.79%     46.87% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult            2      0.00%     46.88% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::ZeroMult            0      0.00%     46.88% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv            4      0.00%     46.88% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd         2320      1.12%     48.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp          496      0.24%     48.24% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt         3154      1.52%     49.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult         1024      0.49%     50.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc        17408      8.41%     58.67% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv          800      0.39%     59.06% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc           32      0.02%     59.07% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt          256      0.12%     59.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead        28405     13.73%     72.92% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite         4527      2.19%     75.11% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead        35756     17.28%     92.38% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite        15762      7.62%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total       206956                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedControl::IsControl        26920                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsDirectControl        25894                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsIndirectControl         1026                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCondControl        24559                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsUncondControl         2361                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCall          958                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsReturn          952                       # Class of control type instructions committed (Count)
system.cpu1.dcache.demandHits::cpu1.data        83337                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total            83337                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data        83337                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total           83337                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data         2871                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total           2871                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data         2871                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total          2871                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data     60361440                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total     60361440                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data     60361440                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total     60361440                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data        86208                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total        86208                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data        86208                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total        86208                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.033303                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.033303                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.033303                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.033303                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 21024.535005                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 21024.535005                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 21024.535005                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 21024.535005                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs         2137                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs          188                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     11.367021                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks            5                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total                5                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data         1968                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total         1968                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data         1968                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total         1968                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data          903                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total          903                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data          903                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total          903                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data     18971993                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total     18971993                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data     18971993                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total     18971993                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.010475                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.010475                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.010475                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.010475                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 21009.959025                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 21009.959025                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 21009.959025                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 21009.959025                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements                    11                       # number of replacements (Count)
system.cpu1.dcache.LoadLockedReq.hits::cpu1.data           90                       # number of LoadLockedReq hits (Count)
system.cpu1.dcache.LoadLockedReq.hits::total           90                       # number of LoadLockedReq hits (Count)
system.cpu1.dcache.LoadLockedReq.misses::cpu1.data           16                       # number of LoadLockedReq misses (Count)
system.cpu1.dcache.LoadLockedReq.misses::total           16                       # number of LoadLockedReq misses (Count)
system.cpu1.dcache.LoadLockedReq.missLatency::cpu1.data       209500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.missLatency::total       209500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.accesses::cpu1.data          106                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu1.dcache.LoadLockedReq.accesses::total          106                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu1.dcache.LoadLockedReq.missRate::cpu1.data     0.150943                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.missRate::total     0.150943                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.avgMissLatency::cpu1.data 13093.750000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.avgMissLatency::total 13093.750000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.mshrHits::cpu1.data            6                       # number of LoadLockedReq MSHR hits (Count)
system.cpu1.dcache.LoadLockedReq.mshrHits::total            6                       # number of LoadLockedReq MSHR hits (Count)
system.cpu1.dcache.LoadLockedReq.mshrMisses::cpu1.data           10                       # number of LoadLockedReq MSHR misses (Count)
system.cpu1.dcache.LoadLockedReq.mshrMisses::total           10                       # number of LoadLockedReq MSHR misses (Count)
system.cpu1.dcache.LoadLockedReq.mshrMissLatency::cpu1.data       123500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.mshrMissLatency::total       123500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.mshrMissRate::cpu1.data     0.094340                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.mshrMissRate::total     0.094340                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.avgMshrMissLatency::cpu1.data        12350                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.avgMshrMissLatency::total        12350                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.hits::cpu1.data        64815                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total          64815                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data         1200                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total         1200                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data     20083000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total     20083000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data        66015                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total        66015                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.018178                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.018178                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 16735.833333                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 16735.833333                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data          672                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total          672                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data          528                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total          528                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data      9294500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total      9294500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.007998                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.007998                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 17603.219697                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 17603.219697                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.hits::cpu1.data           72                       # number of StoreCondReq hits (Count)
system.cpu1.dcache.StoreCondReq.hits::total           72                       # number of StoreCondReq hits (Count)
system.cpu1.dcache.StoreCondReq.misses::cpu1.data           24                       # number of StoreCondReq misses (Count)
system.cpu1.dcache.StoreCondReq.misses::total           24                       # number of StoreCondReq misses (Count)
system.cpu1.dcache.StoreCondReq.missLatency::cpu1.data       319000                       # number of StoreCondReq miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.missLatency::total       319000                       # number of StoreCondReq miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.accesses::cpu1.data           96                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu1.dcache.StoreCondReq.accesses::total           96                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu1.dcache.StoreCondReq.missRate::cpu1.data     0.250000                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.missRate::total     0.250000                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.avgMissLatency::cpu1.data 13291.666667                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.avgMissLatency::total 13291.666667                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.mshrMisses::cpu1.data           24                       # number of StoreCondReq MSHR misses (Count)
system.cpu1.dcache.StoreCondReq.mshrMisses::total           24                       # number of StoreCondReq MSHR misses (Count)
system.cpu1.dcache.StoreCondReq.mshrMissLatency::cpu1.data       295000                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.mshrMissLatency::total       295000                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.mshrMissRate::cpu1.data     0.250000                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.mshrMissRate::total     0.250000                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.avgMshrMissLatency::cpu1.data 12291.666667                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.avgMshrMissLatency::total 12291.666667                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.hits::cpu1.data           86                       # number of SwapReq hits (Count)
system.cpu1.dcache.SwapReq.hits::total             86                       # number of SwapReq hits (Count)
system.cpu1.dcache.SwapReq.misses::cpu1.data           18                       # number of SwapReq misses (Count)
system.cpu1.dcache.SwapReq.misses::total           18                       # number of SwapReq misses (Count)
system.cpu1.dcache.SwapReq.missLatency::cpu1.data       285000                       # number of SwapReq miss ticks (Tick)
system.cpu1.dcache.SwapReq.missLatency::total       285000                       # number of SwapReq miss ticks (Tick)
system.cpu1.dcache.SwapReq.accesses::cpu1.data          104                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu1.dcache.SwapReq.accesses::total          104                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu1.dcache.SwapReq.missRate::cpu1.data     0.173077                       # miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.missRate::total     0.173077                       # miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.avgMissLatency::cpu1.data 15833.333333                       # average SwapReq miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.avgMissLatency::total 15833.333333                       # average SwapReq miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.mshrHits::cpu1.data            4                       # number of SwapReq MSHR hits (Count)
system.cpu1.dcache.SwapReq.mshrHits::total            4                       # number of SwapReq MSHR hits (Count)
system.cpu1.dcache.SwapReq.mshrMisses::cpu1.data           14                       # number of SwapReq MSHR misses (Count)
system.cpu1.dcache.SwapReq.mshrMisses::total           14                       # number of SwapReq MSHR misses (Count)
system.cpu1.dcache.SwapReq.mshrMissLatency::cpu1.data       267000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu1.dcache.SwapReq.mshrMissLatency::total       267000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu1.dcache.SwapReq.mshrMissRate::cpu1.data     0.134615                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.mshrMissRate::total     0.134615                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.avgMshrMissLatency::cpu1.data 19071.428571                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.avgMshrMissLatency::total 19071.428571                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data        18522                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total         18522                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data         1671                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total         1671                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data     40278440                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total     40278440                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data        20193                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total        20193                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.082751                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.082751                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 24104.392579                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 24104.392579                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrHits::cpu1.data         1296                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrHits::total         1296                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data          375                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total          375                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data      9677493                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total      9677493                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.018571                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.018571                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 25806.648000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 25806.648000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    551281500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse          192.283794                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs               84854                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs               791                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs            107.274336                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick          170305000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data   192.283794                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.187777                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.187777                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024          215                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::2          215                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.209961                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses            173819                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses           173819                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    551281500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                   19239                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles                92362                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                    16124                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles                18188                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                  1391                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved               22475                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                  249                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts                227482                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                 1174                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    551281500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    551281500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.executeStats0.numInsts             213915                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches           27666                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts          67373                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts         20702                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate           1.332389                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numFpRegReads         79755                       # Number of times the floating registers were read (Count)
system.cpu1.executeStats0.numFpRegWrites        59882                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numIntRegReads       230532                       # Number of times the integer registers were read (Count)
system.cpu1.executeStats0.numIntRegWrites       104037                       # Number of times the integer registers were written (Count)
system.cpu1.executeStats0.numMemRefs            88075                       # Number of memory refs (Count)
system.cpu1.executeStats0.numMiscRegReads       125731                       # Number of times the Misc registers were read (Count)
system.cpu1.executeStats0.numMiscRegWrites        86736                       # Number of times the Misc registers were written (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetch.predictedBranches             27432                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                       125938                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                   3262                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.cacheLines                    13353                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                  374                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples            147304                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             1.794866                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            2.865815                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                   90132     61.19%     61.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                   13711      9.31%     70.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                    5742      3.90%     74.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                    3480      2.36%     76.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                    5965      4.05%     80.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                    3938      2.67%     83.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                    3584      2.43%     85.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                    2314      1.57%     87.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                   18438     12.52%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total              147304                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetchStats0.numInsts               264229                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate            1.645774                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.numBranches             34766                       # Number of branches fetched (Count)
system.cpu1.fetchStats0.branchRate           0.216543                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.icacheStallCycles        19729                       # ICache total stall cycles (Cycle)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.icache.demandHits::cpu1.inst        13084                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total            13084                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst        13084                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total           13084                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          269                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            269                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          269                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           269                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst     17002500                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total     17002500                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst     17002500                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total     17002500                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst        13353                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total        13353                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst        13353                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total        13353                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.020145                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.020145                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.020145                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.020145                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 63206.319703                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 63206.319703                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 63206.319703                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 63206.319703                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs           54                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            1                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs            54                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks           25                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total               25                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu1.inst           57                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total           57                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst           57                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total           57                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst          212                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          212                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst          212                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          212                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst     14215000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total     14215000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst     14215000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total     14215000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.015877                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.015877                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.015877                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.015877                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 67051.886792                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 67051.886792                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 67051.886792                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 67051.886792                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                    25                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst        13084                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total          13084                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          269                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          269                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst     17002500                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total     17002500                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst        13353                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total        13353                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.020145                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.020145                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 63206.319703                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 63206.319703                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst           57                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total           57                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst          212                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          212                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst     14215000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total     14215000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.015877                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.015877                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 67051.886792                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 67051.886792                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED    551281500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          123.905354                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs               13296                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               212                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs             62.716981                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick          170238000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   123.905354                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.242003                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.242003                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          187                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::2          187                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.365234                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses             26918                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses            26918                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    551281500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                     1391                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                      2979                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                    8259                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts                216689                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                 783                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                   67027                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                  21185                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                  312                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                      558                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                    7345                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents            21                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect          1009                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect          367                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                1376                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                  211214                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount                 211071                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                   128745                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                   165649                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       1.314675                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.777216                       # Average fanout of values written-back ((Count/Count))
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    551281500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    551281500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                        219                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                   2970                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                 21                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                   792                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                   163                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples             64057                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean             3.976209                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev            6.556774                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9                 62825     98.08%     98.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19                 141      0.22%     98.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29                 466      0.73%     99.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39                 390      0.61%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49                  79      0.12%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59                  36      0.06%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69                  20      0.03%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79                   9      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89                   9      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99                  14      0.02%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109                20      0.03%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119                15      0.02%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129                 3      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139                13      0.02%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149                 1      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169                 8      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179                 2      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189                 1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows               1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value             685                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total               64057                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu1.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu1.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu1.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu1.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu1.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu1.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu1.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu1.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    551281500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu1.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu1.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu1.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu1.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu1.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu1.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu1.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu1.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    551281500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON    551281500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                  1391                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                   27000                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles                  16756                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles          9161                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                    25968                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles                67028                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts                220225                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents                   41                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents                  8918                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                 53046                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents                   578                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands             171073                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                     323269                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                  238546                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                    81004                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps               160776                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                   10297                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                    209                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                209                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                   112574                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                          345139                       # The number of ROB reads (Count)
system.cpu1.rob.writes                         435394                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                  206875                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                    206956                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                          157552                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                              0.761581                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                              1.313059                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                         216120                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                     455                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                        214747                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                   128                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined                9619                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined             6785                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                 55                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples             147149                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              1.459385                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             1.627941                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                    57228     38.89%     38.89% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                    31557     21.45%     60.34% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                    25320     17.21%     77.54% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                    13755      9.35%     86.89% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                     8916      6.06%     92.95% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                     7899      5.37%     98.32% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                     1630      1.11%     99.43% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                      406      0.28%     99.70% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                      438      0.30%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total               147149                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                     86      1.35%      1.35% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%      1.35% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::ZeroMult                    0      0.00%      1.35% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%      1.35% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                   27      0.42%      1.77% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%      1.77% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%      1.77% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   3      0.05%      1.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc              523      8.19%     10.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                   43      0.67%     10.68% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                  15      0.23%     10.91% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                4090     64.04%     74.95% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0      0.00%     74.95% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%     74.95% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                     0      0.00%     74.95% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%     74.95% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     0      0.00%     74.95% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%     74.95% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%     74.95% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%     74.95% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMatMultAcc              0      0.00%     74.95% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0      0.00%     74.95% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%     74.95% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%     74.95% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%     74.95% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd                0      0.00%     74.95% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%     74.95% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%     74.95% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%     74.95% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%     74.95% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%     74.95% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%     74.95% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%     74.95% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMatMultAcc            0      0.00%     74.95% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%     74.95% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%     74.95% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%     74.95% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%     74.95% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%     74.95% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%     74.95% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%     74.95% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%     74.95% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%     74.95% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%     74.95% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%     74.95% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%     74.95% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%     74.95% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%     74.95% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%     74.95% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::Matrix                      0      0.00%     74.95% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixMov                   0      0.00%     74.95% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixOP                    0      0.00%     74.95% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                   700     10.96%     85.91% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                  505      7.91%     93.82% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead              330      5.17%     98.98% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite              65      1.02%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass          200      0.09%      0.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu       100637     46.86%     46.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult            2      0.00%     46.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::ZeroMult            0      0.00%     46.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv            4      0.00%     46.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd         2329      1.08%     48.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp          496      0.23%     48.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt         3185      1.48%     49.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult         1028      0.48%     50.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc        17428      8.12%     58.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv          804      0.37%     58.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc           33      0.02%     58.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt          256      0.12%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::Matrix            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixMov            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixOP            0      0.00%     58.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead        30500     14.20%     73.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite         4909      2.29%     75.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead        37161     17.30%     92.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite        15775      7.35%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total        214747                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        1.363023                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                               6387                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.029742                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads                  421026                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites                 146283                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses         133853                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                   162132                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                   79930                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses           77188                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                     137343                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                       83591                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numSquashedInsts                      884                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.timesIdled                            160                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                          10403                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.quiesceCycles                      401408                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu2.MemDepUnit__0.insertedLoads         66995                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores        21162                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads         3500                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores        15963                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::Return         1178      3.40%      3.40% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallDirect         1308      3.77%      7.17% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallIndirect           77      0.22%      7.39% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectCond        31418     90.57%     97.95% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectUncond          665      1.92%     99.87% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectCond            0      0.00%     99.87% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectUncond           45      0.13%    100.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::total         34691                       # Number of BP lookups (Count)
system.cpu2.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::Return          226      2.91%      2.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallDirect          386      4.97%      7.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallIndirect           41      0.53%      8.40% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectCond         6859     88.26%     96.67% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectUncond          252      3.24%     99.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectCond            0      0.00%     99.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectUncond            7      0.09%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::total         7771                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::Return            5      0.32%      0.32% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallDirect           57      3.65%      3.97% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallIndirect           18      1.15%      5.12% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectCond         1435     91.81%     96.93% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectUncond           42      2.69%     99.62% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectCond            0      0.00%     99.62% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectUncond            6      0.38%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::total         1563                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::Return          952      3.54%      3.54% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallDirect          922      3.42%      6.96% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallIndirect           36      0.13%      7.10% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectCond        24559     91.23%     98.32% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectUncond          413      1.53%     99.86% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectCond            0      0.00%     99.86% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectUncond           38      0.14%    100.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::total        26920                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallDirect           23      1.69%      1.69% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallIndirect           18      1.32%      3.01% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectCond         1286     94.28%     97.29% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectUncond           31      2.27%     99.56% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.56% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectUncond            6      0.44%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::total         1364                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.targetProvider_0::NoTarget         7283     20.99%     20.99% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::BTB        26167     75.43%     96.42% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::RAS         1177      3.39%     99.82% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::Indirect           64      0.18%    100.00% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::total        34691                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetWrong_0::NoBranch          413     26.42%     26.42% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::Return         1142     73.06%     99.49% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallDirect            5      0.32%     99.81% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallIndirect            3      0.19%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::total         1563                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.condPredicted            31418                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condPredictedTaken        24581                       # Number of conditional branches predicted as taken (Count)
system.cpu2.branchPred.condIncorrect             1563                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.predTakenBTBMiss           124                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu2.branchPred.NotTakenMispredicted          664                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu2.branchPred.TakenMispredicted          899                       # Number branches predicted taken but are actually not taken (Count)
system.cpu2.branchPred.BTBLookups               34691                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBUpdates                 635                       # Number of BTB updates (Count)
system.cpu2.branchPred.BTBHits                  27773                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.800582                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.BTBMispredicted            203                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu2.branchPred.indirectLookups            122                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits                64                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses              58                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu2.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::Return         1178      3.40%      3.40% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallDirect         1308      3.77%      7.17% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallIndirect           77      0.22%      7.39% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectCond        31418     90.57%     97.95% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectUncond          665      1.92%     99.87% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectCond            0      0.00%     99.87% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectUncond           45      0.13%    100.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::total        34691                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::Return         1178     17.03%     17.03% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallDirect          111      1.60%     18.63% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallIndirect           64      0.93%     19.56% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectCond         5427     78.45%     98.01% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectUncond           93      1.34%     99.35% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectCond            0      0.00%     99.35% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectUncond           45      0.65%    100.00% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::total         6918                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallDirect           57      8.98%      8.98% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallIndirect            0      0.00%      8.98% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectCond          536     84.41%     93.39% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectUncond           42      6.61%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::total          635                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallDirect           57      8.98%      8.98% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallIndirect            0      0.00%      8.98% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectCond          536     84.41%     93.39% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectUncond           42      6.61%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::total          635                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    551281500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.branchPred.indirectBranchPred.lookups          122                       # Number of lookups (Count)
system.cpu2.branchPred.indirectBranchPred.hits           64                       # Number of hits of a tag (Count)
system.cpu2.branchPred.indirectBranchPred.misses           58                       # Number of misses (Count)
system.cpu2.branchPred.indirectBranchPred.targetRecords           24                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu2.branchPred.indirectBranchPred.indirectRecords          146                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu2.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu2.branchPred.ras.pushes                1611                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu2.branchPred.ras.pops                  1605                       # Number of times a PC was poped from the RAS (Count)
system.cpu2.branchPred.ras.squashes               653                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu2.branchPred.ras.used                   952                       # Number of times the RAS is the provider (Count)
system.cpu2.branchPred.ras.correct                952                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu2.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu2.commit.commitSquashedInsts           9631                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls            400                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts             1324                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples       145161                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     1.425700                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     2.641750                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0          92107     63.45%     63.45% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1          21219     14.62%     78.07% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2           5971      4.11%     82.18% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3           4082      2.81%     84.99% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4            908      0.63%     85.62% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5           1326      0.91%     86.53% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6           1985      1.37%     87.90% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7           1127      0.78%     88.68% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8          16436     11.32%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total       145161                       # Number of insts commited each cycle (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                        134                       # Number of memory barriers committed (Count)
system.cpu2.commit.functionCalls                  958                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass          166      0.08%      0.08% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu        96844     46.79%     46.87% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult            2      0.00%     46.88% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::ZeroMult            0      0.00%     46.88% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv            4      0.00%     46.88% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd         2320      1.12%     48.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp          496      0.24%     48.24% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt         3154      1.52%     49.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult         1024      0.49%     50.26% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc        17408      8.41%     58.67% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv          800      0.39%     59.06% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc           32      0.02%     59.07% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt          256      0.12%     59.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::Matrix            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixMov            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixOP            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead        28405     13.73%     72.92% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite         4527      2.19%     75.11% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead        35756     17.28%     92.38% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite        15762      7.62%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total       206956                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples        16436                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.commitStats0.numInsts              206875                       # Number of instructions committed (thread level) (Count)
system.cpu2.commitStats0.numOps                206956                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP        206875                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP          206956                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi                 0.761581                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                 1.313059                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs             84450                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts             77008                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts           183654                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts           64057                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts          20289                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass          166      0.08%      0.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu        96844     46.79%     46.87% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult            2      0.00%     46.88% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::ZeroMult            0      0.00%     46.88% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv            4      0.00%     46.88% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd         2320      1.12%     48.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp          496      0.24%     48.24% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt         3154      1.52%     49.76% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult         1024      0.49%     50.26% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc        17408      8.41%     58.67% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv          800      0.39%     59.06% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc           32      0.02%     59.07% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt          256      0.12%     59.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0      0.00%     59.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead        28405     13.73%     72.92% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite         4527      2.19%     75.11% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead        35756     17.28%     92.38% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite        15762      7.62%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total       206956                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedControl::IsControl        26920                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsDirectControl        25894                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsIndirectControl         1026                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCondControl        24559                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsUncondControl         2361                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCall          958                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsReturn          952                       # Class of control type instructions committed (Count)
system.cpu2.dcache.demandHits::cpu2.data        83374                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total            83374                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data        83374                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total           83374                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data         2822                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total           2822                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data         2822                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total          2822                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::cpu2.data     58663941                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total     58663941                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::cpu2.data     58663941                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total     58663941                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::cpu2.data        86196                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total        86196                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data        86196                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total        86196                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.032739                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.032739                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.032739                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.032739                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::cpu2.data 20788.072644                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.demandAvgMissLatency::total 20788.072644                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::cpu2.data 20788.072644                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::total 20788.072644                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.blockedCycles::no_mshrs         2196                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs          186                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs     11.806452                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks           11                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total               11                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrHits::cpu2.data         1925                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total         1925                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::cpu2.data         1925                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total         1925                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::cpu2.data          897                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total          897                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu2.data          897                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total          897                       # number of overall MSHR misses (Count)
system.cpu2.dcache.demandMshrMissLatency::cpu2.data     18081993                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total     18081993                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu2.data     18081993                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total     18081993                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::cpu2.data     0.010407                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.010407                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu2.data     0.010407                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.010407                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::cpu2.data 20158.297659                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 20158.297659                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu2.data 20158.297659                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 20158.297659                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.replacements                    21                       # number of replacements (Count)
system.cpu2.dcache.LoadLockedReq.hits::cpu2.data           94                       # number of LoadLockedReq hits (Count)
system.cpu2.dcache.LoadLockedReq.hits::total           94                       # number of LoadLockedReq hits (Count)
system.cpu2.dcache.LoadLockedReq.misses::cpu2.data           12                       # number of LoadLockedReq misses (Count)
system.cpu2.dcache.LoadLockedReq.misses::total           12                       # number of LoadLockedReq misses (Count)
system.cpu2.dcache.LoadLockedReq.missLatency::cpu2.data       152000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu2.dcache.LoadLockedReq.missLatency::total       152000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu2.dcache.LoadLockedReq.accesses::cpu2.data          106                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu2.dcache.LoadLockedReq.accesses::total          106                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu2.dcache.LoadLockedReq.missRate::cpu2.data     0.113208                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu2.dcache.LoadLockedReq.missRate::total     0.113208                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu2.dcache.LoadLockedReq.avgMissLatency::cpu2.data 12666.666667                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu2.dcache.LoadLockedReq.avgMissLatency::total 12666.666667                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu2.dcache.LoadLockedReq.mshrHits::cpu2.data            6                       # number of LoadLockedReq MSHR hits (Count)
system.cpu2.dcache.LoadLockedReq.mshrHits::total            6                       # number of LoadLockedReq MSHR hits (Count)
system.cpu2.dcache.LoadLockedReq.mshrMisses::cpu2.data            6                       # number of LoadLockedReq MSHR misses (Count)
system.cpu2.dcache.LoadLockedReq.mshrMisses::total            6                       # number of LoadLockedReq MSHR misses (Count)
system.cpu2.dcache.LoadLockedReq.mshrMissLatency::cpu2.data        72500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu2.dcache.LoadLockedReq.mshrMissLatency::total        72500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu2.dcache.LoadLockedReq.mshrMissRate::cpu2.data     0.056604                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu2.dcache.LoadLockedReq.mshrMissRate::total     0.056604                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu2.dcache.LoadLockedReq.avgMshrMissLatency::cpu2.data 12083.333333                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LoadLockedReq.avgMshrMissLatency::total 12083.333333                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.hits::cpu2.data        64830                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total          64830                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data         1173                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total         1173                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::cpu2.data     19322000                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total     19322000                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::cpu2.data        66003                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total        66003                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.017772                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.017772                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::cpu2.data 16472.293265                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 16472.293265                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::cpu2.data          646                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total          646                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::cpu2.data          527                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total          527                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::cpu2.data      8923500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total      8923500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::cpu2.data     0.007984                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.007984                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::cpu2.data 16932.637571                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 16932.637571                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondReq.hits::cpu2.data           72                       # number of StoreCondReq hits (Count)
system.cpu2.dcache.StoreCondReq.hits::total           72                       # number of StoreCondReq hits (Count)
system.cpu2.dcache.StoreCondReq.misses::cpu2.data           24                       # number of StoreCondReq misses (Count)
system.cpu2.dcache.StoreCondReq.misses::total           24                       # number of StoreCondReq misses (Count)
system.cpu2.dcache.StoreCondReq.missLatency::cpu2.data       318500                       # number of StoreCondReq miss ticks (Tick)
system.cpu2.dcache.StoreCondReq.missLatency::total       318500                       # number of StoreCondReq miss ticks (Tick)
system.cpu2.dcache.StoreCondReq.accesses::cpu2.data           96                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu2.dcache.StoreCondReq.accesses::total           96                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu2.dcache.StoreCondReq.missRate::cpu2.data     0.250000                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu2.dcache.StoreCondReq.missRate::total     0.250000                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu2.dcache.StoreCondReq.avgMissLatency::cpu2.data 13270.833333                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondReq.avgMissLatency::total 13270.833333                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondReq.mshrMisses::cpu2.data           24                       # number of StoreCondReq MSHR misses (Count)
system.cpu2.dcache.StoreCondReq.mshrMisses::total           24                       # number of StoreCondReq MSHR misses (Count)
system.cpu2.dcache.StoreCondReq.mshrMissLatency::cpu2.data       294500                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu2.dcache.StoreCondReq.mshrMissLatency::total       294500                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu2.dcache.StoreCondReq.mshrMissRate::cpu2.data     0.250000                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu2.dcache.StoreCondReq.mshrMissRate::total     0.250000                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu2.dcache.StoreCondReq.avgMshrMissLatency::cpu2.data 12270.833333                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondReq.avgMshrMissLatency::total 12270.833333                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.SwapReq.hits::cpu2.data           86                       # number of SwapReq hits (Count)
system.cpu2.dcache.SwapReq.hits::total             86                       # number of SwapReq hits (Count)
system.cpu2.dcache.SwapReq.misses::cpu2.data           18                       # number of SwapReq misses (Count)
system.cpu2.dcache.SwapReq.misses::total           18                       # number of SwapReq misses (Count)
system.cpu2.dcache.SwapReq.missLatency::cpu2.data       305500                       # number of SwapReq miss ticks (Tick)
system.cpu2.dcache.SwapReq.missLatency::total       305500                       # number of SwapReq miss ticks (Tick)
system.cpu2.dcache.SwapReq.accesses::cpu2.data          104                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu2.dcache.SwapReq.accesses::total          104                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu2.dcache.SwapReq.missRate::cpu2.data     0.173077                       # miss rate for SwapReq accesses (Ratio)
system.cpu2.dcache.SwapReq.missRate::total     0.173077                       # miss rate for SwapReq accesses (Ratio)
system.cpu2.dcache.SwapReq.avgMissLatency::cpu2.data 16972.222222                       # average SwapReq miss latency ((Tick/Count))
system.cpu2.dcache.SwapReq.avgMissLatency::total 16972.222222                       # average SwapReq miss latency ((Tick/Count))
system.cpu2.dcache.SwapReq.mshrHits::cpu2.data            6                       # number of SwapReq MSHR hits (Count)
system.cpu2.dcache.SwapReq.mshrHits::total            6                       # number of SwapReq MSHR hits (Count)
system.cpu2.dcache.SwapReq.mshrMisses::cpu2.data           12                       # number of SwapReq MSHR misses (Count)
system.cpu2.dcache.SwapReq.mshrMisses::total           12                       # number of SwapReq MSHR misses (Count)
system.cpu2.dcache.SwapReq.mshrMissLatency::cpu2.data       287500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu2.dcache.SwapReq.mshrMissLatency::total       287500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu2.dcache.SwapReq.mshrMissRate::cpu2.data     0.115385                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu2.dcache.SwapReq.mshrMissRate::total     0.115385                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu2.dcache.SwapReq.avgMshrMissLatency::cpu2.data 23958.333333                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.SwapReq.avgMshrMissLatency::total 23958.333333                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::cpu2.data        18544                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total         18544                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu2.data         1649                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total         1649                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::cpu2.data     39341941                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total     39341941                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::cpu2.data        20193                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total        20193                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu2.data     0.081662                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.081662                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::cpu2.data 23858.060036                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 23858.060036                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrHits::cpu2.data         1279                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrHits::total         1279                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrMisses::cpu2.data          370                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total          370                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::cpu2.data      9158493                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total      9158493                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::cpu2.data     0.018323                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.018323                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::cpu2.data 24752.683784                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 24752.683784                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    551281500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse          193.304642                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs               84866                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs               786                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs            107.972010                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick          172282000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data   193.304642                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.188774                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.188774                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024          208                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::2          208                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.203125                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses            173790                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses           173790                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    551281500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.decode.idleCycles                   19037                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles                92439                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                    16102                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles                18187                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                  1384                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved               22474                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                  248                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts                227368                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                 1170                       # Number of squashed instructions handled by decode (Count)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    551281500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    551281500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.executeStats0.numInsts             213863                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches           27660                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts          67357                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts         20691                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate           1.357412                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numFpRegReads         79749                       # Number of times the floating registers were read (Count)
system.cpu2.executeStats0.numFpRegWrites        59892                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numIntRegReads       230508                       # Number of times the integer registers were read (Count)
system.cpu2.executeStats0.numIntRegWrites       104006                       # Number of times the integer registers were written (Count)
system.cpu2.executeStats0.numMemRefs            88048                       # Number of memory refs (Count)
system.cpu2.executeStats0.numMiscRegReads       125736                       # Number of times the Misc registers were read (Count)
system.cpu2.executeStats0.numMiscRegWrites        86736                       # Number of times the Misc registers were written (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetch.predictedBranches             27408                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                       125912                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                   3246                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.cacheLines                    13293                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                  364                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples            147149                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             1.794535                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            2.865681                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                   90048     61.20%     61.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                   13697      9.31%     70.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                    5737      3.90%     74.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                    3471      2.36%     76.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                    5946      4.04%     80.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                    3940      2.68%     83.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                    3585      2.44%     85.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                    2314      1.57%     87.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                   18411     12.51%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total              147149                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetchStats0.numInsts               263902                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate            1.675015                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.numBranches             34691                       # Number of branches fetched (Count)
system.cpu2.fetchStats0.branchRate           0.220188                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.icacheStallCycles        19608                       # ICache total stall cycles (Cycle)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.icache.demandHits::cpu2.inst        13025                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total            13025                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst        13025                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total           13025                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst          268                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total            268                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst          268                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total           268                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::cpu2.inst     14541000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total     14541000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::cpu2.inst     14541000                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total     14541000                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::cpu2.inst        13293                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total        13293                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst        13293                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total        13293                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.020161                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.020161                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.020161                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.020161                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::cpu2.inst 54257.462687                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.demandAvgMissLatency::total 54257.462687                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::cpu2.inst 54257.462687                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::total 54257.462687                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.blockedCycles::no_mshrs           90                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            1                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs            90                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks           25                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total               25                       # number of writebacks (Count)
system.cpu2.icache.demandMshrHits::cpu2.inst           56                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.demandMshrHits::total           56                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.overallMshrHits::cpu2.inst           56                       # number of overall MSHR hits (Count)
system.cpu2.icache.overallMshrHits::total           56                       # number of overall MSHR hits (Count)
system.cpu2.icache.demandMshrMisses::cpu2.inst          212                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total          212                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::cpu2.inst          212                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total          212                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::cpu2.inst     12329500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total     12329500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::cpu2.inst     12329500                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total     12329500                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::cpu2.inst     0.015948                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.015948                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::cpu2.inst     0.015948                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.015948                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::cpu2.inst 58158.018868                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 58158.018868                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::cpu2.inst 58158.018868                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 58158.018868                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.replacements                    25                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst        13025                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total          13025                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst          268                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total          268                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::cpu2.inst     14541000                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total     14541000                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::cpu2.inst        13293                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total        13293                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.020161                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.020161                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::cpu2.inst 54257.462687                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total 54257.462687                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrHits::cpu2.inst           56                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrHits::total           56                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrMisses::cpu2.inst          212                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total          212                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::cpu2.inst     12329500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total     12329500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::cpu2.inst     0.015948                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.015948                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::cpu2.inst 58158.018868                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 58158.018868                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED    551281500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse          123.442993                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs               13237                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs               212                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs             62.438679                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick          172214000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst   123.442993                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.241100                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.241100                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024          187                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::2          187                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.365234                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses             26798                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses            26798                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    551281500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                     1384                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                      3161                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                    8226                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts                216575                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                 781                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                   66995                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                  21162                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                  313                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                      557                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                    7319                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents            20                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect          1007                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect          362                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts                1369                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                  211175                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount                 211041                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                   128777                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                   165693                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       1.339501                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.777202                       # Average fanout of values written-back ((Count/Count))
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    551281500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    551281500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.lsq0.forwLoads                        222                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                   2938                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                 20                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                   769                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                   166                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples             64057                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean             3.951528                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev            5.965607                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9                 62875     98.15%     98.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19                 127      0.20%     98.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29                 464      0.72%     99.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39                 347      0.54%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49                  75      0.12%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59                  40      0.06%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69                  22      0.03%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79                  19      0.03%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89                  13      0.02%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99                  12      0.02%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109                 8      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119                23      0.04%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129                 9      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139                 9      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149                 3      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159                 2      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169                 3      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179                 2      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value             241                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total               64057                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu2.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu2.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu2.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu2.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu2.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu2.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu2.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu2.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    551281500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu2.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu2.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu2.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu2.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu2.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu2.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu2.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu2.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    551281500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON    551281500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                  1384                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                   26795                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles                  16891                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles          9135                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                    25953                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles                66991                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts                220082                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents                   56                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents                  8900                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents                 53058                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents                   561                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.renamedOperands             170986                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                     323090                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                  238381                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                    80999                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps               160776                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                   10210                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                    211                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                211                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                   112576                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                          344844                       # The number of ROB reads (Count)
system.cpu2.rob.writes                         435162                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                  206875                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                    206956                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls.avgPriority_writebacks::samples      1043.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.inst::samples      1371.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.data::samples      1150.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.inst::samples       201.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.data::samples       114.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu2.inst::samples       201.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu2.data::samples       115.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000477530500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           61                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           61                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                9801                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                950                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        5815                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       3622                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      5815                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     3622                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   2663                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                  2579                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.39                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.67                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  5815                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 3622                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    1738                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     861                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     338                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     132                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      53                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                      21                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     44                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     58                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     62                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     62                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     64                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     65                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     64                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     62                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     65                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     66                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     67                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     64                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     62                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     62                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     61                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           61                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      51.295082                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     32.925954                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     97.388970                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-31             35     57.38%     57.38% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-63            16     26.23%     83.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-95             6      9.84%     93.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-127            2      3.28%     96.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::480-511            1      1.64%     98.36% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::608-639            1      1.64%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            61                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           61                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.573770                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.541748                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.071743                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               46     75.41%     75.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                1      1.64%     77.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                9     14.75%     91.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                4      6.56%     98.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                1      1.64%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            61                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  170432                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  372160                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               231808                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              675081605.31416345                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              420489350.72190887                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                     551260500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      58414.80                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu0.inst        87744                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu0.data        73600                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.inst        12864                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.data         7296                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu2.inst        12864                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu2.data         7360                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        64704                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu0.inst 159163694.047414988279                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu0.data 133507110.251296296716                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.inst 23334721.009139616042                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.data 13234617.885780677199                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu2.inst 23334721.009139616042                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu2.data 13350711.025129629299                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 117370163.881791785359                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu0.inst         3970                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu0.data         1178                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.inst          211                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.data          122                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu2.inst          211                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu2.data          123                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         3622                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu0.inst     43676000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu0.data     35542500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.inst      7533250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.data      4231000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu2.inst      5527500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu2.data      3421000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks  13256546500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu0.inst     11001.51                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu0.data     30171.90                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.inst     35702.61                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.data     34680.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu2.inst     26196.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu2.data     27813.01                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   3660007.32                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.inst       254080                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data        75392                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.inst        13504                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data         7808                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.inst        13504                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.data         7872                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         372160                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst       254080                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu1.inst        13504                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu2.inst        13504                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       281088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        14144                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        14144                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.inst         3970                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data         1178                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.inst          211                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data          122                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.inst          211                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.data          123                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            5815                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          221                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            221                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.inst     460889763                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data     136757718                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.inst      24495652                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data      14163363                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.inst      24495652                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.data      14279456                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         675081605                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst    460889763                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu1.inst     24495652                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu2.inst     24495652                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     509881068                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     25656584                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         25656584                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     25656584                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst    460889763                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data    136757718                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.inst     24495652                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data     14163363                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.inst     24495652                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.data     14279456                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        700738189                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 3152                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                1011                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          326                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          373                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          395                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          175                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4           98                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5           76                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          141                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          157                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          188                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          203                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          215                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          136                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          208                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          267                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          158                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15           36                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          109                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           82                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          113                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           66                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           68                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           23                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6           54                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7           63                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           74                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10           82                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           69                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           61                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           54                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           66                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            7                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                40831250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              15760000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           99931250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                12954.08                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           31704.08                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                2429                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                683                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            77.06                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           67.56                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         1040                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   253.476923                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   165.327779                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   263.313314                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          365     35.10%     35.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          303     29.13%     64.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          147     14.13%     78.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           74      7.12%     85.48% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           34      3.27%     88.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           27      2.60%     91.35% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           18      1.73%     93.08% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           13      1.25%     94.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151           59      5.67%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         1040                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead            201728                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten          64704                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              365.925575                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              117.370164                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    3.78                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                2.86                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.92                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               74.75                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    551281500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         4169760                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         2193510                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       12430740                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       3017160                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 43024800.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    123257940                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    107896320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy     295990230                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   536.913047                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    279068250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF     18200000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    254013250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         3334380                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         1753290                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       10074540                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       2260260                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 43024800.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    126581040                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    105097920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy     292126230                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   529.903924                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    272069500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF     18200000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    261012000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    551281500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                6111                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           221                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean          3516                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               145                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               751                       # Transaction distribution (Count)
system.membus.transDist::SCUpgradeReq              57                       # Transaction distribution (Count)
system.membus.transDist::UpgradeResp              497                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1283                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1283                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq            4398                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           1715                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq             62                       # Transaction distribution (Count)
system.membus.transDist::InvalidateResp            49                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls.port        11409                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls.port         3475                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls.port          448                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls.port         1089                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls.port          448                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls.port         1092                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   17961                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls.port       475840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls.port        88448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls.port        15104                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls.port         8128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls.port        15104                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls.port         8576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   611200                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                             2127                       # Total snoops (Count)
system.membus.snoopTraffic                     101184                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               8266                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.455722                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.682536                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     5391     65.22%     65.22% # Request fanout histogram (Count)
system.membus.snoopFanout::1                     1991     24.09%     89.31% # Request fanout histogram (Count)
system.membus.snoopFanout::2                      876     10.60%     99.90% # Request fanout histogram (Count)
system.membus.snoopFanout::3                        8      0.10%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::4                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::5                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::6                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::7                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::8                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::9                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::10                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::11                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::12                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                3                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 8266                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    551281500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            28816487                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           20316000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer10.occupancy           4025006                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer10.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy            7906250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer5.occupancy            1129250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer6.occupancy            4063239                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer9.occupancy            1124750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer9.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          12148                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         5125                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests         1636                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
