<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="blk_mem_blockrom_synth_1" LaunchDir="/home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Uncommented_old_verison/Uncommented_old_verison.runs/blk_mem_blockrom_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="fifo_uart_rx_synth_1" LaunchDir="/home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Uncommented_old_verison/Uncommented_old_verison.runs/fifo_uart_rx_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="fifo_uart_tx_synth_1" LaunchDir="/home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Uncommented_old_verison/Uncommented_old_verison.runs/fifo_uart_tx_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pll_example_synth_1" LaunchDir="/home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Uncommented_old_verison/Uncommented_old_verison.runs/pll_example_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_vga_synth_1" LaunchDir="/home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Uncommented_old_verison/Uncommented_old_verison.runs/blk_mem_vga_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Uncommented_old_verison/Uncommented_old_verison.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="blk_mem_blockrom_synth_1"/>
		<Parent Id="fifo_uart_rx_synth_1"/>
		<Parent Id="fifo_uart_tx_synth_1"/>
		<Parent Id="pll_example_synth_1"/>
		<Parent Id="blk_mem_vga_synth_1"/>
	</Run>
</Runs>

