
Samay_v18_new_5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f424  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001194  0800f5b4  0800f5b4  000105b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010748  08010748  00012088  2**0
                  CONTENTS
  4 .ARM          00000008  08010748  08010748  00011748  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010750  08010750  00012088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010750  08010750  00011750  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010754  08010754  00011754  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  08010758  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00012088  2**0
                  CONTENTS
 10 .bss          0000577c  20000088  20000088  00012088  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20005804  20005804  00012088  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00012088  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019a2b  00000000  00000000  000120b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003e2b  00000000  00000000  0002bae3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001560  00000000  00000000  0002f910  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000109c  00000000  00000000  00030e70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025a0c  00000000  00000000  00031f0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001e73a  00000000  00000000  00057918  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d0d35  00000000  00000000  00076052  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00146d87  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000066c8  00000000  00000000  00146dcc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000045  00000000  00000000  0014d494  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000088 	.word	0x20000088
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800f59c 	.word	0x0800f59c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000008c 	.word	0x2000008c
 80001cc:	0800f59c 	.word	0x0800f59c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <Send_Uart>:
DWORD fre_clust;
uint32_t total, free_space;


void Send_Uart (char *string)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b082      	sub	sp, #8
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(UART, (uint8_t *)string, strlen (string), HAL_MAX_DELAY);
 8000578:	6878      	ldr	r0, [r7, #4]
 800057a:	f7ff fe29 	bl	80001d0 <strlen>
 800057e:	4603      	mov	r3, r0
 8000580:	b29a      	uxth	r2, r3
 8000582:	f04f 33ff 	mov.w	r3, #4294967295
 8000586:	6879      	ldr	r1, [r7, #4]
 8000588:	4803      	ldr	r0, [pc, #12]	@ (8000598 <Send_Uart+0x28>)
 800058a:	f008 fb96 	bl	8008cba <HAL_UART_Transmit>
}
 800058e:	bf00      	nop
 8000590:	3708      	adds	r7, #8
 8000592:	46bd      	mov	sp, r7
 8000594:	bd80      	pop	{r7, pc}
 8000596:	bf00      	nop
 8000598:	20000374 	.word	0x20000374

0800059c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800059c:	b590      	push	{r4, r7, lr}
 800059e:	b0c5      	sub	sp, #276	@ 0x114
 80005a0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005a2:	f003 f90b 	bl	80037bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005a6:	f000 faa7 	bl	8000af8 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80005aa:	f000 fb0f 	bl	8000bcc <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ae:	f000 fc7d 	bl	8000eac <MX_GPIO_Init>
  MX_DMA_Init();
 80005b2:	f000 fc53 	bl	8000e5c <MX_DMA_Init>
  MX_USART2_UART_Init();
 80005b6:	f000 fbfd 	bl	8000db4 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80005ba:	f000 fc25 	bl	8000e08 <MX_USART3_UART_Init>
  MX_FATFS_Init();
 80005be:	f00a f8d9 	bl	800a774 <MX_FATFS_Init>
  MX_SDIO_SD_Init();
 80005c2:	f000 fbd7 	bl	8000d74 <MX_SDIO_SD_Init>
  MX_I2S2_Init();
 80005c6:	f000 fb79 	bl	8000cbc <MX_I2S2_Init>
  MX_I2S3_Init();
 80005ca:	f000 fba5 	bl	8000d18 <MX_I2S3_Init>
  MX_I2C2_Init();
 80005ce:	f000 fb47 	bl	8000c60 <MX_I2C2_Init>


  // for new_eeprom.c new_rtc.c new_uart.c
  if (I2C1_ClockConfig() != HAL_OK) {
 80005d2:	f000 fd3d 	bl	8001050 <I2C1_ClockConfig>
 80005d6:	4603      	mov	r3, r0
 80005d8:	2b00      	cmp	r3, #0
 80005da:	d001      	beq.n	80005e0 <main+0x44>
          Error_Handler(); // Handle clock config failure
 80005dc:	f001 fc18 	bl	8001e10 <Error_Handler>
      }
  MX_I2C1_Init();
 80005e0:	f000 fb10 	bl	8000c04 <MX_I2C1_Init>




  /* USER CODE BEGIN 2 */
  HAL_Delay(1000);
 80005e4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80005e8:	f003 f95a 	bl	80038a0 <HAL_Delay>

  TS472IQT_EN();	/*	4 Preamp has to set to 1	*/
 80005ec:	f001 f9a8 	bl	8001940 <TS472IQT_EN>

  CODEC_RST();		/*	PE1 For Codec Reset		*/
 80005f0:	f001 f97c 	bl	80018ec <CODEC_RST>

  configure_codec();
 80005f4:	f001 f908 	bl	8001808 <configure_codec>


  HAL_UART_Receive_IT(&huart3, (uint8_t*)&rxbuffer[rxindex], 1);
 80005f8:	4ba2      	ldr	r3, [pc, #648]	@ (8000884 <main+0x2e8>)
 80005fa:	781b      	ldrb	r3, [r3, #0]
 80005fc:	b2db      	uxtb	r3, r3
 80005fe:	461a      	mov	r2, r3
 8000600:	4ba1      	ldr	r3, [pc, #644]	@ (8000888 <main+0x2ec>)
 8000602:	4413      	add	r3, r2
 8000604:	2201      	movs	r2, #1
 8000606:	4619      	mov	r1, r3
 8000608:	48a0      	ldr	r0, [pc, #640]	@ (800088c <main+0x2f0>)
 800060a:	f008 fbe8 	bl	8008dde <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart2, (uint8_t*)&rxbuffer[rxindex], 1);
 800060e:	4b9d      	ldr	r3, [pc, #628]	@ (8000884 <main+0x2e8>)
 8000610:	781b      	ldrb	r3, [r3, #0]
 8000612:	b2db      	uxtb	r3, r3
 8000614:	461a      	mov	r2, r3
 8000616:	4b9c      	ldr	r3, [pc, #624]	@ (8000888 <main+0x2ec>)
 8000618:	4413      	add	r3, r2
 800061a:	2201      	movs	r2, #1
 800061c:	4619      	mov	r1, r3
 800061e:	489c      	ldr	r0, [pc, #624]	@ (8000890 <main+0x2f4>)
 8000620:	f008 fbdd 	bl	8008dde <HAL_UART_Receive_IT>

  ret=eeprom_init();
 8000624:	f001 fbfa 	bl	8001e1c <eeprom_init>
 8000628:	4603      	mov	r3, r0
 800062a:	461a      	mov	r2, r3
 800062c:	4b99      	ldr	r3, [pc, #612]	@ (8000894 <main+0x2f8>)
 800062e:	701a      	strb	r2, [r3, #0]
  if(ret==HAL_OK)
 8000630:	4b98      	ldr	r3, [pc, #608]	@ (8000894 <main+0x2f8>)
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	2b00      	cmp	r3, #0
 8000636:	d10a      	bne.n	800064e <main+0xb2>
  {
  	HAL_UART_Transmit(&huart3, (uint8_t*)"eeprom ok\n\r", 11, HAL_MAX_DELAY);
 8000638:	f04f 33ff 	mov.w	r3, #4294967295
 800063c:	220b      	movs	r2, #11
 800063e:	4996      	ldr	r1, [pc, #600]	@ (8000898 <main+0x2fc>)
 8000640:	4892      	ldr	r0, [pc, #584]	@ (800088c <main+0x2f0>)
 8000642:	f008 fb3a 	bl	8008cba <HAL_UART_Transmit>
  	HAL_Delay(100);
 8000646:	2064      	movs	r0, #100	@ 0x64
 8000648:	f003 f92a 	bl	80038a0 <HAL_Delay>
 800064c:	e009      	b.n	8000662 <main+0xc6>
  }
  else
  {
  	HAL_UART_Transmit(&huart3, (uint8_t*)"eeprom notok\n\r", 14, HAL_MAX_DELAY);
 800064e:	f04f 33ff 	mov.w	r3, #4294967295
 8000652:	220e      	movs	r2, #14
 8000654:	4991      	ldr	r1, [pc, #580]	@ (800089c <main+0x300>)
 8000656:	488d      	ldr	r0, [pc, #564]	@ (800088c <main+0x2f0>)
 8000658:	f008 fb2f 	bl	8008cba <HAL_UART_Transmit>
  	HAL_Delay(100);
 800065c:	2064      	movs	r0, #100	@ 0x64
 800065e:	f003 f91f 	bl	80038a0 <HAL_Delay>
  }

  rtc_init(&hi2c1);
 8000662:	488f      	ldr	r0, [pc, #572]	@ (80008a0 <main+0x304>)
 8000664:	f001 fcc0 	bl	8001fe8 <rtc_init>

  	rtc_timedate_t timedate = {1, 1, 0, 1, 1, 01, 0xFF};
 8000668:	4a8e      	ldr	r2, [pc, #568]	@ (80008a4 <main+0x308>)
 800066a:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 800066e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000672:	6018      	str	r0, [r3, #0]
 8000674:	3304      	adds	r3, #4
 8000676:	8019      	strh	r1, [r3, #0]
 8000678:	3302      	adds	r3, #2
 800067a:	0c0a      	lsrs	r2, r1, #16
 800067c:	701a      	strb	r2, [r3, #0]
      ret = rtc_settime(&timedate);
 800067e:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8000682:	4618      	mov	r0, r3
 8000684:	f001 fe40 	bl	8002308 <rtc_settime>
 8000688:	4603      	mov	r3, r0
 800068a:	461a      	mov	r2, r3
 800068c:	4b81      	ldr	r3, [pc, #516]	@ (8000894 <main+0x2f8>)
 800068e:	701a      	strb	r2, [r3, #0]
      HAL_Delay(100);
 8000690:	2064      	movs	r0, #100	@ 0x64
 8000692:	f003 f905 	bl	80038a0 <HAL_Delay>
      if (ret == HAL_OK) {
 8000696:	4b7f      	ldr	r3, [pc, #508]	@ (8000894 <main+0x2f8>)
 8000698:	781b      	ldrb	r3, [r3, #0]
 800069a:	2b00      	cmp	r3, #0
 800069c:	d107      	bne.n	80006ae <main+0x112>
          HAL_UART_Transmit(&huart3, (uint8_t*)"rtc time set ok\n\r", 17, HAL_MAX_DELAY);
 800069e:	f04f 33ff 	mov.w	r3, #4294967295
 80006a2:	2211      	movs	r2, #17
 80006a4:	4980      	ldr	r1, [pc, #512]	@ (80008a8 <main+0x30c>)
 80006a6:	4879      	ldr	r0, [pc, #484]	@ (800088c <main+0x2f0>)
 80006a8:	f008 fb07 	bl	8008cba <HAL_UART_Transmit>
 80006ac:	e006      	b.n	80006bc <main+0x120>
      } else {
          HAL_UART_Transmit(&huart3, (uint8_t*)"rtc time set notok\n\r", 20, HAL_MAX_DELAY);
 80006ae:	f04f 33ff 	mov.w	r3, #4294967295
 80006b2:	2214      	movs	r2, #20
 80006b4:	497d      	ldr	r1, [pc, #500]	@ (80008ac <main+0x310>)
 80006b6:	4875      	ldr	r0, [pc, #468]	@ (800088c <main+0x2f0>)
 80006b8:	f008 faff 	bl	8008cba <HAL_UART_Transmit>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  switch(mode)
 80006bc:	4b7c      	ldr	r3, [pc, #496]	@ (80008b0 <main+0x314>)
 80006be:	781b      	ldrb	r3, [r3, #0]
 80006c0:	b2db      	uxtb	r3, r3
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d003      	beq.n	80006ce <main+0x132>
 80006c6:	2b01      	cmp	r3, #1
 80006c8:	f000 8110 	beq.w	80008ec <main+0x350>
 80006cc:	e1e7      	b.n	8000a9e <main+0x502>

	  case 0:

		  // Check if this is the first entry into Mode 0
		  static uint8_t first_entry = 1;
		  if(first_entry)
 80006ce:	4b79      	ldr	r3, [pc, #484]	@ (80008b4 <main+0x318>)
 80006d0:	781b      	ldrb	r3, [r3, #0]
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d053      	beq.n	800077e <main+0x1e2>
				  HAL_UART_Transmit(&huart3, (uint8_t*)"No config\n\r", 11, HAL_MAX_DELAY);
			  }*/

			  // Read previous configuration from EEPROM
			        char config_buffer[RX_buffersize];
			        memset(config_buffer, 0, RX_buffersize); // Clear the buffer
 80006d6:	463b      	mov	r3, r7
 80006d8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80006dc:	2100      	movs	r1, #0
 80006de:	4618      	mov	r0, r3
 80006e0:	f00d fb4e 	bl	800dd80 <memset>
			        if (eeprom_read(0x0000, (uint8_t*)config_buffer, RX_buffersize) != NULL)
 80006e4:	463b      	mov	r3, r7
 80006e6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80006ea:	4619      	mov	r1, r3
 80006ec:	2000      	movs	r0, #0
 80006ee:	f001 fbd3 	bl	8001e98 <eeprom_read>
 80006f2:	4603      	mov	r3, r0
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d038      	beq.n	800076a <main+0x1ce>
			        {
			          // Check if the data is valid (not all 0xFF or empty)
			          if (strlen(config_buffer) > 0 && config_buffer[0] != 0xFF && config_buffer[0] != 0x00)
 80006f8:	463b      	mov	r3, r7
 80006fa:	781b      	ldrb	r3, [r3, #0]
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d02c      	beq.n	800075a <main+0x1be>
 8000700:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000704:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000708:	781b      	ldrb	r3, [r3, #0]
 800070a:	2bff      	cmp	r3, #255	@ 0xff
 800070c:	d025      	beq.n	800075a <main+0x1be>
 800070e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000712:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000716:	781b      	ldrb	r3, [r3, #0]
 8000718:	2b00      	cmp	r3, #0
 800071a:	d01e      	beq.n	800075a <main+0x1be>
			          {
			            HAL_UART_Transmit(&huart3, (uint8_t*)"Restoring previous configuration: ", 33, HAL_MAX_DELAY);
 800071c:	f04f 33ff 	mov.w	r3, #4294967295
 8000720:	2221      	movs	r2, #33	@ 0x21
 8000722:	4965      	ldr	r1, [pc, #404]	@ (80008b8 <main+0x31c>)
 8000724:	4859      	ldr	r0, [pc, #356]	@ (800088c <main+0x2f0>)
 8000726:	f008 fac8 	bl	8008cba <HAL_UART_Transmit>
			            HAL_UART_Transmit(&huart3, (uint8_t*)config_buffer, strlen(config_buffer), HAL_MAX_DELAY);
 800072a:	463b      	mov	r3, r7
 800072c:	4618      	mov	r0, r3
 800072e:	f7ff fd4f 	bl	80001d0 <strlen>
 8000732:	4603      	mov	r3, r0
 8000734:	b29a      	uxth	r2, r3
 8000736:	4639      	mov	r1, r7
 8000738:	f04f 33ff 	mov.w	r3, #4294967295
 800073c:	4853      	ldr	r0, [pc, #332]	@ (800088c <main+0x2f0>)
 800073e:	f008 fabc 	bl	8008cba <HAL_UART_Transmit>
			            HAL_UART_Transmit(&huart3, (uint8_t*)"\n\r", 2, HAL_MAX_DELAY);
 8000742:	f04f 33ff 	mov.w	r3, #4294967295
 8000746:	2202      	movs	r2, #2
 8000748:	495c      	ldr	r1, [pc, #368]	@ (80008bc <main+0x320>)
 800074a:	4850      	ldr	r0, [pc, #320]	@ (800088c <main+0x2f0>)
 800074c:	f008 fab5 	bl	8008cba <HAL_UART_Transmit>

			            // Parse the configuration to restore alarms (id=2)
			            parse_and_print(config_buffer);
 8000750:	463b      	mov	r3, r7
 8000752:	4618      	mov	r0, r3
 8000754:	f002 f860 	bl	8002818 <parse_and_print>
 8000758:	e00e      	b.n	8000778 <main+0x1dc>
			          }
			          else
			          {
			            HAL_UART_Transmit(&huart3, (uint8_t*)"No valid previous configuration found\n\r", 39, HAL_MAX_DELAY);
 800075a:	f04f 33ff 	mov.w	r3, #4294967295
 800075e:	2227      	movs	r2, #39	@ 0x27
 8000760:	4957      	ldr	r1, [pc, #348]	@ (80008c0 <main+0x324>)
 8000762:	484a      	ldr	r0, [pc, #296]	@ (800088c <main+0x2f0>)
 8000764:	f008 faa9 	bl	8008cba <HAL_UART_Transmit>
 8000768:	e006      	b.n	8000778 <main+0x1dc>
			          }
			        }
			        else
			        {
			          HAL_UART_Transmit(&huart3, (uint8_t*)"EEPROM read failed during init\n\r", 32, HAL_MAX_DELAY);
 800076a:	f04f 33ff 	mov.w	r3, #4294967295
 800076e:	2220      	movs	r2, #32
 8000770:	4954      	ldr	r1, [pc, #336]	@ (80008c4 <main+0x328>)
 8000772:	4846      	ldr	r0, [pc, #280]	@ (800088c <main+0x2f0>)
 8000774:	f008 faa1 	bl	8008cba <HAL_UART_Transmit>
			        }

			  first_entry = 0; // Only run this once when entering Mode 0
 8000778:	4b4e      	ldr	r3, [pc, #312]	@ (80008b4 <main+0x318>)
 800077a:	2200      	movs	r2, #0
 800077c:	701a      	strb	r2, [r3, #0]
		  }



	  if (alarm_triggered_flag) {
 800077e:	4b52      	ldr	r3, [pc, #328]	@ (80008c8 <main+0x32c>)
 8000780:	781b      	ldrb	r3, [r3, #0]
 8000782:	b2db      	uxtb	r3, r3
 8000784:	2b00      	cmp	r3, #0
 8000786:	d05a      	beq.n	800083e <main+0x2a2>
	              handle_recording();
 8000788:	f000 fc96 	bl	80010b8 <handle_recording>

	              // Manage alarm queue (optional)
	              if (current_idx < alarm_count - 1) {
 800078c:	4b4f      	ldr	r3, [pc, #316]	@ (80008cc <main+0x330>)
 800078e:	781b      	ldrb	r3, [r3, #0]
 8000790:	461a      	mov	r2, r3
 8000792:	4b4f      	ldr	r3, [pc, #316]	@ (80008d0 <main+0x334>)
 8000794:	781b      	ldrb	r3, [r3, #0]
 8000796:	3b01      	subs	r3, #1
 8000798:	429a      	cmp	r2, r3
 800079a:	da4c      	bge.n	8000836 <main+0x29a>
	                  current_idx++;
 800079c:	4b4b      	ldr	r3, [pc, #300]	@ (80008cc <main+0x330>)
 800079e:	781b      	ldrb	r3, [r3, #0]
 80007a0:	3301      	adds	r3, #1
 80007a2:	b2da      	uxtb	r2, r3
 80007a4:	4b49      	ldr	r3, [pc, #292]	@ (80008cc <main+0x330>)
 80007a6:	701a      	strb	r2, [r3, #0]
	                  if (rtc_setalarm(&alarm_queue[current_idx]) == HAL_OK) {
 80007a8:	4b48      	ldr	r3, [pc, #288]	@ (80008cc <main+0x330>)
 80007aa:	781b      	ldrb	r3, [r3, #0]
 80007ac:	461a      	mov	r2, r3
 80007ae:	4613      	mov	r3, r2
 80007b0:	00db      	lsls	r3, r3, #3
 80007b2:	1a9b      	subs	r3, r3, r2
 80007b4:	4a47      	ldr	r2, [pc, #284]	@ (80008d4 <main+0x338>)
 80007b6:	4413      	add	r3, r2
 80007b8:	4618      	mov	r0, r3
 80007ba:	f001 fe7d 	bl	80024b8 <rtc_setalarm>
 80007be:	4603      	mov	r3, r0
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d131      	bne.n	8000828 <main+0x28c>
	                      sprintf(uart_buffer, "Next alarm set: %02d:%02d:%02d\n\r",
	                              alarm_queue[current_idx].hour, alarm_queue[current_idx].minute, alarm_queue[current_idx].second);
 80007c4:	4b41      	ldr	r3, [pc, #260]	@ (80008cc <main+0x330>)
 80007c6:	781b      	ldrb	r3, [r3, #0]
 80007c8:	4619      	mov	r1, r3
 80007ca:	4a42      	ldr	r2, [pc, #264]	@ (80008d4 <main+0x338>)
 80007cc:	460b      	mov	r3, r1
 80007ce:	00db      	lsls	r3, r3, #3
 80007d0:	1a5b      	subs	r3, r3, r1
 80007d2:	4413      	add	r3, r2
 80007d4:	781b      	ldrb	r3, [r3, #0]
	                      sprintf(uart_buffer, "Next alarm set: %02d:%02d:%02d\n\r",
 80007d6:	4618      	mov	r0, r3
	                              alarm_queue[current_idx].hour, alarm_queue[current_idx].minute, alarm_queue[current_idx].second);
 80007d8:	4b3c      	ldr	r3, [pc, #240]	@ (80008cc <main+0x330>)
 80007da:	781b      	ldrb	r3, [r3, #0]
 80007dc:	4619      	mov	r1, r3
 80007de:	4a3d      	ldr	r2, [pc, #244]	@ (80008d4 <main+0x338>)
 80007e0:	460b      	mov	r3, r1
 80007e2:	00db      	lsls	r3, r3, #3
 80007e4:	1a5b      	subs	r3, r3, r1
 80007e6:	4413      	add	r3, r2
 80007e8:	3301      	adds	r3, #1
 80007ea:	781b      	ldrb	r3, [r3, #0]
	                      sprintf(uart_buffer, "Next alarm set: %02d:%02d:%02d\n\r",
 80007ec:	461c      	mov	r4, r3
	                              alarm_queue[current_idx].hour, alarm_queue[current_idx].minute, alarm_queue[current_idx].second);
 80007ee:	4b37      	ldr	r3, [pc, #220]	@ (80008cc <main+0x330>)
 80007f0:	781b      	ldrb	r3, [r3, #0]
 80007f2:	4619      	mov	r1, r3
 80007f4:	4a37      	ldr	r2, [pc, #220]	@ (80008d4 <main+0x338>)
 80007f6:	460b      	mov	r3, r1
 80007f8:	00db      	lsls	r3, r3, #3
 80007fa:	1a5b      	subs	r3, r3, r1
 80007fc:	4413      	add	r3, r2
 80007fe:	3302      	adds	r3, #2
 8000800:	781b      	ldrb	r3, [r3, #0]
	                      sprintf(uart_buffer, "Next alarm set: %02d:%02d:%02d\n\r",
 8000802:	9300      	str	r3, [sp, #0]
 8000804:	4623      	mov	r3, r4
 8000806:	4602      	mov	r2, r0
 8000808:	4933      	ldr	r1, [pc, #204]	@ (80008d8 <main+0x33c>)
 800080a:	4834      	ldr	r0, [pc, #208]	@ (80008dc <main+0x340>)
 800080c:	f00d f9f0 	bl	800dbf0 <siprintf>
	                      HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8000810:	4832      	ldr	r0, [pc, #200]	@ (80008dc <main+0x340>)
 8000812:	f7ff fcdd 	bl	80001d0 <strlen>
 8000816:	4603      	mov	r3, r0
 8000818:	b29a      	uxth	r2, r3
 800081a:	f04f 33ff 	mov.w	r3, #4294967295
 800081e:	492f      	ldr	r1, [pc, #188]	@ (80008dc <main+0x340>)
 8000820:	481a      	ldr	r0, [pc, #104]	@ (800088c <main+0x2f0>)
 8000822:	f008 fa4a 	bl	8008cba <HAL_UART_Transmit>
 8000826:	e006      	b.n	8000836 <main+0x29a>
	                  } else {
	                      HAL_UART_Transmit(&huart3, (uint8_t*)"Failed to set next alarm\n\r", 26, HAL_MAX_DELAY);
 8000828:	f04f 33ff 	mov.w	r3, #4294967295
 800082c:	221a      	movs	r2, #26
 800082e:	492c      	ldr	r1, [pc, #176]	@ (80008e0 <main+0x344>)
 8000830:	4816      	ldr	r0, [pc, #88]	@ (800088c <main+0x2f0>)
 8000832:	f008 fa42 	bl	8008cba <HAL_UART_Transmit>
	                  }
	              }

	              alarm_triggered_flag = 0; // Clear the flag after handling
 8000836:	4b24      	ldr	r3, [pc, #144]	@ (80008c8 <main+0x32c>)
 8000838:	2200      	movs	r2, #0
 800083a:	701a      	strb	r2, [r3, #0]
 800083c:	e006      	b.n	800084c <main+0x2b0>
	          } else if (is_recording) {
 800083e:	4b29      	ldr	r3, [pc, #164]	@ (80008e4 <main+0x348>)
 8000840:	781b      	ldrb	r3, [r3, #0]
 8000842:	b2db      	uxtb	r3, r3
 8000844:	2b00      	cmp	r3, #0
 8000846:	d001      	beq.n	800084c <main+0x2b0>
	              // Continue checking save_frequency even if no new alarm
	              handle_recording();
 8000848:	f000 fc36 	bl	80010b8 <handle_recording>
	          }


	  ret = rtc_gettime(&timedate);
 800084c:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8000850:	4618      	mov	r0, r3
 8000852:	f001 fdbc 	bl	80023ce <rtc_gettime>
 8000856:	4603      	mov	r3, r0
 8000858:	461a      	mov	r2, r3
 800085a:	4b0e      	ldr	r3, [pc, #56]	@ (8000894 <main+0x2f8>)
 800085c:	701a      	strb	r2, [r3, #0]
	  if (ret == HAL_OK) {
 800085e:	4b0d      	ldr	r3, [pc, #52]	@ (8000894 <main+0x2f8>)
 8000860:	781b      	ldrb	r3, [r3, #0]
 8000862:	2b00      	cmp	r3, #0
 8000864:	d008      	beq.n	8000878 <main+0x2dc>
		  sprintf(uart_buffer, "current time = %02d:%02d:%02d\n\r", timedate.hour, timedate.minute, timedate.second);
		  HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
#endif
	  }
	  else {
		  HAL_UART_Transmit(&huart3, (uint8_t*)"rtc get time not ok\n\r", 21, HAL_MAX_DELAY);
 8000866:	f04f 33ff 	mov.w	r3, #4294967295
 800086a:	2215      	movs	r2, #21
 800086c:	491e      	ldr	r1, [pc, #120]	@ (80008e8 <main+0x34c>)
 800086e:	4807      	ldr	r0, [pc, #28]	@ (800088c <main+0x2f0>)
 8000870:	f008 fa23 	bl	8008cba <HAL_UART_Transmit>
		  return 1;
 8000874:	2301      	movs	r3, #1
 8000876:	e11f      	b.n	8000ab8 <main+0x51c>
	  }
	  HAL_Delay(1000);
 8000878:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800087c:	f003 f810 	bl	80038a0 <HAL_Delay>
	  break;
 8000880:	e119      	b.n	8000ab6 <main+0x51a>
 8000882:	bf00      	nop
 8000884:	20005630 	.word	0x20005630
 8000888:	20005530 	.word	0x20005530
 800088c:	20000374 	.word	0x20000374
 8000890:	20000330 	.word	0x20000330
 8000894:	200000b0 	.word	0x200000b0
 8000898:	0800f6b0 	.word	0x0800f6b0
 800089c:	0800f6bc 	.word	0x0800f6bc
 80008a0:	20000108 	.word	0x20000108
 80008a4:	0800f84c 	.word	0x0800f84c
 80008a8:	0800f6cc 	.word	0x0800f6cc
 80008ac:	0800f6e0 	.word	0x0800f6e0
 80008b0:	20005462 	.word	0x20005462
 80008b4:	2000001c 	.word	0x2000001c
 80008b8:	0800f6f8 	.word	0x0800f6f8
 80008bc:	0800f71c 	.word	0x0800f71c
 80008c0:	0800f720 	.word	0x0800f720
 80008c4:	0800f748 	.word	0x0800f748
 80008c8:	20005460 	.word	0x20005460
 80008cc:	2000552f 	.word	0x2000552f
 80008d0:	2000552e 	.word	0x2000552e
 80008d4:	200054cc 	.word	0x200054cc
 80008d8:	0800f76c 	.word	0x0800f76c
 80008dc:	2000563c 	.word	0x2000563c
 80008e0:	0800f790 	.word	0x0800f790
 80008e4:	20005461 	.word	0x20005461
 80008e8:	0800f7ac 	.word	0x0800f7ac

	  case 1:
		  if(datarecived)
 80008ec:	4b75      	ldr	r3, [pc, #468]	@ (8000ac4 <main+0x528>)
 80008ee:	781b      	ldrb	r3, [r3, #0]
 80008f0:	b2db      	uxtb	r3, r3
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	f000 80de 	beq.w	8000ab4 <main+0x518>
		  	  {
		  		  //uint8_t eeprom_data[RX_buffersize];
		  		  senddata(rxbuffer, strlen(rxbuffer)); // Send received data
 80008f8:	4873      	ldr	r0, [pc, #460]	@ (8000ac8 <main+0x52c>)
 80008fa:	f7ff fc69 	bl	80001d0 <strlen>
 80008fe:	4603      	mov	r3, r0
 8000900:	b2db      	uxtb	r3, r3
 8000902:	4619      	mov	r1, r3
 8000904:	4870      	ldr	r0, [pc, #448]	@ (8000ac8 <main+0x52c>)
 8000906:	f001 fef1 	bl	80026ec <senddata>

		  		 ret=rtc_gettime(&timedate);
 800090a:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 800090e:	4618      	mov	r0, r3
 8000910:	f001 fd5d 	bl	80023ce <rtc_gettime>
 8000914:	4603      	mov	r3, r0
 8000916:	461a      	mov	r2, r3
 8000918:	4b6c      	ldr	r3, [pc, #432]	@ (8000acc <main+0x530>)
 800091a:	701a      	strb	r2, [r3, #0]
		  		        	  	                	  	            if(ret==HAL_OK)
 800091c:	4b6b      	ldr	r3, [pc, #428]	@ (8000acc <main+0x530>)
 800091e:	781b      	ldrb	r3, [r3, #0]
 8000920:	2b00      	cmp	r3, #0
 8000922:	d135      	bne.n	8000990 <main+0x3f4>
		  		        	  	                	  	            {
		  		        	  	                	  	          	  sprintf(uart_buffer,"current time = %02d:%02d:%02d\n\r",timedate.hour,timedate.minute,timedate.second);
 8000924:	f897 3100 	ldrb.w	r3, [r7, #256]	@ 0x100
 8000928:	461a      	mov	r2, r3
 800092a:	f897 3101 	ldrb.w	r3, [r7, #257]	@ 0x101
 800092e:	4619      	mov	r1, r3
 8000930:	f897 3102 	ldrb.w	r3, [r7, #258]	@ 0x102
 8000934:	9300      	str	r3, [sp, #0]
 8000936:	460b      	mov	r3, r1
 8000938:	4965      	ldr	r1, [pc, #404]	@ (8000ad0 <main+0x534>)
 800093a:	4866      	ldr	r0, [pc, #408]	@ (8000ad4 <main+0x538>)
 800093c:	f00d f958 	bl	800dbf0 <siprintf>
		  		        	  	                	  	          	  HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8000940:	4864      	ldr	r0, [pc, #400]	@ (8000ad4 <main+0x538>)
 8000942:	f7ff fc45 	bl	80001d0 <strlen>
 8000946:	4603      	mov	r3, r0
 8000948:	b29a      	uxth	r2, r3
 800094a:	f04f 33ff 	mov.w	r3, #4294967295
 800094e:	4961      	ldr	r1, [pc, #388]	@ (8000ad4 <main+0x538>)
 8000950:	4861      	ldr	r0, [pc, #388]	@ (8000ad8 <main+0x53c>)
 8000952:	f008 f9b2 	bl	8008cba <HAL_UART_Transmit>
		  		        	  	                	  	          	  sprintf(uart_buffer,"current date = %02d/%02d/20%02d\n\r",timedate.day,timedate.month,timedate.year);
 8000956:	f897 3103 	ldrb.w	r3, [r7, #259]	@ 0x103
 800095a:	461a      	mov	r2, r3
 800095c:	f897 3104 	ldrb.w	r3, [r7, #260]	@ 0x104
 8000960:	4619      	mov	r1, r3
 8000962:	f897 3105 	ldrb.w	r3, [r7, #261]	@ 0x105
 8000966:	9300      	str	r3, [sp, #0]
 8000968:	460b      	mov	r3, r1
 800096a:	495c      	ldr	r1, [pc, #368]	@ (8000adc <main+0x540>)
 800096c:	4859      	ldr	r0, [pc, #356]	@ (8000ad4 <main+0x538>)
 800096e:	f00d f93f 	bl	800dbf0 <siprintf>
		  		        	  	                	  	          	  HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8000972:	4858      	ldr	r0, [pc, #352]	@ (8000ad4 <main+0x538>)
 8000974:	f7ff fc2c 	bl	80001d0 <strlen>
 8000978:	4603      	mov	r3, r0
 800097a:	b29a      	uxth	r2, r3
 800097c:	f04f 33ff 	mov.w	r3, #4294967295
 8000980:	4954      	ldr	r1, [pc, #336]	@ (8000ad4 <main+0x538>)
 8000982:	4855      	ldr	r0, [pc, #340]	@ (8000ad8 <main+0x53c>)
 8000984:	f008 f999 	bl	8008cba <HAL_UART_Transmit>
		  		        	  	                	  	          	  HAL_Delay(100);
 8000988:	2064      	movs	r0, #100	@ 0x64
 800098a:	f002 ff89 	bl	80038a0 <HAL_Delay>
 800098e:	e009      	b.n	80009a4 <main+0x408>
		  		        	  	                	  	            }
		  		        	  	                	  	            else
		  		        	  	                	  	            {
		  		        	  	                	  	          	  HAL_UART_Transmit(&huart3, (uint8_t*)"rtc get time notok\n\r", 20, HAL_MAX_DELAY);
 8000990:	f04f 33ff 	mov.w	r3, #4294967295
 8000994:	2214      	movs	r2, #20
 8000996:	4952      	ldr	r1, [pc, #328]	@ (8000ae0 <main+0x544>)
 8000998:	484f      	ldr	r0, [pc, #316]	@ (8000ad8 <main+0x53c>)
 800099a:	f008 f98e 	bl	8008cba <HAL_UART_Transmit>
		  		        	  	                	  	          	  HAL_Delay(100);
 800099e:	2064      	movs	r0, #100	@ 0x64
 80009a0:	f002 ff7e 	bl	80038a0 <HAL_Delay>
		  		        	  	                	  	            }

		  		        	  	                	  	      parse_and_print((char*)rxbuffer);
 80009a4:	4848      	ldr	r0, [pc, #288]	@ (8000ac8 <main+0x52c>)
 80009a6:	f001 ff37 	bl	8002818 <parse_and_print>

		  		  char rxCopy[RX_buffersize];
		  		  strcpy(rxCopy, (char*)eeprom_data);*/


		  		  ret=rtc_gettime(&timedate);
 80009aa:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 80009ae:	4618      	mov	r0, r3
 80009b0:	f001 fd0d 	bl	80023ce <rtc_gettime>
 80009b4:	4603      	mov	r3, r0
 80009b6:	461a      	mov	r2, r3
 80009b8:	4b44      	ldr	r3, [pc, #272]	@ (8000acc <main+0x530>)
 80009ba:	701a      	strb	r2, [r3, #0]
		  		  if(ret==HAL_OK)
 80009bc:	4b43      	ldr	r3, [pc, #268]	@ (8000acc <main+0x530>)
 80009be:	781b      	ldrb	r3, [r3, #0]
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d135      	bne.n	8000a30 <main+0x494>
		  		  {
		  			  sprintf(uart_buffer,"current time = %02d:%02d:%02d\n\r",timedate.hour,timedate.minute,timedate.second);
 80009c4:	f897 3100 	ldrb.w	r3, [r7, #256]	@ 0x100
 80009c8:	461a      	mov	r2, r3
 80009ca:	f897 3101 	ldrb.w	r3, [r7, #257]	@ 0x101
 80009ce:	4619      	mov	r1, r3
 80009d0:	f897 3102 	ldrb.w	r3, [r7, #258]	@ 0x102
 80009d4:	9300      	str	r3, [sp, #0]
 80009d6:	460b      	mov	r3, r1
 80009d8:	493d      	ldr	r1, [pc, #244]	@ (8000ad0 <main+0x534>)
 80009da:	483e      	ldr	r0, [pc, #248]	@ (8000ad4 <main+0x538>)
 80009dc:	f00d f908 	bl	800dbf0 <siprintf>
		  			  HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 80009e0:	483c      	ldr	r0, [pc, #240]	@ (8000ad4 <main+0x538>)
 80009e2:	f7ff fbf5 	bl	80001d0 <strlen>
 80009e6:	4603      	mov	r3, r0
 80009e8:	b29a      	uxth	r2, r3
 80009ea:	f04f 33ff 	mov.w	r3, #4294967295
 80009ee:	4939      	ldr	r1, [pc, #228]	@ (8000ad4 <main+0x538>)
 80009f0:	4839      	ldr	r0, [pc, #228]	@ (8000ad8 <main+0x53c>)
 80009f2:	f008 f962 	bl	8008cba <HAL_UART_Transmit>
		  			  sprintf(uart_buffer,"current date = %02d/%02d/20%02d\n\r",timedate.day,timedate.month,timedate.year);
 80009f6:	f897 3103 	ldrb.w	r3, [r7, #259]	@ 0x103
 80009fa:	461a      	mov	r2, r3
 80009fc:	f897 3104 	ldrb.w	r3, [r7, #260]	@ 0x104
 8000a00:	4619      	mov	r1, r3
 8000a02:	f897 3105 	ldrb.w	r3, [r7, #261]	@ 0x105
 8000a06:	9300      	str	r3, [sp, #0]
 8000a08:	460b      	mov	r3, r1
 8000a0a:	4934      	ldr	r1, [pc, #208]	@ (8000adc <main+0x540>)
 8000a0c:	4831      	ldr	r0, [pc, #196]	@ (8000ad4 <main+0x538>)
 8000a0e:	f00d f8ef 	bl	800dbf0 <siprintf>
		  			  HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8000a12:	4830      	ldr	r0, [pc, #192]	@ (8000ad4 <main+0x538>)
 8000a14:	f7ff fbdc 	bl	80001d0 <strlen>
 8000a18:	4603      	mov	r3, r0
 8000a1a:	b29a      	uxth	r2, r3
 8000a1c:	f04f 33ff 	mov.w	r3, #4294967295
 8000a20:	492c      	ldr	r1, [pc, #176]	@ (8000ad4 <main+0x538>)
 8000a22:	482d      	ldr	r0, [pc, #180]	@ (8000ad8 <main+0x53c>)
 8000a24:	f008 f949 	bl	8008cba <HAL_UART_Transmit>
		  			  HAL_Delay(100);
 8000a28:	2064      	movs	r0, #100	@ 0x64
 8000a2a:	f002 ff39 	bl	80038a0 <HAL_Delay>
 8000a2e:	e009      	b.n	8000a44 <main+0x4a8>
		  		  }
		  		  else
		  		  {
		  			  HAL_UART_Transmit(&huart3, (uint8_t*)"rtc get time notok\n\r", 20, HAL_MAX_DELAY);
 8000a30:	f04f 33ff 	mov.w	r3, #4294967295
 8000a34:	2214      	movs	r2, #20
 8000a36:	492a      	ldr	r1, [pc, #168]	@ (8000ae0 <main+0x544>)
 8000a38:	4827      	ldr	r0, [pc, #156]	@ (8000ad8 <main+0x53c>)
 8000a3a:	f008 f93e 	bl	8008cba <HAL_UART_Transmit>
		  			  HAL_Delay(100);
 8000a3e:	2064      	movs	r0, #100	@ 0x64
 8000a40:	f002 ff2e 	bl	80038a0 <HAL_Delay>
		  		  }

		  		  //parse_and_print((char*)rxCopy);
		  		  mode = 0; // Switch to Debug Mode after writing config
 8000a44:	4b27      	ldr	r3, [pc, #156]	@ (8000ae4 <main+0x548>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	701a      	strb	r2, [r3, #0]
		  		  HAL_UART_Transmit(&huart3, (uint8_t*)"Switching to Debug Mode\n\r", 25, HAL_MAX_DELAY);
 8000a4a:	f04f 33ff 	mov.w	r3, #4294967295
 8000a4e:	2219      	movs	r2, #25
 8000a50:	4925      	ldr	r1, [pc, #148]	@ (8000ae8 <main+0x54c>)
 8000a52:	4821      	ldr	r0, [pc, #132]	@ (8000ad8 <main+0x53c>)
 8000a54:	f008 f931 	bl	8008cba <HAL_UART_Transmit>


		  		  datarecived = 0;
 8000a58:	4b1a      	ldr	r3, [pc, #104]	@ (8000ac4 <main+0x528>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	701a      	strb	r2, [r3, #0]
		  		  rxindex = 0;
 8000a5e:	4b23      	ldr	r3, [pc, #140]	@ (8000aec <main+0x550>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	701a      	strb	r2, [r3, #0]
		  		  memset(rxbuffer, 0, RX_buffersize); // Clear buffer
 8000a64:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000a68:	2100      	movs	r1, #0
 8000a6a:	4817      	ldr	r0, [pc, #92]	@ (8000ac8 <main+0x52c>)
 8000a6c:	f00d f988 	bl	800dd80 <memset>
		  		  HAL_UART_Receive_IT(&huart3, (uint8_t *)&rxbuffer[rxindex], 1);
 8000a70:	4b1e      	ldr	r3, [pc, #120]	@ (8000aec <main+0x550>)
 8000a72:	781b      	ldrb	r3, [r3, #0]
 8000a74:	b2db      	uxtb	r3, r3
 8000a76:	461a      	mov	r2, r3
 8000a78:	4b13      	ldr	r3, [pc, #76]	@ (8000ac8 <main+0x52c>)
 8000a7a:	4413      	add	r3, r2
 8000a7c:	2201      	movs	r2, #1
 8000a7e:	4619      	mov	r1, r3
 8000a80:	4815      	ldr	r0, [pc, #84]	@ (8000ad8 <main+0x53c>)
 8000a82:	f008 f9ac 	bl	8008dde <HAL_UART_Receive_IT>
		  		  HAL_UART_Receive_IT(&huart2, (uint8_t*)&rxbuffer[rxindex], 1);
 8000a86:	4b19      	ldr	r3, [pc, #100]	@ (8000aec <main+0x550>)
 8000a88:	781b      	ldrb	r3, [r3, #0]
 8000a8a:	b2db      	uxtb	r3, r3
 8000a8c:	461a      	mov	r2, r3
 8000a8e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ac8 <main+0x52c>)
 8000a90:	4413      	add	r3, r2
 8000a92:	2201      	movs	r2, #1
 8000a94:	4619      	mov	r1, r3
 8000a96:	4816      	ldr	r0, [pc, #88]	@ (8000af0 <main+0x554>)
 8000a98:	f008 f9a1 	bl	8008dde <HAL_UART_Receive_IT>
		  	  }
		  break;
 8000a9c:	e00a      	b.n	8000ab4 <main+0x518>

	  default:
	          HAL_UART_Transmit(&huart3, (uint8_t*)"Invalid mode\n\r", 14, HAL_MAX_DELAY);
 8000a9e:	f04f 33ff 	mov.w	r3, #4294967295
 8000aa2:	220e      	movs	r2, #14
 8000aa4:	4913      	ldr	r1, [pc, #76]	@ (8000af4 <main+0x558>)
 8000aa6:	480c      	ldr	r0, [pc, #48]	@ (8000ad8 <main+0x53c>)
 8000aa8:	f008 f907 	bl	8008cba <HAL_UART_Transmit>
	          mode = 1; // Reset to config mode if something goes wrong
 8000aac:	4b0d      	ldr	r3, [pc, #52]	@ (8000ae4 <main+0x548>)
 8000aae:	2201      	movs	r2, #1
 8000ab0:	701a      	strb	r2, [r3, #0]
	          break;
 8000ab2:	e000      	b.n	8000ab6 <main+0x51a>
		  break;
 8000ab4:	bf00      	nop
	  switch(mode)
 8000ab6:	e601      	b.n	80006bc <main+0x120>

	  }

  /* USER CODE END 3 */
}
}
 8000ab8:	4618      	mov	r0, r3
 8000aba:	f507 7786 	add.w	r7, r7, #268	@ 0x10c
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd90      	pop	{r4, r7, pc}
 8000ac2:	bf00      	nop
 8000ac4:	20005631 	.word	0x20005631
 8000ac8:	20005530 	.word	0x20005530
 8000acc:	200000b0 	.word	0x200000b0
 8000ad0:	0800f7c4 	.word	0x0800f7c4
 8000ad4:	2000563c 	.word	0x2000563c
 8000ad8:	20000374 	.word	0x20000374
 8000adc:	0800f7e4 	.word	0x0800f7e4
 8000ae0:	0800f808 	.word	0x0800f808
 8000ae4:	20005462 	.word	0x20005462
 8000ae8:	0800f820 	.word	0x0800f820
 8000aec:	20005630 	.word	0x20005630
 8000af0:	20000330 	.word	0x20000330
 8000af4:	0800f83c 	.word	0x0800f83c

08000af8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b094      	sub	sp, #80	@ 0x50
 8000afc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000afe:	f107 0320 	add.w	r3, r7, #32
 8000b02:	2230      	movs	r2, #48	@ 0x30
 8000b04:	2100      	movs	r1, #0
 8000b06:	4618      	mov	r0, r3
 8000b08:	f00d f93a 	bl	800dd80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b0c:	f107 030c 	add.w	r3, r7, #12
 8000b10:	2200      	movs	r2, #0
 8000b12:	601a      	str	r2, [r3, #0]
 8000b14:	605a      	str	r2, [r3, #4]
 8000b16:	609a      	str	r2, [r3, #8]
 8000b18:	60da      	str	r2, [r3, #12]
 8000b1a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	60bb      	str	r3, [r7, #8]
 8000b20:	4b28      	ldr	r3, [pc, #160]	@ (8000bc4 <SystemClock_Config+0xcc>)
 8000b22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b24:	4a27      	ldr	r2, [pc, #156]	@ (8000bc4 <SystemClock_Config+0xcc>)
 8000b26:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b2a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b2c:	4b25      	ldr	r3, [pc, #148]	@ (8000bc4 <SystemClock_Config+0xcc>)
 8000b2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b30:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b34:	60bb      	str	r3, [r7, #8]
 8000b36:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b38:	2300      	movs	r3, #0
 8000b3a:	607b      	str	r3, [r7, #4]
 8000b3c:	4b22      	ldr	r3, [pc, #136]	@ (8000bc8 <SystemClock_Config+0xd0>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	4a21      	ldr	r2, [pc, #132]	@ (8000bc8 <SystemClock_Config+0xd0>)
 8000b42:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b46:	6013      	str	r3, [r2, #0]
 8000b48:	4b1f      	ldr	r3, [pc, #124]	@ (8000bc8 <SystemClock_Config+0xd0>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b50:	607b      	str	r3, [r7, #4]
 8000b52:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b54:	2301      	movs	r3, #1
 8000b56:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b58:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b5c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b5e:	2302      	movs	r3, #2
 8000b60:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b62:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000b66:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000b68:	2304      	movs	r3, #4
 8000b6a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 165;
 8000b6c:	23a5      	movs	r3, #165	@ 0xa5
 8000b6e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b70:	2302      	movs	r3, #2
 8000b72:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000b74:	2307      	movs	r3, #7
 8000b76:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b78:	f107 0320 	add.w	r3, r7, #32
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	f006 faef 	bl	8007160 <HAL_RCC_OscConfig>
 8000b82:	4603      	mov	r3, r0
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d001      	beq.n	8000b8c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000b88:	f001 f942 	bl	8001e10 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b8c:	230f      	movs	r3, #15
 8000b8e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b90:	2302      	movs	r3, #2
 8000b92:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b94:	2300      	movs	r3, #0
 8000b96:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000b98:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000b9c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000b9e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ba2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000ba4:	f107 030c 	add.w	r3, r7, #12
 8000ba8:	2105      	movs	r1, #5
 8000baa:	4618      	mov	r0, r3
 8000bac:	f006 fd50 	bl	8007650 <HAL_RCC_ClockConfig>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d001      	beq.n	8000bba <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000bb6:	f001 f92b 	bl	8001e10 <Error_Handler>
  }
}
 8000bba:	bf00      	nop
 8000bbc:	3750      	adds	r7, #80	@ 0x50
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bd80      	pop	{r7, pc}
 8000bc2:	bf00      	nop
 8000bc4:	40023800 	.word	0x40023800
 8000bc8:	40007000 	.word	0x40007000

08000bcc <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b084      	sub	sp, #16
 8000bd0:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000bd2:	463b      	mov	r3, r7
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	601a      	str	r2, [r3, #0]
 8000bd8:	605a      	str	r2, [r3, #4]
 8000bda:	609a      	str	r2, [r3, #8]
 8000bdc:	60da      	str	r2, [r3, #12]

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000bde:	2301      	movs	r3, #1
 8000be0:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 50;
 8000be2:	2332      	movs	r3, #50	@ 0x32
 8000be4:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000be6:	2302      	movs	r3, #2
 8000be8:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000bea:	463b      	mov	r3, r7
 8000bec:	4618      	mov	r0, r3
 8000bee:	f006 ff4f 	bl	8007a90 <HAL_RCCEx_PeriphCLKConfig>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d001      	beq.n	8000bfc <PeriphCommonClock_Config+0x30>
  {
    Error_Handler();
 8000bf8:	f001 f90a 	bl	8001e10 <Error_Handler>
  }
}
 8000bfc:	bf00      	nop
 8000bfe:	3710      	adds	r7, #16
 8000c00:	46bd      	mov	sp, r7
 8000c02:	bd80      	pop	{r7, pc}

08000c04 <MX_I2C1_Init>:
  * @param None
  * @retval None
  */

static void MX_I2C1_Init(void)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000c08:	4b12      	ldr	r3, [pc, #72]	@ (8000c54 <MX_I2C1_Init+0x50>)
 8000c0a:	4a13      	ldr	r2, [pc, #76]	@ (8000c58 <MX_I2C1_Init+0x54>)
 8000c0c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000c0e:	4b11      	ldr	r3, [pc, #68]	@ (8000c54 <MX_I2C1_Init+0x50>)
 8000c10:	4a12      	ldr	r2, [pc, #72]	@ (8000c5c <MX_I2C1_Init+0x58>)
 8000c12:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000c14:	4b0f      	ldr	r3, [pc, #60]	@ (8000c54 <MX_I2C1_Init+0x50>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000c1a:	4b0e      	ldr	r3, [pc, #56]	@ (8000c54 <MX_I2C1_Init+0x50>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000c20:	4b0c      	ldr	r3, [pc, #48]	@ (8000c54 <MX_I2C1_Init+0x50>)
 8000c22:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000c26:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000c28:	4b0a      	ldr	r3, [pc, #40]	@ (8000c54 <MX_I2C1_Init+0x50>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000c2e:	4b09      	ldr	r3, [pc, #36]	@ (8000c54 <MX_I2C1_Init+0x50>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000c34:	4b07      	ldr	r3, [pc, #28]	@ (8000c54 <MX_I2C1_Init+0x50>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000c3a:	4b06      	ldr	r3, [pc, #24]	@ (8000c54 <MX_I2C1_Init+0x50>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000c40:	4804      	ldr	r0, [pc, #16]	@ (8000c54 <MX_I2C1_Init+0x50>)
 8000c42:	f003 fd4b 	bl	80046dc <HAL_I2C_Init>
 8000c46:	4603      	mov	r3, r0
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d001      	beq.n	8000c50 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000c4c:	f001 f8e0 	bl	8001e10 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000c50:	bf00      	nop
 8000c52:	bd80      	pop	{r7, pc}
 8000c54:	20000108 	.word	0x20000108
 8000c58:	40005400 	.word	0x40005400
 8000c5c:	000186a0 	.word	0x000186a0

08000c60 <MX_I2C2_Init>:

static void MX_I2C2_Init(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000c64:	4b12      	ldr	r3, [pc, #72]	@ (8000cb0 <MX_I2C2_Init+0x50>)
 8000c66:	4a13      	ldr	r2, [pc, #76]	@ (8000cb4 <MX_I2C2_Init+0x54>)
 8000c68:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8000c6a:	4b11      	ldr	r3, [pc, #68]	@ (8000cb0 <MX_I2C2_Init+0x50>)
 8000c6c:	4a12      	ldr	r2, [pc, #72]	@ (8000cb8 <MX_I2C2_Init+0x58>)
 8000c6e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000c70:	4b0f      	ldr	r3, [pc, #60]	@ (8000cb0 <MX_I2C2_Init+0x50>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000c76:	4b0e      	ldr	r3, [pc, #56]	@ (8000cb0 <MX_I2C2_Init+0x50>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000c7c:	4b0c      	ldr	r3, [pc, #48]	@ (8000cb0 <MX_I2C2_Init+0x50>)
 8000c7e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000c82:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000c84:	4b0a      	ldr	r3, [pc, #40]	@ (8000cb0 <MX_I2C2_Init+0x50>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000c8a:	4b09      	ldr	r3, [pc, #36]	@ (8000cb0 <MX_I2C2_Init+0x50>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000c90:	4b07      	ldr	r3, [pc, #28]	@ (8000cb0 <MX_I2C2_Init+0x50>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000c96:	4b06      	ldr	r3, [pc, #24]	@ (8000cb0 <MX_I2C2_Init+0x50>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000c9c:	4804      	ldr	r0, [pc, #16]	@ (8000cb0 <MX_I2C2_Init+0x50>)
 8000c9e:	f003 fd1d 	bl	80046dc <HAL_I2C_Init>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d001      	beq.n	8000cac <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000ca8:	f001 f8b2 	bl	8001e10 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000cac:	bf00      	nop
 8000cae:	bd80      	pop	{r7, pc}
 8000cb0:	200000b4 	.word	0x200000b4
 8000cb4:	40005800 	.word	0x40005800
 8000cb8:	000186a0 	.word	0x000186a0

08000cbc <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8000cc0:	4b13      	ldr	r3, [pc, #76]	@ (8000d10 <MX_I2S2_Init+0x54>)
 8000cc2:	4a14      	ldr	r2, [pc, #80]	@ (8000d14 <MX_I2S2_Init+0x58>)
 8000cc4:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_SLAVE_RX;
 8000cc6:	4b12      	ldr	r3, [pc, #72]	@ (8000d10 <MX_I2S2_Init+0x54>)
 8000cc8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000ccc:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8000cce:	4b10      	ldr	r3, [pc, #64]	@ (8000d10 <MX_I2S2_Init+0x54>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B_EXTENDED;
 8000cd4:	4b0e      	ldr	r3, [pc, #56]	@ (8000d10 <MX_I2S2_Init+0x54>)
 8000cd6:	2201      	movs	r2, #1
 8000cd8:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8000cda:	4b0d      	ldr	r3, [pc, #52]	@ (8000d10 <MX_I2S2_Init+0x54>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_16K;
 8000ce0:	4b0b      	ldr	r3, [pc, #44]	@ (8000d10 <MX_I2S2_Init+0x54>)
 8000ce2:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 8000ce6:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8000ce8:	4b09      	ldr	r3, [pc, #36]	@ (8000d10 <MX_I2S2_Init+0x54>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8000cee:	4b08      	ldr	r3, [pc, #32]	@ (8000d10 <MX_I2S2_Init+0x54>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000cf4:	4b06      	ldr	r3, [pc, #24]	@ (8000d10 <MX_I2S2_Init+0x54>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8000cfa:	4805      	ldr	r0, [pc, #20]	@ (8000d10 <MX_I2S2_Init+0x54>)
 8000cfc:	f005 fa50 	bl	80061a0 <HAL_I2S_Init>
 8000d00:	4603      	mov	r3, r0
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d001      	beq.n	8000d0a <MX_I2S2_Init+0x4e>
  {
    Error_Handler();
 8000d06:	f001 f883 	bl	8001e10 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8000d0a:	bf00      	nop
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	bf00      	nop
 8000d10:	2000015c 	.word	0x2000015c
 8000d14:	40003800 	.word	0x40003800

08000d18 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000d1c:	4b13      	ldr	r3, [pc, #76]	@ (8000d6c <MX_I2S3_Init+0x54>)
 8000d1e:	4a14      	ldr	r2, [pc, #80]	@ (8000d70 <MX_I2S3_Init+0x58>)
 8000d20:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_SLAVE_RX;
 8000d22:	4b12      	ldr	r3, [pc, #72]	@ (8000d6c <MX_I2S3_Init+0x54>)
 8000d24:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000d28:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000d2a:	4b10      	ldr	r3, [pc, #64]	@ (8000d6c <MX_I2S3_Init+0x54>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B_EXTENDED;
 8000d30:	4b0e      	ldr	r3, [pc, #56]	@ (8000d6c <MX_I2S3_Init+0x54>)
 8000d32:	2201      	movs	r2, #1
 8000d34:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8000d36:	4b0d      	ldr	r3, [pc, #52]	@ (8000d6c <MX_I2S3_Init+0x54>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_16K;
 8000d3c:	4b0b      	ldr	r3, [pc, #44]	@ (8000d6c <MX_I2S3_Init+0x54>)
 8000d3e:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 8000d42:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000d44:	4b09      	ldr	r3, [pc, #36]	@ (8000d6c <MX_I2S3_Init+0x54>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000d4a:	4b08      	ldr	r3, [pc, #32]	@ (8000d6c <MX_I2S3_Init+0x54>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000d50:	4b06      	ldr	r3, [pc, #24]	@ (8000d6c <MX_I2S3_Init+0x54>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8000d56:	4805      	ldr	r0, [pc, #20]	@ (8000d6c <MX_I2S3_Init+0x54>)
 8000d58:	f005 fa22 	bl	80061a0 <HAL_I2S_Init>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d001      	beq.n	8000d66 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8000d62:	f001 f855 	bl	8001e10 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8000d66:	bf00      	nop
 8000d68:	bd80      	pop	{r7, pc}
 8000d6a:	bf00      	nop
 8000d6c:	200001a4 	.word	0x200001a4
 8000d70:	40003c00 	.word	0x40003c00

08000d74 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8000d78:	4b0c      	ldr	r3, [pc, #48]	@ (8000dac <MX_SDIO_SD_Init+0x38>)
 8000d7a:	4a0d      	ldr	r2, [pc, #52]	@ (8000db0 <MX_SDIO_SD_Init+0x3c>)
 8000d7c:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8000d7e:	4b0b      	ldr	r3, [pc, #44]	@ (8000dac <MX_SDIO_SD_Init+0x38>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8000d84:	4b09      	ldr	r3, [pc, #36]	@ (8000dac <MX_SDIO_SD_Init+0x38>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8000d8a:	4b08      	ldr	r3, [pc, #32]	@ (8000dac <MX_SDIO_SD_Init+0x38>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8000d90:	4b06      	ldr	r3, [pc, #24]	@ (8000dac <MX_SDIO_SD_Init+0x38>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8000d96:	4b05      	ldr	r3, [pc, #20]	@ (8000dac <MX_SDIO_SD_Init+0x38>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 4;
 8000d9c:	4b03      	ldr	r3, [pc, #12]	@ (8000dac <MX_SDIO_SD_Init+0x38>)
 8000d9e:	2204      	movs	r2, #4
 8000da0:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */
//  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;

  /* USER CODE END SDIO_Init 2 */

}
 8000da2:	bf00      	nop
 8000da4:	46bd      	mov	sp, r7
 8000da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000daa:	4770      	bx	lr
 8000dac:	200002ac 	.word	0x200002ac
 8000db0:	40012c00 	.word	0x40012c00

08000db4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000db8:	4b11      	ldr	r3, [pc, #68]	@ (8000e00 <MX_USART2_UART_Init+0x4c>)
 8000dba:	4a12      	ldr	r2, [pc, #72]	@ (8000e04 <MX_USART2_UART_Init+0x50>)
 8000dbc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000dbe:	4b10      	ldr	r3, [pc, #64]	@ (8000e00 <MX_USART2_UART_Init+0x4c>)
 8000dc0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000dc4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000dc6:	4b0e      	ldr	r3, [pc, #56]	@ (8000e00 <MX_USART2_UART_Init+0x4c>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000dcc:	4b0c      	ldr	r3, [pc, #48]	@ (8000e00 <MX_USART2_UART_Init+0x4c>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000dd2:	4b0b      	ldr	r3, [pc, #44]	@ (8000e00 <MX_USART2_UART_Init+0x4c>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000dd8:	4b09      	ldr	r3, [pc, #36]	@ (8000e00 <MX_USART2_UART_Init+0x4c>)
 8000dda:	220c      	movs	r2, #12
 8000ddc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000dde:	4b08      	ldr	r3, [pc, #32]	@ (8000e00 <MX_USART2_UART_Init+0x4c>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000de4:	4b06      	ldr	r3, [pc, #24]	@ (8000e00 <MX_USART2_UART_Init+0x4c>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000dea:	4805      	ldr	r0, [pc, #20]	@ (8000e00 <MX_USART2_UART_Init+0x4c>)
 8000dec:	f007 ff18 	bl	8008c20 <HAL_UART_Init>
 8000df0:	4603      	mov	r3, r0
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d001      	beq.n	8000dfa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000df6:	f001 f80b 	bl	8001e10 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000dfa:	bf00      	nop
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	20000330 	.word	0x20000330
 8000e04:	40004400 	.word	0x40004400

08000e08 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000e0c:	4b11      	ldr	r3, [pc, #68]	@ (8000e54 <MX_USART3_UART_Init+0x4c>)
 8000e0e:	4a12      	ldr	r2, [pc, #72]	@ (8000e58 <MX_USART3_UART_Init+0x50>)
 8000e10:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8000e12:	4b10      	ldr	r3, [pc, #64]	@ (8000e54 <MX_USART3_UART_Init+0x4c>)
 8000e14:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000e18:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000e1a:	4b0e      	ldr	r3, [pc, #56]	@ (8000e54 <MX_USART3_UART_Init+0x4c>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000e20:	4b0c      	ldr	r3, [pc, #48]	@ (8000e54 <MX_USART3_UART_Init+0x4c>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000e26:	4b0b      	ldr	r3, [pc, #44]	@ (8000e54 <MX_USART3_UART_Init+0x4c>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000e2c:	4b09      	ldr	r3, [pc, #36]	@ (8000e54 <MX_USART3_UART_Init+0x4c>)
 8000e2e:	220c      	movs	r2, #12
 8000e30:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e32:	4b08      	ldr	r3, [pc, #32]	@ (8000e54 <MX_USART3_UART_Init+0x4c>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e38:	4b06      	ldr	r3, [pc, #24]	@ (8000e54 <MX_USART3_UART_Init+0x4c>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000e3e:	4805      	ldr	r0, [pc, #20]	@ (8000e54 <MX_USART3_UART_Init+0x4c>)
 8000e40:	f007 feee 	bl	8008c20 <HAL_UART_Init>
 8000e44:	4603      	mov	r3, r0
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d001      	beq.n	8000e4e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000e4a:	f000 ffe1 	bl	8001e10 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000e4e:	bf00      	nop
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	bf00      	nop
 8000e54:	20000374 	.word	0x20000374
 8000e58:	40004800 	.word	0x40004800

08000e5c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b082      	sub	sp, #8
 8000e60:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000e62:	2300      	movs	r3, #0
 8000e64:	607b      	str	r3, [r7, #4]
 8000e66:	4b10      	ldr	r3, [pc, #64]	@ (8000ea8 <MX_DMA_Init+0x4c>)
 8000e68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e6a:	4a0f      	ldr	r2, [pc, #60]	@ (8000ea8 <MX_DMA_Init+0x4c>)
 8000e6c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000e70:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e72:	4b0d      	ldr	r3, [pc, #52]	@ (8000ea8 <MX_DMA_Init+0x4c>)
 8000e74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e76:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000e7a:	607b      	str	r3, [r7, #4]
 8000e7c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000e7e:	2200      	movs	r2, #0
 8000e80:	2100      	movs	r1, #0
 8000e82:	200b      	movs	r0, #11
 8000e84:	f002 fe0b 	bl	8003a9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000e88:	200b      	movs	r0, #11
 8000e8a:	f002 fe24 	bl	8003ad6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8000e8e:	2200      	movs	r2, #0
 8000e90:	2100      	movs	r1, #0
 8000e92:	200e      	movs	r0, #14
 8000e94:	f002 fe03 	bl	8003a9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000e98:	200e      	movs	r0, #14
 8000e9a:	f002 fe1c 	bl	8003ad6 <HAL_NVIC_EnableIRQ>

}
 8000e9e:	bf00      	nop
 8000ea0:	3708      	adds	r7, #8
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	40023800 	.word	0x40023800

08000eac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b08c      	sub	sp, #48	@ 0x30
 8000eb0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eb2:	f107 031c 	add.w	r3, r7, #28
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	601a      	str	r2, [r3, #0]
 8000eba:	605a      	str	r2, [r3, #4]
 8000ebc:	609a      	str	r2, [r3, #8]
 8000ebe:	60da      	str	r2, [r3, #12]
 8000ec0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	61bb      	str	r3, [r7, #24]
 8000ec6:	4b5e      	ldr	r3, [pc, #376]	@ (8001040 <MX_GPIO_Init+0x194>)
 8000ec8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eca:	4a5d      	ldr	r2, [pc, #372]	@ (8001040 <MX_GPIO_Init+0x194>)
 8000ecc:	f043 0310 	orr.w	r3, r3, #16
 8000ed0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ed2:	4b5b      	ldr	r3, [pc, #364]	@ (8001040 <MX_GPIO_Init+0x194>)
 8000ed4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ed6:	f003 0310 	and.w	r3, r3, #16
 8000eda:	61bb      	str	r3, [r7, #24]
 8000edc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ede:	2300      	movs	r3, #0
 8000ee0:	617b      	str	r3, [r7, #20]
 8000ee2:	4b57      	ldr	r3, [pc, #348]	@ (8001040 <MX_GPIO_Init+0x194>)
 8000ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ee6:	4a56      	ldr	r2, [pc, #344]	@ (8001040 <MX_GPIO_Init+0x194>)
 8000ee8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000eec:	6313      	str	r3, [r2, #48]	@ 0x30
 8000eee:	4b54      	ldr	r3, [pc, #336]	@ (8001040 <MX_GPIO_Init+0x194>)
 8000ef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ef2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000ef6:	617b      	str	r3, [r7, #20]
 8000ef8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000efa:	2300      	movs	r3, #0
 8000efc:	613b      	str	r3, [r7, #16]
 8000efe:	4b50      	ldr	r3, [pc, #320]	@ (8001040 <MX_GPIO_Init+0x194>)
 8000f00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f02:	4a4f      	ldr	r2, [pc, #316]	@ (8001040 <MX_GPIO_Init+0x194>)
 8000f04:	f043 0304 	orr.w	r3, r3, #4
 8000f08:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f0a:	4b4d      	ldr	r3, [pc, #308]	@ (8001040 <MX_GPIO_Init+0x194>)
 8000f0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f0e:	f003 0304 	and.w	r3, r3, #4
 8000f12:	613b      	str	r3, [r7, #16]
 8000f14:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f16:	2300      	movs	r3, #0
 8000f18:	60fb      	str	r3, [r7, #12]
 8000f1a:	4b49      	ldr	r3, [pc, #292]	@ (8001040 <MX_GPIO_Init+0x194>)
 8000f1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f1e:	4a48      	ldr	r2, [pc, #288]	@ (8001040 <MX_GPIO_Init+0x194>)
 8000f20:	f043 0301 	orr.w	r3, r3, #1
 8000f24:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f26:	4b46      	ldr	r3, [pc, #280]	@ (8001040 <MX_GPIO_Init+0x194>)
 8000f28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f2a:	f003 0301 	and.w	r3, r3, #1
 8000f2e:	60fb      	str	r3, [r7, #12]
 8000f30:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f32:	2300      	movs	r3, #0
 8000f34:	60bb      	str	r3, [r7, #8]
 8000f36:	4b42      	ldr	r3, [pc, #264]	@ (8001040 <MX_GPIO_Init+0x194>)
 8000f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f3a:	4a41      	ldr	r2, [pc, #260]	@ (8001040 <MX_GPIO_Init+0x194>)
 8000f3c:	f043 0302 	orr.w	r3, r3, #2
 8000f40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f42:	4b3f      	ldr	r3, [pc, #252]	@ (8001040 <MX_GPIO_Init+0x194>)
 8000f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f46:	f003 0302 	and.w	r3, r3, #2
 8000f4a:	60bb      	str	r3, [r7, #8]
 8000f4c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f4e:	2300      	movs	r3, #0
 8000f50:	607b      	str	r3, [r7, #4]
 8000f52:	4b3b      	ldr	r3, [pc, #236]	@ (8001040 <MX_GPIO_Init+0x194>)
 8000f54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f56:	4a3a      	ldr	r2, [pc, #232]	@ (8001040 <MX_GPIO_Init+0x194>)
 8000f58:	f043 0308 	orr.w	r3, r3, #8
 8000f5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f5e:	4b38      	ldr	r3, [pc, #224]	@ (8001040 <MX_GPIO_Init+0x194>)
 8000f60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f62:	f003 0308 	and.w	r3, r3, #8
 8000f66:	607b      	str	r3, [r7, #4]
 8000f68:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_1, GPIO_PIN_RESET);
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	2132      	movs	r1, #50	@ 0x32
 8000f6e:	4835      	ldr	r0, [pc, #212]	@ (8001044 <MX_GPIO_Init+0x198>)
 8000f70:	f003 fb82 	bl	8004678 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_3
 8000f74:	2200      	movs	r2, #0
 8000f76:	f24b 0178 	movw	r1, #45176	@ 0xb078
 8000f7a:	4833      	ldr	r0, [pc, #204]	@ (8001048 <MX_GPIO_Init+0x19c>)
 8000f7c:	f003 fb7c 	bl	8004678 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);
 8000f80:	2200      	movs	r2, #0
 8000f82:	f44f 6160 	mov.w	r1, #3584	@ 0xe00
 8000f86:	4831      	ldr	r0, [pc, #196]	@ (800104c <MX_GPIO_Init+0x1a0>)
 8000f88:	f003 fb76 	bl	8004678 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE2 */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000f8c:	2304      	movs	r3, #4
 8000f8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000f90:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8000f94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f96:	2301      	movs	r3, #1
 8000f98:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f9a:	f107 031c 	add.w	r3, r7, #28
 8000f9e:	4619      	mov	r1, r3
 8000fa0:	4828      	ldr	r0, [pc, #160]	@ (8001044 <MX_GPIO_Init+0x198>)
 8000fa2:	f003 f9b5 	bl	8004310 <HAL_GPIO_Init>


  /*Configure GPIO pins : PE4 PE5 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_1;
 8000fa6:	2332      	movs	r3, #50	@ 0x32
 8000fa8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000faa:	2301      	movs	r3, #1
 8000fac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000fb6:	f107 031c 	add.w	r3, r7, #28
 8000fba:	4619      	mov	r1, r3
 8000fbc:	4821      	ldr	r0, [pc, #132]	@ (8001044 <MX_GPIO_Init+0x198>)
 8000fbe:	f003 f9a7 	bl	8004310 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD15 PD3
                           PD4 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_3
 8000fc2:	f24b 0378 	movw	r3, #45176	@ 0xb078
 8000fc6:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fc8:	2301      	movs	r3, #1
 8000fca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000fd4:	f107 031c 	add.w	r3, r7, #28
 8000fd8:	4619      	mov	r1, r3
 8000fda:	481b      	ldr	r0, [pc, #108]	@ (8001048 <MX_GPIO_Init+0x19c>)
 8000fdc:	f003 f998 	bl	8004310 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA9 PA10 PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8000fe0:	f44f 6360 	mov.w	r3, #3584	@ 0xe00
 8000fe4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fea:	2300      	movs	r3, #0
 8000fec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ff2:	f107 031c 	add.w	r3, r7, #28
 8000ff6:	4619      	mov	r1, r3
 8000ff8:	4814      	ldr	r0, [pc, #80]	@ (800104c <MX_GPIO_Init+0x1a0>)
 8000ffa:	f003 f989 	bl	8004310 <HAL_GPIO_Init>



  /*Configure GPIO pin : PD0 */

  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000ffe:	2301      	movs	r3, #1
 8001000:	61fb      	str	r3, [r7, #28]

  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001002:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001006:	623b      	str	r3, [r7, #32]

  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001008:	2301      	movs	r3, #1
 800100a:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800100c:	f107 031c 	add.w	r3, r7, #28
 8001010:	4619      	mov	r1, r3
 8001012:	480d      	ldr	r0, [pc, #52]	@ (8001048 <MX_GPIO_Init+0x19c>)
 8001014:	f003 f97c 	bl	8004310 <HAL_GPIO_Init>


  /* EXTI interrupt init*/
    HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001018:	2200      	movs	r2, #0
 800101a:	2100      	movs	r1, #0
 800101c:	2006      	movs	r0, #6
 800101e:	f002 fd3e 	bl	8003a9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001022:	2006      	movs	r0, #6
 8001024:	f002 fd57 	bl	8003ad6 <HAL_NVIC_EnableIRQ>


    HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8001028:	2200      	movs	r2, #0
 800102a:	2100      	movs	r1, #0
 800102c:	2008      	movs	r0, #8
 800102e:	f002 fd36 	bl	8003a9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001032:	2008      	movs	r0, #8
 8001034:	f002 fd4f 	bl	8003ad6 <HAL_NVIC_EnableIRQ>


/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001038:	bf00      	nop
 800103a:	3730      	adds	r7, #48	@ 0x30
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	40023800 	.word	0x40023800
 8001044:	40021000 	.word	0x40021000
 8001048:	40020c00 	.word	0x40020c00
 800104c:	40020000 	.word	0x40020000

08001050 <I2C1_ClockConfig>:





HAL_StatusTypeDef I2C1_ClockConfig(void) {
 8001050:	b580      	push	{r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af00      	add	r7, sp, #0
    // Enable the clock for I2C1 (APB1 peripheral)
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001056:	2300      	movs	r3, #0
 8001058:	607b      	str	r3, [r7, #4]
 800105a:	4b13      	ldr	r3, [pc, #76]	@ (80010a8 <I2C1_ClockConfig+0x58>)
 800105c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800105e:	4a12      	ldr	r2, [pc, #72]	@ (80010a8 <I2C1_ClockConfig+0x58>)
 8001060:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001064:	6413      	str	r3, [r2, #64]	@ 0x40
 8001066:	4b10      	ldr	r3, [pc, #64]	@ (80010a8 <I2C1_ClockConfig+0x58>)
 8001068:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800106a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800106e:	607b      	str	r3, [r7, #4]
 8001070:	687b      	ldr	r3, [r7, #4]

    // Optional: Verify clock is enabled by checking the RCC register
    if (__HAL_RCC_I2C1_IS_CLK_ENABLED()) {
 8001072:	4b0d      	ldr	r3, [pc, #52]	@ (80010a8 <I2C1_ClockConfig+0x58>)
 8001074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001076:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800107a:	2b00      	cmp	r3, #0
 800107c:	d008      	beq.n	8001090 <I2C1_ClockConfig+0x40>
        HAL_UART_Transmit(&huart3, (uint8_t*)"I2C1 clock enabled\n\r", 20, HAL_MAX_DELAY);
 800107e:	f04f 33ff 	mov.w	r3, #4294967295
 8001082:	2214      	movs	r2, #20
 8001084:	4909      	ldr	r1, [pc, #36]	@ (80010ac <I2C1_ClockConfig+0x5c>)
 8001086:	480a      	ldr	r0, [pc, #40]	@ (80010b0 <I2C1_ClockConfig+0x60>)
 8001088:	f007 fe17 	bl	8008cba <HAL_UART_Transmit>
        return HAL_OK;
 800108c:	2300      	movs	r3, #0
 800108e:	e007      	b.n	80010a0 <I2C1_ClockConfig+0x50>
    } else {
        HAL_UART_Transmit(&huart3, (uint8_t*)"I2C1 clock enable failed\n\r", 26, HAL_MAX_DELAY);
 8001090:	f04f 33ff 	mov.w	r3, #4294967295
 8001094:	221a      	movs	r2, #26
 8001096:	4907      	ldr	r1, [pc, #28]	@ (80010b4 <I2C1_ClockConfig+0x64>)
 8001098:	4805      	ldr	r0, [pc, #20]	@ (80010b0 <I2C1_ClockConfig+0x60>)
 800109a:	f007 fe0e 	bl	8008cba <HAL_UART_Transmit>
        return HAL_ERROR;
 800109e:	2301      	movs	r3, #1
    }
}
 80010a0:	4618      	mov	r0, r3
 80010a2:	3708      	adds	r7, #8
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	40023800 	.word	0x40023800
 80010ac:	0800f854 	.word	0x0800f854
 80010b0:	20000374 	.word	0x20000374
 80010b4:	0800f86c 	.word	0x0800f86c

080010b8 <handle_recording>:


void handle_recording(void)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	af00      	add	r7, sp, #0
    if (!is_recording) {
 80010bc:	4b19      	ldr	r3, [pc, #100]	@ (8001124 <handle_recording+0x6c>)
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d119      	bne.n	80010fa <handle_recording+0x42>
        if (Start_Recording() == 0) {
 80010c6:	f000 f891 	bl	80011ec <Start_Recording>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d10d      	bne.n	80010ec <handle_recording+0x34>
            is_recording = 1;
 80010d0:	4b14      	ldr	r3, [pc, #80]	@ (8001124 <handle_recording+0x6c>)
 80010d2:	2201      	movs	r2, #1
 80010d4:	701a      	strb	r2, [r3, #0]
            save_frequency = 0; // Reset save_frequency to start fresh
 80010d6:	4b14      	ldr	r3, [pc, #80]	@ (8001128 <handle_recording+0x70>)
 80010d8:	2200      	movs	r2, #0
 80010da:	601a      	str	r2, [r3, #0]
            HAL_UART_Transmit(&huart3, (uint8_t*)"Recording started due to alarm\n\r", 32, HAL_MAX_DELAY);
 80010dc:	f04f 33ff 	mov.w	r3, #4294967295
 80010e0:	2220      	movs	r2, #32
 80010e2:	4912      	ldr	r1, [pc, #72]	@ (800112c <handle_recording+0x74>)
 80010e4:	4812      	ldr	r0, [pc, #72]	@ (8001130 <handle_recording+0x78>)
 80010e6:	f007 fde8 	bl	8008cba <HAL_UART_Transmit>
 80010ea:	e006      	b.n	80010fa <handle_recording+0x42>
        } else {
            HAL_UART_Transmit(&huart3, (uint8_t*)"Failed to start recording\n\r", 27, HAL_MAX_DELAY);
 80010ec:	f04f 33ff 	mov.w	r3, #4294967295
 80010f0:	221b      	movs	r2, #27
 80010f2:	4910      	ldr	r1, [pc, #64]	@ (8001134 <handle_recording+0x7c>)
 80010f4:	480e      	ldr	r0, [pc, #56]	@ (8001130 <handle_recording+0x78>)
 80010f6:	f007 fde0 	bl	8008cba <HAL_UART_Transmit>
        //sprintf(uart_buffer, "save_frequency = %lu\n\r", save_frequency);
        //HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);


    // Check save_frequency condition
    if (is_recording && save_frequency >= 1880) {
 80010fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001124 <handle_recording+0x6c>)
 80010fc:	781b      	ldrb	r3, [r3, #0]
 80010fe:	b2db      	uxtb	r3, r3
 8001100:	2b00      	cmp	r3, #0
 8001102:	d00c      	beq.n	800111e <handle_recording+0x66>
 8001104:	4b08      	ldr	r3, [pc, #32]	@ (8001128 <handle_recording+0x70>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f5b3 6feb 	cmp.w	r3, #1880	@ 0x758
 800110c:	db07      	blt.n	800111e <handle_recording+0x66>
        stop_recording();
 800110e:	f000 fa4f 	bl	80015b0 <stop_recording>
        is_recording = 0;
 8001112:	4b04      	ldr	r3, [pc, #16]	@ (8001124 <handle_recording+0x6c>)
 8001114:	2200      	movs	r2, #0
 8001116:	701a      	strb	r2, [r3, #0]
        //HAL_UART_Transmit(&huart3, (uint8_t*)"Recording stopped (save_frequency >= 1880)\n\r", 44, HAL_MAX_DELAY);
        HAL_Delay(100); // Safe in main loop context
 8001118:	2064      	movs	r0, #100	@ 0x64
 800111a:	f002 fbc1 	bl	80038a0 <HAL_Delay>
    }
}
 800111e:	bf00      	nop
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	20005461 	.word	0x20005461
 8001128:	20005458 	.word	0x20005458
 800112c:	0800f888 	.word	0x0800f888
 8001130:	20000374 	.word	0x20000374
 8001134:	0800f8ac 	.word	0x0800f8ac

08001138 <HAL_GPIO_EXTI_Callback>:



void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b084      	sub	sp, #16
 800113c:	af00      	add	r7, sp, #0
 800113e:	4603      	mov	r3, r0
 8001140:	80fb      	strh	r3, [r7, #6]

	static uint32_t last_trigger_time = 0;
	    uint32_t current_time = HAL_GetTick();
 8001142:	f002 fba1 	bl	8003888 <HAL_GetTick>
 8001146:	60f8      	str	r0, [r7, #12]

    if (GPIO_Pin == GPIO_PIN_0) {
 8001148:	88fb      	ldrh	r3, [r7, #6]
 800114a:	2b01      	cmp	r3, #1
 800114c:	d111      	bne.n	8001172 <HAL_GPIO_EXTI_Callback+0x3a>
        if (rtc_check_alarm_flag() == 1) {
 800114e:	f001 fa6f 	bl	8002630 <rtc_check_alarm_flag>
 8001152:	4603      	mov	r3, r0
 8001154:	2b01      	cmp	r3, #1
 8001156:	d136      	bne.n	80011c6 <HAL_GPIO_EXTI_Callback+0x8e>
            alarm_triggered_flag = 1; // Raise flag for main loop
 8001158:	4b1c      	ldr	r3, [pc, #112]	@ (80011cc <HAL_GPIO_EXTI_Callback+0x94>)
 800115a:	2201      	movs	r2, #1
 800115c:	701a      	strb	r2, [r3, #0]
            rtc_clearalarm();         // Clear the alarm flag
 800115e:	f001 fa47 	bl	80025f0 <rtc_clearalarm>
            HAL_UART_Transmit(&huart3, (uint8_t*)"Alarm interrupt triggered!\n\r", 28, HAL_MAX_DELAY);
 8001162:	f04f 33ff 	mov.w	r3, #4294967295
 8001166:	221c      	movs	r2, #28
 8001168:	4919      	ldr	r1, [pc, #100]	@ (80011d0 <HAL_GPIO_EXTI_Callback+0x98>)
 800116a:	481a      	ldr	r0, [pc, #104]	@ (80011d4 <HAL_GPIO_EXTI_Callback+0x9c>)
 800116c:	f007 fda5 	bl	8008cba <HAL_UART_Transmit>
 8001170:	e029      	b.n	80011c6 <HAL_GPIO_EXTI_Callback+0x8e>
        }
    }

    else if (GPIO_Pin == GPIO_PIN_2) { // EXTI2 for PE2
 8001172:	88fb      	ldrh	r3, [r7, #6]
 8001174:	2b04      	cmp	r3, #4
 8001176:	d126      	bne.n	80011c6 <HAL_GPIO_EXTI_Callback+0x8e>

    	if ((current_time - last_trigger_time) < 50) {
 8001178:	4b17      	ldr	r3, [pc, #92]	@ (80011d8 <HAL_GPIO_EXTI_Callback+0xa0>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	68fa      	ldr	r2, [r7, #12]
 800117e:	1ad3      	subs	r3, r2, r3
 8001180:	2b31      	cmp	r3, #49	@ 0x31
 8001182:	d91f      	bls.n	80011c4 <HAL_GPIO_EXTI_Callback+0x8c>
    	            return;
    	        }

    	        last_trigger_time = current_time;
 8001184:	4a14      	ldr	r2, [pc, #80]	@ (80011d8 <HAL_GPIO_EXTI_Callback+0xa0>)
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	6013      	str	r3, [r2, #0]

            if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_2) == GPIO_PIN_RESET) {
 800118a:	2104      	movs	r1, #4
 800118c:	4813      	ldr	r0, [pc, #76]	@ (80011dc <HAL_GPIO_EXTI_Callback+0xa4>)
 800118e:	f003 fa5b 	bl	8004648 <HAL_GPIO_ReadPin>
 8001192:	4603      	mov	r3, r0
 8001194:	2b00      	cmp	r3, #0
 8001196:	d10a      	bne.n	80011ae <HAL_GPIO_EXTI_Callback+0x76>
                mode = 1; // VCC (high)
 8001198:	4b11      	ldr	r3, [pc, #68]	@ (80011e0 <HAL_GPIO_EXTI_Callback+0xa8>)
 800119a:	2201      	movs	r2, #1
 800119c:	701a      	strb	r2, [r3, #0]
                HAL_UART_Transmit(&huart3, (uint8_t*)"EXTI2: Mode set to 1\n\r", 28, HAL_MAX_DELAY);
 800119e:	f04f 33ff 	mov.w	r3, #4294967295
 80011a2:	221c      	movs	r2, #28
 80011a4:	490f      	ldr	r1, [pc, #60]	@ (80011e4 <HAL_GPIO_EXTI_Callback+0xac>)
 80011a6:	480b      	ldr	r0, [pc, #44]	@ (80011d4 <HAL_GPIO_EXTI_Callback+0x9c>)
 80011a8:	f007 fd87 	bl	8008cba <HAL_UART_Transmit>
 80011ac:	e00b      	b.n	80011c6 <HAL_GPIO_EXTI_Callback+0x8e>
            } else {
                mode = 0; // Ground (low)
 80011ae:	4b0c      	ldr	r3, [pc, #48]	@ (80011e0 <HAL_GPIO_EXTI_Callback+0xa8>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	701a      	strb	r2, [r3, #0]
                HAL_UART_Transmit(&huart3, (uint8_t*)"EXTI2: Mode set to 0\n\r", 28, HAL_MAX_DELAY);
 80011b4:	f04f 33ff 	mov.w	r3, #4294967295
 80011b8:	221c      	movs	r2, #28
 80011ba:	490b      	ldr	r1, [pc, #44]	@ (80011e8 <HAL_GPIO_EXTI_Callback+0xb0>)
 80011bc:	4805      	ldr	r0, [pc, #20]	@ (80011d4 <HAL_GPIO_EXTI_Callback+0x9c>)
 80011be:	f007 fd7c 	bl	8008cba <HAL_UART_Transmit>
 80011c2:	e000      	b.n	80011c6 <HAL_GPIO_EXTI_Callback+0x8e>
    	            return;
 80011c4:	bf00      	nop
            }
        }

}
 80011c6:	3710      	adds	r7, #16
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	20005460 	.word	0x20005460
 80011d0:	0800f8c8 	.word	0x0800f8c8
 80011d4:	20000374 	.word	0x20000374
 80011d8:	200054c8 	.word	0x200054c8
 80011dc:	40021000 	.word	0x40021000
 80011e0:	20005462 	.word	0x20005462
 80011e4:	0800f8e8 	.word	0x0800f8e8
 80011e8:	0800f900 	.word	0x0800f900

080011ec <Start_Recording>:




int Start_Recording(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b082      	sub	sp, #8
 80011f0:	af00      	add	r7, sp, #0
    /********************************************************************************************************** SD card ***/
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_SET); // OE SD 1 and 2
 80011f2:	2201      	movs	r2, #1
 80011f4:	2108      	movs	r1, #8
 80011f6:	48a9      	ldr	r0, [pc, #676]	@ (800149c <Start_Recording+0x2b0>)
 80011f8:	f003 fa3e 	bl	8004678 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_SET);
 80011fc:	2201      	movs	r2, #1
 80011fe:	2110      	movs	r1, #16
 8001200:	48a6      	ldr	r0, [pc, #664]	@ (800149c <Start_Recording+0x2b0>)
 8001202:	f003 fa39 	bl	8004678 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_5, GPIO_PIN_SET); // OE SD 3 and 4
 8001206:	2201      	movs	r2, #1
 8001208:	2120      	movs	r1, #32
 800120a:	48a4      	ldr	r0, [pc, #656]	@ (800149c <Start_Recording+0x2b0>)
 800120c:	f003 fa34 	bl	8004678 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6, GPIO_PIN_SET);
 8001210:	2201      	movs	r2, #1
 8001212:	2140      	movs	r1, #64	@ 0x40
 8001214:	48a1      	ldr	r0, [pc, #644]	@ (800149c <Start_Recording+0x2b0>)
 8001216:	f003 fa2f 	bl	8004678 <HAL_GPIO_WritePin>

    /********************************************************************************************************** SD 1 ***/
    message("Message: %s\r\n", "________________SD Card 1___________________________\r\n");
 800121a:	49a1      	ldr	r1, [pc, #644]	@ (80014a0 <Start_Recording+0x2b4>)
 800121c:	48a1      	ldr	r0, [pc, #644]	@ (80014a4 <Start_Recording+0x2b8>)
 800121e:	f000 fdd5 	bl	8001dcc <message>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_RESET); // OE Pin pulled low SD 1 and 2
 8001222:	2200      	movs	r2, #0
 8001224:	2108      	movs	r1, #8
 8001226:	489d      	ldr	r0, [pc, #628]	@ (800149c <Start_Recording+0x2b0>)
 8001228:	f003 fa26 	bl	8004678 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_RESET); // SEL Pin pulled low SD 1
 800122c:	2200      	movs	r2, #0
 800122e:	2110      	movs	r1, #16
 8001230:	489a      	ldr	r0, [pc, #616]	@ (800149c <Start_Recording+0x2b0>)
 8001232:	f003 fa21 	bl	8004678 <HAL_GPIO_WritePin>

    message("Message: %s\r\n", "________________Started to Stor 2 files in SD Card 1___________________________\r\n");
 8001236:	499c      	ldr	r1, [pc, #624]	@ (80014a8 <Start_Recording+0x2bc>)
 8001238:	489a      	ldr	r0, [pc, #616]	@ (80014a4 <Start_Recording+0x2b8>)
 800123a:	f000 fdc7 	bl	8001dcc <message>

    fresult = f_mount(&fs_local, "/", 1);
 800123e:	2201      	movs	r2, #1
 8001240:	499a      	ldr	r1, [pc, #616]	@ (80014ac <Start_Recording+0x2c0>)
 8001242:	489b      	ldr	r0, [pc, #620]	@ (80014b0 <Start_Recording+0x2c4>)
 8001244:	f00b fa68 	bl	800c718 <f_mount>
 8001248:	4603      	mov	r3, r0
 800124a:	461a      	mov	r2, r3
 800124c:	4b99      	ldr	r3, [pc, #612]	@ (80014b4 <Start_Recording+0x2c8>)
 800124e:	701a      	strb	r2, [r3, #0]
    if (fresult != FR_OK) {
 8001250:	4b98      	ldr	r3, [pc, #608]	@ (80014b4 <Start_Recording+0x2c8>)
 8001252:	781b      	ldrb	r3, [r3, #0]
 8001254:	2b00      	cmp	r3, #0
 8001256:	d005      	beq.n	8001264 <Start_Recording+0x78>
        message("ERROR!!! in mounting SD CARD...\r\n");
 8001258:	4897      	ldr	r0, [pc, #604]	@ (80014b8 <Start_Recording+0x2cc>)
 800125a:	f000 fdb7 	bl	8001dcc <message>
        return -1;
 800125e:	f04f 33ff 	mov.w	r3, #4294967295
 8001262:	e190      	b.n	8001586 <Start_Recording+0x39a>
    }

    History_update();
 8001264:	f000 fb90 	bl	8001988 <History_update>


    sprintf(File_name_1, "file_%d_1.wav", number);
 8001268:	4b94      	ldr	r3, [pc, #592]	@ (80014bc <Start_Recording+0x2d0>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	461a      	mov	r2, r3
 800126e:	4994      	ldr	r1, [pc, #592]	@ (80014c0 <Start_Recording+0x2d4>)
 8001270:	4894      	ldr	r0, [pc, #592]	@ (80014c4 <Start_Recording+0x2d8>)
 8001272:	f00c fcbd 	bl	800dbf0 <siprintf>
    sprintf(File_name_2, "file_%d_2.wav", number);
 8001276:	4b91      	ldr	r3, [pc, #580]	@ (80014bc <Start_Recording+0x2d0>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	461a      	mov	r2, r3
 800127c:	4992      	ldr	r1, [pc, #584]	@ (80014c8 <Start_Recording+0x2dc>)
 800127e:	4893      	ldr	r0, [pc, #588]	@ (80014cc <Start_Recording+0x2e0>)
 8001280:	f00c fcb6 	bl	800dbf0 <siprintf>

    fresult = f_stat(File_name_1, &fno_local);
 8001284:	4992      	ldr	r1, [pc, #584]	@ (80014d0 <Start_Recording+0x2e4>)
 8001286:	488f      	ldr	r0, [pc, #572]	@ (80014c4 <Start_Recording+0x2d8>)
 8001288:	f00c fa13 	bl	800d6b2 <f_stat>
 800128c:	4603      	mov	r3, r0
 800128e:	461a      	mov	r2, r3
 8001290:	4b88      	ldr	r3, [pc, #544]	@ (80014b4 <Start_Recording+0x2c8>)
 8001292:	701a      	strb	r2, [r3, #0]
    fresult = f_stat(File_name_2, &fno_local);
 8001294:	498e      	ldr	r1, [pc, #568]	@ (80014d0 <Start_Recording+0x2e4>)
 8001296:	488d      	ldr	r0, [pc, #564]	@ (80014cc <Start_Recording+0x2e0>)
 8001298:	f00c fa0b 	bl	800d6b2 <f_stat>
 800129c:	4603      	mov	r3, r0
 800129e:	461a      	mov	r2, r3
 80012a0:	4b84      	ldr	r3, [pc, #528]	@ (80014b4 <Start_Recording+0x2c8>)
 80012a2:	701a      	strb	r2, [r3, #0]
    if (fresult == FR_OK) {
 80012a4:	4b83      	ldr	r3, [pc, #524]	@ (80014b4 <Start_Recording+0x2c8>)
 80012a6:	781b      	ldrb	r3, [r3, #0]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d106      	bne.n	80012ba <Start_Recording+0xce>
        message("ERROR!!! *%s* already exists!!!!\r\n use Update_File \r\n", "FILE1.txt");
 80012ac:	4989      	ldr	r1, [pc, #548]	@ (80014d4 <Start_Recording+0x2e8>)
 80012ae:	488a      	ldr	r0, [pc, #552]	@ (80014d8 <Start_Recording+0x2ec>)
 80012b0:	f000 fd8c 	bl	8001dcc <message>
        return -1;
 80012b4:	f04f 33ff 	mov.w	r3, #4294967295
 80012b8:	e165      	b.n	8001586 <Start_Recording+0x39a>
    } else {
        fresult = f_open(&file_1, File_name_1, FA_CREATE_ALWAYS | FA_READ | FA_WRITE);
 80012ba:	220b      	movs	r2, #11
 80012bc:	4981      	ldr	r1, [pc, #516]	@ (80014c4 <Start_Recording+0x2d8>)
 80012be:	4887      	ldr	r0, [pc, #540]	@ (80014dc <Start_Recording+0x2f0>)
 80012c0:	f00b fa70 	bl	800c7a4 <f_open>
 80012c4:	4603      	mov	r3, r0
 80012c6:	461a      	mov	r2, r3
 80012c8:	4b7a      	ldr	r3, [pc, #488]	@ (80014b4 <Start_Recording+0x2c8>)
 80012ca:	701a      	strb	r2, [r3, #0]
        if (fresult != FR_OK) {
 80012cc:	4b79      	ldr	r3, [pc, #484]	@ (80014b4 <Start_Recording+0x2c8>)
 80012ce:	781b      	ldrb	r3, [r3, #0]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d009      	beq.n	80012e8 <Start_Recording+0xfc>
            message("ERROR!!! No. %d in creating file *%s*\r\n", fresult, File_name_1);
 80012d4:	4b77      	ldr	r3, [pc, #476]	@ (80014b4 <Start_Recording+0x2c8>)
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	4a7a      	ldr	r2, [pc, #488]	@ (80014c4 <Start_Recording+0x2d8>)
 80012da:	4619      	mov	r1, r3
 80012dc:	4880      	ldr	r0, [pc, #512]	@ (80014e0 <Start_Recording+0x2f4>)
 80012de:	f000 fd75 	bl	8001dcc <message>
            return -1;
 80012e2:	f04f 33ff 	mov.w	r3, #4294967295
 80012e6:	e14e      	b.n	8001586 <Start_Recording+0x39a>
        }
        fresult = f_open(&file_2, File_name_2, FA_CREATE_ALWAYS | FA_READ | FA_WRITE);
 80012e8:	220b      	movs	r2, #11
 80012ea:	4978      	ldr	r1, [pc, #480]	@ (80014cc <Start_Recording+0x2e0>)
 80012ec:	487d      	ldr	r0, [pc, #500]	@ (80014e4 <Start_Recording+0x2f8>)
 80012ee:	f00b fa59 	bl	800c7a4 <f_open>
 80012f2:	4603      	mov	r3, r0
 80012f4:	461a      	mov	r2, r3
 80012f6:	4b6f      	ldr	r3, [pc, #444]	@ (80014b4 <Start_Recording+0x2c8>)
 80012f8:	701a      	strb	r2, [r3, #0]
        if (fresult != FR_OK) {
 80012fa:	4b6e      	ldr	r3, [pc, #440]	@ (80014b4 <Start_Recording+0x2c8>)
 80012fc:	781b      	ldrb	r3, [r3, #0]
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d009      	beq.n	8001316 <Start_Recording+0x12a>
            message("ERROR!!! No. %d in creating file *%s*\r\n", fresult, File_name_2);
 8001302:	4b6c      	ldr	r3, [pc, #432]	@ (80014b4 <Start_Recording+0x2c8>)
 8001304:	781b      	ldrb	r3, [r3, #0]
 8001306:	4a71      	ldr	r2, [pc, #452]	@ (80014cc <Start_Recording+0x2e0>)
 8001308:	4619      	mov	r1, r3
 800130a:	4875      	ldr	r0, [pc, #468]	@ (80014e0 <Start_Recording+0x2f4>)
 800130c:	f000 fd5e 	bl	8001dcc <message>
            return -1;
 8001310:	f04f 33ff 	mov.w	r3, #4294967295
 8001314:	e137      	b.n	8001586 <Start_Recording+0x39a>
        }
        fresult = f_close(&file_1);
 8001316:	4871      	ldr	r0, [pc, #452]	@ (80014dc <Start_Recording+0x2f0>)
 8001318:	f00b ff7d 	bl	800d216 <f_close>
 800131c:	4603      	mov	r3, r0
 800131e:	461a      	mov	r2, r3
 8001320:	4b64      	ldr	r3, [pc, #400]	@ (80014b4 <Start_Recording+0x2c8>)
 8001322:	701a      	strb	r2, [r3, #0]
        fresult = f_close(&file_2);
 8001324:	486f      	ldr	r0, [pc, #444]	@ (80014e4 <Start_Recording+0x2f8>)
 8001326:	f00b ff76 	bl	800d216 <f_close>
 800132a:	4603      	mov	r3, r0
 800132c:	461a      	mov	r2, r3
 800132e:	4b61      	ldr	r3, [pc, #388]	@ (80014b4 <Start_Recording+0x2c8>)
 8001330:	701a      	strb	r2, [r3, #0]
        if (fresult != FR_OK) message("ERROR No. %d in closing file *%s*\r\n", fresult, File_name_1);
 8001332:	4b60      	ldr	r3, [pc, #384]	@ (80014b4 <Start_Recording+0x2c8>)
 8001334:	781b      	ldrb	r3, [r3, #0]
 8001336:	2b00      	cmp	r3, #0
 8001338:	d006      	beq.n	8001348 <Start_Recording+0x15c>
 800133a:	4b5e      	ldr	r3, [pc, #376]	@ (80014b4 <Start_Recording+0x2c8>)
 800133c:	781b      	ldrb	r3, [r3, #0]
 800133e:	4a61      	ldr	r2, [pc, #388]	@ (80014c4 <Start_Recording+0x2d8>)
 8001340:	4619      	mov	r1, r3
 8001342:	4869      	ldr	r0, [pc, #420]	@ (80014e8 <Start_Recording+0x2fc>)
 8001344:	f000 fd42 	bl	8001dcc <message>
    }

    f_open(&file_1, File_name_1, FA_OPEN_APPEND | FA_WRITE);
 8001348:	2232      	movs	r2, #50	@ 0x32
 800134a:	495e      	ldr	r1, [pc, #376]	@ (80014c4 <Start_Recording+0x2d8>)
 800134c:	4863      	ldr	r0, [pc, #396]	@ (80014dc <Start_Recording+0x2f0>)
 800134e:	f00b fa29 	bl	800c7a4 <f_open>
    f_open(&file_2, File_name_2, FA_OPEN_APPEND | FA_WRITE);
 8001352:	2232      	movs	r2, #50	@ 0x32
 8001354:	495d      	ldr	r1, [pc, #372]	@ (80014cc <Start_Recording+0x2e0>)
 8001356:	4863      	ldr	r0, [pc, #396]	@ (80014e4 <Start_Recording+0x2f8>)
 8001358:	f00b fa24 	bl	800c7a4 <f_open>

    //read_and_print_registers();

    WavProcess_EncInit(DEFAULT_AUDIO_IN_FREQ, pHeaderBuff);
 800135c:	4963      	ldr	r1, [pc, #396]	@ (80014ec <Start_Recording+0x300>)
 800135e:	f44f 507a 	mov.w	r0, #16000	@ 0x3e80
 8001362:	f000 fbd1 	bl	8001b08 <WavProcess_EncInit>
    f_write(&file_1, pHeaderBuff, 44, (void *)&byteswritten);
 8001366:	4b62      	ldr	r3, [pc, #392]	@ (80014f0 <Start_Recording+0x304>)
 8001368:	222c      	movs	r2, #44	@ 0x2c
 800136a:	4960      	ldr	r1, [pc, #384]	@ (80014ec <Start_Recording+0x300>)
 800136c:	485b      	ldr	r0, [pc, #364]	@ (80014dc <Start_Recording+0x2f0>)
 800136e:	f00b fd40 	bl	800cdf2 <f_write>
    f_write(&file_2, pHeaderBuff, 44, (void *)&byteswritten);
 8001372:	4b5f      	ldr	r3, [pc, #380]	@ (80014f0 <Start_Recording+0x304>)
 8001374:	222c      	movs	r2, #44	@ 0x2c
 8001376:	495d      	ldr	r1, [pc, #372]	@ (80014ec <Start_Recording+0x300>)
 8001378:	485a      	ldr	r0, [pc, #360]	@ (80014e4 <Start_Recording+0x2f8>)
 800137a:	f00b fd3a 	bl	800cdf2 <f_write>

    memset(audio_buffer_1, 0, sizeof(audio_buffer_1));
 800137e:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8001382:	2100      	movs	r1, #0
 8001384:	485b      	ldr	r0, [pc, #364]	@ (80014f4 <Start_Recording+0x308>)
 8001386:	f00c fcfb 	bl	800dd80 <memset>
    memset(audio_buffer_2, 0, sizeof(audio_buffer_2));
 800138a:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 800138e:	2100      	movs	r1, #0
 8001390:	4859      	ldr	r0, [pc, #356]	@ (80014f8 <Start_Recording+0x30c>)
 8001392:	f00c fcf5 	bl	800dd80 <memset>

    message("Message: %s\r\n", "________________ Recording Started _____________\r\n");
 8001396:	4959      	ldr	r1, [pc, #356]	@ (80014fc <Start_Recording+0x310>)
 8001398:	4842      	ldr	r0, [pc, #264]	@ (80014a4 <Start_Recording+0x2b8>)
 800139a:	f000 fd17 	bl	8001dcc <message>

    // Stop any ongoing DMA
    HAL_I2S_DMAStop(&hi2s2);
 800139e:	4858      	ldr	r0, [pc, #352]	@ (8001500 <Start_Recording+0x314>)
 80013a0:	f005 f8fa 	bl	8006598 <HAL_I2S_DMAStop>
    HAL_I2S_DMAStop(&hi2s3);
 80013a4:	4857      	ldr	r0, [pc, #348]	@ (8001504 <Start_Recording+0x318>)
 80013a6:	f005 f8f7 	bl	8006598 <HAL_I2S_DMAStop>

    // Check I2S state before starting
    HAL_I2S_StateTypeDef i2s2_state = HAL_I2S_GetState(&hi2s2);
 80013aa:	4855      	ldr	r0, [pc, #340]	@ (8001500 <Start_Recording+0x314>)
 80013ac:	f005 faee 	bl	800698c <HAL_I2S_GetState>
 80013b0:	4603      	mov	r3, r0
 80013b2:	71fb      	strb	r3, [r7, #7]
    HAL_I2S_StateTypeDef i2s3_state = HAL_I2S_GetState(&hi2s3);
 80013b4:	4853      	ldr	r0, [pc, #332]	@ (8001504 <Start_Recording+0x318>)
 80013b6:	f005 fae9 	bl	800698c <HAL_I2S_GetState>
 80013ba:	4603      	mov	r3, r0
 80013bc:	71bb      	strb	r3, [r7, #6]
    sprintf(uart_buffer, "I2S2 State before start: %d\n\r", i2s2_state);
 80013be:	79fb      	ldrb	r3, [r7, #7]
 80013c0:	461a      	mov	r2, r3
 80013c2:	4951      	ldr	r1, [pc, #324]	@ (8001508 <Start_Recording+0x31c>)
 80013c4:	4851      	ldr	r0, [pc, #324]	@ (800150c <Start_Recording+0x320>)
 80013c6:	f00c fc13 	bl	800dbf0 <siprintf>
    HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 80013ca:	4850      	ldr	r0, [pc, #320]	@ (800150c <Start_Recording+0x320>)
 80013cc:	f7fe ff00 	bl	80001d0 <strlen>
 80013d0:	4603      	mov	r3, r0
 80013d2:	b29a      	uxth	r2, r3
 80013d4:	f04f 33ff 	mov.w	r3, #4294967295
 80013d8:	494c      	ldr	r1, [pc, #304]	@ (800150c <Start_Recording+0x320>)
 80013da:	484d      	ldr	r0, [pc, #308]	@ (8001510 <Start_Recording+0x324>)
 80013dc:	f007 fc6d 	bl	8008cba <HAL_UART_Transmit>
    sprintf(uart_buffer, "I2S3 State before start: %d\n\r", i2s3_state);
 80013e0:	79bb      	ldrb	r3, [r7, #6]
 80013e2:	461a      	mov	r2, r3
 80013e4:	494b      	ldr	r1, [pc, #300]	@ (8001514 <Start_Recording+0x328>)
 80013e6:	4849      	ldr	r0, [pc, #292]	@ (800150c <Start_Recording+0x320>)
 80013e8:	f00c fc02 	bl	800dbf0 <siprintf>
    HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 80013ec:	4847      	ldr	r0, [pc, #284]	@ (800150c <Start_Recording+0x320>)
 80013ee:	f7fe feef 	bl	80001d0 <strlen>
 80013f2:	4603      	mov	r3, r0
 80013f4:	b29a      	uxth	r2, r3
 80013f6:	f04f 33ff 	mov.w	r3, #4294967295
 80013fa:	4944      	ldr	r1, [pc, #272]	@ (800150c <Start_Recording+0x320>)
 80013fc:	4844      	ldr	r0, [pc, #272]	@ (8001510 <Start_Recording+0x324>)
 80013fe:	f007 fc5c 	bl	8008cba <HAL_UART_Transmit>

    // Start I2S DMA
    if (HAL_I2S_Receive_DMA(&hi2s2, audio_buffer_1, AUDIO_BUFFER_SIZE) != HAL_OK) {
 8001402:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001406:	493b      	ldr	r1, [pc, #236]	@ (80014f4 <Start_Recording+0x308>)
 8001408:	483d      	ldr	r0, [pc, #244]	@ (8001500 <Start_Recording+0x314>)
 800140a:	f005 f809 	bl	8006420 <HAL_I2S_Receive_DMA>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	d01c      	beq.n	800144e <Start_Recording+0x262>
        message("Message: %s\r\n", "________________HAL_I2S_Receive_DMA Error I2S2 !!!!__!!__\r\n");
 8001414:	4940      	ldr	r1, [pc, #256]	@ (8001518 <Start_Recording+0x32c>)
 8001416:	4823      	ldr	r0, [pc, #140]	@ (80014a4 <Start_Recording+0x2b8>)
 8001418:	f000 fcd8 	bl	8001dcc <message>
        sprintf(uart_buffer, "I2S2 Error: %d\n\r", HAL_I2S_GetError(&hi2s2));
 800141c:	4838      	ldr	r0, [pc, #224]	@ (8001500 <Start_Recording+0x314>)
 800141e:	f005 fac3 	bl	80069a8 <HAL_I2S_GetError>
 8001422:	4603      	mov	r3, r0
 8001424:	461a      	mov	r2, r3
 8001426:	493d      	ldr	r1, [pc, #244]	@ (800151c <Start_Recording+0x330>)
 8001428:	4838      	ldr	r0, [pc, #224]	@ (800150c <Start_Recording+0x320>)
 800142a:	f00c fbe1 	bl	800dbf0 <siprintf>
        HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 800142e:	4837      	ldr	r0, [pc, #220]	@ (800150c <Start_Recording+0x320>)
 8001430:	f7fe fece 	bl	80001d0 <strlen>
 8001434:	4603      	mov	r3, r0
 8001436:	b29a      	uxth	r2, r3
 8001438:	f04f 33ff 	mov.w	r3, #4294967295
 800143c:	4933      	ldr	r1, [pc, #204]	@ (800150c <Start_Recording+0x320>)
 800143e:	4834      	ldr	r0, [pc, #208]	@ (8001510 <Start_Recording+0x324>)
 8001440:	f007 fc3b 	bl	8008cba <HAL_UART_Transmit>
        Error_Handler();
 8001444:	f000 fce4 	bl	8001e10 <Error_Handler>
        return -1;
 8001448:	f04f 33ff 	mov.w	r3, #4294967295
 800144c:	e09b      	b.n	8001586 <Start_Recording+0x39a>
    }
    if (HAL_I2S_Receive_DMA(&hi2s3, audio_buffer_2, AUDIO_BUFFER_SIZE) != HAL_OK) {
 800144e:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001452:	4929      	ldr	r1, [pc, #164]	@ (80014f8 <Start_Recording+0x30c>)
 8001454:	482b      	ldr	r0, [pc, #172]	@ (8001504 <Start_Recording+0x318>)
 8001456:	f004 ffe3 	bl	8006420 <HAL_I2S_Receive_DMA>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
 800145e:	d063      	beq.n	8001528 <Start_Recording+0x33c>
        message("Message: %s\r\n", "________________HAL_I2S_Receive_DMA Error I2S3 !!!!__!!__\r\n");
 8001460:	492f      	ldr	r1, [pc, #188]	@ (8001520 <Start_Recording+0x334>)
 8001462:	4810      	ldr	r0, [pc, #64]	@ (80014a4 <Start_Recording+0x2b8>)
 8001464:	f000 fcb2 	bl	8001dcc <message>
        sprintf(uart_buffer, "I2S3 Error: %d\n\r", HAL_I2S_GetError(&hi2s3));
 8001468:	4826      	ldr	r0, [pc, #152]	@ (8001504 <Start_Recording+0x318>)
 800146a:	f005 fa9d 	bl	80069a8 <HAL_I2S_GetError>
 800146e:	4603      	mov	r3, r0
 8001470:	461a      	mov	r2, r3
 8001472:	492c      	ldr	r1, [pc, #176]	@ (8001524 <Start_Recording+0x338>)
 8001474:	4825      	ldr	r0, [pc, #148]	@ (800150c <Start_Recording+0x320>)
 8001476:	f00c fbbb 	bl	800dbf0 <siprintf>
        HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 800147a:	4824      	ldr	r0, [pc, #144]	@ (800150c <Start_Recording+0x320>)
 800147c:	f7fe fea8 	bl	80001d0 <strlen>
 8001480:	4603      	mov	r3, r0
 8001482:	b29a      	uxth	r2, r3
 8001484:	f04f 33ff 	mov.w	r3, #4294967295
 8001488:	4920      	ldr	r1, [pc, #128]	@ (800150c <Start_Recording+0x320>)
 800148a:	4821      	ldr	r0, [pc, #132]	@ (8001510 <Start_Recording+0x324>)
 800148c:	f007 fc15 	bl	8008cba <HAL_UART_Transmit>
        Error_Handler();
 8001490:	f000 fcbe 	bl	8001e10 <Error_Handler>
        return -1;
 8001494:	f04f 33ff 	mov.w	r3, #4294967295
 8001498:	e075      	b.n	8001586 <Start_Recording+0x39a>
 800149a:	bf00      	nop
 800149c:	40020c00 	.word	0x40020c00
 80014a0:	0800f918 	.word	0x0800f918
 80014a4:	0800f950 	.word	0x0800f950
 80014a8:	0800f960 	.word	0x0800f960
 80014ac:	0800f9b4 	.word	0x0800f9b4
 80014b0:	20000420 	.word	0x20000420
 80014b4:	200000a4 	.word	0x200000a4
 80014b8:	0800f9b8 	.word	0x0800f9b8
 80014bc:	2000041c 	.word	0x2000041c
 80014c0:	0800f9dc 	.word	0x0800f9dc
 80014c4:	200034d8 	.word	0x200034d8
 80014c8:	0800f9ec 	.word	0x0800f9ec
 80014cc:	200034f8 	.word	0x200034f8
 80014d0:	200034b8 	.word	0x200034b8
 80014d4:	0800f9fc 	.word	0x0800f9fc
 80014d8:	0800fa08 	.word	0x0800fa08
 80014dc:	20001454 	.word	0x20001454
 80014e0:	0800fa40 	.word	0x0800fa40
 80014e4:	20002484 	.word	0x20002484
 80014e8:	0800fa68 	.word	0x0800fa68
 80014ec:	2000549c 	.word	0x2000549c
 80014f0:	20005498 	.word	0x20005498
 80014f4:	200044b8 	.word	0x200044b8
 80014f8:	20003518 	.word	0x20003518
 80014fc:	0800fa8c 	.word	0x0800fa8c
 8001500:	2000015c 	.word	0x2000015c
 8001504:	200001a4 	.word	0x200001a4
 8001508:	0800fac0 	.word	0x0800fac0
 800150c:	2000563c 	.word	0x2000563c
 8001510:	20000374 	.word	0x20000374
 8001514:	0800fae0 	.word	0x0800fae0
 8001518:	0800fb00 	.word	0x0800fb00
 800151c:	0800fb3c 	.word	0x0800fb3c
 8001520:	0800fb50 	.word	0x0800fb50
 8001524:	0800fb8c 	.word	0x0800fb8c
    }

    // Confirm DMA started
    sprintf(uart_buffer, "I2S2 State after start: %d\n\r", HAL_I2S_GetState(&hi2s2));
 8001528:	4819      	ldr	r0, [pc, #100]	@ (8001590 <Start_Recording+0x3a4>)
 800152a:	f005 fa2f 	bl	800698c <HAL_I2S_GetState>
 800152e:	4603      	mov	r3, r0
 8001530:	461a      	mov	r2, r3
 8001532:	4918      	ldr	r1, [pc, #96]	@ (8001594 <Start_Recording+0x3a8>)
 8001534:	4818      	ldr	r0, [pc, #96]	@ (8001598 <Start_Recording+0x3ac>)
 8001536:	f00c fb5b 	bl	800dbf0 <siprintf>
    HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 800153a:	4817      	ldr	r0, [pc, #92]	@ (8001598 <Start_Recording+0x3ac>)
 800153c:	f7fe fe48 	bl	80001d0 <strlen>
 8001540:	4603      	mov	r3, r0
 8001542:	b29a      	uxth	r2, r3
 8001544:	f04f 33ff 	mov.w	r3, #4294967295
 8001548:	4913      	ldr	r1, [pc, #76]	@ (8001598 <Start_Recording+0x3ac>)
 800154a:	4814      	ldr	r0, [pc, #80]	@ (800159c <Start_Recording+0x3b0>)
 800154c:	f007 fbb5 	bl	8008cba <HAL_UART_Transmit>
    sprintf(uart_buffer, "I2S3 State after start: %d\n\r", HAL_I2S_GetState(&hi2s3));
 8001550:	4813      	ldr	r0, [pc, #76]	@ (80015a0 <Start_Recording+0x3b4>)
 8001552:	f005 fa1b 	bl	800698c <HAL_I2S_GetState>
 8001556:	4603      	mov	r3, r0
 8001558:	461a      	mov	r2, r3
 800155a:	4912      	ldr	r1, [pc, #72]	@ (80015a4 <Start_Recording+0x3b8>)
 800155c:	480e      	ldr	r0, [pc, #56]	@ (8001598 <Start_Recording+0x3ac>)
 800155e:	f00c fb47 	bl	800dbf0 <siprintf>
    HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);\
 8001562:	480d      	ldr	r0, [pc, #52]	@ (8001598 <Start_Recording+0x3ac>)
 8001564:	f7fe fe34 	bl	80001d0 <strlen>
 8001568:	4603      	mov	r3, r0
 800156a:	b29a      	uxth	r2, r3
 800156c:	f04f 33ff 	mov.w	r3, #4294967295
 8001570:	4909      	ldr	r1, [pc, #36]	@ (8001598 <Start_Recording+0x3ac>)
 8001572:	480a      	ldr	r0, [pc, #40]	@ (800159c <Start_Recording+0x3b0>)
 8001574:	f007 fba1 	bl	8008cba <HAL_UART_Transmit>

    stop_saving = 0;  // Reset stop_saving for callbacks
 8001578:	4b0b      	ldr	r3, [pc, #44]	@ (80015a8 <Start_Recording+0x3bc>)
 800157a:	2200      	movs	r2, #0
 800157c:	601a      	str	r2, [r3, #0]
    BufferCtl.fptr = 0;  // Reset file pointer
 800157e:	4b0b      	ldr	r3, [pc, #44]	@ (80015ac <Start_Recording+0x3c0>)
 8001580:	2200      	movs	r2, #0
 8001582:	605a      	str	r2, [r3, #4]

    return 0;
 8001584:	2300      	movs	r3, #0
}
 8001586:	4618      	mov	r0, r3
 8001588:	3708      	adds	r7, #8
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	2000015c 	.word	0x2000015c
 8001594:	0800fba0 	.word	0x0800fba0
 8001598:	2000563c 	.word	0x2000563c
 800159c:	20000374 	.word	0x20000374
 80015a0:	200001a4 	.word	0x200001a4
 80015a4:	0800fbc0 	.word	0x0800fbc0
 80015a8:	2000545c 	.word	0x2000545c
 80015ac:	20005490 	.word	0x20005490

080015b0 <stop_recording>:
int stop_recording(void)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	af00      	add	r7, sp, #0
    HAL_I2S_DMAStop(&hi2s2);
 80015b4:	4836      	ldr	r0, [pc, #216]	@ (8001690 <stop_recording+0xe0>)
 80015b6:	f004 ffef 	bl	8006598 <HAL_I2S_DMAStop>
    HAL_I2S_DMAStop(&hi2s3);
 80015ba:	4836      	ldr	r0, [pc, #216]	@ (8001694 <stop_recording+0xe4>)
 80015bc:	f004 ffec 	bl	8006598 <HAL_I2S_DMAStop>

    // Debug I2S state after stopping
    sprintf(uart_buffer, "I2S2 State after stop: %d\n\r", HAL_I2S_GetState(&hi2s2));
 80015c0:	4833      	ldr	r0, [pc, #204]	@ (8001690 <stop_recording+0xe0>)
 80015c2:	f005 f9e3 	bl	800698c <HAL_I2S_GetState>
 80015c6:	4603      	mov	r3, r0
 80015c8:	461a      	mov	r2, r3
 80015ca:	4933      	ldr	r1, [pc, #204]	@ (8001698 <stop_recording+0xe8>)
 80015cc:	4833      	ldr	r0, [pc, #204]	@ (800169c <stop_recording+0xec>)
 80015ce:	f00c fb0f 	bl	800dbf0 <siprintf>
    HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 80015d2:	4832      	ldr	r0, [pc, #200]	@ (800169c <stop_recording+0xec>)
 80015d4:	f7fe fdfc 	bl	80001d0 <strlen>
 80015d8:	4603      	mov	r3, r0
 80015da:	b29a      	uxth	r2, r3
 80015dc:	f04f 33ff 	mov.w	r3, #4294967295
 80015e0:	492e      	ldr	r1, [pc, #184]	@ (800169c <stop_recording+0xec>)
 80015e2:	482f      	ldr	r0, [pc, #188]	@ (80016a0 <stop_recording+0xf0>)
 80015e4:	f007 fb69 	bl	8008cba <HAL_UART_Transmit>
    sprintf(uart_buffer, "I2S3 State after stop: %d\n\r", HAL_I2S_GetState(&hi2s3));
 80015e8:	482a      	ldr	r0, [pc, #168]	@ (8001694 <stop_recording+0xe4>)
 80015ea:	f005 f9cf 	bl	800698c <HAL_I2S_GetState>
 80015ee:	4603      	mov	r3, r0
 80015f0:	461a      	mov	r2, r3
 80015f2:	492c      	ldr	r1, [pc, #176]	@ (80016a4 <stop_recording+0xf4>)
 80015f4:	4829      	ldr	r0, [pc, #164]	@ (800169c <stop_recording+0xec>)
 80015f6:	f00c fafb 	bl	800dbf0 <siprintf>
    HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 80015fa:	4828      	ldr	r0, [pc, #160]	@ (800169c <stop_recording+0xec>)
 80015fc:	f7fe fde8 	bl	80001d0 <strlen>
 8001600:	4603      	mov	r3, r0
 8001602:	b29a      	uxth	r2, r3
 8001604:	f04f 33ff 	mov.w	r3, #4294967295
 8001608:	4924      	ldr	r1, [pc, #144]	@ (800169c <stop_recording+0xec>)
 800160a:	4825      	ldr	r0, [pc, #148]	@ (80016a0 <stop_recording+0xf0>)
 800160c:	f007 fb55 	bl	8008cba <HAL_UART_Transmit>

    //read_and_print_registers();

    // Update WAV headers
    f_lseek(&file_1, 0);
 8001610:	2100      	movs	r1, #0
 8001612:	4825      	ldr	r0, [pc, #148]	@ (80016a8 <stop_recording+0xf8>)
 8001614:	f00b fe29 	bl	800d26a <f_lseek>
    f_lseek(&file_2, 0);
 8001618:	2100      	movs	r1, #0
 800161a:	4824      	ldr	r0, [pc, #144]	@ (80016ac <stop_recording+0xfc>)
 800161c:	f00b fe25 	bl	800d26a <f_lseek>
    WavProcess_HeaderUpdate(pHeaderBuff, &WaveFormat);
 8001620:	4923      	ldr	r1, [pc, #140]	@ (80016b0 <stop_recording+0x100>)
 8001622:	4824      	ldr	r0, [pc, #144]	@ (80016b4 <stop_recording+0x104>)
 8001624:	f000 fb88 	bl	8001d38 <WavProcess_HeaderUpdate>
    f_write(&file_1, pHeaderBuff, 44, (void*)&byteswritten);
 8001628:	4b23      	ldr	r3, [pc, #140]	@ (80016b8 <stop_recording+0x108>)
 800162a:	222c      	movs	r2, #44	@ 0x2c
 800162c:	4921      	ldr	r1, [pc, #132]	@ (80016b4 <stop_recording+0x104>)
 800162e:	481e      	ldr	r0, [pc, #120]	@ (80016a8 <stop_recording+0xf8>)
 8001630:	f00b fbdf 	bl	800cdf2 <f_write>
    f_write(&file_2, pHeaderBuff, 44, (void*)&byteswritten);
 8001634:	4b20      	ldr	r3, [pc, #128]	@ (80016b8 <stop_recording+0x108>)
 8001636:	222c      	movs	r2, #44	@ 0x2c
 8001638:	491e      	ldr	r1, [pc, #120]	@ (80016b4 <stop_recording+0x104>)
 800163a:	481c      	ldr	r0, [pc, #112]	@ (80016ac <stop_recording+0xfc>)
 800163c:	f00b fbd9 	bl	800cdf2 <f_write>

    f_close(&file_1);
 8001640:	4819      	ldr	r0, [pc, #100]	@ (80016a8 <stop_recording+0xf8>)
 8001642:	f00b fde8 	bl	800d216 <f_close>
    f_close(&file_2);
 8001646:	4819      	ldr	r0, [pc, #100]	@ (80016ac <stop_recording+0xfc>)
 8001648:	f00b fde5 	bl	800d216 <f_close>

    fresult = f_mount(NULL, "/", 1);
 800164c:	2201      	movs	r2, #1
 800164e:	491b      	ldr	r1, [pc, #108]	@ (80016bc <stop_recording+0x10c>)
 8001650:	2000      	movs	r0, #0
 8001652:	f00b f861 	bl	800c718 <f_mount>
 8001656:	4603      	mov	r3, r0
 8001658:	461a      	mov	r2, r3
 800165a:	4b19      	ldr	r3, [pc, #100]	@ (80016c0 <stop_recording+0x110>)
 800165c:	701a      	strb	r2, [r3, #0]
    if (fresult != FR_OK) {
 800165e:	4b18      	ldr	r3, [pc, #96]	@ (80016c0 <stop_recording+0x110>)
 8001660:	781b      	ldrb	r3, [r3, #0]
 8001662:	2b00      	cmp	r3, #0
 8001664:	d005      	beq.n	8001672 <stop_recording+0xc2>
        message("ERROR!!! in UNMOUNTING SD CARD\r\n");
 8001666:	4817      	ldr	r0, [pc, #92]	@ (80016c4 <stop_recording+0x114>)
 8001668:	f000 fbb0 	bl	8001dcc <message>
        return -1;
 800166c:	f04f 33ff 	mov.w	r3, #4294967295
 8001670:	e00c      	b.n	800168c <stop_recording+0xdc>
    }

    message("\r\nDATA Saved and SD Card un mounted____Check____\r\n");
 8001672:	4815      	ldr	r0, [pc, #84]	@ (80016c8 <stop_recording+0x118>)
 8001674:	f000 fbaa 	bl	8001dcc <message>

    stop_saving = 1;  // Moved after file operations
 8001678:	4b14      	ldr	r3, [pc, #80]	@ (80016cc <stop_recording+0x11c>)
 800167a:	2201      	movs	r2, #1
 800167c:	601a      	str	r2, [r3, #0]
    save_frequency = 0;  // Reset here is fine, but handle_recording resets it too
 800167e:	4b14      	ldr	r3, [pc, #80]	@ (80016d0 <stop_recording+0x120>)
 8001680:	2200      	movs	r2, #0
 8001682:	601a      	str	r2, [r3, #0]

    HAL_Delay(200);  // Reduced delay, adjust if needed
 8001684:	20c8      	movs	r0, #200	@ 0xc8
 8001686:	f002 f90b 	bl	80038a0 <HAL_Delay>

    return 0;
 800168a:	2300      	movs	r3, #0
}
 800168c:	4618      	mov	r0, r3
 800168e:	bd80      	pop	{r7, pc}
 8001690:	2000015c 	.word	0x2000015c
 8001694:	200001a4 	.word	0x200001a4
 8001698:	0800fbe0 	.word	0x0800fbe0
 800169c:	2000563c 	.word	0x2000563c
 80016a0:	20000374 	.word	0x20000374
 80016a4:	0800fbfc 	.word	0x0800fbfc
 80016a8:	20001454 	.word	0x20001454
 80016ac:	20002484 	.word	0x20002484
 80016b0:	20005464 	.word	0x20005464
 80016b4:	2000549c 	.word	0x2000549c
 80016b8:	20005498 	.word	0x20005498
 80016bc:	0800f9b4 	.word	0x0800f9b4
 80016c0:	200000a4 	.word	0x200000a4
 80016c4:	0800fc18 	.word	0x0800fc18
 80016c8:	0800fc3c 	.word	0x0800fc3c
 80016cc:	2000545c 	.word	0x2000545c
 80016d0:	20005458 	.word	0x20005458

080016d4 <HAL_I2S_RxCpltCallback>:
// DMA transfer complete callback
void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s) {
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b082      	sub	sp, #8
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
	if(!stop_saving){
 80016dc:	4b1d      	ldr	r3, [pc, #116]	@ (8001754 <HAL_I2S_RxCpltCallback+0x80>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d133      	bne.n	800174c <HAL_I2S_RxCpltCallback+0x78>
	    if (hi2s->Instance == SPI2) {
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	4a1b      	ldr	r2, [pc, #108]	@ (8001758 <HAL_I2S_RxCpltCallback+0x84>)
 80016ea:	4293      	cmp	r3, r2
 80016ec:	d10e      	bne.n	800170c <HAL_I2S_RxCpltCallback+0x38>
	        // Save second half of the buffer to the file
			if (f_write(&file_1, &audio_buffer_1[AUDIO_BUFFER_SIZE / 2], AUDIO_BUFFER_SIZE / 2 * sizeof(uint16_t), &Wr_len_1) != FR_OK) {
 80016ee:	4b1b      	ldr	r3, [pc, #108]	@ (800175c <HAL_I2S_RxCpltCallback+0x88>)
 80016f0:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80016f4:	491a      	ldr	r1, [pc, #104]	@ (8001760 <HAL_I2S_RxCpltCallback+0x8c>)
 80016f6:	481b      	ldr	r0, [pc, #108]	@ (8001764 <HAL_I2S_RxCpltCallback+0x90>)
 80016f8:	f00b fb7b 	bl	800cdf2 <f_write>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d004      	beq.n	800170c <HAL_I2S_RxCpltCallback+0x38>
				 message("Error: Failed to write to file_1\n\r");
 8001702:	4819      	ldr	r0, [pc, #100]	@ (8001768 <HAL_I2S_RxCpltCallback+0x94>)
 8001704:	f000 fb62 	bl	8001dcc <message>
				Error_Handler();  // File write failed
 8001708:	f000 fb82 	bl	8001e10 <Error_Handler>
			}

	    }
	    if (hi2s->Instance == SPI3) {
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	4a16      	ldr	r2, [pc, #88]	@ (800176c <HAL_I2S_RxCpltCallback+0x98>)
 8001712:	4293      	cmp	r3, r2
 8001714:	d10e      	bne.n	8001734 <HAL_I2S_RxCpltCallback+0x60>
			if (f_write(&file_2, &audio_buffer_2[AUDIO_BUFFER_SIZE / 2], AUDIO_BUFFER_SIZE / 2 * sizeof(uint16_t), &Wr_len_2) != FR_OK) {
 8001716:	4b16      	ldr	r3, [pc, #88]	@ (8001770 <HAL_I2S_RxCpltCallback+0x9c>)
 8001718:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800171c:	4915      	ldr	r1, [pc, #84]	@ (8001774 <HAL_I2S_RxCpltCallback+0xa0>)
 800171e:	4816      	ldr	r0, [pc, #88]	@ (8001778 <HAL_I2S_RxCpltCallback+0xa4>)
 8001720:	f00b fb67 	bl	800cdf2 <f_write>
 8001724:	4603      	mov	r3, r0
 8001726:	2b00      	cmp	r3, #0
 8001728:	d004      	beq.n	8001734 <HAL_I2S_RxCpltCallback+0x60>
				 message("Error: Failed to write to file_2\n\r");
 800172a:	4814      	ldr	r0, [pc, #80]	@ (800177c <HAL_I2S_RxCpltCallback+0xa8>)
 800172c:	f000 fb4e 	bl	8001dcc <message>
				Error_Handler();  // File write failed
 8001730:	f000 fb6e 	bl	8001e10 <Error_Handler>
			}
		}
	    save_frequency ++;
 8001734:	4b12      	ldr	r3, [pc, #72]	@ (8001780 <HAL_I2S_RxCpltCallback+0xac>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	3301      	adds	r3, #1
 800173a:	4a11      	ldr	r2, [pc, #68]	@ (8001780 <HAL_I2S_RxCpltCallback+0xac>)
 800173c:	6013      	str	r3, [r2, #0]
	    BufferCtl.fptr += Wr_len_1;
 800173e:	4b11      	ldr	r3, [pc, #68]	@ (8001784 <HAL_I2S_RxCpltCallback+0xb0>)
 8001740:	685a      	ldr	r2, [r3, #4]
 8001742:	4b06      	ldr	r3, [pc, #24]	@ (800175c <HAL_I2S_RxCpltCallback+0x88>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	4413      	add	r3, r2
 8001748:	4a0e      	ldr	r2, [pc, #56]	@ (8001784 <HAL_I2S_RxCpltCallback+0xb0>)
 800174a:	6053      	str	r3, [r2, #4]
	                sprintf(uart_buffer, "save_frequency = %lu\n\r", save_frequency);
	                HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
	            }*/

	}
}
 800174c:	bf00      	nop
 800174e:	3708      	adds	r7, #8
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}
 8001754:	2000545c 	.word	0x2000545c
 8001758:	40003800 	.word	0x40003800
 800175c:	200034d0 	.word	0x200034d0
 8001760:	20004c88 	.word	0x20004c88
 8001764:	20001454 	.word	0x20001454
 8001768:	0800fc70 	.word	0x0800fc70
 800176c:	40003c00 	.word	0x40003c00
 8001770:	200034d4 	.word	0x200034d4
 8001774:	20003ce8 	.word	0x20003ce8
 8001778:	20002484 	.word	0x20002484
 800177c:	0800fc94 	.word	0x0800fc94
 8001780:	20005458 	.word	0x20005458
 8001784:	20005490 	.word	0x20005490

08001788 <HAL_I2S_RxHalfCpltCallback>:

// DMA transfer half-complete callback
void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s) {
 8001788:	b580      	push	{r7, lr}
 800178a:	b082      	sub	sp, #8
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
	if(!stop_saving){
 8001790:	4b14      	ldr	r3, [pc, #80]	@ (80017e4 <HAL_I2S_RxHalfCpltCallback+0x5c>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d121      	bne.n	80017dc <HAL_I2S_RxHalfCpltCallback+0x54>
		if (hi2s->Instance == SPI2) {
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	4a12      	ldr	r2, [pc, #72]	@ (80017e8 <HAL_I2S_RxHalfCpltCallback+0x60>)
 800179e:	4293      	cmp	r3, r2
 80017a0:	d10b      	bne.n	80017ba <HAL_I2S_RxHalfCpltCallback+0x32>
	        // Save first half of the buffer to the file
				if (f_write(&file_1, &audio_buffer_1[0], AUDIO_BUFFER_SIZE / 2 * sizeof(uint16_t), &Wr_len_1) != FR_OK) {
 80017a2:	4b12      	ldr	r3, [pc, #72]	@ (80017ec <HAL_I2S_RxHalfCpltCallback+0x64>)
 80017a4:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80017a8:	4911      	ldr	r1, [pc, #68]	@ (80017f0 <HAL_I2S_RxHalfCpltCallback+0x68>)
 80017aa:	4812      	ldr	r0, [pc, #72]	@ (80017f4 <HAL_I2S_RxHalfCpltCallback+0x6c>)
 80017ac:	f00b fb21 	bl	800cdf2 <f_write>
 80017b0:	4603      	mov	r3, r0
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d001      	beq.n	80017ba <HAL_I2S_RxHalfCpltCallback+0x32>
					Error_Handler();  // File write failed
 80017b6:	f000 fb2b 	bl	8001e10 <Error_Handler>
				}
	    }
	    if (hi2s->Instance == SPI3) {
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	4a0e      	ldr	r2, [pc, #56]	@ (80017f8 <HAL_I2S_RxHalfCpltCallback+0x70>)
 80017c0:	4293      	cmp	r3, r2
 80017c2:	d10b      	bne.n	80017dc <HAL_I2S_RxHalfCpltCallback+0x54>
	        // Save first half of the buffer to the file
				if (f_write(&file_2, &audio_buffer_2[0], AUDIO_BUFFER_SIZE / 2 * sizeof(uint16_t), &Wr_len_2) != FR_OK) {
 80017c4:	4b0d      	ldr	r3, [pc, #52]	@ (80017fc <HAL_I2S_RxHalfCpltCallback+0x74>)
 80017c6:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80017ca:	490d      	ldr	r1, [pc, #52]	@ (8001800 <HAL_I2S_RxHalfCpltCallback+0x78>)
 80017cc:	480d      	ldr	r0, [pc, #52]	@ (8001804 <HAL_I2S_RxHalfCpltCallback+0x7c>)
 80017ce:	f00b fb10 	bl	800cdf2 <f_write>
 80017d2:	4603      	mov	r3, r0
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d001      	beq.n	80017dc <HAL_I2S_RxHalfCpltCallback+0x54>
					Error_Handler();  // File write failed
 80017d8:	f000 fb1a 	bl	8001e10 <Error_Handler>
	    	}
	    }
	}

}
 80017dc:	bf00      	nop
 80017de:	3708      	adds	r7, #8
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	2000545c 	.word	0x2000545c
 80017e8:	40003800 	.word	0x40003800
 80017ec:	200034d0 	.word	0x200034d0
 80017f0:	200044b8 	.word	0x200044b8
 80017f4:	20001454 	.word	0x20001454
 80017f8:	40003c00 	.word	0x40003c00
 80017fc:	200034d4 	.word	0x200034d4
 8001800:	20003518 	.word	0x20003518
 8001804:	20002484 	.word	0x20002484

08001808 <configure_codec>:

void configure_codec() {
 8001808:	b580      	push	{r7, lr}
 800180a:	b086      	sub	sp, #24
 800180c:	af04      	add	r7, sp, #16
    uint8_t i2c_tx;
    uint8_t i2c_rbf;

    if (HAL_I2C_IsDeviceReady(&hi2c2, (0x71 << 1), 5, 1000) != HAL_OK) {
 800180e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001812:	2205      	movs	r2, #5
 8001814:	21e2      	movs	r1, #226	@ 0xe2
 8001816:	482e      	ldr	r0, [pc, #184]	@ (80018d0 <configure_codec+0xc8>)
 8001818:	f003 fee8 	bl	80055ec <HAL_I2C_IsDeviceReady>
 800181c:	4603      	mov	r3, r0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d003      	beq.n	800182a <configure_codec+0x22>
        message("Message: %s\r\n", "_____I2C_DeviceReady Not Happy!!!_____\r\n");
 8001822:	492c      	ldr	r1, [pc, #176]	@ (80018d4 <configure_codec+0xcc>)
 8001824:	482c      	ldr	r0, [pc, #176]	@ (80018d8 <configure_codec+0xd0>)
 8001826:	f000 fad1 	bl	8001dcc <message>
    }
    HAL_Delay(500);
 800182a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800182e:	f002 f837 	bl	80038a0 <HAL_Delay>

    // Loop through the codec configurations
    for (size_t i = 0; i < sizeof(codec_configs) / sizeof(codec_configs[0]); i++) {
 8001832:	2300      	movs	r3, #0
 8001834:	607b      	str	r3, [r7, #4]
 8001836:	e023      	b.n	8001880 <configure_codec+0x78>
        i2c_tx = codec_configs[i].value;
 8001838:	4a28      	ldr	r2, [pc, #160]	@ (80018dc <configure_codec+0xd4>)
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	005b      	lsls	r3, r3, #1
 800183e:	4413      	add	r3, r2
 8001840:	785b      	ldrb	r3, [r3, #1]
 8001842:	70fb      	strb	r3, [r7, #3]
        if (HAL_I2C_Mem_Write(&hi2c2, (0x71 << 1), codec_configs[i].reg_address, 1, &i2c_tx, 1, 1000) != HAL_OK) {
 8001844:	4a25      	ldr	r2, [pc, #148]	@ (80018dc <configure_codec+0xd4>)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800184c:	461a      	mov	r2, r3
 800184e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001852:	9302      	str	r3, [sp, #8]
 8001854:	2301      	movs	r3, #1
 8001856:	9301      	str	r3, [sp, #4]
 8001858:	1cfb      	adds	r3, r7, #3
 800185a:	9300      	str	r3, [sp, #0]
 800185c:	2301      	movs	r3, #1
 800185e:	21e2      	movs	r1, #226	@ 0xe2
 8001860:	481b      	ldr	r0, [pc, #108]	@ (80018d0 <configure_codec+0xc8>)
 8001862:	f003 fba3 	bl	8004fac <HAL_I2C_Mem_Write>
 8001866:	4603      	mov	r3, r0
 8001868:	2b00      	cmp	r3, #0
 800186a:	d003      	beq.n	8001874 <configure_codec+0x6c>
            message("Message: %s\r\n", "_____I2C_I2C_Mem_Write Not Happy!!!_____\r\n");
 800186c:	491c      	ldr	r1, [pc, #112]	@ (80018e0 <configure_codec+0xd8>)
 800186e:	481a      	ldr	r0, [pc, #104]	@ (80018d8 <configure_codec+0xd0>)
 8001870:	f000 faac 	bl	8001dcc <message>
        }
        HAL_Delay(100);
 8001874:	2064      	movs	r0, #100	@ 0x64
 8001876:	f002 f813 	bl	80038a0 <HAL_Delay>
    for (size_t i = 0; i < sizeof(codec_configs) / sizeof(codec_configs[0]); i++) {
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	3301      	adds	r3, #1
 800187e:	607b      	str	r3, [r7, #4]
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	2b0d      	cmp	r3, #13
 8001884:	d9d8      	bls.n	8001838 <configure_codec+0x30>
    }

    // Read back from register 0x06
    if (HAL_I2C_Mem_Read(&hi2c2, (0x71 << 1), 0x06, 1, &i2c_rbf, 1, 1000) == HAL_OK) {
 8001886:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800188a:	9302      	str	r3, [sp, #8]
 800188c:	2301      	movs	r3, #1
 800188e:	9301      	str	r3, [sp, #4]
 8001890:	1cbb      	adds	r3, r7, #2
 8001892:	9300      	str	r3, [sp, #0]
 8001894:	2301      	movs	r3, #1
 8001896:	2206      	movs	r2, #6
 8001898:	21e2      	movs	r1, #226	@ 0xe2
 800189a:	480d      	ldr	r0, [pc, #52]	@ (80018d0 <configure_codec+0xc8>)
 800189c:	f003 fc80 	bl	80051a0 <HAL_I2C_Mem_Read>
 80018a0:	4603      	mov	r3, r0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d10b      	bne.n	80018be <configure_codec+0xb6>
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 80018a6:	2200      	movs	r2, #0
 80018a8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80018ac:	480d      	ldr	r0, [pc, #52]	@ (80018e4 <configure_codec+0xdc>)
 80018ae:	f002 fee3 	bl	8004678 <HAL_GPIO_WritePin>
        i2c_rbf = 0x00;
 80018b2:	2300      	movs	r3, #0
 80018b4:	70bb      	strb	r3, [r7, #2]

        HAL_Delay(10);
 80018b6:	200a      	movs	r0, #10
 80018b8:	f001 fff2 	bl	80038a0 <HAL_Delay>
    } else {
        message("Message: %s\r\n", "_____I2C_I2C_Mem_Read Not Happy Check (*)!!!_____\r\n");
    }

//    read_and_print_registers();
}
 80018bc:	e003      	b.n	80018c6 <configure_codec+0xbe>
        message("Message: %s\r\n", "_____I2C_I2C_Mem_Read Not Happy Check (*)!!!_____\r\n");
 80018be:	490a      	ldr	r1, [pc, #40]	@ (80018e8 <configure_codec+0xe0>)
 80018c0:	4805      	ldr	r0, [pc, #20]	@ (80018d8 <configure_codec+0xd0>)
 80018c2:	f000 fa83 	bl	8001dcc <message>
}
 80018c6:	bf00      	nop
 80018c8:	3708      	adds	r7, #8
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	200000b4 	.word	0x200000b4
 80018d4:	0800fcb8 	.word	0x0800fcb8
 80018d8:	0800f950 	.word	0x0800f950
 80018dc:	20000000 	.word	0x20000000
 80018e0:	0800fce4 	.word	0x0800fce4
 80018e4:	40020c00 	.word	0x40020c00
 80018e8:	0800fd10 	.word	0x0800fd10

080018ec <CODEC_RST>:
		  Unmount_SD("/");
		  indx++;
	  }
}

void CODEC_RST(void){
 80018ec:	b580      	push	{r7, lr}
 80018ee:	af00      	add	r7, sp, #0
  message("Message: %s\r\n", "_____I2C_I2C CODEC Reset_____\r\n");
 80018f0:	4910      	ldr	r1, [pc, #64]	@ (8001934 <CODEC_RST+0x48>)
 80018f2:	4811      	ldr	r0, [pc, #68]	@ (8001938 <CODEC_RST+0x4c>)
 80018f4:	f000 fa6a 	bl	8001dcc <message>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_SET);	/*	Settle time is around 0.82 S	*/
 80018f8:	2201      	movs	r2, #1
 80018fa:	2102      	movs	r1, #2
 80018fc:	480f      	ldr	r0, [pc, #60]	@ (800193c <CODEC_RST+0x50>)
 80018fe:	f002 febb 	bl	8004678 <HAL_GPIO_WritePin>
  HAL_Delay(1000);
 8001902:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001906:	f001 ffcb 	bl	80038a0 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET);
 800190a:	2200      	movs	r2, #0
 800190c:	2102      	movs	r1, #2
 800190e:	480b      	ldr	r0, [pc, #44]	@ (800193c <CODEC_RST+0x50>)
 8001910:	f002 feb2 	bl	8004678 <HAL_GPIO_WritePin>
  HAL_Delay(1000);
 8001914:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001918:	f001 ffc2 	bl	80038a0 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_SET);
 800191c:	2201      	movs	r2, #1
 800191e:	2102      	movs	r1, #2
 8001920:	4806      	ldr	r0, [pc, #24]	@ (800193c <CODEC_RST+0x50>)
 8001922:	f002 fea9 	bl	8004678 <HAL_GPIO_WritePin>
  HAL_Delay(1000);	/*	Need to Sart State machine	*/
 8001926:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800192a:	f001 ffb9 	bl	80038a0 <HAL_Delay>

}
 800192e:	bf00      	nop
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	0800fe24 	.word	0x0800fe24
 8001938:	0800f950 	.word	0x0800f950
 800193c:	40021000 	.word	0x40021000

08001940 <TS472IQT_EN>:

void TS472IQT_EN(void){
 8001940:	b580      	push	{r7, lr}
 8001942:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_SET);
 8001944:	2201      	movs	r2, #1
 8001946:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800194a:	480d      	ldr	r0, [pc, #52]	@ (8001980 <TS472IQT_EN+0x40>)
 800194c:	f002 fe94 	bl	8004678 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 8001950:	2201      	movs	r2, #1
 8001952:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001956:	480b      	ldr	r0, [pc, #44]	@ (8001984 <TS472IQT_EN+0x44>)
 8001958:	f002 fe8e 	bl	8004678 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 800195c:	2201      	movs	r2, #1
 800195e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001962:	4808      	ldr	r0, [pc, #32]	@ (8001984 <TS472IQT_EN+0x44>)
 8001964:	f002 fe88 	bl	8004678 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8001968:	2201      	movs	r2, #1
 800196a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800196e:	4805      	ldr	r0, [pc, #20]	@ (8001984 <TS472IQT_EN+0x44>)
 8001970:	f002 fe82 	bl	8004678 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001974:	2064      	movs	r0, #100	@ 0x64
 8001976:	f001 ff93 	bl	80038a0 <HAL_Delay>
}
 800197a:	bf00      	nop
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	40020c00 	.word	0x40020c00
 8001984:	40020000 	.word	0x40020000

08001988 <History_update>:

    message("----------------------------------------------------------\r\n");
}

void History_update(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	af00      	add	r7, sp, #0

	fresult = f_stat ("History.txt", &fno_local);	/*	Check For File Presence	*/
 800198c:	494d      	ldr	r1, [pc, #308]	@ (8001ac4 <History_update+0x13c>)
 800198e:	484e      	ldr	r0, [pc, #312]	@ (8001ac8 <History_update+0x140>)
 8001990:	f00b fe8f 	bl	800d6b2 <f_stat>
 8001994:	4603      	mov	r3, r0
 8001996:	461a      	mov	r2, r3
 8001998:	4b4c      	ldr	r3, [pc, #304]	@ (8001acc <History_update+0x144>)
 800199a:	701a      	strb	r2, [r3, #0]
	if (fresult == FR_OK){
 800199c:	4b4b      	ldr	r3, [pc, #300]	@ (8001acc <History_update+0x144>)
 800199e:	781b      	ldrb	r3, [r3, #0]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d103      	bne.n	80019ac <History_update+0x24>
		message("History!!! History exists!!!! \r\n");
 80019a4:	484a      	ldr	r0, [pc, #296]	@ (8001ad0 <History_update+0x148>)
 80019a6:	f000 fa11 	bl	8001dcc <message>
 80019aa:	e01a      	b.n	80019e2 <History_update+0x5a>
	}
	else {
		message("History!!! Missing !!!\r\n");
 80019ac:	4849      	ldr	r0, [pc, #292]	@ (8001ad4 <History_update+0x14c>)
 80019ae:	f000 fa0d 	bl	8001dcc <message>
		f_open(&file_1, "History.txt", FA_WRITE | FA_CREATE_ALWAYS);
 80019b2:	220a      	movs	r2, #10
 80019b4:	4944      	ldr	r1, [pc, #272]	@ (8001ac8 <History_update+0x140>)
 80019b6:	4848      	ldr	r0, [pc, #288]	@ (8001ad8 <History_update+0x150>)
 80019b8:	f00a fef4 	bl	800c7a4 <f_open>
		sprintf(buffer, "%d", number);
 80019bc:	4b47      	ldr	r3, [pc, #284]	@ (8001adc <History_update+0x154>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	461a      	mov	r2, r3
 80019c2:	4947      	ldr	r1, [pc, #284]	@ (8001ae0 <History_update+0x158>)
 80019c4:	4847      	ldr	r0, [pc, #284]	@ (8001ae4 <History_update+0x15c>)
 80019c6:	f00c f913 	bl	800dbf0 <siprintf>
		f_write(&file_1, buffer, strlen(buffer), &bw);
 80019ca:	4846      	ldr	r0, [pc, #280]	@ (8001ae4 <History_update+0x15c>)
 80019cc:	f7fe fc00 	bl	80001d0 <strlen>
 80019d0:	4602      	mov	r2, r0
 80019d2:	4b45      	ldr	r3, [pc, #276]	@ (8001ae8 <History_update+0x160>)
 80019d4:	4943      	ldr	r1, [pc, #268]	@ (8001ae4 <History_update+0x15c>)
 80019d6:	4840      	ldr	r0, [pc, #256]	@ (8001ad8 <History_update+0x150>)
 80019d8:	f00b fa0b 	bl	800cdf2 <f_write>
		f_close(&file_1);
 80019dc:	483e      	ldr	r0, [pc, #248]	@ (8001ad8 <History_update+0x150>)
 80019de:	f00b fc1a 	bl	800d216 <f_close>
	}
	// Open the file for reading
	res = f_open(&file_1, "History.txt", FA_READ);
 80019e2:	2201      	movs	r2, #1
 80019e4:	4938      	ldr	r1, [pc, #224]	@ (8001ac8 <History_update+0x140>)
 80019e6:	483c      	ldr	r0, [pc, #240]	@ (8001ad8 <History_update+0x150>)
 80019e8:	f00a fedc 	bl	800c7a4 <f_open>
 80019ec:	4603      	mov	r3, r0
 80019ee:	461a      	mov	r2, r3
 80019f0:	4b3e      	ldr	r3, [pc, #248]	@ (8001aec <History_update+0x164>)
 80019f2:	701a      	strb	r2, [r3, #0]
	if (res == FR_OK) {
 80019f4:	4b3d      	ldr	r3, [pc, #244]	@ (8001aec <History_update+0x164>)
 80019f6:	781b      	ldrb	r3, [r3, #0]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d15e      	bne.n	8001aba <History_update+0x132>
		// Read data from the file
		res = f_read(&file_1, buffer, sizeof(buffer) - 1, &br);
 80019fc:	4b3c      	ldr	r3, [pc, #240]	@ (8001af0 <History_update+0x168>)
 80019fe:	2263      	movs	r2, #99	@ 0x63
 8001a00:	4938      	ldr	r1, [pc, #224]	@ (8001ae4 <History_update+0x15c>)
 8001a02:	4835      	ldr	r0, [pc, #212]	@ (8001ad8 <History_update+0x150>)
 8001a04:	f00b f896 	bl	800cb34 <f_read>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	461a      	mov	r2, r3
 8001a0c:	4b37      	ldr	r3, [pc, #220]	@ (8001aec <History_update+0x164>)
 8001a0e:	701a      	strb	r2, [r3, #0]
		if (res == FR_OK && br > 0) {
 8001a10:	4b36      	ldr	r3, [pc, #216]	@ (8001aec <History_update+0x164>)
 8001a12:	781b      	ldrb	r3, [r3, #0]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d11a      	bne.n	8001a4e <History_update+0xc6>
 8001a18:	4b35      	ldr	r3, [pc, #212]	@ (8001af0 <History_update+0x168>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d016      	beq.n	8001a4e <History_update+0xc6>
			buffer[br] = '\0';           // Null-terminate the string
 8001a20:	4b33      	ldr	r3, [pc, #204]	@ (8001af0 <History_update+0x168>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	4a2f      	ldr	r2, [pc, #188]	@ (8001ae4 <History_update+0x15c>)
 8001a26:	2100      	movs	r1, #0
 8001a28:	54d1      	strb	r1, [r2, r3]
			number = atoi(buffer);       // Convert string to integer
 8001a2a:	482e      	ldr	r0, [pc, #184]	@ (8001ae4 <History_update+0x15c>)
 8001a2c:	f00b fed5 	bl	800d7da <atoi>
 8001a30:	4603      	mov	r3, r0
 8001a32:	4a2a      	ldr	r2, [pc, #168]	@ (8001adc <History_update+0x154>)
 8001a34:	6013      	str	r3, [r2, #0]
			number++;                    // Increment the number
 8001a36:	4b29      	ldr	r3, [pc, #164]	@ (8001adc <History_update+0x154>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	3301      	adds	r3, #1
 8001a3c:	4a27      	ldr	r2, [pc, #156]	@ (8001adc <History_update+0x154>)
 8001a3e:	6013      	str	r3, [r2, #0]
			message("Experiment Number: %d\r\n", number);
 8001a40:	4b26      	ldr	r3, [pc, #152]	@ (8001adc <History_update+0x154>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	4619      	mov	r1, r3
 8001a46:	482b      	ldr	r0, [pc, #172]	@ (8001af4 <History_update+0x16c>)
 8001a48:	f000 f9c0 	bl	8001dcc <message>
 8001a4c:	e002      	b.n	8001a54 <History_update+0xcc>
		} else {
			message("Failed to read from file.\r\n");
 8001a4e:	482a      	ldr	r0, [pc, #168]	@ (8001af8 <History_update+0x170>)
 8001a50:	f000 f9bc 	bl	8001dcc <message>
		}
		f_close(&file_1); // Close the file
 8001a54:	4820      	ldr	r0, [pc, #128]	@ (8001ad8 <History_update+0x150>)
 8001a56:	f00b fbde 	bl	800d216 <f_close>

		/*	write	*/

	// Open the file for writing to update the number
		res = f_open(&file_1, "History.txt", FA_WRITE | FA_CREATE_ALWAYS);
 8001a5a:	220a      	movs	r2, #10
 8001a5c:	491a      	ldr	r1, [pc, #104]	@ (8001ac8 <History_update+0x140>)
 8001a5e:	481e      	ldr	r0, [pc, #120]	@ (8001ad8 <History_update+0x150>)
 8001a60:	f00a fea0 	bl	800c7a4 <f_open>
 8001a64:	4603      	mov	r3, r0
 8001a66:	461a      	mov	r2, r3
 8001a68:	4b20      	ldr	r3, [pc, #128]	@ (8001aec <History_update+0x164>)
 8001a6a:	701a      	strb	r2, [r3, #0]
		if (res == FR_OK) {
 8001a6c:	4b1f      	ldr	r3, [pc, #124]	@ (8001aec <History_update+0x164>)
 8001a6e:	781b      	ldrb	r3, [r3, #0]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d11e      	bne.n	8001ab2 <History_update+0x12a>
			// Convert the incremented number back to a string and write to the file
			sprintf(buffer, "%d", number);
 8001a74:	4b19      	ldr	r3, [pc, #100]	@ (8001adc <History_update+0x154>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	461a      	mov	r2, r3
 8001a7a:	4919      	ldr	r1, [pc, #100]	@ (8001ae0 <History_update+0x158>)
 8001a7c:	4819      	ldr	r0, [pc, #100]	@ (8001ae4 <History_update+0x15c>)
 8001a7e:	f00c f8b7 	bl	800dbf0 <siprintf>
			res = f_write(&file_1, buffer, strlen(buffer), &bw);
 8001a82:	4818      	ldr	r0, [pc, #96]	@ (8001ae4 <History_update+0x15c>)
 8001a84:	f7fe fba4 	bl	80001d0 <strlen>
 8001a88:	4602      	mov	r2, r0
 8001a8a:	4b17      	ldr	r3, [pc, #92]	@ (8001ae8 <History_update+0x160>)
 8001a8c:	4915      	ldr	r1, [pc, #84]	@ (8001ae4 <History_update+0x15c>)
 8001a8e:	4812      	ldr	r0, [pc, #72]	@ (8001ad8 <History_update+0x150>)
 8001a90:	f00b f9af 	bl	800cdf2 <f_write>
 8001a94:	4603      	mov	r3, r0
 8001a96:	461a      	mov	r2, r3
 8001a98:	4b14      	ldr	r3, [pc, #80]	@ (8001aec <History_update+0x164>)
 8001a9a:	701a      	strb	r2, [r3, #0]
			if (res == FR_OK) {
 8001a9c:	4b13      	ldr	r3, [pc, #76]	@ (8001aec <History_update+0x164>)
 8001a9e:	781b      	ldrb	r3, [r3, #0]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d002      	beq.n	8001aaa <History_update+0x122>
	//			message("Updated History.txt with number: %d\r\n", number);
			} else {
				message("Failed to write to file.\r\n");
 8001aa4:	4815      	ldr	r0, [pc, #84]	@ (8001afc <History_update+0x174>)
 8001aa6:	f000 f991 	bl	8001dcc <message>
			}
			f_close(&file_1); // Close the file
 8001aaa:	480b      	ldr	r0, [pc, #44]	@ (8001ad8 <History_update+0x150>)
 8001aac:	f00b fbb3 	bl	800d216 <f_close>
	} else {
		message("Failed to open History.txt.\r\n");
	}


}
 8001ab0:	e006      	b.n	8001ac0 <History_update+0x138>
			message("Failed to open History.txt for writing.\r\n");
 8001ab2:	4813      	ldr	r0, [pc, #76]	@ (8001b00 <History_update+0x178>)
 8001ab4:	f000 f98a 	bl	8001dcc <message>
}
 8001ab8:	e002      	b.n	8001ac0 <History_update+0x138>
		message("Failed to open History.txt.\r\n");
 8001aba:	4812      	ldr	r0, [pc, #72]	@ (8001b04 <History_update+0x17c>)
 8001abc:	f000 f986 	bl	8001dcc <message>
}
 8001ac0:	bf00      	nop
 8001ac2:	bd80      	pop	{r7, pc}
 8001ac4:	200034b8 	.word	0x200034b8
 8001ac8:	0800fee8 	.word	0x0800fee8
 8001acc:	200000a4 	.word	0x200000a4
 8001ad0:	0800fef4 	.word	0x0800fef4
 8001ad4:	0800ff18 	.word	0x0800ff18
 8001ad8:	20001454 	.word	0x20001454
 8001adc:	2000041c 	.word	0x2000041c
 8001ae0:	0800ff34 	.word	0x0800ff34
 8001ae4:	200003b8 	.word	0x200003b8
 8001ae8:	200000ac 	.word	0x200000ac
 8001aec:	200034b4 	.word	0x200034b4
 8001af0:	200000a8 	.word	0x200000a8
 8001af4:	0800ff38 	.word	0x0800ff38
 8001af8:	0800ff50 	.word	0x0800ff50
 8001afc:	0800ff6c 	.word	0x0800ff6c
 8001b00:	0800ff88 	.word	0x0800ff88
 8001b04:	0800ffb4 	.word	0x0800ffb4

08001b08 <WavProcess_EncInit>:
  * @param  pHeader: Pointer to the WAV file header to be written.
  * @retval 0 if success, !0 else.
  */

static uint32_t WavProcess_EncInit(uint32_t Freq, uint8_t* pHeader)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b082      	sub	sp, #8
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
 8001b10:	6039      	str	r1, [r7, #0]
  /* Initialize the encoder structure */
  WaveFormat.SampleRate = Freq;        /* Audio sampling frequency */
 8001b12:	4a1b      	ldr	r2, [pc, #108]	@ (8001b80 <WavProcess_EncInit+0x78>)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	6193      	str	r3, [r2, #24]
  WaveFormat.NbrChannels = 2;          /* Number of channels: 1:Mono or 2:Stereo */
 8001b18:	4b19      	ldr	r3, [pc, #100]	@ (8001b80 <WavProcess_EncInit+0x78>)
 8001b1a:	2202      	movs	r2, #2
 8001b1c:	82da      	strh	r2, [r3, #22]
  WaveFormat.BitPerSample = 16;        /* Number of bits per sample (16, 24 or 32) */
 8001b1e:	4b18      	ldr	r3, [pc, #96]	@ (8001b80 <WavProcess_EncInit+0x78>)
 8001b20:	2210      	movs	r2, #16
 8001b22:	845a      	strh	r2, [r3, #34]	@ 0x22
  WaveFormat.FileSize = 0x001D4C00;    /* Total length of useful audio data (payload) */
 8001b24:	4b16      	ldr	r3, [pc, #88]	@ (8001b80 <WavProcess_EncInit+0x78>)
 8001b26:	4a17      	ldr	r2, [pc, #92]	@ (8001b84 <WavProcess_EncInit+0x7c>)
 8001b28:	605a      	str	r2, [r3, #4]
  WaveFormat.SubChunk1Size = 44;       /* The file header chunk size */
 8001b2a:	4b15      	ldr	r3, [pc, #84]	@ (8001b80 <WavProcess_EncInit+0x78>)
 8001b2c:	222c      	movs	r2, #44	@ 0x2c
 8001b2e:	611a      	str	r2, [r3, #16]
  WaveFormat.ByteRate = (WaveFormat.SampleRate * \
 8001b30:	4b13      	ldr	r3, [pc, #76]	@ (8001b80 <WavProcess_EncInit+0x78>)
 8001b32:	699b      	ldr	r3, [r3, #24]
                        (WaveFormat.BitPerSample/8) * \
 8001b34:	4a12      	ldr	r2, [pc, #72]	@ (8001b80 <WavProcess_EncInit+0x78>)
 8001b36:	8c52      	ldrh	r2, [r2, #34]	@ 0x22
 8001b38:	08d2      	lsrs	r2, r2, #3
 8001b3a:	b292      	uxth	r2, r2
  WaveFormat.ByteRate = (WaveFormat.SampleRate * \
 8001b3c:	fb02 f303 	mul.w	r3, r2, r3
                         WaveFormat.NbrChannels);     /* Number of bytes per second  (sample rate * block align)  */
 8001b40:	4a0f      	ldr	r2, [pc, #60]	@ (8001b80 <WavProcess_EncInit+0x78>)
 8001b42:	8ad2      	ldrh	r2, [r2, #22]
                        (WaveFormat.BitPerSample/8) * \
 8001b44:	fb02 f303 	mul.w	r3, r2, r3
  WaveFormat.ByteRate = (WaveFormat.SampleRate * \
 8001b48:	4a0d      	ldr	r2, [pc, #52]	@ (8001b80 <WavProcess_EncInit+0x78>)
 8001b4a:	61d3      	str	r3, [r2, #28]
  WaveFormat.BlockAlign = WaveFormat.NbrChannels * \
 8001b4c:	4b0c      	ldr	r3, [pc, #48]	@ (8001b80 <WavProcess_EncInit+0x78>)
 8001b4e:	8ada      	ldrh	r2, [r3, #22]
                         (WaveFormat.BitPerSample/8); /* channels * bits/sample / 8 */
 8001b50:	4b0b      	ldr	r3, [pc, #44]	@ (8001b80 <WavProcess_EncInit+0x78>)
 8001b52:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
  WaveFormat.BlockAlign = WaveFormat.NbrChannels * \
 8001b54:	08db      	lsrs	r3, r3, #3
 8001b56:	b29b      	uxth	r3, r3
 8001b58:	fb12 f303 	smulbb	r3, r2, r3
 8001b5c:	b29a      	uxth	r2, r3
 8001b5e:	4b08      	ldr	r3, [pc, #32]	@ (8001b80 <WavProcess_EncInit+0x78>)
 8001b60:	841a      	strh	r2, [r3, #32]

  /* Parse the wav file header and extract required information */
  if(WavProcess_HeaderInit(pHeader, &WaveFormat))
 8001b62:	4907      	ldr	r1, [pc, #28]	@ (8001b80 <WavProcess_EncInit+0x78>)
 8001b64:	6838      	ldr	r0, [r7, #0]
 8001b66:	f000 f80f 	bl	8001b88 <WavProcess_HeaderInit>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d001      	beq.n	8001b74 <WavProcess_EncInit+0x6c>
  {
    return 1;
 8001b70:	2301      	movs	r3, #1
 8001b72:	e000      	b.n	8001b76 <WavProcess_EncInit+0x6e>
  }
  return 0;
 8001b74:	2300      	movs	r3, #0
}
 8001b76:	4618      	mov	r0, r3
 8001b78:	3708      	adds	r7, #8
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	20005464 	.word	0x20005464
 8001b84:	001d4c00 	.word	0x001d4c00

08001b88 <WavProcess_HeaderInit>:
  * @param  pHeader: Header Buffer to be filled
  * @param  pWaveFormatStruct: Pointer to the wave structure to be filled.
  * @retval 0 if passed, !0 if failed.
  */
static uint32_t WavProcess_HeaderInit(uint8_t* pHeader, WAVE_FormatTypeDef* pWaveFormatStruct)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	b083      	sub	sp, #12
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
 8001b90:	6039      	str	r1, [r7, #0]
  /* Write chunkID, must be 'RIFF'  ------------------------------------------*/
  pHeader[0] = 'R';
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	2252      	movs	r2, #82	@ 0x52
 8001b96:	701a      	strb	r2, [r3, #0]
  pHeader[1] = 'I';
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	3301      	adds	r3, #1
 8001b9c:	2249      	movs	r2, #73	@ 0x49
 8001b9e:	701a      	strb	r2, [r3, #0]
  pHeader[2] = 'F';
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	3302      	adds	r3, #2
 8001ba4:	2246      	movs	r2, #70	@ 0x46
 8001ba6:	701a      	strb	r2, [r3, #0]
  pHeader[3] = 'F';
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	3303      	adds	r3, #3
 8001bac:	2246      	movs	r2, #70	@ 0x46
 8001bae:	701a      	strb	r2, [r3, #0]

  /* Write the file length ----------------------------------------------------*/
  /* The sampling time: this value will be be written back at the end of the
     recording operation.  Example: 661500 Bytes = 0x000A17FC, byte[7]=0x00, byte[4]=0xFC */
  pHeader[4] = 0x00;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	3304      	adds	r3, #4
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	701a      	strb	r2, [r3, #0]
  pHeader[5] = 0x4C;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	3305      	adds	r3, #5
 8001bbc:	224c      	movs	r2, #76	@ 0x4c
 8001bbe:	701a      	strb	r2, [r3, #0]
  pHeader[6] = 0x1D;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	3306      	adds	r3, #6
 8001bc4:	221d      	movs	r2, #29
 8001bc6:	701a      	strb	r2, [r3, #0]
  pHeader[7] = 0x00;
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	3307      	adds	r3, #7
 8001bcc:	2200      	movs	r2, #0
 8001bce:	701a      	strb	r2, [r3, #0]

  /* Write the file format, must be 'WAVE' -----------------------------------*/
  pHeader[8]  = 'W';
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	3308      	adds	r3, #8
 8001bd4:	2257      	movs	r2, #87	@ 0x57
 8001bd6:	701a      	strb	r2, [r3, #0]
  pHeader[9]  = 'A';
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	3309      	adds	r3, #9
 8001bdc:	2241      	movs	r2, #65	@ 0x41
 8001bde:	701a      	strb	r2, [r3, #0]
  pHeader[10] = 'V';
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	330a      	adds	r3, #10
 8001be4:	2256      	movs	r2, #86	@ 0x56
 8001be6:	701a      	strb	r2, [r3, #0]
  pHeader[11] = 'E';
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	330b      	adds	r3, #11
 8001bec:	2245      	movs	r2, #69	@ 0x45
 8001bee:	701a      	strb	r2, [r3, #0]

  /* Write the format chunk, must be'fmt ' -----------------------------------*/
  pHeader[12]  = 'f';
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	330c      	adds	r3, #12
 8001bf4:	2266      	movs	r2, #102	@ 0x66
 8001bf6:	701a      	strb	r2, [r3, #0]
  pHeader[13]  = 'm';
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	330d      	adds	r3, #13
 8001bfc:	226d      	movs	r2, #109	@ 0x6d
 8001bfe:	701a      	strb	r2, [r3, #0]
  pHeader[14]  = 't';
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	330e      	adds	r3, #14
 8001c04:	2274      	movs	r2, #116	@ 0x74
 8001c06:	701a      	strb	r2, [r3, #0]
  pHeader[15]  = ' ';
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	330f      	adds	r3, #15
 8001c0c:	2220      	movs	r2, #32
 8001c0e:	701a      	strb	r2, [r3, #0]

  /* Write the length of the 'fmt' data, must be 0x10 ------------------------*/
  pHeader[16]  = 0x10;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	3310      	adds	r3, #16
 8001c14:	2210      	movs	r2, #16
 8001c16:	701a      	strb	r2, [r3, #0]
  pHeader[17]  = 0x00;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	3311      	adds	r3, #17
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	701a      	strb	r2, [r3, #0]
  pHeader[18]  = 0x00;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	3312      	adds	r3, #18
 8001c24:	2200      	movs	r2, #0
 8001c26:	701a      	strb	r2, [r3, #0]
  pHeader[19]  = 0x00;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	3313      	adds	r3, #19
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	701a      	strb	r2, [r3, #0]

  /* Write the audio format, must be 0x01 (PCM) ------------------------------*/
  pHeader[20]  = 0x01;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	3314      	adds	r3, #20
 8001c34:	2201      	movs	r2, #1
 8001c36:	701a      	strb	r2, [r3, #0]
  pHeader[21]  = 0x00;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	3315      	adds	r3, #21
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	701a      	strb	r2, [r3, #0]

  /* Write the number of channels, ie. 0x01 (Mono) ---------------------------*/
  pHeader[22]  = pWaveFormatStruct->NbrChannels;
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	8ada      	ldrh	r2, [r3, #22]
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	3316      	adds	r3, #22
 8001c48:	b2d2      	uxtb	r2, r2
 8001c4a:	701a      	strb	r2, [r3, #0]
  pHeader[23]  = 0x00;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	3317      	adds	r3, #23
 8001c50:	2200      	movs	r2, #0
 8001c52:	701a      	strb	r2, [r3, #0]

  /* Write the Sample Rate in Hz ---------------------------------------------*/
  /* Write Little Endian ie. 8000 = 0x00001F40 => byte[24]=0x40, byte[27]=0x00*/
  pHeader[24]  = (uint8_t)((pWaveFormatStruct->SampleRate & 0xFF));
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	699a      	ldr	r2, [r3, #24]
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	3318      	adds	r3, #24
 8001c5c:	b2d2      	uxtb	r2, r2
 8001c5e:	701a      	strb	r2, [r3, #0]
  pHeader[25]  = (uint8_t)((pWaveFormatStruct->SampleRate >> 8) & 0xFF);
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	699b      	ldr	r3, [r3, #24]
 8001c64:	0a1a      	lsrs	r2, r3, #8
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	3319      	adds	r3, #25
 8001c6a:	b2d2      	uxtb	r2, r2
 8001c6c:	701a      	strb	r2, [r3, #0]
  pHeader[26]  = (uint8_t)((pWaveFormatStruct->SampleRate >> 16) & 0xFF);
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	699b      	ldr	r3, [r3, #24]
 8001c72:	0c1a      	lsrs	r2, r3, #16
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	331a      	adds	r3, #26
 8001c78:	b2d2      	uxtb	r2, r2
 8001c7a:	701a      	strb	r2, [r3, #0]
  pHeader[27]  = (uint8_t)((pWaveFormatStruct->SampleRate >> 24) & 0xFF);
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	699b      	ldr	r3, [r3, #24]
 8001c80:	0e1a      	lsrs	r2, r3, #24
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	331b      	adds	r3, #27
 8001c86:	b2d2      	uxtb	r2, r2
 8001c88:	701a      	strb	r2, [r3, #0]

  /* Write the Byte Rate -----------------------------------------------------*/
  pHeader[28]  = (uint8_t)((pWaveFormatStruct->ByteRate & 0xFF));
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	69da      	ldr	r2, [r3, #28]
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	331c      	adds	r3, #28
 8001c92:	b2d2      	uxtb	r2, r2
 8001c94:	701a      	strb	r2, [r3, #0]
  pHeader[29]  = (uint8_t)((pWaveFormatStruct->ByteRate >> 8) & 0xFF);
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	69db      	ldr	r3, [r3, #28]
 8001c9a:	0a1a      	lsrs	r2, r3, #8
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	331d      	adds	r3, #29
 8001ca0:	b2d2      	uxtb	r2, r2
 8001ca2:	701a      	strb	r2, [r3, #0]
  pHeader[30]  = (uint8_t)((pWaveFormatStruct->ByteRate >> 16) & 0xFF);
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	69db      	ldr	r3, [r3, #28]
 8001ca8:	0c1a      	lsrs	r2, r3, #16
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	331e      	adds	r3, #30
 8001cae:	b2d2      	uxtb	r2, r2
 8001cb0:	701a      	strb	r2, [r3, #0]
  pHeader[31]  = (uint8_t)((pWaveFormatStruct->ByteRate >> 24) & 0xFF);
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	69db      	ldr	r3, [r3, #28]
 8001cb6:	0e1a      	lsrs	r2, r3, #24
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	331f      	adds	r3, #31
 8001cbc:	b2d2      	uxtb	r2, r2
 8001cbe:	701a      	strb	r2, [r3, #0]

  /* Write the block alignment -----------------------------------------------*/
  pHeader[32]  = pWaveFormatStruct->BlockAlign;
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	8c1a      	ldrh	r2, [r3, #32]
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	3320      	adds	r3, #32
 8001cc8:	b2d2      	uxtb	r2, r2
 8001cca:	701a      	strb	r2, [r3, #0]
  pHeader[33]  = 0x00;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	3321      	adds	r3, #33	@ 0x21
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	701a      	strb	r2, [r3, #0]

  /* Write the number of bits per sample -------------------------------------*/
  pHeader[34]  = pWaveFormatStruct->BitPerSample;
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	8c5a      	ldrh	r2, [r3, #34]	@ 0x22
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	3322      	adds	r3, #34	@ 0x22
 8001cdc:	b2d2      	uxtb	r2, r2
 8001cde:	701a      	strb	r2, [r3, #0]
  pHeader[35]  = 0x00;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	3323      	adds	r3, #35	@ 0x23
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	701a      	strb	r2, [r3, #0]

  /* Write the Data chunk, must be 'data' ------------------------------------*/
  pHeader[36]  = 'd';
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	3324      	adds	r3, #36	@ 0x24
 8001cec:	2264      	movs	r2, #100	@ 0x64
 8001cee:	701a      	strb	r2, [r3, #0]
  pHeader[37]  = 'a';
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	3325      	adds	r3, #37	@ 0x25
 8001cf4:	2261      	movs	r2, #97	@ 0x61
 8001cf6:	701a      	strb	r2, [r3, #0]
  pHeader[38]  = 't';
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	3326      	adds	r3, #38	@ 0x26
 8001cfc:	2274      	movs	r2, #116	@ 0x74
 8001cfe:	701a      	strb	r2, [r3, #0]
  pHeader[39]  = 'a';
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	3327      	adds	r3, #39	@ 0x27
 8001d04:	2261      	movs	r2, #97	@ 0x61
 8001d06:	701a      	strb	r2, [r3, #0]

  /* Write the number of sample data -----------------------------------------*/
  /* This variable will be written back at the end of the recording operation */
  pHeader[40]  = 0x00;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	3328      	adds	r3, #40	@ 0x28
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	701a      	strb	r2, [r3, #0]
  pHeader[41]  = 0x4C;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	3329      	adds	r3, #41	@ 0x29
 8001d14:	224c      	movs	r2, #76	@ 0x4c
 8001d16:	701a      	strb	r2, [r3, #0]
  pHeader[42]  = 0x1D;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	332a      	adds	r3, #42	@ 0x2a
 8001d1c:	221d      	movs	r2, #29
 8001d1e:	701a      	strb	r2, [r3, #0]
  pHeader[43]  = 0x00;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	332b      	adds	r3, #43	@ 0x2b
 8001d24:	2200      	movs	r2, #0
 8001d26:	701a      	strb	r2, [r3, #0]

  /* Return 0 if all operations are OK */
  return 0;
 8001d28:	2300      	movs	r3, #0
}
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	370c      	adds	r7, #12
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d34:	4770      	bx	lr
	...

08001d38 <WavProcess_HeaderUpdate>:
  * @param  pHeader: Header Buffer to be filled
  * @param  pWaveFormatStruct: Pointer to the wave structure to be filled.
  * @retval 0 if passed, !0 if failed.
  */
static uint32_t WavProcess_HeaderUpdate(uint8_t* pHeader, WAVE_FormatTypeDef* pWaveFormatStruct)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b083      	sub	sp, #12
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
 8001d40:	6039      	str	r1, [r7, #0]
  /* Write the file length ----------------------------------------------------*/
  /* The sampling time: this value will be be written back at the end of the
     recording operation.  Example: 661500 Bytes = 0x000A17FC, byte[7]=0x00, byte[4]=0xFC */
  pHeader[4] = (uint8_t)(BufferCtl.fptr);
 8001d42:	4b21      	ldr	r3, [pc, #132]	@ (8001dc8 <WavProcess_HeaderUpdate+0x90>)
 8001d44:	685a      	ldr	r2, [r3, #4]
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	3304      	adds	r3, #4
 8001d4a:	b2d2      	uxtb	r2, r2
 8001d4c:	701a      	strb	r2, [r3, #0]
  pHeader[5] = (uint8_t)(BufferCtl.fptr >> 8);
 8001d4e:	4b1e      	ldr	r3, [pc, #120]	@ (8001dc8 <WavProcess_HeaderUpdate+0x90>)
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	0a1a      	lsrs	r2, r3, #8
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	3305      	adds	r3, #5
 8001d58:	b2d2      	uxtb	r2, r2
 8001d5a:	701a      	strb	r2, [r3, #0]
  pHeader[6] = (uint8_t)(BufferCtl.fptr >> 16);
 8001d5c:	4b1a      	ldr	r3, [pc, #104]	@ (8001dc8 <WavProcess_HeaderUpdate+0x90>)
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	0c1a      	lsrs	r2, r3, #16
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	3306      	adds	r3, #6
 8001d66:	b2d2      	uxtb	r2, r2
 8001d68:	701a      	strb	r2, [r3, #0]
  pHeader[7] = (uint8_t)(BufferCtl.fptr >> 24);
 8001d6a:	4b17      	ldr	r3, [pc, #92]	@ (8001dc8 <WavProcess_HeaderUpdate+0x90>)
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	0e1a      	lsrs	r2, r3, #24
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	3307      	adds	r3, #7
 8001d74:	b2d2      	uxtb	r2, r2
 8001d76:	701a      	strb	r2, [r3, #0]
  /* Write the number of sample data -----------------------------------------*/
  /* This variable will be written back at the end of the recording operation */
  BufferCtl.fptr -=44;
 8001d78:	4b13      	ldr	r3, [pc, #76]	@ (8001dc8 <WavProcess_HeaderUpdate+0x90>)
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	3b2c      	subs	r3, #44	@ 0x2c
 8001d7e:	4a12      	ldr	r2, [pc, #72]	@ (8001dc8 <WavProcess_HeaderUpdate+0x90>)
 8001d80:	6053      	str	r3, [r2, #4]
  pHeader[40] = (uint8_t)(BufferCtl.fptr);
 8001d82:	4b11      	ldr	r3, [pc, #68]	@ (8001dc8 <WavProcess_HeaderUpdate+0x90>)
 8001d84:	685a      	ldr	r2, [r3, #4]
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	3328      	adds	r3, #40	@ 0x28
 8001d8a:	b2d2      	uxtb	r2, r2
 8001d8c:	701a      	strb	r2, [r3, #0]
  pHeader[41] = (uint8_t)(BufferCtl.fptr >> 8);
 8001d8e:	4b0e      	ldr	r3, [pc, #56]	@ (8001dc8 <WavProcess_HeaderUpdate+0x90>)
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	0a1a      	lsrs	r2, r3, #8
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	3329      	adds	r3, #41	@ 0x29
 8001d98:	b2d2      	uxtb	r2, r2
 8001d9a:	701a      	strb	r2, [r3, #0]
  pHeader[42] = (uint8_t)(BufferCtl.fptr >> 16);
 8001d9c:	4b0a      	ldr	r3, [pc, #40]	@ (8001dc8 <WavProcess_HeaderUpdate+0x90>)
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	0c1a      	lsrs	r2, r3, #16
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	332a      	adds	r3, #42	@ 0x2a
 8001da6:	b2d2      	uxtb	r2, r2
 8001da8:	701a      	strb	r2, [r3, #0]
  pHeader[43] = (uint8_t)(BufferCtl.fptr >> 24);
 8001daa:	4b07      	ldr	r3, [pc, #28]	@ (8001dc8 <WavProcess_HeaderUpdate+0x90>)
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	0e1a      	lsrs	r2, r3, #24
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	332b      	adds	r3, #43	@ 0x2b
 8001db4:	b2d2      	uxtb	r2, r2
 8001db6:	701a      	strb	r2, [r3, #0]
  /* Return 0 if all operations are OK */
  return 0;
 8001db8:	2300      	movs	r3, #0
}
 8001dba:	4618      	mov	r0, r3
 8001dbc:	370c      	adds	r7, #12
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr
 8001dc6:	bf00      	nop
 8001dc8:	20005490 	.word	0x20005490

08001dcc <message>:

void message(const char *format, ...) {
 8001dcc:	b40f      	push	{r0, r1, r2, r3}
 8001dce:	b580      	push	{r7, lr}
 8001dd0:	b082      	sub	sp, #8
 8001dd2:	af00      	add	r7, sp, #0
    char *buf = malloc(100 * sizeof(char)); // Allocate memory for the buffer
 8001dd4:	2064      	movs	r0, #100	@ 0x64
 8001dd6:	f00b fd05 	bl	800d7e4 <malloc>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	607b      	str	r3, [r7, #4]
    if (buf != NULL) { // Check if malloc was successful
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d00e      	beq.n	8001e02 <message+0x36>
        va_list args;
        va_start(args, format);
 8001de4:	f107 0314 	add.w	r3, r7, #20
 8001de8:	603b      	str	r3, [r7, #0]
        vsnprintf(buf, 100, format, args); // Format the string safely
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	693a      	ldr	r2, [r7, #16]
 8001dee:	2164      	movs	r1, #100	@ 0x64
 8001df0:	6878      	ldr	r0, [r7, #4]
 8001df2:	f00b ffb7 	bl	800dd64 <vsniprintf>
        va_end(args);
        Send_Uart(buf); // Send the formatted string over UART
 8001df6:	6878      	ldr	r0, [r7, #4]
 8001df8:	f7fe fbba 	bl	8000570 <Send_Uart>
        free(buf);      // Free the allocated memory
 8001dfc:	6878      	ldr	r0, [r7, #4]
 8001dfe:	f00b fcf9 	bl	800d7f4 <free>
    }
}
 8001e02:	bf00      	nop
 8001e04:	3708      	adds	r7, #8
 8001e06:	46bd      	mov	sp, r7
 8001e08:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001e0c:	b004      	add	sp, #16
 8001e0e:	4770      	bx	lr

08001e10 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e10:	b480      	push	{r7}
 8001e12:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e14:	b672      	cpsid	i
}
 8001e16:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e18:	bf00      	nop
 8001e1a:	e7fd      	b.n	8001e18 <Error_Handler+0x8>

08001e1c <eeprom_init>:

#include "new_eeprom.h"


HAL_StatusTypeDef eeprom_init(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	af00      	add	r7, sp, #0
	if(HAL_I2C_IsDeviceReady(&hi2c1, EEPROMWIRTE, 10, HAL_MAX_DELAY)!=HAL_OK)
 8001e20:	f04f 33ff 	mov.w	r3, #4294967295
 8001e24:	220a      	movs	r2, #10
 8001e26:	21a0      	movs	r1, #160	@ 0xa0
 8001e28:	4805      	ldr	r0, [pc, #20]	@ (8001e40 <eeprom_init+0x24>)
 8001e2a:	f003 fbdf 	bl	80055ec <HAL_I2C_IsDeviceReady>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d001      	beq.n	8001e38 <eeprom_init+0x1c>
	{
		return HAL_ERROR;
 8001e34:	2301      	movs	r3, #1
 8001e36:	e000      	b.n	8001e3a <eeprom_init+0x1e>
	}
	else
	{
		return HAL_OK;
 8001e38:	2300      	movs	r3, #0
	}
}
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	20000108 	.word	0x20000108

08001e44 <eeprom_write>:
	}
}


HAL_StatusTypeDef eeprom_write(uint16_t addr,uint8_t* data,uint8_t len)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b086      	sub	sp, #24
 8001e48:	af04      	add	r7, sp, #16
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	6039      	str	r1, [r7, #0]
 8001e4e:	80fb      	strh	r3, [r7, #6]
 8001e50:	4613      	mov	r3, r2
 8001e52:	717b      	strb	r3, [r7, #5]
	if(len > 128)
 8001e54:	797b      	ldrb	r3, [r7, #5]
 8001e56:	2b80      	cmp	r3, #128	@ 0x80
 8001e58:	d901      	bls.n	8001e5e <eeprom_write+0x1a>
	{
		return HAL_ERROR;
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	e016      	b.n	8001e8c <eeprom_write+0x48>
	}
	else
	{
		if(HAL_I2C_Mem_Write(&hi2c1, EEPROMWIRTE, addr, 2, data, len, HAL_MAX_DELAY)!=HAL_OK)
 8001e5e:	797b      	ldrb	r3, [r7, #5]
 8001e60:	b29b      	uxth	r3, r3
 8001e62:	88fa      	ldrh	r2, [r7, #6]
 8001e64:	f04f 31ff 	mov.w	r1, #4294967295
 8001e68:	9102      	str	r1, [sp, #8]
 8001e6a:	9301      	str	r3, [sp, #4]
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	9300      	str	r3, [sp, #0]
 8001e70:	2302      	movs	r3, #2
 8001e72:	21a0      	movs	r1, #160	@ 0xa0
 8001e74:	4807      	ldr	r0, [pc, #28]	@ (8001e94 <eeprom_write+0x50>)
 8001e76:	f003 f899 	bl	8004fac <HAL_I2C_Mem_Write>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d001      	beq.n	8001e84 <eeprom_write+0x40>
		{
		return HAL_ERROR;
 8001e80:	2301      	movs	r3, #1
 8001e82:	e003      	b.n	8001e8c <eeprom_write+0x48>
		}
		HAL_Delay(10);
 8001e84:	200a      	movs	r0, #10
 8001e86:	f001 fd0b 	bl	80038a0 <HAL_Delay>
		return HAL_OK;
 8001e8a:	2300      	movs	r3, #0
	}
}
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	3708      	adds	r7, #8
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	20000108 	.word	0x20000108

08001e98 <eeprom_read>:
    if (HAL_I2C_Mem_Read(&hi2c1, EEPROMREAD, addr, 2, buffer, len, HAL_MAX_DELAY) != HAL_OK) {
        return NULL;  // Read failed
    }
    return buffer;  // Return pointer to the provided buffer
}*/
uint8_t* eeprom_read(uint16_t addr, uint8_t* buffer, uint16_t len) {
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b08e      	sub	sp, #56	@ 0x38
 8001e9c:	af04      	add	r7, sp, #16
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	6039      	str	r1, [r7, #0]
 8001ea2:	80fb      	strh	r3, [r7, #6]
 8001ea4:	4613      	mov	r3, r2
 8001ea6:	80bb      	strh	r3, [r7, #4]
    // Removed initial check to debug I2C read
    uint16_t offset = 0;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	84fb      	strh	r3, [r7, #38]	@ 0x26
    while (offset < len) {
 8001eac:	e043      	b.n	8001f36 <eeprom_read+0x9e>
        uint16_t chunk_size = (len - offset > pagesize) ? pagesize : (len - offset);
 8001eae:	88ba      	ldrh	r2, [r7, #4]
 8001eb0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001eb2:	1ad3      	subs	r3, r2, r3
 8001eb4:	2b80      	cmp	r3, #128	@ 0x80
 8001eb6:	bfa8      	it	ge
 8001eb8:	2380      	movge	r3, #128	@ 0x80
 8001eba:	84bb      	strh	r3, [r7, #36]	@ 0x24
        HAL_StatusTypeDef status = HAL_I2C_Mem_Read(&hi2c1, EEPROMREAD, addr + offset, 2, buffer + offset, chunk_size, HAL_MAX_DELAY);
 8001ebc:	88fa      	ldrh	r2, [r7, #6]
 8001ebe:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001ec0:	4413      	add	r3, r2
 8001ec2:	b299      	uxth	r1, r3
 8001ec4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001ec6:	683a      	ldr	r2, [r7, #0]
 8001ec8:	4413      	add	r3, r2
 8001eca:	f04f 32ff 	mov.w	r2, #4294967295
 8001ece:	9202      	str	r2, [sp, #8]
 8001ed0:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001ed2:	9201      	str	r2, [sp, #4]
 8001ed4:	9300      	str	r3, [sp, #0]
 8001ed6:	2302      	movs	r3, #2
 8001ed8:	460a      	mov	r2, r1
 8001eda:	21a1      	movs	r1, #161	@ 0xa1
 8001edc:	481e      	ldr	r0, [pc, #120]	@ (8001f58 <eeprom_read+0xc0>)
 8001ede:	f003 f95f 	bl	80051a0 <HAL_I2C_Mem_Read>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        if (status != HAL_OK) {
 8001ee8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d01e      	beq.n	8001f2e <eeprom_read+0x96>
            HAL_UART_Transmit(&huart3, (uint8_t*)"EEPROM read fail at offset ", 27, HAL_MAX_DELAY);
 8001ef0:	f04f 33ff 	mov.w	r3, #4294967295
 8001ef4:	221b      	movs	r2, #27
 8001ef6:	4919      	ldr	r1, [pc, #100]	@ (8001f5c <eeprom_read+0xc4>)
 8001ef8:	4819      	ldr	r0, [pc, #100]	@ (8001f60 <eeprom_read+0xc8>)
 8001efa:	f006 fede 	bl	8008cba <HAL_UART_Transmit>
            char msg[20];
            sprintf(msg, "%d, status: %d\n\r", offset, status);
 8001efe:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8001f00:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001f04:	f107 000c 	add.w	r0, r7, #12
 8001f08:	4916      	ldr	r1, [pc, #88]	@ (8001f64 <eeprom_read+0xcc>)
 8001f0a:	f00b fe71 	bl	800dbf0 <siprintf>
            HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001f0e:	f107 030c 	add.w	r3, r7, #12
 8001f12:	4618      	mov	r0, r3
 8001f14:	f7fe f95c 	bl	80001d0 <strlen>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	b29a      	uxth	r2, r3
 8001f1c:	f107 010c 	add.w	r1, r7, #12
 8001f20:	f04f 33ff 	mov.w	r3, #4294967295
 8001f24:	480e      	ldr	r0, [pc, #56]	@ (8001f60 <eeprom_read+0xc8>)
 8001f26:	f006 fec8 	bl	8008cba <HAL_UART_Transmit>
            return NULL;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	e00f      	b.n	8001f4e <eeprom_read+0xb6>
        }
        offset += chunk_size;
 8001f2e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8001f30:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001f32:	4413      	add	r3, r2
 8001f34:	84fb      	strh	r3, [r7, #38]	@ 0x26
    while (offset < len) {
 8001f36:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8001f38:	88bb      	ldrh	r3, [r7, #4]
 8001f3a:	429a      	cmp	r2, r3
 8001f3c:	d3b7      	bcc.n	8001eae <eeprom_read+0x16>
    }
    HAL_UART_Transmit(&huart3, (uint8_t*)"EEPROM read complete\n\r", 22, HAL_MAX_DELAY);
 8001f3e:	f04f 33ff 	mov.w	r3, #4294967295
 8001f42:	2216      	movs	r2, #22
 8001f44:	4908      	ldr	r1, [pc, #32]	@ (8001f68 <eeprom_read+0xd0>)
 8001f46:	4806      	ldr	r0, [pc, #24]	@ (8001f60 <eeprom_read+0xc8>)
 8001f48:	f006 feb7 	bl	8008cba <HAL_UART_Transmit>
    return buffer;
 8001f4c:	683b      	ldr	r3, [r7, #0]
}
 8001f4e:	4618      	mov	r0, r3
 8001f50:	3728      	adds	r7, #40	@ 0x28
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	bf00      	nop
 8001f58:	20000108 	.word	0x20000108
 8001f5c:	0800ffd4 	.word	0x0800ffd4
 8001f60:	20000374 	.word	0x20000374
 8001f64:	0800fff0 	.word	0x0800fff0
 8001f68:	08010004 	.word	0x08010004

08001f6c <decimal_to_bcd>:
rtc_timedate_t alarm_queue[MAX_ALARMS] = {0}; // Global alarm queue
uint8_t alarm_count = 0;                      // Global alarm count
uint8_t current_idx = 0;                      // Global current index


uint8_t decimal_to_bcd(uint8_t decimal) {
 8001f6c:	b480      	push	{r7}
 8001f6e:	b083      	sub	sp, #12
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	4603      	mov	r3, r0
 8001f74:	71fb      	strb	r3, [r7, #7]
    return ((decimal / 10) << 4) | (decimal % 10);
 8001f76:	79fb      	ldrb	r3, [r7, #7]
 8001f78:	4a0d      	ldr	r2, [pc, #52]	@ (8001fb0 <decimal_to_bcd+0x44>)
 8001f7a:	fba2 2303 	umull	r2, r3, r2, r3
 8001f7e:	08db      	lsrs	r3, r3, #3
 8001f80:	b2db      	uxtb	r3, r3
 8001f82:	011b      	lsls	r3, r3, #4
 8001f84:	b258      	sxtb	r0, r3
 8001f86:	79fa      	ldrb	r2, [r7, #7]
 8001f88:	4b09      	ldr	r3, [pc, #36]	@ (8001fb0 <decimal_to_bcd+0x44>)
 8001f8a:	fba3 1302 	umull	r1, r3, r3, r2
 8001f8e:	08d9      	lsrs	r1, r3, #3
 8001f90:	460b      	mov	r3, r1
 8001f92:	009b      	lsls	r3, r3, #2
 8001f94:	440b      	add	r3, r1
 8001f96:	005b      	lsls	r3, r3, #1
 8001f98:	1ad3      	subs	r3, r2, r3
 8001f9a:	b2db      	uxtb	r3, r3
 8001f9c:	b25b      	sxtb	r3, r3
 8001f9e:	4303      	orrs	r3, r0
 8001fa0:	b25b      	sxtb	r3, r3
 8001fa2:	b2db      	uxtb	r3, r3
}
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	370c      	adds	r7, #12
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fae:	4770      	bx	lr
 8001fb0:	cccccccd 	.word	0xcccccccd

08001fb4 <bcd_to_decimal>:

uint8_t bcd_to_decimal(uint8_t bcd) {
 8001fb4:	b480      	push	{r7}
 8001fb6:	b083      	sub	sp, #12
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	4603      	mov	r3, r0
 8001fbc:	71fb      	strb	r3, [r7, #7]
    return ((bcd >> 4) * 10) + (bcd & 0x0F);
 8001fbe:	79fb      	ldrb	r3, [r7, #7]
 8001fc0:	091b      	lsrs	r3, r3, #4
 8001fc2:	b2db      	uxtb	r3, r3
 8001fc4:	461a      	mov	r2, r3
 8001fc6:	0092      	lsls	r2, r2, #2
 8001fc8:	4413      	add	r3, r2
 8001fca:	005b      	lsls	r3, r3, #1
 8001fcc:	b2da      	uxtb	r2, r3
 8001fce:	79fb      	ldrb	r3, [r7, #7]
 8001fd0:	f003 030f 	and.w	r3, r3, #15
 8001fd4:	b2db      	uxtb	r3, r3
 8001fd6:	4413      	add	r3, r2
 8001fd8:	b2db      	uxtb	r3, r3
}
 8001fda:	4618      	mov	r0, r3
 8001fdc:	370c      	adds	r7, #12
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe4:	4770      	bx	lr
	...

08001fe8 <rtc_init>:
void rtc_init(I2C_HandleTypeDef *hi2c)
{// 1 check if rtc is ready
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b086      	sub	sp, #24
 8001fec:	af02      	add	r7, sp, #8
 8001fee:	6078      	str	r0, [r7, #4]
	ret=HAL_I2C_IsDeviceReady(&hi2c1, slavwrite, 10, HAL_MAX_DELAY);
 8001ff0:	f04f 33ff 	mov.w	r3, #4294967295
 8001ff4:	220a      	movs	r2, #10
 8001ff6:	21a2      	movs	r1, #162	@ 0xa2
 8001ff8:	4881      	ldr	r0, [pc, #516]	@ (8002200 <rtc_init+0x218>)
 8001ffa:	f003 faf7 	bl	80055ec <HAL_I2C_IsDeviceReady>
 8001ffe:	4603      	mov	r3, r0
 8002000:	461a      	mov	r2, r3
 8002002:	4b80      	ldr	r3, [pc, #512]	@ (8002204 <rtc_init+0x21c>)
 8002004:	701a      	strb	r2, [r3, #0]
	  if(ret==HAL_OK)
 8002006:	4b7f      	ldr	r3, [pc, #508]	@ (8002204 <rtc_init+0x21c>)
 8002008:	781b      	ldrb	r3, [r3, #0]
 800200a:	2b00      	cmp	r3, #0
 800200c:	d113      	bne.n	8002036 <rtc_init+0x4e>
	  {
		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 800200e:	2201      	movs	r2, #1
 8002010:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002014:	487c      	ldr	r0, [pc, #496]	@ (8002208 <rtc_init+0x220>)
 8002016:	f002 fb2f 	bl	8004678 <HAL_GPIO_WritePin>
		  HAL_Delay(100);
 800201a:	2064      	movs	r0, #100	@ 0x64
 800201c:	f001 fc40 	bl	80038a0 <HAL_Delay>
		  HAL_UART_Transmit(&huart3, (uint8_t*)"RTC ok\n\r", 8, HAL_MAX_DELAY);
 8002020:	f04f 33ff 	mov.w	r3, #4294967295
 8002024:	2208      	movs	r2, #8
 8002026:	4979      	ldr	r1, [pc, #484]	@ (800220c <rtc_init+0x224>)
 8002028:	4879      	ldr	r0, [pc, #484]	@ (8002210 <rtc_init+0x228>)
 800202a:	f006 fe46 	bl	8008cba <HAL_UART_Transmit>
		  HAL_Delay(100);
 800202e:	2064      	movs	r0, #100	@ 0x64
 8002030:	f001 fc36 	bl	80038a0 <HAL_Delay>
 8002034:	e009      	b.n	800204a <rtc_init+0x62>
	  }
	  else
	  {
		  HAL_UART_Transmit(&huart3, (uint8_t*)"RTC notok\n\r", 11, HAL_MAX_DELAY);
 8002036:	f04f 33ff 	mov.w	r3, #4294967295
 800203a:	220b      	movs	r2, #11
 800203c:	4975      	ldr	r1, [pc, #468]	@ (8002214 <rtc_init+0x22c>)
 800203e:	4874      	ldr	r0, [pc, #464]	@ (8002210 <rtc_init+0x228>)
 8002040:	f006 fe3b 	bl	8008cba <HAL_UART_Transmit>
		  HAL_Delay(100);
 8002044:	2064      	movs	r0, #100	@ 0x64
 8002046:	f001 fc2b 	bl	80038a0 <HAL_Delay>
	  }
	  //2 perform otp refresh Performing an OTP refresh ensures that the device operates with the correct calibration data after power-on or reset.
	  uint8_t data[2];
	  data[0]=CLKOUT_ctl;
 800204a:	230f      	movs	r3, #15
 800204c:	733b      	strb	r3, [r7, #12]
	  data[1]=0x01;//set it to 1 to initiate the refresh process
 800204e:	2301      	movs	r3, #1
 8002050:	737b      	strb	r3, [r7, #13]

	  ret=HAL_I2C_Master_Transmit(hi2c, slavwrite, data, 2, HAL_MAX_DELAY);
 8002052:	f107 020c 	add.w	r2, r7, #12
 8002056:	f04f 33ff 	mov.w	r3, #4294967295
 800205a:	9300      	str	r3, [sp, #0]
 800205c:	2302      	movs	r3, #2
 800205e:	21a2      	movs	r1, #162	@ 0xa2
 8002060:	6878      	ldr	r0, [r7, #4]
 8002062:	f002 fc7f 	bl	8004964 <HAL_I2C_Master_Transmit>
 8002066:	4603      	mov	r3, r0
 8002068:	461a      	mov	r2, r3
 800206a:	4b66      	ldr	r3, [pc, #408]	@ (8002204 <rtc_init+0x21c>)
 800206c:	701a      	strb	r2, [r3, #0]
	  if(ret==HAL_OK)
 800206e:	4b65      	ldr	r3, [pc, #404]	@ (8002204 <rtc_init+0x21c>)
 8002070:	781b      	ldrb	r3, [r3, #0]
 8002072:	2b00      	cmp	r3, #0
 8002074:	d10a      	bne.n	800208c <rtc_init+0xa4>
	  {
		  HAL_UART_Transmit(&huart3, (uint8_t*)"RTC OTP refersh ok\n\r", 20, HAL_MAX_DELAY);
 8002076:	f04f 33ff 	mov.w	r3, #4294967295
 800207a:	2214      	movs	r2, #20
 800207c:	4966      	ldr	r1, [pc, #408]	@ (8002218 <rtc_init+0x230>)
 800207e:	4864      	ldr	r0, [pc, #400]	@ (8002210 <rtc_init+0x228>)
 8002080:	f006 fe1b 	bl	8008cba <HAL_UART_Transmit>
		  HAL_Delay(100);
 8002084:	2064      	movs	r0, #100	@ 0x64
 8002086:	f001 fc0b 	bl	80038a0 <HAL_Delay>
 800208a:	e009      	b.n	80020a0 <rtc_init+0xb8>
	  }
	  else
	  {
		  HAL_UART_Transmit(&huart3, (uint8_t*)"RTC OTP refersh notok\n\r", 23, HAL_MAX_DELAY);
 800208c:	f04f 33ff 	mov.w	r3, #4294967295
 8002090:	2217      	movs	r2, #23
 8002092:	4962      	ldr	r1, [pc, #392]	@ (800221c <rtc_init+0x234>)
 8002094:	485e      	ldr	r0, [pc, #376]	@ (8002210 <rtc_init+0x228>)
 8002096:	f006 fe10 	bl	8008cba <HAL_UART_Transmit>
		  HAL_Delay(100);
 800209a:	2064      	movs	r0, #100	@ 0x64
 800209c:	f001 fc00 	bl	80038a0 <HAL_Delay>
	  }

	  //3 Configure Control_1 Register (0x00) for basic settings
	  data[0]=Control_1;
 80020a0:	2300      	movs	r3, #0
 80020a2:	733b      	strb	r3, [r7, #12]
	  data[1]=0x00;
 80020a4:	2300      	movs	r3, #0
 80020a6:	737b      	strb	r3, [r7, #13]
	  ret=HAL_I2C_Master_Transmit(hi2c, slavwrite, data, 2, HAL_MAX_DELAY);
 80020a8:	f107 020c 	add.w	r2, r7, #12
 80020ac:	f04f 33ff 	mov.w	r3, #4294967295
 80020b0:	9300      	str	r3, [sp, #0]
 80020b2:	2302      	movs	r3, #2
 80020b4:	21a2      	movs	r1, #162	@ 0xa2
 80020b6:	6878      	ldr	r0, [r7, #4]
 80020b8:	f002 fc54 	bl	8004964 <HAL_I2C_Master_Transmit>
 80020bc:	4603      	mov	r3, r0
 80020be:	461a      	mov	r2, r3
 80020c0:	4b50      	ldr	r3, [pc, #320]	@ (8002204 <rtc_init+0x21c>)
 80020c2:	701a      	strb	r2, [r3, #0]
	  if(ret==HAL_OK)
 80020c4:	4b4f      	ldr	r3, [pc, #316]	@ (8002204 <rtc_init+0x21c>)
 80020c6:	781b      	ldrb	r3, [r3, #0]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d10a      	bne.n	80020e2 <rtc_init+0xfa>
	  {
		  HAL_UART_Transmit(&huart3, (uint8_t*)"control_1 ok\n\r", 14, HAL_MAX_DELAY);
 80020cc:	f04f 33ff 	mov.w	r3, #4294967295
 80020d0:	220e      	movs	r2, #14
 80020d2:	4953      	ldr	r1, [pc, #332]	@ (8002220 <rtc_init+0x238>)
 80020d4:	484e      	ldr	r0, [pc, #312]	@ (8002210 <rtc_init+0x228>)
 80020d6:	f006 fdf0 	bl	8008cba <HAL_UART_Transmit>
		  HAL_Delay(100);
 80020da:	2064      	movs	r0, #100	@ 0x64
 80020dc:	f001 fbe0 	bl	80038a0 <HAL_Delay>
 80020e0:	e009      	b.n	80020f6 <rtc_init+0x10e>
	  }
	  else
	  {
		  HAL_UART_Transmit(&huart3, (uint8_t*)"control_1 notok\n\r", 17, HAL_MAX_DELAY);
 80020e2:	f04f 33ff 	mov.w	r3, #4294967295
 80020e6:	2211      	movs	r2, #17
 80020e8:	494e      	ldr	r1, [pc, #312]	@ (8002224 <rtc_init+0x23c>)
 80020ea:	4849      	ldr	r0, [pc, #292]	@ (8002210 <rtc_init+0x228>)
 80020ec:	f006 fde5 	bl	8008cba <HAL_UART_Transmit>
		  HAL_Delay(100);
 80020f0:	2064      	movs	r0, #100	@ 0x64
 80020f2:	f001 fbd5 	bl	80038a0 <HAL_Delay>
	  }

	  //4 Configure Control_2 Register (0x01) for alarm
	  data[0]=Control_2;
 80020f6:	2301      	movs	r3, #1
 80020f8:	733b      	strb	r3, [r7, #12]
	  data[1]=0x00;
 80020fa:	2300      	movs	r3, #0
 80020fc:	737b      	strb	r3, [r7, #13]
	  ret=HAL_I2C_Master_Transmit(hi2c, slavwrite, data, 2, HAL_MAX_DELAY);
 80020fe:	f107 020c 	add.w	r2, r7, #12
 8002102:	f04f 33ff 	mov.w	r3, #4294967295
 8002106:	9300      	str	r3, [sp, #0]
 8002108:	2302      	movs	r3, #2
 800210a:	21a2      	movs	r1, #162	@ 0xa2
 800210c:	6878      	ldr	r0, [r7, #4]
 800210e:	f002 fc29 	bl	8004964 <HAL_I2C_Master_Transmit>
 8002112:	4603      	mov	r3, r0
 8002114:	461a      	mov	r2, r3
 8002116:	4b3b      	ldr	r3, [pc, #236]	@ (8002204 <rtc_init+0x21c>)
 8002118:	701a      	strb	r2, [r3, #0]
	  if(ret==HAL_OK)
 800211a:	4b3a      	ldr	r3, [pc, #232]	@ (8002204 <rtc_init+0x21c>)
 800211c:	781b      	ldrb	r3, [r3, #0]
 800211e:	2b00      	cmp	r3, #0
 8002120:	d10a      	bne.n	8002138 <rtc_init+0x150>
	  {
		  HAL_UART_Transmit(&huart3, (uint8_t*)"control_2 ok\n\r", 14, HAL_MAX_DELAY);
 8002122:	f04f 33ff 	mov.w	r3, #4294967295
 8002126:	220e      	movs	r2, #14
 8002128:	493f      	ldr	r1, [pc, #252]	@ (8002228 <rtc_init+0x240>)
 800212a:	4839      	ldr	r0, [pc, #228]	@ (8002210 <rtc_init+0x228>)
 800212c:	f006 fdc5 	bl	8008cba <HAL_UART_Transmit>
		  HAL_Delay(100);
 8002130:	2064      	movs	r0, #100	@ 0x64
 8002132:	f001 fbb5 	bl	80038a0 <HAL_Delay>
 8002136:	e009      	b.n	800214c <rtc_init+0x164>
	  }
	  else
	  {
		  HAL_UART_Transmit(&huart3, (uint8_t*)"control_2 notok\n\r", 17, HAL_MAX_DELAY);
 8002138:	f04f 33ff 	mov.w	r3, #4294967295
 800213c:	2211      	movs	r2, #17
 800213e:	493b      	ldr	r1, [pc, #236]	@ (800222c <rtc_init+0x244>)
 8002140:	4833      	ldr	r0, [pc, #204]	@ (8002210 <rtc_init+0x228>)
 8002142:	f006 fdba 	bl	8008cba <HAL_UART_Transmit>
		  HAL_Delay(100);
 8002146:	2064      	movs	r0, #100	@ 0x64
 8002148:	f001 fbaa 	bl	80038a0 <HAL_Delay>
	  }

	  //5 Configure Control_3 Register (0x02) for battery
	  data[0]=Control_3;
 800214c:	2302      	movs	r3, #2
 800214e:	733b      	strb	r3, [r7, #12]
	  data[1]=0x00;
 8002150:	2300      	movs	r3, #0
 8002152:	737b      	strb	r3, [r7, #13]
	  ret=HAL_I2C_Master_Transmit(hi2c, slavwrite, data, 2, HAL_MAX_DELAY);
 8002154:	f107 020c 	add.w	r2, r7, #12
 8002158:	f04f 33ff 	mov.w	r3, #4294967295
 800215c:	9300      	str	r3, [sp, #0]
 800215e:	2302      	movs	r3, #2
 8002160:	21a2      	movs	r1, #162	@ 0xa2
 8002162:	6878      	ldr	r0, [r7, #4]
 8002164:	f002 fbfe 	bl	8004964 <HAL_I2C_Master_Transmit>
 8002168:	4603      	mov	r3, r0
 800216a:	461a      	mov	r2, r3
 800216c:	4b25      	ldr	r3, [pc, #148]	@ (8002204 <rtc_init+0x21c>)
 800216e:	701a      	strb	r2, [r3, #0]
	  if(ret==HAL_OK)
 8002170:	4b24      	ldr	r3, [pc, #144]	@ (8002204 <rtc_init+0x21c>)
 8002172:	781b      	ldrb	r3, [r3, #0]
 8002174:	2b00      	cmp	r3, #0
 8002176:	d10a      	bne.n	800218e <rtc_init+0x1a6>
	  {
		  HAL_UART_Transmit(&huart3, (uint8_t*)"control_3 ok\n\r", 14, HAL_MAX_DELAY);
 8002178:	f04f 33ff 	mov.w	r3, #4294967295
 800217c:	220e      	movs	r2, #14
 800217e:	492c      	ldr	r1, [pc, #176]	@ (8002230 <rtc_init+0x248>)
 8002180:	4823      	ldr	r0, [pc, #140]	@ (8002210 <rtc_init+0x228>)
 8002182:	f006 fd9a 	bl	8008cba <HAL_UART_Transmit>
		  HAL_Delay(100);
 8002186:	2064      	movs	r0, #100	@ 0x64
 8002188:	f001 fb8a 	bl	80038a0 <HAL_Delay>
 800218c:	e009      	b.n	80021a2 <rtc_init+0x1ba>
	  }
	  else
	  {
		  HAL_UART_Transmit(&huart3, (uint8_t*)"control_3 notok\n\r", 17, HAL_MAX_DELAY);
 800218e:	f04f 33ff 	mov.w	r3, #4294967295
 8002192:	2211      	movs	r2, #17
 8002194:	4927      	ldr	r1, [pc, #156]	@ (8002234 <rtc_init+0x24c>)
 8002196:	481e      	ldr	r0, [pc, #120]	@ (8002210 <rtc_init+0x228>)
 8002198:	f006 fd8f 	bl	8008cba <HAL_UART_Transmit>
		  HAL_Delay(100);
 800219c:	2064      	movs	r0, #100	@ 0x64
 800219e:	f001 fb7f 	bl	80038a0 <HAL_Delay>
	  }

	  //6 Set the CLKOUT frequency, if needed
	  data[0]=CLKOUT_ctl;
 80021a2:	230f      	movs	r3, #15
 80021a4:	733b      	strb	r3, [r7, #12]
	  data[1]=0x07;
 80021a6:	2307      	movs	r3, #7
 80021a8:	737b      	strb	r3, [r7, #13]
	  ret=HAL_I2C_Master_Transmit(hi2c, slavwrite, data, 2, HAL_MAX_DELAY);
 80021aa:	f107 020c 	add.w	r2, r7, #12
 80021ae:	f04f 33ff 	mov.w	r3, #4294967295
 80021b2:	9300      	str	r3, [sp, #0]
 80021b4:	2302      	movs	r3, #2
 80021b6:	21a2      	movs	r1, #162	@ 0xa2
 80021b8:	6878      	ldr	r0, [r7, #4]
 80021ba:	f002 fbd3 	bl	8004964 <HAL_I2C_Master_Transmit>
 80021be:	4603      	mov	r3, r0
 80021c0:	461a      	mov	r2, r3
 80021c2:	4b10      	ldr	r3, [pc, #64]	@ (8002204 <rtc_init+0x21c>)
 80021c4:	701a      	strb	r2, [r3, #0]
	  if(ret==HAL_OK)
 80021c6:	4b0f      	ldr	r3, [pc, #60]	@ (8002204 <rtc_init+0x21c>)
 80021c8:	781b      	ldrb	r3, [r3, #0]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d10a      	bne.n	80021e4 <rtc_init+0x1fc>
	  {
		  HAL_UART_Transmit(&huart3, (uint8_t*)"clkout ok\n\r", 11, HAL_MAX_DELAY);
 80021ce:	f04f 33ff 	mov.w	r3, #4294967295
 80021d2:	220b      	movs	r2, #11
 80021d4:	4918      	ldr	r1, [pc, #96]	@ (8002238 <rtc_init+0x250>)
 80021d6:	480e      	ldr	r0, [pc, #56]	@ (8002210 <rtc_init+0x228>)
 80021d8:	f006 fd6f 	bl	8008cba <HAL_UART_Transmit>
		  HAL_Delay(100);
 80021dc:	2064      	movs	r0, #100	@ 0x64
 80021de:	f001 fb5f 	bl	80038a0 <HAL_Delay>
	  {
		  HAL_UART_Transmit(&huart3, (uint8_t*)"clkout notok\n\r", 14, HAL_MAX_DELAY);
		  HAL_Delay(100);
	  }

}
 80021e2:	e009      	b.n	80021f8 <rtc_init+0x210>
		  HAL_UART_Transmit(&huart3, (uint8_t*)"clkout notok\n\r", 14, HAL_MAX_DELAY);
 80021e4:	f04f 33ff 	mov.w	r3, #4294967295
 80021e8:	220e      	movs	r2, #14
 80021ea:	4914      	ldr	r1, [pc, #80]	@ (800223c <rtc_init+0x254>)
 80021ec:	4808      	ldr	r0, [pc, #32]	@ (8002210 <rtc_init+0x228>)
 80021ee:	f006 fd64 	bl	8008cba <HAL_UART_Transmit>
		  HAL_Delay(100);
 80021f2:	2064      	movs	r0, #100	@ 0x64
 80021f4:	f001 fb54 	bl	80038a0 <HAL_Delay>
}
 80021f8:	bf00      	nop
 80021fa:	3710      	adds	r7, #16
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}
 8002200:	20000108 	.word	0x20000108
 8002204:	200000b0 	.word	0x200000b0
 8002208:	40020c00 	.word	0x40020c00
 800220c:	080100ec 	.word	0x080100ec
 8002210:	20000374 	.word	0x20000374
 8002214:	080100f8 	.word	0x080100f8
 8002218:	08010104 	.word	0x08010104
 800221c:	0801011c 	.word	0x0801011c
 8002220:	08010134 	.word	0x08010134
 8002224:	08010144 	.word	0x08010144
 8002228:	08010158 	.word	0x08010158
 800222c:	08010168 	.word	0x08010168
 8002230:	0801017c 	.word	0x0801017c
 8002234:	0801018c 	.word	0x0801018c
 8002238:	080101a0 	.word	0x080101a0
 800223c:	080101ac 	.word	0x080101ac

08002240 <rtc_wirte>:

HAL_StatusTypeDef rtc_wirte(uint8_t reg_addr,uint8_t value)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b086      	sub	sp, #24
 8002244:	af02      	add	r7, sp, #8
 8002246:	4603      	mov	r3, r0
 8002248:	460a      	mov	r2, r1
 800224a:	71fb      	strb	r3, [r7, #7]
 800224c:	4613      	mov	r3, r2
 800224e:	71bb      	strb	r3, [r7, #6]
	uint8_t data[2];
	data[0]=reg_addr;
 8002250:	79fb      	ldrb	r3, [r7, #7]
 8002252:	733b      	strb	r3, [r7, #12]
	data[1]=value;
 8002254:	79bb      	ldrb	r3, [r7, #6]
 8002256:	737b      	strb	r3, [r7, #13]

	ret=HAL_I2C_Master_Transmit(&hi2c1, slavwrite, data, sizeof(data), HAL_MAX_DELAY);
 8002258:	f107 020c 	add.w	r2, r7, #12
 800225c:	f04f 33ff 	mov.w	r3, #4294967295
 8002260:	9300      	str	r3, [sp, #0]
 8002262:	2302      	movs	r3, #2
 8002264:	21a2      	movs	r1, #162	@ 0xa2
 8002266:	480c      	ldr	r0, [pc, #48]	@ (8002298 <rtc_wirte+0x58>)
 8002268:	f002 fb7c 	bl	8004964 <HAL_I2C_Master_Transmit>
 800226c:	4603      	mov	r3, r0
 800226e:	461a      	mov	r2, r3
 8002270:	4b0a      	ldr	r3, [pc, #40]	@ (800229c <rtc_wirte+0x5c>)
 8002272:	701a      	strb	r2, [r3, #0]
	}
	else
	{
		return HAL_ERROR;
	}*/
	if (ret != HAL_OK) {
 8002274:	4b09      	ldr	r3, [pc, #36]	@ (800229c <rtc_wirte+0x5c>)
 8002276:	781b      	ldrb	r3, [r3, #0]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d008      	beq.n	800228e <rtc_wirte+0x4e>
	        HAL_UART_Transmit(&huart3, (uint8_t*)"I2C write fail\n\r", 16, HAL_MAX_DELAY);
 800227c:	f04f 33ff 	mov.w	r3, #4294967295
 8002280:	2210      	movs	r2, #16
 8002282:	4907      	ldr	r1, [pc, #28]	@ (80022a0 <rtc_wirte+0x60>)
 8002284:	4807      	ldr	r0, [pc, #28]	@ (80022a4 <rtc_wirte+0x64>)
 8002286:	f006 fd18 	bl	8008cba <HAL_UART_Transmit>
	        return HAL_ERROR;
 800228a:	2301      	movs	r3, #1
 800228c:	e000      	b.n	8002290 <rtc_wirte+0x50>
	    }
	    return HAL_OK;
 800228e:	2300      	movs	r3, #0

}
 8002290:	4618      	mov	r0, r3
 8002292:	3710      	adds	r7, #16
 8002294:	46bd      	mov	sp, r7
 8002296:	bd80      	pop	{r7, pc}
 8002298:	20000108 	.word	0x20000108
 800229c:	200000b0 	.word	0x200000b0
 80022a0:	080101bc 	.word	0x080101bc
 80022a4:	20000374 	.word	0x20000374

080022a8 <rtc_read>:

uint8_t rtc_read(uint8_t reg_addr)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b086      	sub	sp, #24
 80022ac:	af02      	add	r7, sp, #8
 80022ae:	4603      	mov	r3, r0
 80022b0:	71fb      	strb	r3, [r7, #7]
	 HAL_StatusTypeDef ret1;
	    uint8_t value = 0xFF; // Default value in case of error
 80022b2:	23ff      	movs	r3, #255	@ 0xff
 80022b4:	73bb      	strb	r3, [r7, #14]

	    // Transmit the register address
	    ret1 = HAL_I2C_Master_Transmit(&hi2c1, slavwrite, &reg_addr, 1, HAL_MAX_DELAY);
 80022b6:	1dfa      	adds	r2, r7, #7
 80022b8:	f04f 33ff 	mov.w	r3, #4294967295
 80022bc:	9300      	str	r3, [sp, #0]
 80022be:	2301      	movs	r3, #1
 80022c0:	21a2      	movs	r1, #162	@ 0xa2
 80022c2:	4810      	ldr	r0, [pc, #64]	@ (8002304 <rtc_read+0x5c>)
 80022c4:	f002 fb4e 	bl	8004964 <HAL_I2C_Master_Transmit>
 80022c8:	4603      	mov	r3, r0
 80022ca:	73fb      	strb	r3, [r7, #15]
	    if (ret1 != HAL_OK) {
 80022cc:	7bfb      	ldrb	r3, [r7, #15]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d001      	beq.n	80022d6 <rtc_read+0x2e>
	        return value; // Return default value if transmit fails
 80022d2:	7bbb      	ldrb	r3, [r7, #14]
 80022d4:	e011      	b.n	80022fa <rtc_read+0x52>
	    }

	    // Receive the register value
	    ret1 = HAL_I2C_Master_Receive(&hi2c1, slaveread, &value, 1, HAL_MAX_DELAY);
 80022d6:	f107 020e 	add.w	r2, r7, #14
 80022da:	f04f 33ff 	mov.w	r3, #4294967295
 80022de:	9300      	str	r3, [sp, #0]
 80022e0:	2301      	movs	r3, #1
 80022e2:	21a3      	movs	r1, #163	@ 0xa3
 80022e4:	4807      	ldr	r0, [pc, #28]	@ (8002304 <rtc_read+0x5c>)
 80022e6:	f002 fc3b 	bl	8004b60 <HAL_I2C_Master_Receive>
 80022ea:	4603      	mov	r3, r0
 80022ec:	73fb      	strb	r3, [r7, #15]
	    if (ret1 != HAL_OK) {
 80022ee:	7bfb      	ldrb	r3, [r7, #15]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d001      	beq.n	80022f8 <rtc_read+0x50>
	        return 0xFF; // Return default value if receive fails
 80022f4:	23ff      	movs	r3, #255	@ 0xff
 80022f6:	e000      	b.n	80022fa <rtc_read+0x52>
	    }

	    return value; // Return the register value
 80022f8:	7bbb      	ldrb	r3, [r7, #14]
}
 80022fa:	4618      	mov	r0, r3
 80022fc:	3710      	adds	r7, #16
 80022fe:	46bd      	mov	sp, r7
 8002300:	bd80      	pop	{r7, pc}
 8002302:	bf00      	nop
 8002304:	20000108 	.word	0x20000108

08002308 <rtc_settime>:

HAL_StatusTypeDef rtc_settime(const rtc_timedate_t* timedate)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b082      	sub	sp, #8
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
	if(rtc_wirte(Seconds, decimal_to_bcd(timedate->second))!=HAL_OK)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	789b      	ldrb	r3, [r3, #2]
 8002314:	4618      	mov	r0, r3
 8002316:	f7ff fe29 	bl	8001f6c <decimal_to_bcd>
 800231a:	4603      	mov	r3, r0
 800231c:	4619      	mov	r1, r3
 800231e:	2003      	movs	r0, #3
 8002320:	f7ff ff8e 	bl	8002240 <rtc_wirte>
 8002324:	4603      	mov	r3, r0
 8002326:	2b00      	cmp	r3, #0
 8002328:	d001      	beq.n	800232e <rtc_settime+0x26>
	{
		return HAL_ERROR;
 800232a:	2301      	movs	r3, #1
 800232c:	e04b      	b.n	80023c6 <rtc_settime+0xbe>
	}
	if(rtc_wirte(Minutes, decimal_to_bcd(timedate->minute))!=HAL_OK)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	785b      	ldrb	r3, [r3, #1]
 8002332:	4618      	mov	r0, r3
 8002334:	f7ff fe1a 	bl	8001f6c <decimal_to_bcd>
 8002338:	4603      	mov	r3, r0
 800233a:	4619      	mov	r1, r3
 800233c:	2004      	movs	r0, #4
 800233e:	f7ff ff7f 	bl	8002240 <rtc_wirte>
 8002342:	4603      	mov	r3, r0
 8002344:	2b00      	cmp	r3, #0
 8002346:	d001      	beq.n	800234c <rtc_settime+0x44>
	{
		return HAL_ERROR;
 8002348:	2301      	movs	r3, #1
 800234a:	e03c      	b.n	80023c6 <rtc_settime+0xbe>
	}
	if(rtc_wirte(Hours, decimal_to_bcd(timedate->hour))!=HAL_OK)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	781b      	ldrb	r3, [r3, #0]
 8002350:	4618      	mov	r0, r3
 8002352:	f7ff fe0b 	bl	8001f6c <decimal_to_bcd>
 8002356:	4603      	mov	r3, r0
 8002358:	4619      	mov	r1, r3
 800235a:	2005      	movs	r0, #5
 800235c:	f7ff ff70 	bl	8002240 <rtc_wirte>
 8002360:	4603      	mov	r3, r0
 8002362:	2b00      	cmp	r3, #0
 8002364:	d001      	beq.n	800236a <rtc_settime+0x62>
	{
		return HAL_ERROR;
 8002366:	2301      	movs	r3, #1
 8002368:	e02d      	b.n	80023c6 <rtc_settime+0xbe>
	}
	if(rtc_wirte(Days, decimal_to_bcd(timedate->day))!=HAL_OK)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	78db      	ldrb	r3, [r3, #3]
 800236e:	4618      	mov	r0, r3
 8002370:	f7ff fdfc 	bl	8001f6c <decimal_to_bcd>
 8002374:	4603      	mov	r3, r0
 8002376:	4619      	mov	r1, r3
 8002378:	2006      	movs	r0, #6
 800237a:	f7ff ff61 	bl	8002240 <rtc_wirte>
 800237e:	4603      	mov	r3, r0
 8002380:	2b00      	cmp	r3, #0
 8002382:	d001      	beq.n	8002388 <rtc_settime+0x80>
	{
		return HAL_ERROR;
 8002384:	2301      	movs	r3, #1
 8002386:	e01e      	b.n	80023c6 <rtc_settime+0xbe>
	}
	if(rtc_wirte(Months, decimal_to_bcd(timedate->month))!=HAL_OK)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	791b      	ldrb	r3, [r3, #4]
 800238c:	4618      	mov	r0, r3
 800238e:	f7ff fded 	bl	8001f6c <decimal_to_bcd>
 8002392:	4603      	mov	r3, r0
 8002394:	4619      	mov	r1, r3
 8002396:	2008      	movs	r0, #8
 8002398:	f7ff ff52 	bl	8002240 <rtc_wirte>
 800239c:	4603      	mov	r3, r0
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d001      	beq.n	80023a6 <rtc_settime+0x9e>
	{
		return HAL_ERROR;
 80023a2:	2301      	movs	r3, #1
 80023a4:	e00f      	b.n	80023c6 <rtc_settime+0xbe>
	}
	if(rtc_wirte(Years, decimal_to_bcd(timedate->year))!=HAL_OK)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	795b      	ldrb	r3, [r3, #5]
 80023aa:	4618      	mov	r0, r3
 80023ac:	f7ff fdde 	bl	8001f6c <decimal_to_bcd>
 80023b0:	4603      	mov	r3, r0
 80023b2:	4619      	mov	r1, r3
 80023b4:	2009      	movs	r0, #9
 80023b6:	f7ff ff43 	bl	8002240 <rtc_wirte>
 80023ba:	4603      	mov	r3, r0
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d001      	beq.n	80023c4 <rtc_settime+0xbc>
	{
		return HAL_ERROR;
 80023c0:	2301      	movs	r3, #1
 80023c2:	e000      	b.n	80023c6 <rtc_settime+0xbe>
	}

	return HAL_OK;
 80023c4:	2300      	movs	r3, #0

}
 80023c6:	4618      	mov	r0, r3
 80023c8:	3708      	adds	r7, #8
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd80      	pop	{r7, pc}

080023ce <rtc_gettime>:

HAL_StatusTypeDef rtc_gettime(rtc_timedate_t* timedate)
{
 80023ce:	b580      	push	{r7, lr}
 80023d0:	b084      	sub	sp, #16
 80023d2:	af00      	add	r7, sp, #0
 80023d4:	6078      	str	r0, [r7, #4]
	uint8_t temp;

	temp=rtc_read(Seconds);//second register
 80023d6:	2003      	movs	r0, #3
 80023d8:	f7ff ff66 	bl	80022a8 <rtc_read>
 80023dc:	4603      	mov	r3, r0
 80023de:	73fb      	strb	r3, [r7, #15]
	if(temp==0XFF)
 80023e0:	7bfb      	ldrb	r3, [r7, #15]
 80023e2:	2bff      	cmp	r3, #255	@ 0xff
 80023e4:	d101      	bne.n	80023ea <rtc_gettime+0x1c>
	{
		return HAL_ERROR;
 80023e6:	2301      	movs	r3, #1
 80023e8:	e062      	b.n	80024b0 <rtc_gettime+0xe2>
	}
	timedate->second= bcd_to_decimal(temp);
 80023ea:	7bfb      	ldrb	r3, [r7, #15]
 80023ec:	4618      	mov	r0, r3
 80023ee:	f7ff fde1 	bl	8001fb4 <bcd_to_decimal>
 80023f2:	4603      	mov	r3, r0
 80023f4:	461a      	mov	r2, r3
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	709a      	strb	r2, [r3, #2]
	temp=rtc_read(Minutes);//minute register
 80023fa:	2004      	movs	r0, #4
 80023fc:	f7ff ff54 	bl	80022a8 <rtc_read>
 8002400:	4603      	mov	r3, r0
 8002402:	73fb      	strb	r3, [r7, #15]
	if(temp==0XFF)
 8002404:	7bfb      	ldrb	r3, [r7, #15]
 8002406:	2bff      	cmp	r3, #255	@ 0xff
 8002408:	d101      	bne.n	800240e <rtc_gettime+0x40>
	{
		return HAL_ERROR;
 800240a:	2301      	movs	r3, #1
 800240c:	e050      	b.n	80024b0 <rtc_gettime+0xe2>
	}
	timedate->minute= bcd_to_decimal(temp);
 800240e:	7bfb      	ldrb	r3, [r7, #15]
 8002410:	4618      	mov	r0, r3
 8002412:	f7ff fdcf 	bl	8001fb4 <bcd_to_decimal>
 8002416:	4603      	mov	r3, r0
 8002418:	461a      	mov	r2, r3
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	705a      	strb	r2, [r3, #1]
	temp=rtc_read(Hours);//hour register
 800241e:	2005      	movs	r0, #5
 8002420:	f7ff ff42 	bl	80022a8 <rtc_read>
 8002424:	4603      	mov	r3, r0
 8002426:	73fb      	strb	r3, [r7, #15]
	if(temp==0XFF)
 8002428:	7bfb      	ldrb	r3, [r7, #15]
 800242a:	2bff      	cmp	r3, #255	@ 0xff
 800242c:	d101      	bne.n	8002432 <rtc_gettime+0x64>
	{
		return HAL_ERROR;
 800242e:	2301      	movs	r3, #1
 8002430:	e03e      	b.n	80024b0 <rtc_gettime+0xe2>
	}
	timedate->hour= bcd_to_decimal(temp);
 8002432:	7bfb      	ldrb	r3, [r7, #15]
 8002434:	4618      	mov	r0, r3
 8002436:	f7ff fdbd 	bl	8001fb4 <bcd_to_decimal>
 800243a:	4603      	mov	r3, r0
 800243c:	461a      	mov	r2, r3
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	701a      	strb	r2, [r3, #0]
	temp=rtc_read(Days);//day register
 8002442:	2006      	movs	r0, #6
 8002444:	f7ff ff30 	bl	80022a8 <rtc_read>
 8002448:	4603      	mov	r3, r0
 800244a:	73fb      	strb	r3, [r7, #15]
	if(temp==0XFF)
 800244c:	7bfb      	ldrb	r3, [r7, #15]
 800244e:	2bff      	cmp	r3, #255	@ 0xff
 8002450:	d101      	bne.n	8002456 <rtc_gettime+0x88>
	{
		return HAL_ERROR;
 8002452:	2301      	movs	r3, #1
 8002454:	e02c      	b.n	80024b0 <rtc_gettime+0xe2>
	}
	timedate->day= bcd_to_decimal(temp);
 8002456:	7bfb      	ldrb	r3, [r7, #15]
 8002458:	4618      	mov	r0, r3
 800245a:	f7ff fdab 	bl	8001fb4 <bcd_to_decimal>
 800245e:	4603      	mov	r3, r0
 8002460:	461a      	mov	r2, r3
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	70da      	strb	r2, [r3, #3]
	temp=rtc_read(Months);//second register
 8002466:	2008      	movs	r0, #8
 8002468:	f7ff ff1e 	bl	80022a8 <rtc_read>
 800246c:	4603      	mov	r3, r0
 800246e:	73fb      	strb	r3, [r7, #15]
	if(temp==0XFF)
 8002470:	7bfb      	ldrb	r3, [r7, #15]
 8002472:	2bff      	cmp	r3, #255	@ 0xff
 8002474:	d101      	bne.n	800247a <rtc_gettime+0xac>
	{
		return HAL_ERROR;
 8002476:	2301      	movs	r3, #1
 8002478:	e01a      	b.n	80024b0 <rtc_gettime+0xe2>
	}
	timedate->month= bcd_to_decimal(temp);
 800247a:	7bfb      	ldrb	r3, [r7, #15]
 800247c:	4618      	mov	r0, r3
 800247e:	f7ff fd99 	bl	8001fb4 <bcd_to_decimal>
 8002482:	4603      	mov	r3, r0
 8002484:	461a      	mov	r2, r3
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	711a      	strb	r2, [r3, #4]
	temp=rtc_read(Years);//second register
 800248a:	2009      	movs	r0, #9
 800248c:	f7ff ff0c 	bl	80022a8 <rtc_read>
 8002490:	4603      	mov	r3, r0
 8002492:	73fb      	strb	r3, [r7, #15]
	if(temp==0XFF)
 8002494:	7bfb      	ldrb	r3, [r7, #15]
 8002496:	2bff      	cmp	r3, #255	@ 0xff
 8002498:	d101      	bne.n	800249e <rtc_gettime+0xd0>
	{
		return HAL_ERROR;
 800249a:	2301      	movs	r3, #1
 800249c:	e008      	b.n	80024b0 <rtc_gettime+0xe2>
	}
	timedate->year= bcd_to_decimal(temp);
 800249e:	7bfb      	ldrb	r3, [r7, #15]
 80024a0:	4618      	mov	r0, r3
 80024a2:	f7ff fd87 	bl	8001fb4 <bcd_to_decimal>
 80024a6:	4603      	mov	r3, r0
 80024a8:	461a      	mov	r2, r3
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	715a      	strb	r2, [r3, #5]

	return HAL_OK;
 80024ae:	2300      	movs	r3, #0
}
 80024b0:	4618      	mov	r0, r3
 80024b2:	3710      	adds	r7, #16
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bd80      	pop	{r7, pc}

080024b8 <rtc_setalarm>:


HAL_StatusTypeDef rtc_setalarm(rtc_timedate_t* timedate)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b084      	sub	sp, #16
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
	//second alarm
	if(rtc_wirte(Second_alarm, (timedate->second==0xFF)?0x80:decimal_to_bcd(timedate->second))!=HAL_OK)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	789b      	ldrb	r3, [r3, #2]
 80024c4:	2bff      	cmp	r3, #255	@ 0xff
 80024c6:	d006      	beq.n	80024d6 <rtc_setalarm+0x1e>
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	789b      	ldrb	r3, [r3, #2]
 80024cc:	4618      	mov	r0, r3
 80024ce:	f7ff fd4d 	bl	8001f6c <decimal_to_bcd>
 80024d2:	4603      	mov	r3, r0
 80024d4:	e000      	b.n	80024d8 <rtc_setalarm+0x20>
 80024d6:	2380      	movs	r3, #128	@ 0x80
 80024d8:	4619      	mov	r1, r3
 80024da:	200a      	movs	r0, #10
 80024dc:	f7ff feb0 	bl	8002240 <rtc_wirte>
 80024e0:	4603      	mov	r3, r0
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d001      	beq.n	80024ea <rtc_setalarm+0x32>
	{
		return HAL_ERROR;
 80024e6:	2301      	movs	r3, #1
 80024e8:	e07a      	b.n	80025e0 <rtc_setalarm+0x128>
	}
	//minute alarm
	if(rtc_wirte(Minute_alarm, (timedate->minute==0xFF)?0x80:decimal_to_bcd(timedate->minute))!=HAL_OK)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	785b      	ldrb	r3, [r3, #1]
 80024ee:	2bff      	cmp	r3, #255	@ 0xff
 80024f0:	d006      	beq.n	8002500 <rtc_setalarm+0x48>
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	785b      	ldrb	r3, [r3, #1]
 80024f6:	4618      	mov	r0, r3
 80024f8:	f7ff fd38 	bl	8001f6c <decimal_to_bcd>
 80024fc:	4603      	mov	r3, r0
 80024fe:	e000      	b.n	8002502 <rtc_setalarm+0x4a>
 8002500:	2380      	movs	r3, #128	@ 0x80
 8002502:	4619      	mov	r1, r3
 8002504:	200b      	movs	r0, #11
 8002506:	f7ff fe9b 	bl	8002240 <rtc_wirte>
 800250a:	4603      	mov	r3, r0
 800250c:	2b00      	cmp	r3, #0
 800250e:	d001      	beq.n	8002514 <rtc_setalarm+0x5c>
	{
		return HAL_ERROR;
 8002510:	2301      	movs	r3, #1
 8002512:	e065      	b.n	80025e0 <rtc_setalarm+0x128>
	}
	//hour alarm
	if(rtc_wirte(Hour_alarm, (timedate->hour==0xFF)?0x80:decimal_to_bcd(timedate->hour))!=HAL_OK)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	781b      	ldrb	r3, [r3, #0]
 8002518:	2bff      	cmp	r3, #255	@ 0xff
 800251a:	d006      	beq.n	800252a <rtc_setalarm+0x72>
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	781b      	ldrb	r3, [r3, #0]
 8002520:	4618      	mov	r0, r3
 8002522:	f7ff fd23 	bl	8001f6c <decimal_to_bcd>
 8002526:	4603      	mov	r3, r0
 8002528:	e000      	b.n	800252c <rtc_setalarm+0x74>
 800252a:	2380      	movs	r3, #128	@ 0x80
 800252c:	4619      	mov	r1, r3
 800252e:	200c      	movs	r0, #12
 8002530:	f7ff fe86 	bl	8002240 <rtc_wirte>
 8002534:	4603      	mov	r3, r0
 8002536:	2b00      	cmp	r3, #0
 8002538:	d001      	beq.n	800253e <rtc_setalarm+0x86>
	{
		return HAL_ERROR;
 800253a:	2301      	movs	r3, #1
 800253c:	e050      	b.n	80025e0 <rtc_setalarm+0x128>
	}
	//day alarm
	if(rtc_wirte(Day_alarm, (timedate->day==0xFF)?0x80:decimal_to_bcd(timedate->day))!=HAL_OK)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	78db      	ldrb	r3, [r3, #3]
 8002542:	2bff      	cmp	r3, #255	@ 0xff
 8002544:	d006      	beq.n	8002554 <rtc_setalarm+0x9c>
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	78db      	ldrb	r3, [r3, #3]
 800254a:	4618      	mov	r0, r3
 800254c:	f7ff fd0e 	bl	8001f6c <decimal_to_bcd>
 8002550:	4603      	mov	r3, r0
 8002552:	e000      	b.n	8002556 <rtc_setalarm+0x9e>
 8002554:	2380      	movs	r3, #128	@ 0x80
 8002556:	4619      	mov	r1, r3
 8002558:	200d      	movs	r0, #13
 800255a:	f7ff fe71 	bl	8002240 <rtc_wirte>
 800255e:	4603      	mov	r3, r0
 8002560:	2b00      	cmp	r3, #0
 8002562:	d001      	beq.n	8002568 <rtc_setalarm+0xb0>
	{
		return HAL_ERROR;
 8002564:	2301      	movs	r3, #1
 8002566:	e03b      	b.n	80025e0 <rtc_setalarm+0x128>
	}
	//week alarm
	if(rtc_wirte(Weekday_alarm, (timedate->weekday==0xFF)?0x80:decimal_to_bcd(timedate->weekday))!=HAL_OK)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	799b      	ldrb	r3, [r3, #6]
 800256c:	2bff      	cmp	r3, #255	@ 0xff
 800256e:	d006      	beq.n	800257e <rtc_setalarm+0xc6>
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	799b      	ldrb	r3, [r3, #6]
 8002574:	4618      	mov	r0, r3
 8002576:	f7ff fcf9 	bl	8001f6c <decimal_to_bcd>
 800257a:	4603      	mov	r3, r0
 800257c:	e000      	b.n	8002580 <rtc_setalarm+0xc8>
 800257e:	2380      	movs	r3, #128	@ 0x80
 8002580:	4619      	mov	r1, r3
 8002582:	200e      	movs	r0, #14
 8002584:	f7ff fe5c 	bl	8002240 <rtc_wirte>
 8002588:	4603      	mov	r3, r0
 800258a:	2b00      	cmp	r3, #0
 800258c:	d001      	beq.n	8002592 <rtc_setalarm+0xda>
	{
		return HAL_ERROR;
 800258e:	2301      	movs	r3, #1
 8002590:	e026      	b.n	80025e0 <rtc_setalarm+0x128>
	}

	uint8_t control2 = rtc_read(Control_2);
 8002592:	2001      	movs	r0, #1
 8002594:	f7ff fe88 	bl	80022a8 <rtc_read>
 8002598:	4603      	mov	r3, r0
 800259a:	73fb      	strb	r3, [r7, #15]
	    if (control2 == 0xFF) return HAL_ERROR;
 800259c:	7bfb      	ldrb	r3, [r7, #15]
 800259e:	2bff      	cmp	r3, #255	@ 0xff
 80025a0:	d101      	bne.n	80025a6 <rtc_setalarm+0xee>
 80025a2:	2301      	movs	r3, #1
 80025a4:	e01c      	b.n	80025e0 <rtc_setalarm+0x128>
	    control2 &= ~(1 << 7);  // Clear MSF
 80025a6:	7bfb      	ldrb	r3, [r7, #15]
 80025a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80025ac:	73fb      	strb	r3, [r7, #15]
	    control2 |= (1 << 1);   // Set AIE
 80025ae:	7bfb      	ldrb	r3, [r7, #15]
 80025b0:	f043 0302 	orr.w	r3, r3, #2
 80025b4:	73fb      	strb	r3, [r7, #15]
	    if (rtc_wirte(Control_2, control2) != HAL_OK) return HAL_ERROR;
 80025b6:	7bfb      	ldrb	r3, [r7, #15]
 80025b8:	4619      	mov	r1, r3
 80025ba:	2001      	movs	r0, #1
 80025bc:	f7ff fe40 	bl	8002240 <rtc_wirte>
 80025c0:	4603      	mov	r3, r0
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d001      	beq.n	80025ca <rtc_setalarm+0x112>
 80025c6:	2301      	movs	r3, #1
 80025c8:	e00a      	b.n	80025e0 <rtc_setalarm+0x128>

	    HAL_UART_Transmit(&huart3, (uint8_t*)"Alarm set complete\n\r", 20, HAL_MAX_DELAY);
 80025ca:	f04f 33ff 	mov.w	r3, #4294967295
 80025ce:	2214      	movs	r2, #20
 80025d0:	4905      	ldr	r1, [pc, #20]	@ (80025e8 <rtc_setalarm+0x130>)
 80025d2:	4806      	ldr	r0, [pc, #24]	@ (80025ec <rtc_setalarm+0x134>)
 80025d4:	f006 fb71 	bl	8008cba <HAL_UART_Transmit>
	    read_and_transmit(Control_2);
 80025d8:	2001      	movs	r0, #1
 80025da:	f000 f84f 	bl	800267c <read_and_transmit>
	else
	{
		HAL_UART_Transmit(&huart3, (uint8_t*)"interrupt notenabled\n\r", 22, HAL_MAX_DELAY);
		HAL_Delay(100);
	}*/
	return HAL_OK;
 80025de:	2300      	movs	r3, #0
}
 80025e0:	4618      	mov	r0, r3
 80025e2:	3710      	adds	r7, #16
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bd80      	pop	{r7, pc}
 80025e8:	080101d0 	.word	0x080101d0
 80025ec:	20000374 	.word	0x20000374

080025f0 <rtc_clearalarm>:

HAL_StatusTypeDef rtc_clearalarm(void)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b082      	sub	sp, #8
 80025f4:	af00      	add	r7, sp, #0
	uint8_t control2;
	//read_and_transmit(0x01);
	control2=rtc_read(Control_2);
 80025f6:	2001      	movs	r0, #1
 80025f8:	f7ff fe56 	bl	80022a8 <rtc_read>
 80025fc:	4603      	mov	r3, r0
 80025fe:	71fb      	strb	r3, [r7, #7]
	//read_and_transmit(0x01);
	if(control2==0xFF)
 8002600:	79fb      	ldrb	r3, [r7, #7]
 8002602:	2bff      	cmp	r3, #255	@ 0xff
 8002604:	d101      	bne.n	800260a <rtc_clearalarm+0x1a>
	{
		return HAL_ERROR;
 8002606:	2301      	movs	r3, #1
 8002608:	e00e      	b.n	8002628 <rtc_clearalarm+0x38>
	}
	control2 &=~(1<<4);
 800260a:	79fb      	ldrb	r3, [r7, #7]
 800260c:	f023 0310 	bic.w	r3, r3, #16
 8002610:	71fb      	strb	r3, [r7, #7]
	//control2=0x00;
	if(rtc_wirte(Control_2, control2)!=HAL_OK)
 8002612:	79fb      	ldrb	r3, [r7, #7]
 8002614:	4619      	mov	r1, r3
 8002616:	2001      	movs	r0, #1
 8002618:	f7ff fe12 	bl	8002240 <rtc_wirte>
 800261c:	4603      	mov	r3, r0
 800261e:	2b00      	cmp	r3, #0
 8002620:	d001      	beq.n	8002626 <rtc_clearalarm+0x36>
	{
		//read_and_transmit(0x01);
		return HAL_ERROR;
 8002622:	2301      	movs	r3, #1
 8002624:	e000      	b.n	8002628 <rtc_clearalarm+0x38>
	}

	return HAL_OK;
 8002626:	2300      	movs	r3, #0
}
 8002628:	4618      	mov	r0, r3
 800262a:	3708      	adds	r7, #8
 800262c:	46bd      	mov	sp, r7
 800262e:	bd80      	pop	{r7, pc}

08002630 <rtc_check_alarm_flag>:

uint8_t rtc_check_alarm_flag(void)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b082      	sub	sp, #8
 8002634:	af00      	add	r7, sp, #0
	{
	uint8_t control2 = rtc_read(Control_2); // Read the Control_2 register
 8002636:	2001      	movs	r0, #1
 8002638:	f7ff fe36 	bl	80022a8 <rtc_read>
 800263c:	4603      	mov	r3, r0
 800263e:	71fb      	strb	r3, [r7, #7]
	read_and_transmit(Control_2);
 8002640:	2001      	movs	r0, #1
 8002642:	f000 f81b 	bl	800267c <read_and_transmit>
	    if (control2 == 0xFF) {
 8002646:	79fb      	ldrb	r3, [r7, #7]
 8002648:	2bff      	cmp	r3, #255	@ 0xff
 800264a:	d108      	bne.n	800265e <rtc_check_alarm_flag+0x2e>
	    	HAL_UART_Transmit(&huart3, (uint8_t*)"Flag read error\n\r", 17, HAL_MAX_DELAY);
 800264c:	f04f 33ff 	mov.w	r3, #4294967295
 8002650:	2211      	movs	r2, #17
 8002652:	4908      	ldr	r1, [pc, #32]	@ (8002674 <rtc_check_alarm_flag+0x44>)
 8002654:	4808      	ldr	r0, [pc, #32]	@ (8002678 <rtc_check_alarm_flag+0x48>)
 8002656:	f006 fb30 	bl	8008cba <HAL_UART_Transmit>
	        return 0xFF; // Error occurred while reading
 800265a:	23ff      	movs	r3, #255	@ 0xff
 800265c:	e005      	b.n	800266a <rtc_check_alarm_flag+0x3a>
	    }

	    return (control2 & (1 << 4)) ? 1 : 0; // Return 1 if AF is set, otherwise 0
 800265e:	79fb      	ldrb	r3, [r7, #7]
 8002660:	111b      	asrs	r3, r3, #4
 8002662:	b2db      	uxtb	r3, r3
 8002664:	f003 0301 	and.w	r3, r3, #1
 8002668:	b2db      	uxtb	r3, r3
	}
}
 800266a:	4618      	mov	r0, r3
 800266c:	3708      	adds	r7, #8
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}
 8002672:	bf00      	nop
 8002674:	080101e8 	.word	0x080101e8
 8002678:	20000374 	.word	0x20000374

0800267c <read_and_transmit>:
    rtc_wirte(Control_2, control2);
    //read_and_transmit(Control_2);
    return HAL_OK;
}

void read_and_transmit(uint8_t reg_addr) {
 800267c:	b580      	push	{r7, lr}
 800267e:	b090      	sub	sp, #64	@ 0x40
 8002680:	af00      	add	r7, sp, #0
 8002682:	4603      	mov	r3, r0
 8002684:	71fb      	strb	r3, [r7, #7]
    char uart_buffer[50];
    uint8_t reg_value = rtc_read(reg_addr);
 8002686:	79fb      	ldrb	r3, [r7, #7]
 8002688:	4618      	mov	r0, r3
 800268a:	f7ff fe0d 	bl	80022a8 <rtc_read>
 800268e:	4603      	mov	r3, r0
 8002690:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

    // Check if the read was successful
    if (reg_value == 0xFF) {
 8002694:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002698:	2bff      	cmp	r3, #255	@ 0xff
 800269a:	d107      	bne.n	80026ac <read_and_transmit+0x30>
        // Error handling: Send an error message over UART
        sprintf(uart_buffer, "Error reading register 0x%02X\r\n", reg_addr);
 800269c:	79fa      	ldrb	r2, [r7, #7]
 800269e:	f107 030c 	add.w	r3, r7, #12
 80026a2:	490f      	ldr	r1, [pc, #60]	@ (80026e0 <read_and_transmit+0x64>)
 80026a4:	4618      	mov	r0, r3
 80026a6:	f00b faa3 	bl	800dbf0 <siprintf>
 80026aa:	e007      	b.n	80026bc <read_and_transmit+0x40>
    } else {
        // Send the read value over UART
        sprintf(uart_buffer, "Register 0x%02X: 0x%02X\r\n", reg_addr, reg_value);
 80026ac:	79fa      	ldrb	r2, [r7, #7]
 80026ae:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80026b2:	f107 000c 	add.w	r0, r7, #12
 80026b6:	490b      	ldr	r1, [pc, #44]	@ (80026e4 <read_and_transmit+0x68>)
 80026b8:	f00b fa9a 	bl	800dbf0 <siprintf>
    }

    // Transmit the message via UART3
    HAL_UART_Transmit(&huart3, (uint8_t *)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 80026bc:	f107 030c 	add.w	r3, r7, #12
 80026c0:	4618      	mov	r0, r3
 80026c2:	f7fd fd85 	bl	80001d0 <strlen>
 80026c6:	4603      	mov	r3, r0
 80026c8:	b29a      	uxth	r2, r3
 80026ca:	f107 010c 	add.w	r1, r7, #12
 80026ce:	f04f 33ff 	mov.w	r3, #4294967295
 80026d2:	4805      	ldr	r0, [pc, #20]	@ (80026e8 <read_and_transmit+0x6c>)
 80026d4:	f006 faf1 	bl	8008cba <HAL_UART_Transmit>
}
 80026d8:	bf00      	nop
 80026da:	3740      	adds	r7, #64	@ 0x40
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd80      	pop	{r7, pc}
 80026e0:	080101fc 	.word	0x080101fc
 80026e4:	0801021c 	.word	0x0801021c
 80026e8:	20000374 	.word	0x20000374

080026ec <senddata>:

char uart_buffer[50]; // Definition of uart_buffer
int id1 = 0;          // Definition of id1

void senddata(char* str,uint8_t size)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b082      	sub	sp, #8
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
 80026f4:	460b      	mov	r3, r1
 80026f6:	70fb      	strb	r3, [r7, #3]
	HAL_UART_Transmit(&huart3, (uint8_t*)"\n\r",2, HAL_MAX_DELAY);
 80026f8:	f04f 33ff 	mov.w	r3, #4294967295
 80026fc:	2202      	movs	r2, #2
 80026fe:	4909      	ldr	r1, [pc, #36]	@ (8002724 <senddata+0x38>)
 8002700:	4809      	ldr	r0, [pc, #36]	@ (8002728 <senddata+0x3c>)
 8002702:	f006 fada 	bl	8008cba <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart3, (uint8_t*)str,size, HAL_MAX_DELAY);
 8002706:	78fb      	ldrb	r3, [r7, #3]
 8002708:	b29a      	uxth	r2, r3
 800270a:	f04f 33ff 	mov.w	r3, #4294967295
 800270e:	6879      	ldr	r1, [r7, #4]
 8002710:	4805      	ldr	r0, [pc, #20]	@ (8002728 <senddata+0x3c>)
 8002712:	f006 fad2 	bl	8008cba <HAL_UART_Transmit>
	HAL_Delay(100);
 8002716:	2064      	movs	r0, #100	@ 0x64
 8002718:	f001 f8c2 	bl	80038a0 <HAL_Delay>
}
 800271c:	bf00      	nop
 800271e:	3708      	adds	r7, #8
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}
 8002724:	08010238 	.word	0x08010238
 8002728:	20000374 	.word	0x20000374

0800272c <HAL_UART_RxCpltCallback>:
	}

}*/

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b082      	sub	sp, #8
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART3 || huart->Instance == USART2)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4a2f      	ldr	r2, [pc, #188]	@ (80027f8 <HAL_UART_RxCpltCallback+0xcc>)
 800273a:	4293      	cmp	r3, r2
 800273c:	d004      	beq.n	8002748 <HAL_UART_RxCpltCallback+0x1c>
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4a2e      	ldr	r2, [pc, #184]	@ (80027fc <HAL_UART_RxCpltCallback+0xd0>)
 8002744:	4293      	cmp	r3, r2
 8002746:	d153      	bne.n	80027f0 <HAL_UART_RxCpltCallback+0xc4>
  {
    if (rxindex < RX_buffersize - 1)
 8002748:	4b2d      	ldr	r3, [pc, #180]	@ (8002800 <HAL_UART_RxCpltCallback+0xd4>)
 800274a:	781b      	ldrb	r3, [r3, #0]
 800274c:	b2db      	uxtb	r3, r3
 800274e:	2bff      	cmp	r3, #255	@ 0xff
 8002750:	d00c      	beq.n	800276c <HAL_UART_RxCpltCallback+0x40>
    {
      rxindex++;
 8002752:	4b2b      	ldr	r3, [pc, #172]	@ (8002800 <HAL_UART_RxCpltCallback+0xd4>)
 8002754:	781b      	ldrb	r3, [r3, #0]
 8002756:	b2db      	uxtb	r3, r3
 8002758:	3301      	adds	r3, #1
 800275a:	b2da      	uxtb	r2, r3
 800275c:	4b28      	ldr	r3, [pc, #160]	@ (8002800 <HAL_UART_RxCpltCallback+0xd4>)
 800275e:	701a      	strb	r2, [r3, #0]
    {
      rxbuffer[RX_buffersize - 1] = '\0';
      datarecived = 1;
      return;
    }
    if (rxindex >= strlen(EOP_string) && strncmp(&rxbuffer[rxindex - strlen(EOP_string)], EOP_string, strlen(EOP_string)) == 0)
 8002760:	4b27      	ldr	r3, [pc, #156]	@ (8002800 <HAL_UART_RxCpltCallback+0xd4>)
 8002762:	781b      	ldrb	r3, [r3, #0]
 8002764:	b2db      	uxtb	r3, r3
 8002766:	2b02      	cmp	r3, #2
 8002768:	d921      	bls.n	80027ae <HAL_UART_RxCpltCallback+0x82>
 800276a:	e007      	b.n	800277c <HAL_UART_RxCpltCallback+0x50>
      rxbuffer[RX_buffersize - 1] = '\0';
 800276c:	4b25      	ldr	r3, [pc, #148]	@ (8002804 <HAL_UART_RxCpltCallback+0xd8>)
 800276e:	2200      	movs	r2, #0
 8002770:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
      datarecived = 1;
 8002774:	4b24      	ldr	r3, [pc, #144]	@ (8002808 <HAL_UART_RxCpltCallback+0xdc>)
 8002776:	2201      	movs	r2, #1
 8002778:	701a      	strb	r2, [r3, #0]
      return;
 800277a:	e039      	b.n	80027f0 <HAL_UART_RxCpltCallback+0xc4>
    if (rxindex >= strlen(EOP_string) && strncmp(&rxbuffer[rxindex - strlen(EOP_string)], EOP_string, strlen(EOP_string)) == 0)
 800277c:	4b20      	ldr	r3, [pc, #128]	@ (8002800 <HAL_UART_RxCpltCallback+0xd4>)
 800277e:	781b      	ldrb	r3, [r3, #0]
 8002780:	b2db      	uxtb	r3, r3
 8002782:	3b03      	subs	r3, #3
 8002784:	4a1f      	ldr	r2, [pc, #124]	@ (8002804 <HAL_UART_RxCpltCallback+0xd8>)
 8002786:	4413      	add	r3, r2
 8002788:	2203      	movs	r2, #3
 800278a:	4920      	ldr	r1, [pc, #128]	@ (800280c <HAL_UART_RxCpltCallback+0xe0>)
 800278c:	4618      	mov	r0, r3
 800278e:	f00b faff 	bl	800dd90 <strncmp>
 8002792:	4603      	mov	r3, r0
 8002794:	2b00      	cmp	r3, #0
 8002796:	d10a      	bne.n	80027ae <HAL_UART_RxCpltCallback+0x82>
    {
      rxbuffer[RX_buffersize - 1] = '\0';
 8002798:	4b1a      	ldr	r3, [pc, #104]	@ (8002804 <HAL_UART_RxCpltCallback+0xd8>)
 800279a:	2200      	movs	r2, #0
 800279c:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
      datarecived = 1;
 80027a0:	4b19      	ldr	r3, [pc, #100]	@ (8002808 <HAL_UART_RxCpltCallback+0xdc>)
 80027a2:	2201      	movs	r2, #1
 80027a4:	701a      	strb	r2, [r3, #0]
      rxindex = 0;
 80027a6:	4b16      	ldr	r3, [pc, #88]	@ (8002800 <HAL_UART_RxCpltCallback+0xd4>)
 80027a8:	2200      	movs	r2, #0
 80027aa:	701a      	strb	r2, [r3, #0]
      return;
 80027ac:	e020      	b.n	80027f0 <HAL_UART_RxCpltCallback+0xc4>
    }

    // Restart interrupt for the specific UART instance
    if (huart->Instance == USART3)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4a11      	ldr	r2, [pc, #68]	@ (80027f8 <HAL_UART_RxCpltCallback+0xcc>)
 80027b4:	4293      	cmp	r3, r2
 80027b6:	d10b      	bne.n	80027d0 <HAL_UART_RxCpltCallback+0xa4>
    {
      HAL_UART_Receive_IT(&huart3, (uint8_t*)&rxbuffer[rxindex], 1);
 80027b8:	4b11      	ldr	r3, [pc, #68]	@ (8002800 <HAL_UART_RxCpltCallback+0xd4>)
 80027ba:	781b      	ldrb	r3, [r3, #0]
 80027bc:	b2db      	uxtb	r3, r3
 80027be:	461a      	mov	r2, r3
 80027c0:	4b10      	ldr	r3, [pc, #64]	@ (8002804 <HAL_UART_RxCpltCallback+0xd8>)
 80027c2:	4413      	add	r3, r2
 80027c4:	2201      	movs	r2, #1
 80027c6:	4619      	mov	r1, r3
 80027c8:	4811      	ldr	r0, [pc, #68]	@ (8002810 <HAL_UART_RxCpltCallback+0xe4>)
 80027ca:	f006 fb08 	bl	8008dde <HAL_UART_Receive_IT>
 80027ce:	e00f      	b.n	80027f0 <HAL_UART_RxCpltCallback+0xc4>
    }
    else if (huart->Instance == USART2)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4a09      	ldr	r2, [pc, #36]	@ (80027fc <HAL_UART_RxCpltCallback+0xd0>)
 80027d6:	4293      	cmp	r3, r2
 80027d8:	d10a      	bne.n	80027f0 <HAL_UART_RxCpltCallback+0xc4>
    {
      HAL_UART_Receive_IT(&huart2, (uint8_t*)&rxbuffer[rxindex], 1);
 80027da:	4b09      	ldr	r3, [pc, #36]	@ (8002800 <HAL_UART_RxCpltCallback+0xd4>)
 80027dc:	781b      	ldrb	r3, [r3, #0]
 80027de:	b2db      	uxtb	r3, r3
 80027e0:	461a      	mov	r2, r3
 80027e2:	4b08      	ldr	r3, [pc, #32]	@ (8002804 <HAL_UART_RxCpltCallback+0xd8>)
 80027e4:	4413      	add	r3, r2
 80027e6:	2201      	movs	r2, #1
 80027e8:	4619      	mov	r1, r3
 80027ea:	480a      	ldr	r0, [pc, #40]	@ (8002814 <HAL_UART_RxCpltCallback+0xe8>)
 80027ec:	f006 faf7 	bl	8008dde <HAL_UART_Receive_IT>
    }
  }
}
 80027f0:	3708      	adds	r7, #8
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}
 80027f6:	bf00      	nop
 80027f8:	40004800 	.word	0x40004800
 80027fc:	40004400 	.word	0x40004400
 8002800:	20005630 	.word	0x20005630
 8002804:	20005530 	.word	0x20005530
 8002808:	20005631 	.word	0x20005631
 800280c:	0801023c 	.word	0x0801023c
 8002810:	20000374 	.word	0x20000374
 8002814:	20000330 	.word	0x20000330

08002818 <parse_and_print>:
}*/




void parse_and_print(char *buffer) {
 8002818:	b580      	push	{r7, lr}
 800281a:	b0d2      	sub	sp, #328	@ 0x148
 800281c:	af00      	add	r7, sp, #0
 800281e:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8002822:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002826:	6018      	str	r0, [r3, #0]
    char temp[RX_buffersize]; // Temporary buffer to hold a copy of input string
    strcpy(temp, buffer); // Copy to avoid modifying original string
 8002828:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800282c:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002830:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8002834:	6819      	ldr	r1, [r3, #0]
 8002836:	4610      	mov	r0, r2
 8002838:	f00b fb9b 	bl	800df72 <strcpy>


    char *token = strtok(temp, "|");
 800283c:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002840:	4942      	ldr	r1, [pc, #264]	@ (800294c <parse_and_print+0x134>)
 8002842:	4618      	mov	r0, r3
 8002844:	f00b fab6 	bl	800ddb4 <strtok>
 8002848:	f8c7 0144 	str.w	r0, [r7, #324]	@ 0x144
    //static uint8_t alarm_count = 0;
    //static uint8_t current_idx = 0;


    // Extract and print ID
    if (token) {
 800284c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8002850:	2b00      	cmp	r3, #0
 8002852:	d024      	beq.n	800289e <parse_and_print+0x86>
    	int id;
    	sscanf(token,"%d",&id);
 8002854:	f107 030c 	add.w	r3, r7, #12
 8002858:	461a      	mov	r2, r3
 800285a:	493d      	ldr	r1, [pc, #244]	@ (8002950 <parse_and_print+0x138>)
 800285c:	f8d7 0144 	ldr.w	r0, [r7, #324]	@ 0x144
 8002860:	f00b f9e6 	bl	800dc30 <siscanf>
        sprintf(msg, "id: %d\r\n", id);
 8002864:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8002868:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800286c:	681a      	ldr	r2, [r3, #0]
 800286e:	f107 0310 	add.w	r3, r7, #16
 8002872:	4938      	ldr	r1, [pc, #224]	@ (8002954 <parse_and_print+0x13c>)
 8002874:	4618      	mov	r0, r3
 8002876:	f00b f9bb 	bl	800dbf0 <siprintf>
        UART_Print(msg);
 800287a:	f107 0310 	add.w	r3, r7, #16
 800287e:	4618      	mov	r0, r3
 8002880:	f000 fb2a 	bl	8002ed8 <UART_Print>
        token = strtok(NULL, "|");
 8002884:	4931      	ldr	r1, [pc, #196]	@ (800294c <parse_and_print+0x134>)
 8002886:	2000      	movs	r0, #0
 8002888:	f00b fa94 	bl	800ddb4 <strtok>
 800288c:	f8c7 0144 	str.w	r0, [r7, #324]	@ 0x144
        id1=id;
 8002890:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8002894:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4a2f      	ldr	r2, [pc, #188]	@ (8002958 <parse_and_print+0x140>)
 800289c:	6013      	str	r3, [r2, #0]
    }

    // Extract and print Name
    if (token) {
 800289e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d012      	beq.n	80028cc <parse_and_print+0xb4>
        sprintf(msg, "name: %s\r\n", token);
 80028a6:	f107 0310 	add.w	r3, r7, #16
 80028aa:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 80028ae:	492b      	ldr	r1, [pc, #172]	@ (800295c <parse_and_print+0x144>)
 80028b0:	4618      	mov	r0, r3
 80028b2:	f00b f99d 	bl	800dbf0 <siprintf>
        UART_Print(msg);
 80028b6:	f107 0310 	add.w	r3, r7, #16
 80028ba:	4618      	mov	r0, r3
 80028bc:	f000 fb0c 	bl	8002ed8 <UART_Print>
        token = strtok(NULL, "|");
 80028c0:	4922      	ldr	r1, [pc, #136]	@ (800294c <parse_and_print+0x134>)
 80028c2:	2000      	movs	r0, #0
 80028c4:	f00b fa76 	bl	800ddb4 <strtok>
 80028c8:	f8c7 0144 	str.w	r0, [r7, #324]	@ 0x144
    }

    // Extract and print Location
    if (token) {
 80028cc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d012      	beq.n	80028fa <parse_and_print+0xe2>
        sprintf(msg, "loc: %s\r\n", token);
 80028d4:	f107 0310 	add.w	r3, r7, #16
 80028d8:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 80028dc:	4920      	ldr	r1, [pc, #128]	@ (8002960 <parse_and_print+0x148>)
 80028de:	4618      	mov	r0, r3
 80028e0:	f00b f986 	bl	800dbf0 <siprintf>
        UART_Print(msg);
 80028e4:	f107 0310 	add.w	r3, r7, #16
 80028e8:	4618      	mov	r0, r3
 80028ea:	f000 faf5 	bl	8002ed8 <UART_Print>
        token = strtok(NULL, "|");
 80028ee:	4917      	ldr	r1, [pc, #92]	@ (800294c <parse_and_print+0x134>)
 80028f0:	2000      	movs	r0, #0
 80028f2:	f00b fa5f 	bl	800ddb4 <strtok>
 80028f6:	f8c7 0144 	str.w	r0, [r7, #324]	@ 0x144
    }

    switch (id1) {
 80028fa:	4b17      	ldr	r3, [pc, #92]	@ (8002958 <parse_and_print+0x140>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	2b03      	cmp	r3, #3
 8002900:	d015      	beq.n	800292e <parse_and_print+0x116>
 8002902:	2b03      	cmp	r3, #3
 8002904:	dc18      	bgt.n	8002938 <parse_and_print+0x120>
 8002906:	2b01      	cmp	r3, #1
 8002908:	d002      	beq.n	8002910 <parse_and_print+0xf8>
 800290a:	2b02      	cmp	r3, #2
 800290c:	d005      	beq.n	800291a <parse_and_print+0x102>
 800290e:	e013      	b.n	8002938 <parse_and_print+0x120>
                case 1:
                    process_id1(token);
 8002910:	f8d7 0144 	ldr.w	r0, [r7, #324]	@ 0x144
 8002914:	f000 f828 	bl	8002968 <process_id1>
                    break;
 8002918:	e012      	b.n	8002940 <parse_and_print+0x128>
                case 2:
                    process_id2(token,buffer);
 800291a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800291e:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002922:	6819      	ldr	r1, [r3, #0]
 8002924:	f8d7 0144 	ldr.w	r0, [r7, #324]	@ 0x144
 8002928:	f000 f8e4 	bl	8002af4 <process_id2>
                    break;
 800292c:	e008      	b.n	8002940 <parse_and_print+0x128>
                case 3:
                	process_id3(token);
 800292e:	f8d7 0144 	ldr.w	r0, [r7, #324]	@ 0x144
 8002932:	f000 fa67 	bl	8002e04 <process_id3>
                	break;
 8002936:	e003      	b.n	8002940 <parse_and_print+0x128>
                default:
                    UART_Print("Unknown ID\r\n");
 8002938:	480a      	ldr	r0, [pc, #40]	@ (8002964 <parse_and_print+0x14c>)
 800293a:	f000 facd 	bl	8002ed8 <UART_Print>
                    break;
 800293e:	bf00      	nop
                //}
    //}



}
 8002940:	bf00      	nop
 8002942:	f507 77a4 	add.w	r7, r7, #328	@ 0x148
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}
 800294a:	bf00      	nop
 800294c:	08010240 	.word	0x08010240
 8002950:	08010244 	.word	0x08010244
 8002954:	08010248 	.word	0x08010248
 8002958:	20005670 	.word	0x20005670
 800295c:	08010254 	.word	0x08010254
 8002960:	08010260 	.word	0x08010260
 8002964:	0801026c 	.word	0x0801026c

08002968 <process_id1>:
// Function for ID 1: Parse and process time/date
void process_id1(char *token) {
 8002968:	b580      	push	{r7, lr}
 800296a:	b098      	sub	sp, #96	@ 0x60
 800296c:	af02      	add	r7, sp, #8
 800296e:	6078      	str	r0, [r7, #4]
    char msg[50];

    UART_Print("time-\r\n");
 8002970:	4851      	ldr	r0, [pc, #324]	@ (8002ab8 <process_id1+0x150>)
 8002972:	f000 fab1 	bl	8002ed8 <UART_Print>
    int hh, mm, ss;
    if (sscanf(token, "%d:%d:%d", &hh, &mm, &ss) == 3) {
 8002976:	f107 0118 	add.w	r1, r7, #24
 800297a:	f107 021c 	add.w	r2, r7, #28
 800297e:	f107 0314 	add.w	r3, r7, #20
 8002982:	9300      	str	r3, [sp, #0]
 8002984:	460b      	mov	r3, r1
 8002986:	494d      	ldr	r1, [pc, #308]	@ (8002abc <process_id1+0x154>)
 8002988:	6878      	ldr	r0, [r7, #4]
 800298a:	f00b f951 	bl	800dc30 <siscanf>
 800298e:	4603      	mov	r3, r0
 8002990:	2b03      	cmp	r3, #3
 8002992:	d12f      	bne.n	80029f4 <process_id1+0x8c>
        sprintf(msg, "hour: %d\r\n", hh);
 8002994:	69fa      	ldr	r2, [r7, #28]
 8002996:	f107 0320 	add.w	r3, r7, #32
 800299a:	4949      	ldr	r1, [pc, #292]	@ (8002ac0 <process_id1+0x158>)
 800299c:	4618      	mov	r0, r3
 800299e:	f00b f927 	bl	800dbf0 <siprintf>
        UART_Print(msg);
 80029a2:	f107 0320 	add.w	r3, r7, #32
 80029a6:	4618      	mov	r0, r3
 80029a8:	f000 fa96 	bl	8002ed8 <UART_Print>
        sprintf(msg, "min: %d\r\n", mm);
 80029ac:	69ba      	ldr	r2, [r7, #24]
 80029ae:	f107 0320 	add.w	r3, r7, #32
 80029b2:	4944      	ldr	r1, [pc, #272]	@ (8002ac4 <process_id1+0x15c>)
 80029b4:	4618      	mov	r0, r3
 80029b6:	f00b f91b 	bl	800dbf0 <siprintf>
        UART_Print(msg);
 80029ba:	f107 0320 	add.w	r3, r7, #32
 80029be:	4618      	mov	r0, r3
 80029c0:	f000 fa8a 	bl	8002ed8 <UART_Print>
        sprintf(msg, "sec: %d\r\n", ss);
 80029c4:	697a      	ldr	r2, [r7, #20]
 80029c6:	f107 0320 	add.w	r3, r7, #32
 80029ca:	493f      	ldr	r1, [pc, #252]	@ (8002ac8 <process_id1+0x160>)
 80029cc:	4618      	mov	r0, r3
 80029ce:	f00b f90f 	bl	800dbf0 <siprintf>
        UART_Print(msg);
 80029d2:	f107 0320 	add.w	r3, r7, #32
 80029d6:	4618      	mov	r0, r3
 80029d8:	f000 fa7e 	bl	8002ed8 <UART_Print>
        timedate.hour = hh;
 80029dc:	69fb      	ldr	r3, [r7, #28]
 80029de:	b2da      	uxtb	r2, r3
 80029e0:	4b3a      	ldr	r3, [pc, #232]	@ (8002acc <process_id1+0x164>)
 80029e2:	701a      	strb	r2, [r3, #0]
        timedate.minute = mm;
 80029e4:	69bb      	ldr	r3, [r7, #24]
 80029e6:	b2da      	uxtb	r2, r3
 80029e8:	4b38      	ldr	r3, [pc, #224]	@ (8002acc <process_id1+0x164>)
 80029ea:	705a      	strb	r2, [r3, #1]
        timedate.second = ss;
 80029ec:	697b      	ldr	r3, [r7, #20]
 80029ee:	b2da      	uxtb	r2, r3
 80029f0:	4b36      	ldr	r3, [pc, #216]	@ (8002acc <process_id1+0x164>)
 80029f2:	709a      	strb	r2, [r3, #2]
    }
    token = strtok(NULL, "|");
 80029f4:	4936      	ldr	r1, [pc, #216]	@ (8002ad0 <process_id1+0x168>)
 80029f6:	2000      	movs	r0, #0
 80029f8:	f00b f9dc 	bl	800ddb4 <strtok>
 80029fc:	6078      	str	r0, [r7, #4]

    if (token) {
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d045      	beq.n	8002a90 <process_id1+0x128>
        UART_Print("date-\r\n");
 8002a04:	4833      	ldr	r0, [pc, #204]	@ (8002ad4 <process_id1+0x16c>)
 8002a06:	f000 fa67 	bl	8002ed8 <UART_Print>
        int month, day, year;
        if (sscanf(token, "%d/%d/%d", &month, &day, &year) == 3) {
 8002a0a:	f107 010c 	add.w	r1, r7, #12
 8002a0e:	f107 0210 	add.w	r2, r7, #16
 8002a12:	f107 0308 	add.w	r3, r7, #8
 8002a16:	9300      	str	r3, [sp, #0]
 8002a18:	460b      	mov	r3, r1
 8002a1a:	492f      	ldr	r1, [pc, #188]	@ (8002ad8 <process_id1+0x170>)
 8002a1c:	6878      	ldr	r0, [r7, #4]
 8002a1e:	f00b f907 	bl	800dc30 <siscanf>
 8002a22:	4603      	mov	r3, r0
 8002a24:	2b03      	cmp	r3, #3
 8002a26:	d130      	bne.n	8002a8a <process_id1+0x122>
            sprintf(msg, "month: %d\r\n", month);
 8002a28:	693a      	ldr	r2, [r7, #16]
 8002a2a:	f107 0320 	add.w	r3, r7, #32
 8002a2e:	492b      	ldr	r1, [pc, #172]	@ (8002adc <process_id1+0x174>)
 8002a30:	4618      	mov	r0, r3
 8002a32:	f00b f8dd 	bl	800dbf0 <siprintf>
            UART_Print(msg);
 8002a36:	f107 0320 	add.w	r3, r7, #32
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	f000 fa4c 	bl	8002ed8 <UART_Print>
            sprintf(msg, "day: %d\r\n", day);
 8002a40:	68fa      	ldr	r2, [r7, #12]
 8002a42:	f107 0320 	add.w	r3, r7, #32
 8002a46:	4926      	ldr	r1, [pc, #152]	@ (8002ae0 <process_id1+0x178>)
 8002a48:	4618      	mov	r0, r3
 8002a4a:	f00b f8d1 	bl	800dbf0 <siprintf>
            UART_Print(msg);
 8002a4e:	f107 0320 	add.w	r3, r7, #32
 8002a52:	4618      	mov	r0, r3
 8002a54:	f000 fa40 	bl	8002ed8 <UART_Print>
            sprintf(msg, "year: %d\r\n", year);
 8002a58:	68ba      	ldr	r2, [r7, #8]
 8002a5a:	f107 0320 	add.w	r3, r7, #32
 8002a5e:	4921      	ldr	r1, [pc, #132]	@ (8002ae4 <process_id1+0x17c>)
 8002a60:	4618      	mov	r0, r3
 8002a62:	f00b f8c5 	bl	800dbf0 <siprintf>
            UART_Print(msg);
 8002a66:	f107 0320 	add.w	r3, r7, #32
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	f000 fa34 	bl	8002ed8 <UART_Print>
            timedate.month = month;
 8002a70:	693b      	ldr	r3, [r7, #16]
 8002a72:	b2da      	uxtb	r2, r3
 8002a74:	4b15      	ldr	r3, [pc, #84]	@ (8002acc <process_id1+0x164>)
 8002a76:	711a      	strb	r2, [r3, #4]
            timedate.day = day;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	b2da      	uxtb	r2, r3
 8002a7c:	4b13      	ldr	r3, [pc, #76]	@ (8002acc <process_id1+0x164>)
 8002a7e:	70da      	strb	r2, [r3, #3]
            timedate.year = year;
 8002a80:	68bb      	ldr	r3, [r7, #8]
 8002a82:	b2da      	uxtb	r2, r3
 8002a84:	4b11      	ldr	r3, [pc, #68]	@ (8002acc <process_id1+0x164>)
 8002a86:	715a      	strb	r2, [r3, #5]
 8002a88:	e002      	b.n	8002a90 <process_id1+0x128>
        } else {
            UART_Print("Error: Invalid Date Format\r\n");
 8002a8a:	4817      	ldr	r0, [pc, #92]	@ (8002ae8 <process_id1+0x180>)
 8002a8c:	f000 fa24 	bl	8002ed8 <UART_Print>
        }
    }

    int ret = rtc_settime(&timedate);
 8002a90:	480e      	ldr	r0, [pc, #56]	@ (8002acc <process_id1+0x164>)
 8002a92:	f7ff fc39 	bl	8002308 <rtc_settime>
 8002a96:	4603      	mov	r3, r0
 8002a98:	657b      	str	r3, [r7, #84]	@ 0x54
    if (ret == 0) {
 8002a9a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d103      	bne.n	8002aa8 <process_id1+0x140>
        UART_Print("rtc time set ok\n\r");
 8002aa0:	4812      	ldr	r0, [pc, #72]	@ (8002aec <process_id1+0x184>)
 8002aa2:	f000 fa19 	bl	8002ed8 <UART_Print>
    } else {
        UART_Print("rtc time set notok\n\r");
    }
}
 8002aa6:	e002      	b.n	8002aae <process_id1+0x146>
        UART_Print("rtc time set notok\n\r");
 8002aa8:	4811      	ldr	r0, [pc, #68]	@ (8002af0 <process_id1+0x188>)
 8002aaa:	f000 fa15 	bl	8002ed8 <UART_Print>
}
 8002aae:	bf00      	nop
 8002ab0:	3758      	adds	r7, #88	@ 0x58
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd80      	pop	{r7, pc}
 8002ab6:	bf00      	nop
 8002ab8:	0801027c 	.word	0x0801027c
 8002abc:	08010284 	.word	0x08010284
 8002ac0:	08010290 	.word	0x08010290
 8002ac4:	0801029c 	.word	0x0801029c
 8002ac8:	080102a8 	.word	0x080102a8
 8002acc:	20005634 	.word	0x20005634
 8002ad0:	08010240 	.word	0x08010240
 8002ad4:	080102b4 	.word	0x080102b4
 8002ad8:	080102bc 	.word	0x080102bc
 8002adc:	080102c8 	.word	0x080102c8
 8002ae0:	080102d4 	.word	0x080102d4
 8002ae4:	080102e0 	.word	0x080102e0
 8002ae8:	080102ec 	.word	0x080102ec
 8002aec:	0801030c 	.word	0x0801030c
 8002af0:	08010320 	.word	0x08010320

08002af4 <process_id2>:

// Function for ID 2: Parse and process alarms
void process_id2(char *token,char *buffer) {
 8002af4:	b590      	push	{r4, r7, lr}
 8002af6:	b0d7      	sub	sp, #348	@ 0x15c
 8002af8:	af02      	add	r7, sp, #8
 8002afa:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002afe:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002b02:	6018      	str	r0, [r3, #0]
 8002b04:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002b08:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002b0c:	6019      	str	r1, [r3, #0]
    char msg[50];
    int num_alarms;

    sscanf(token, "%d", &num_alarms);
 8002b0e:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 8002b12:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002b16:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002b1a:	49a8      	ldr	r1, [pc, #672]	@ (8002dbc <process_id2+0x2c8>)
 8002b1c:	6818      	ldr	r0, [r3, #0]
 8002b1e:	f00b f887 	bl	800dc30 <siscanf>
    token = strtok(NULL, "|");
 8002b22:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002b26:	f5a3 74a6 	sub.w	r4, r3, #332	@ 0x14c
 8002b2a:	49a5      	ldr	r1, [pc, #660]	@ (8002dc0 <process_id2+0x2cc>)
 8002b2c:	2000      	movs	r0, #0
 8002b2e:	f00b f941 	bl	800ddb4 <strtok>
 8002b32:	6020      	str	r0, [r4, #0]

    if (num_alarms > MAX_ALARMS) {
 8002b34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b38:	2b0e      	cmp	r3, #14
 8002b3a:	dd03      	ble.n	8002b44 <process_id2+0x50>
        UART_Print("Too many alarms!\n\r");
 8002b3c:	48a1      	ldr	r0, [pc, #644]	@ (8002dc4 <process_id2+0x2d0>)
 8002b3e:	f000 f9cb 	bl	8002ed8 <UART_Print>
 8002b42:	e136      	b.n	8002db2 <process_id2+0x2be>
        return;
    }

    alarm_count = 0;
 8002b44:	4ba0      	ldr	r3, [pc, #640]	@ (8002dc8 <process_id2+0x2d4>)
 8002b46:	2200      	movs	r2, #0
 8002b48:	701a      	strb	r2, [r3, #0]
    while (token && alarm_count < num_alarms) {
 8002b4a:	e090      	b.n	8002c6e <process_id2+0x17a>
        UART_Print("time-\r\n");
 8002b4c:	489f      	ldr	r0, [pc, #636]	@ (8002dcc <process_id2+0x2d8>)
 8002b4e:	f000 f9c3 	bl	8002ed8 <UART_Print>
        int hh, mm, ss;
        if (sscanf(token, "%d:%d:%d", &hh, &mm, &ss) == 3) {
 8002b52:	f507 7186 	add.w	r1, r7, #268	@ 0x10c
 8002b56:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8002b5a:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002b5e:	f5a3 70a6 	sub.w	r0, r3, #332	@ 0x14c
 8002b62:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002b66:	9300      	str	r3, [sp, #0]
 8002b68:	460b      	mov	r3, r1
 8002b6a:	4999      	ldr	r1, [pc, #612]	@ (8002dd0 <process_id2+0x2dc>)
 8002b6c:	6800      	ldr	r0, [r0, #0]
 8002b6e:	f00b f85f 	bl	800dc30 <siscanf>
 8002b72:	4603      	mov	r3, r0
 8002b74:	2b03      	cmp	r3, #3
 8002b76:	d171      	bne.n	8002c5c <process_id2+0x168>
            sprintf(msg, "Alarm %d: %02d:%02d:%02d\r\n", alarm_count + 1, hh, mm, ss);
 8002b78:	4b93      	ldr	r3, [pc, #588]	@ (8002dc8 <process_id2+0x2d4>)
 8002b7a:	781b      	ldrb	r3, [r3, #0]
 8002b7c:	1c59      	adds	r1, r3, #1
 8002b7e:	f8d7 4110 	ldr.w	r4, [r7, #272]	@ 0x110
 8002b82:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002b86:	f8d7 2108 	ldr.w	r2, [r7, #264]	@ 0x108
 8002b8a:	f507 708c 	add.w	r0, r7, #280	@ 0x118
 8002b8e:	9201      	str	r2, [sp, #4]
 8002b90:	9300      	str	r3, [sp, #0]
 8002b92:	4623      	mov	r3, r4
 8002b94:	460a      	mov	r2, r1
 8002b96:	498f      	ldr	r1, [pc, #572]	@ (8002dd4 <process_id2+0x2e0>)
 8002b98:	f00b f82a 	bl	800dbf0 <siprintf>
            UART_Print(msg);
 8002b9c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f000 f999 	bl	8002ed8 <UART_Print>

            alarm_queue[alarm_count].hour = hh;
 8002ba6:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8002baa:	4b87      	ldr	r3, [pc, #540]	@ (8002dc8 <process_id2+0x2d4>)
 8002bac:	781b      	ldrb	r3, [r3, #0]
 8002bae:	4619      	mov	r1, r3
 8002bb0:	b2d0      	uxtb	r0, r2
 8002bb2:	4a89      	ldr	r2, [pc, #548]	@ (8002dd8 <process_id2+0x2e4>)
 8002bb4:	460b      	mov	r3, r1
 8002bb6:	00db      	lsls	r3, r3, #3
 8002bb8:	1a5b      	subs	r3, r3, r1
 8002bba:	4413      	add	r3, r2
 8002bbc:	4602      	mov	r2, r0
 8002bbe:	701a      	strb	r2, [r3, #0]
            alarm_queue[alarm_count].minute = mm;
 8002bc0:	f8d7 210c 	ldr.w	r2, [r7, #268]	@ 0x10c
 8002bc4:	4b80      	ldr	r3, [pc, #512]	@ (8002dc8 <process_id2+0x2d4>)
 8002bc6:	781b      	ldrb	r3, [r3, #0]
 8002bc8:	4619      	mov	r1, r3
 8002bca:	b2d0      	uxtb	r0, r2
 8002bcc:	4a82      	ldr	r2, [pc, #520]	@ (8002dd8 <process_id2+0x2e4>)
 8002bce:	460b      	mov	r3, r1
 8002bd0:	00db      	lsls	r3, r3, #3
 8002bd2:	1a5b      	subs	r3, r3, r1
 8002bd4:	4413      	add	r3, r2
 8002bd6:	3301      	adds	r3, #1
 8002bd8:	4602      	mov	r2, r0
 8002bda:	701a      	strb	r2, [r3, #0]
            alarm_queue[alarm_count].second = ss;
 8002bdc:	f8d7 2108 	ldr.w	r2, [r7, #264]	@ 0x108
 8002be0:	4b79      	ldr	r3, [pc, #484]	@ (8002dc8 <process_id2+0x2d4>)
 8002be2:	781b      	ldrb	r3, [r3, #0]
 8002be4:	4619      	mov	r1, r3
 8002be6:	b2d0      	uxtb	r0, r2
 8002be8:	4a7b      	ldr	r2, [pc, #492]	@ (8002dd8 <process_id2+0x2e4>)
 8002bea:	460b      	mov	r3, r1
 8002bec:	00db      	lsls	r3, r3, #3
 8002bee:	1a5b      	subs	r3, r3, r1
 8002bf0:	4413      	add	r3, r2
 8002bf2:	3302      	adds	r3, #2
 8002bf4:	4602      	mov	r2, r0
 8002bf6:	701a      	strb	r2, [r3, #0]
            alarm_queue[alarm_count].day = 0xFF;
 8002bf8:	4b73      	ldr	r3, [pc, #460]	@ (8002dc8 <process_id2+0x2d4>)
 8002bfa:	781b      	ldrb	r3, [r3, #0]
 8002bfc:	4619      	mov	r1, r3
 8002bfe:	4a76      	ldr	r2, [pc, #472]	@ (8002dd8 <process_id2+0x2e4>)
 8002c00:	460b      	mov	r3, r1
 8002c02:	00db      	lsls	r3, r3, #3
 8002c04:	1a5b      	subs	r3, r3, r1
 8002c06:	4413      	add	r3, r2
 8002c08:	3303      	adds	r3, #3
 8002c0a:	22ff      	movs	r2, #255	@ 0xff
 8002c0c:	701a      	strb	r2, [r3, #0]
            alarm_queue[alarm_count].weekday = 0xFF;
 8002c0e:	4b6e      	ldr	r3, [pc, #440]	@ (8002dc8 <process_id2+0x2d4>)
 8002c10:	781b      	ldrb	r3, [r3, #0]
 8002c12:	4619      	mov	r1, r3
 8002c14:	4a70      	ldr	r2, [pc, #448]	@ (8002dd8 <process_id2+0x2e4>)
 8002c16:	460b      	mov	r3, r1
 8002c18:	00db      	lsls	r3, r3, #3
 8002c1a:	1a5b      	subs	r3, r3, r1
 8002c1c:	4413      	add	r3, r2
 8002c1e:	3306      	adds	r3, #6
 8002c20:	22ff      	movs	r2, #255	@ 0xff
 8002c22:	701a      	strb	r2, [r3, #0]
            alarm_queue[alarm_count].month = 0xFF;
 8002c24:	4b68      	ldr	r3, [pc, #416]	@ (8002dc8 <process_id2+0x2d4>)
 8002c26:	781b      	ldrb	r3, [r3, #0]
 8002c28:	4619      	mov	r1, r3
 8002c2a:	4a6b      	ldr	r2, [pc, #428]	@ (8002dd8 <process_id2+0x2e4>)
 8002c2c:	460b      	mov	r3, r1
 8002c2e:	00db      	lsls	r3, r3, #3
 8002c30:	1a5b      	subs	r3, r3, r1
 8002c32:	4413      	add	r3, r2
 8002c34:	3304      	adds	r3, #4
 8002c36:	22ff      	movs	r2, #255	@ 0xff
 8002c38:	701a      	strb	r2, [r3, #0]
            alarm_queue[alarm_count].year = 0xFF;
 8002c3a:	4b63      	ldr	r3, [pc, #396]	@ (8002dc8 <process_id2+0x2d4>)
 8002c3c:	781b      	ldrb	r3, [r3, #0]
 8002c3e:	4619      	mov	r1, r3
 8002c40:	4a65      	ldr	r2, [pc, #404]	@ (8002dd8 <process_id2+0x2e4>)
 8002c42:	460b      	mov	r3, r1
 8002c44:	00db      	lsls	r3, r3, #3
 8002c46:	1a5b      	subs	r3, r3, r1
 8002c48:	4413      	add	r3, r2
 8002c4a:	3305      	adds	r3, #5
 8002c4c:	22ff      	movs	r2, #255	@ 0xff
 8002c4e:	701a      	strb	r2, [r3, #0]
            alarm_count++;
 8002c50:	4b5d      	ldr	r3, [pc, #372]	@ (8002dc8 <process_id2+0x2d4>)
 8002c52:	781b      	ldrb	r3, [r3, #0]
 8002c54:	3301      	adds	r3, #1
 8002c56:	b2da      	uxtb	r2, r3
 8002c58:	4b5b      	ldr	r3, [pc, #364]	@ (8002dc8 <process_id2+0x2d4>)
 8002c5a:	701a      	strb	r2, [r3, #0]
        }
        token = strtok(NULL, "|");
 8002c5c:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002c60:	f5a3 74a6 	sub.w	r4, r3, #332	@ 0x14c
 8002c64:	4956      	ldr	r1, [pc, #344]	@ (8002dc0 <process_id2+0x2cc>)
 8002c66:	2000      	movs	r0, #0
 8002c68:	f00b f8a4 	bl	800ddb4 <strtok>
 8002c6c:	6020      	str	r0, [r4, #0]
    while (token && alarm_count < num_alarms) {
 8002c6e:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002c72:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d007      	beq.n	8002c8c <process_id2+0x198>
 8002c7c:	4b52      	ldr	r3, [pc, #328]	@ (8002dc8 <process_id2+0x2d4>)
 8002c7e:	781b      	ldrb	r3, [r3, #0]
 8002c80:	461a      	mov	r2, r3
 8002c82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c86:	429a      	cmp	r2, r3
 8002c88:	f6ff af60 	blt.w	8002b4c <process_id2+0x58>
    }

    // Write to EEPROM only for id=2
        ret = eeprom_write(0x0000, (uint8_t*)buffer, strlen(buffer) + 1);
 8002c8c:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002c90:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002c94:	6818      	ldr	r0, [r3, #0]
 8002c96:	f7fd fa9b 	bl	80001d0 <strlen>
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	b2db      	uxtb	r3, r3
 8002c9e:	3301      	adds	r3, #1
 8002ca0:	b2da      	uxtb	r2, r3
 8002ca2:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002ca6:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002caa:	6819      	ldr	r1, [r3, #0]
 8002cac:	2000      	movs	r0, #0
 8002cae:	f7ff f8c9 	bl	8001e44 <eeprom_write>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	461a      	mov	r2, r3
 8002cb6:	4b49      	ldr	r3, [pc, #292]	@ (8002ddc <process_id2+0x2e8>)
 8002cb8:	701a      	strb	r2, [r3, #0]
        if (ret == HAL_OK) {
 8002cba:	4b48      	ldr	r3, [pc, #288]	@ (8002ddc <process_id2+0x2e8>)
 8002cbc:	781b      	ldrb	r3, [r3, #0]
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d141      	bne.n	8002d46 <process_id2+0x252>
            HAL_UART_Transmit(&huart3, (uint8_t*)"write ok\n\r", 10, HAL_MAX_DELAY);
 8002cc2:	f04f 33ff 	mov.w	r3, #4294967295
 8002cc6:	220a      	movs	r2, #10
 8002cc8:	4945      	ldr	r1, [pc, #276]	@ (8002de0 <process_id2+0x2ec>)
 8002cca:	4846      	ldr	r0, [pc, #280]	@ (8002de4 <process_id2+0x2f0>)
 8002ccc:	f005 fff5 	bl	8008cba <HAL_UART_Transmit>
            HAL_Delay(100);
 8002cd0:	2064      	movs	r0, #100	@ 0x64
 8002cd2:	f000 fde5 	bl	80038a0 <HAL_Delay>

            uint8_t eeprom_data[RX_buffersize];
            memset(eeprom_data, 0, RX_buffersize); // Clear the buffer
 8002cd6:	f107 0308 	add.w	r3, r7, #8
 8002cda:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002cde:	2100      	movs	r1, #0
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f00b f84d 	bl	800dd80 <memset>
            if (eeprom_read(0x0000, eeprom_data, RX_buffersize) != NULL) {
 8002ce6:	f107 0308 	add.w	r3, r7, #8
 8002cea:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002cee:	4619      	mov	r1, r3
 8002cf0:	2000      	movs	r0, #0
 8002cf2:	f7ff f8d1 	bl	8001e98 <eeprom_read>
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d01c      	beq.n	8002d36 <process_id2+0x242>
                HAL_UART_Transmit(&huart3, (uint8_t*)"EEPROM read OK: ", 16, HAL_MAX_DELAY);
 8002cfc:	f04f 33ff 	mov.w	r3, #4294967295
 8002d00:	2210      	movs	r2, #16
 8002d02:	4939      	ldr	r1, [pc, #228]	@ (8002de8 <process_id2+0x2f4>)
 8002d04:	4837      	ldr	r0, [pc, #220]	@ (8002de4 <process_id2+0x2f0>)
 8002d06:	f005 ffd8 	bl	8008cba <HAL_UART_Transmit>
                HAL_UART_Transmit(&huart3, eeprom_data, strlen((char*)eeprom_data), HAL_MAX_DELAY);
 8002d0a:	f107 0308 	add.w	r3, r7, #8
 8002d0e:	4618      	mov	r0, r3
 8002d10:	f7fd fa5e 	bl	80001d0 <strlen>
 8002d14:	4603      	mov	r3, r0
 8002d16:	b29a      	uxth	r2, r3
 8002d18:	f107 0108 	add.w	r1, r7, #8
 8002d1c:	f04f 33ff 	mov.w	r3, #4294967295
 8002d20:	4830      	ldr	r0, [pc, #192]	@ (8002de4 <process_id2+0x2f0>)
 8002d22:	f005 ffca 	bl	8008cba <HAL_UART_Transmit>
                HAL_UART_Transmit(&huart3, (uint8_t*)"\n\r", 2, HAL_MAX_DELAY);
 8002d26:	f04f 33ff 	mov.w	r3, #4294967295
 8002d2a:	2202      	movs	r2, #2
 8002d2c:	492f      	ldr	r1, [pc, #188]	@ (8002dec <process_id2+0x2f8>)
 8002d2e:	482d      	ldr	r0, [pc, #180]	@ (8002de4 <process_id2+0x2f0>)
 8002d30:	f005 ffc3 	bl	8008cba <HAL_UART_Transmit>
 8002d34:	e011      	b.n	8002d5a <process_id2+0x266>
            } else {
                HAL_UART_Transmit(&huart3, (uint8_t*)"EEPROM read failed\n\r", 20, HAL_MAX_DELAY);
 8002d36:	f04f 33ff 	mov.w	r3, #4294967295
 8002d3a:	2214      	movs	r2, #20
 8002d3c:	492c      	ldr	r1, [pc, #176]	@ (8002df0 <process_id2+0x2fc>)
 8002d3e:	4829      	ldr	r0, [pc, #164]	@ (8002de4 <process_id2+0x2f0>)
 8002d40:	f005 ffbb 	bl	8008cba <HAL_UART_Transmit>
 8002d44:	e009      	b.n	8002d5a <process_id2+0x266>
            }
        } else {
            HAL_UART_Transmit(&huart3, (uint8_t*)"write notok\n\r", 13, HAL_MAX_DELAY);
 8002d46:	f04f 33ff 	mov.w	r3, #4294967295
 8002d4a:	220d      	movs	r2, #13
 8002d4c:	4929      	ldr	r1, [pc, #164]	@ (8002df4 <process_id2+0x300>)
 8002d4e:	4825      	ldr	r0, [pc, #148]	@ (8002de4 <process_id2+0x2f0>)
 8002d50:	f005 ffb3 	bl	8008cba <HAL_UART_Transmit>
            HAL_Delay(100);
 8002d54:	2064      	movs	r0, #100	@ 0x64
 8002d56:	f000 fda3 	bl	80038a0 <HAL_Delay>
        }

    //eeprom_store_config(token); // Store alarms in EEPROM
    UART_Print("Alarms set\n\r");
 8002d5a:	4827      	ldr	r0, [pc, #156]	@ (8002df8 <process_id2+0x304>)
 8002d5c:	f000 f8bc 	bl	8002ed8 <UART_Print>

    if (alarm_count > 0) {
 8002d60:	4b19      	ldr	r3, [pc, #100]	@ (8002dc8 <process_id2+0x2d4>)
 8002d62:	781b      	ldrb	r3, [r3, #0]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d024      	beq.n	8002db2 <process_id2+0x2be>
        int ret = rtc_setalarm(&alarm_queue[0]);
 8002d68:	481b      	ldr	r0, [pc, #108]	@ (8002dd8 <process_id2+0x2e4>)
 8002d6a:	f7ff fba5 	bl	80024b8 <rtc_setalarm>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
        if (ret == 0) {
 8002d74:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d11a      	bne.n	8002db2 <process_id2+0x2be>
            UART_Print("First alarm set\n\r");
 8002d7c:	481f      	ldr	r0, [pc, #124]	@ (8002dfc <process_id2+0x308>)
 8002d7e:	f000 f8ab 	bl	8002ed8 <UART_Print>
            if (alarm_count > 1) {
 8002d82:	4b11      	ldr	r3, [pc, #68]	@ (8002dc8 <process_id2+0x2d4>)
 8002d84:	781b      	ldrb	r3, [r3, #0]
 8002d86:	2b01      	cmp	r3, #1
 8002d88:	d913      	bls.n	8002db2 <process_id2+0x2be>
                sprintf(msg, "Next: %02d:%02d:%02d\n\r",
                        alarm_queue[0].hour, alarm_queue[0].minute, alarm_queue[0].second);
 8002d8a:	4b13      	ldr	r3, [pc, #76]	@ (8002dd8 <process_id2+0x2e4>)
 8002d8c:	781b      	ldrb	r3, [r3, #0]
                sprintf(msg, "Next: %02d:%02d:%02d\n\r",
 8002d8e:	461a      	mov	r2, r3
                        alarm_queue[0].hour, alarm_queue[0].minute, alarm_queue[0].second);
 8002d90:	4b11      	ldr	r3, [pc, #68]	@ (8002dd8 <process_id2+0x2e4>)
 8002d92:	785b      	ldrb	r3, [r3, #1]
                sprintf(msg, "Next: %02d:%02d:%02d\n\r",
 8002d94:	4619      	mov	r1, r3
                        alarm_queue[0].hour, alarm_queue[0].minute, alarm_queue[0].second);
 8002d96:	4b10      	ldr	r3, [pc, #64]	@ (8002dd8 <process_id2+0x2e4>)
 8002d98:	789b      	ldrb	r3, [r3, #2]
                sprintf(msg, "Next: %02d:%02d:%02d\n\r",
 8002d9a:	f507 708c 	add.w	r0, r7, #280	@ 0x118
 8002d9e:	9300      	str	r3, [sp, #0]
 8002da0:	460b      	mov	r3, r1
 8002da2:	4917      	ldr	r1, [pc, #92]	@ (8002e00 <process_id2+0x30c>)
 8002da4:	f00a ff24 	bl	800dbf0 <siprintf>
                UART_Print(msg);
 8002da8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002dac:	4618      	mov	r0, r3
 8002dae:	f000 f893 	bl	8002ed8 <UART_Print>
            }
        }
    }
}
 8002db2:	f507 77aa 	add.w	r7, r7, #340	@ 0x154
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd90      	pop	{r4, r7, pc}
 8002dba:	bf00      	nop
 8002dbc:	08010244 	.word	0x08010244
 8002dc0:	08010240 	.word	0x08010240
 8002dc4:	08010338 	.word	0x08010338
 8002dc8:	2000552e 	.word	0x2000552e
 8002dcc:	0801027c 	.word	0x0801027c
 8002dd0:	08010284 	.word	0x08010284
 8002dd4:	0801034c 	.word	0x0801034c
 8002dd8:	200054cc 	.word	0x200054cc
 8002ddc:	200000b0 	.word	0x200000b0
 8002de0:	08010368 	.word	0x08010368
 8002de4:	20000374 	.word	0x20000374
 8002de8:	08010374 	.word	0x08010374
 8002dec:	08010238 	.word	0x08010238
 8002df0:	08010388 	.word	0x08010388
 8002df4:	080103a0 	.word	0x080103a0
 8002df8:	080103b0 	.word	0x080103b0
 8002dfc:	080103c0 	.word	0x080103c0
 8002e00:	080103d4 	.word	0x080103d4

08002e04 <process_id3>:

void process_id3(char *token)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b082      	sub	sp, #8
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
	printtime();
 8002e0c:	f000 f804 	bl	8002e18 <printtime>
}
 8002e10:	bf00      	nop
 8002e12:	3708      	adds	r7, #8
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bd80      	pop	{r7, pc}

08002e18 <printtime>:


void printtime(void)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b082      	sub	sp, #8
 8002e1c:	af02      	add	r7, sp, #8
	ret=rtc_gettime(&timedate);
 8002e1e:	4827      	ldr	r0, [pc, #156]	@ (8002ebc <printtime+0xa4>)
 8002e20:	f7ff fad5 	bl	80023ce <rtc_gettime>
 8002e24:	4603      	mov	r3, r0
 8002e26:	461a      	mov	r2, r3
 8002e28:	4b25      	ldr	r3, [pc, #148]	@ (8002ec0 <printtime+0xa8>)
 8002e2a:	701a      	strb	r2, [r3, #0]
	        	  	            if(ret==HAL_OK)
 8002e2c:	4b24      	ldr	r3, [pc, #144]	@ (8002ec0 <printtime+0xa8>)
 8002e2e:	781b      	ldrb	r3, [r3, #0]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d135      	bne.n	8002ea0 <printtime+0x88>
	        	  	            {
	        	  	          	  sprintf(uart_buffer,"current time = %02d:%02d:%02d\n\r",timedate.hour,timedate.minute,timedate.second);
 8002e34:	4b21      	ldr	r3, [pc, #132]	@ (8002ebc <printtime+0xa4>)
 8002e36:	781b      	ldrb	r3, [r3, #0]
 8002e38:	461a      	mov	r2, r3
 8002e3a:	4b20      	ldr	r3, [pc, #128]	@ (8002ebc <printtime+0xa4>)
 8002e3c:	785b      	ldrb	r3, [r3, #1]
 8002e3e:	4619      	mov	r1, r3
 8002e40:	4b1e      	ldr	r3, [pc, #120]	@ (8002ebc <printtime+0xa4>)
 8002e42:	789b      	ldrb	r3, [r3, #2]
 8002e44:	9300      	str	r3, [sp, #0]
 8002e46:	460b      	mov	r3, r1
 8002e48:	491e      	ldr	r1, [pc, #120]	@ (8002ec4 <printtime+0xac>)
 8002e4a:	481f      	ldr	r0, [pc, #124]	@ (8002ec8 <printtime+0xb0>)
 8002e4c:	f00a fed0 	bl	800dbf0 <siprintf>
	        	  	          	  HAL_UART_Transmit(&huart2, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8002e50:	481d      	ldr	r0, [pc, #116]	@ (8002ec8 <printtime+0xb0>)
 8002e52:	f7fd f9bd 	bl	80001d0 <strlen>
 8002e56:	4603      	mov	r3, r0
 8002e58:	b29a      	uxth	r2, r3
 8002e5a:	f04f 33ff 	mov.w	r3, #4294967295
 8002e5e:	491a      	ldr	r1, [pc, #104]	@ (8002ec8 <printtime+0xb0>)
 8002e60:	481a      	ldr	r0, [pc, #104]	@ (8002ecc <printtime+0xb4>)
 8002e62:	f005 ff2a 	bl	8008cba <HAL_UART_Transmit>
	        	  	          	  sprintf(uart_buffer,"current date = %02d/%02d/20%02d\n\r",timedate.day,timedate.month,timedate.year);
 8002e66:	4b15      	ldr	r3, [pc, #84]	@ (8002ebc <printtime+0xa4>)
 8002e68:	78db      	ldrb	r3, [r3, #3]
 8002e6a:	461a      	mov	r2, r3
 8002e6c:	4b13      	ldr	r3, [pc, #76]	@ (8002ebc <printtime+0xa4>)
 8002e6e:	791b      	ldrb	r3, [r3, #4]
 8002e70:	4619      	mov	r1, r3
 8002e72:	4b12      	ldr	r3, [pc, #72]	@ (8002ebc <printtime+0xa4>)
 8002e74:	795b      	ldrb	r3, [r3, #5]
 8002e76:	9300      	str	r3, [sp, #0]
 8002e78:	460b      	mov	r3, r1
 8002e7a:	4915      	ldr	r1, [pc, #84]	@ (8002ed0 <printtime+0xb8>)
 8002e7c:	4812      	ldr	r0, [pc, #72]	@ (8002ec8 <printtime+0xb0>)
 8002e7e:	f00a feb7 	bl	800dbf0 <siprintf>
	        	  	          	  HAL_UART_Transmit(&huart2, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8002e82:	4811      	ldr	r0, [pc, #68]	@ (8002ec8 <printtime+0xb0>)
 8002e84:	f7fd f9a4 	bl	80001d0 <strlen>
 8002e88:	4603      	mov	r3, r0
 8002e8a:	b29a      	uxth	r2, r3
 8002e8c:	f04f 33ff 	mov.w	r3, #4294967295
 8002e90:	490d      	ldr	r1, [pc, #52]	@ (8002ec8 <printtime+0xb0>)
 8002e92:	480e      	ldr	r0, [pc, #56]	@ (8002ecc <printtime+0xb4>)
 8002e94:	f005 ff11 	bl	8008cba <HAL_UART_Transmit>
	        	  	          	  HAL_Delay(100);
 8002e98:	2064      	movs	r0, #100	@ 0x64
 8002e9a:	f000 fd01 	bl	80038a0 <HAL_Delay>
	        	  	            {
	        	  	          	  HAL_UART_Transmit(&huart2, (uint8_t*)"rtc get time notok\n\r", 20, HAL_MAX_DELAY);
	        	  	          	  HAL_Delay(100);
	        	  	            }

}
 8002e9e:	e009      	b.n	8002eb4 <printtime+0x9c>
	        	  	          	  HAL_UART_Transmit(&huart2, (uint8_t*)"rtc get time notok\n\r", 20, HAL_MAX_DELAY);
 8002ea0:	f04f 33ff 	mov.w	r3, #4294967295
 8002ea4:	2214      	movs	r2, #20
 8002ea6:	490b      	ldr	r1, [pc, #44]	@ (8002ed4 <printtime+0xbc>)
 8002ea8:	4808      	ldr	r0, [pc, #32]	@ (8002ecc <printtime+0xb4>)
 8002eaa:	f005 ff06 	bl	8008cba <HAL_UART_Transmit>
	        	  	          	  HAL_Delay(100);
 8002eae:	2064      	movs	r0, #100	@ 0x64
 8002eb0:	f000 fcf6 	bl	80038a0 <HAL_Delay>
}
 8002eb4:	bf00      	nop
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bd80      	pop	{r7, pc}
 8002eba:	bf00      	nop
 8002ebc:	20005634 	.word	0x20005634
 8002ec0:	200000b0 	.word	0x200000b0
 8002ec4:	080103ec 	.word	0x080103ec
 8002ec8:	2000563c 	.word	0x2000563c
 8002ecc:	20000330 	.word	0x20000330
 8002ed0:	0801040c 	.word	0x0801040c
 8002ed4:	08010430 	.word	0x08010430

08002ed8 <UART_Print>:
        }
    }
}*/


void UART_Print(const char *str) {
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b082      	sub	sp, #8
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart3, (uint8_t *)str, strlen(str), HAL_MAX_DELAY);
 8002ee0:	6878      	ldr	r0, [r7, #4]
 8002ee2:	f7fd f975 	bl	80001d0 <strlen>
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	b29a      	uxth	r2, r3
 8002eea:	f04f 33ff 	mov.w	r3, #4294967295
 8002eee:	6879      	ldr	r1, [r7, #4]
 8002ef0:	4803      	ldr	r0, [pc, #12]	@ (8002f00 <UART_Print+0x28>)
 8002ef2:	f005 fee2 	bl	8008cba <HAL_UART_Transmit>
}
 8002ef6:	bf00      	nop
 8002ef8:	3708      	adds	r7, #8
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}
 8002efe:	bf00      	nop
 8002f00:	20000374 	.word	0x20000374

08002f04 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002f04:	b480      	push	{r7}
 8002f06:	b083      	sub	sp, #12
 8002f08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	607b      	str	r3, [r7, #4]
 8002f0e:	4b10      	ldr	r3, [pc, #64]	@ (8002f50 <HAL_MspInit+0x4c>)
 8002f10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f12:	4a0f      	ldr	r2, [pc, #60]	@ (8002f50 <HAL_MspInit+0x4c>)
 8002f14:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f18:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f1a:	4b0d      	ldr	r3, [pc, #52]	@ (8002f50 <HAL_MspInit+0x4c>)
 8002f1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f1e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f22:	607b      	str	r3, [r7, #4]
 8002f24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002f26:	2300      	movs	r3, #0
 8002f28:	603b      	str	r3, [r7, #0]
 8002f2a:	4b09      	ldr	r3, [pc, #36]	@ (8002f50 <HAL_MspInit+0x4c>)
 8002f2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f2e:	4a08      	ldr	r2, [pc, #32]	@ (8002f50 <HAL_MspInit+0x4c>)
 8002f30:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f34:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f36:	4b06      	ldr	r3, [pc, #24]	@ (8002f50 <HAL_MspInit+0x4c>)
 8002f38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f3e:	603b      	str	r3, [r7, #0]
 8002f40:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002f42:	bf00      	nop
 8002f44:	370c      	adds	r7, #12
 8002f46:	46bd      	mov	sp, r7
 8002f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4c:	4770      	bx	lr
 8002f4e:	bf00      	nop
 8002f50:	40023800 	.word	0x40023800

08002f54 <HAL_I2C_MspInit>:
* @param hi2c: I2C handle pointer
* @retval None
*/

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b08c      	sub	sp, #48	@ 0x30
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f5c:	f107 031c 	add.w	r3, r7, #28
 8002f60:	2200      	movs	r2, #0
 8002f62:	601a      	str	r2, [r3, #0]
 8002f64:	605a      	str	r2, [r3, #4]
 8002f66:	609a      	str	r2, [r3, #8]
 8002f68:	60da      	str	r2, [r3, #12]
 8002f6a:	611a      	str	r2, [r3, #16]

    if(hi2c->Instance==I2C1) // Add I2C1 configuration
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4a32      	ldr	r2, [pc, #200]	@ (800303c <HAL_I2C_MspInit+0xe8>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d12c      	bne.n	8002fd0 <HAL_I2C_MspInit+0x7c>
    {
      /* USER CODE BEGIN I2C1_MspInit 0 */
      /* USER CODE END I2C1_MspInit 0 */

      __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f76:	2300      	movs	r3, #0
 8002f78:	61bb      	str	r3, [r7, #24]
 8002f7a:	4b31      	ldr	r3, [pc, #196]	@ (8003040 <HAL_I2C_MspInit+0xec>)
 8002f7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f7e:	4a30      	ldr	r2, [pc, #192]	@ (8003040 <HAL_I2C_MspInit+0xec>)
 8002f80:	f043 0302 	orr.w	r3, r3, #2
 8002f84:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f86:	4b2e      	ldr	r3, [pc, #184]	@ (8003040 <HAL_I2C_MspInit+0xec>)
 8002f88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f8a:	f003 0302 	and.w	r3, r3, #2
 8002f8e:	61bb      	str	r3, [r7, #24]
 8002f90:	69bb      	ldr	r3, [r7, #24]
      /**I2C1 GPIO Configuration
      PB6     ------> I2C1_SCL
      PB7     ------> I2C1_SDA
      */
      GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_7;
 8002f92:	23c0      	movs	r3, #192	@ 0xc0
 8002f94:	61fb      	str	r3, [r7, #28]
      GPIO_InitStruct.Mode = GPIO_MODE_AF_OD; // Open-drain for I2C
 8002f96:	2312      	movs	r3, #18
 8002f98:	623b      	str	r3, [r7, #32]
      GPIO_InitStruct.Pull = GPIO_NOPULL;     // External pull-ups required
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	627b      	str	r3, [r7, #36]	@ 0x24
      GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f9e:	2303      	movs	r3, #3
 8002fa0:	62bb      	str	r3, [r7, #40]	@ 0x28
      GPIO_InitStruct.Alternate = GPIO_AF4_I2C1; // AF4 for I2C1
 8002fa2:	2304      	movs	r3, #4
 8002fa4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fa6:	f107 031c 	add.w	r3, r7, #28
 8002faa:	4619      	mov	r1, r3
 8002fac:	4825      	ldr	r0, [pc, #148]	@ (8003044 <HAL_I2C_MspInit+0xf0>)
 8002fae:	f001 f9af 	bl	8004310 <HAL_GPIO_Init>

      /* Peripheral clock enable */
      __HAL_RCC_I2C1_CLK_ENABLE();
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	617b      	str	r3, [r7, #20]
 8002fb6:	4b22      	ldr	r3, [pc, #136]	@ (8003040 <HAL_I2C_MspInit+0xec>)
 8002fb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fba:	4a21      	ldr	r2, [pc, #132]	@ (8003040 <HAL_I2C_MspInit+0xec>)
 8002fbc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002fc0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002fc2:	4b1f      	ldr	r3, [pc, #124]	@ (8003040 <HAL_I2C_MspInit+0xec>)
 8002fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fc6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002fca:	617b      	str	r3, [r7, #20]
 8002fcc:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002fce:	e031      	b.n	8003034 <HAL_I2C_MspInit+0xe0>
  else if(hi2c->Instance==I2C2)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4a1c      	ldr	r2, [pc, #112]	@ (8003048 <HAL_I2C_MspInit+0xf4>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d12c      	bne.n	8003034 <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fda:	2300      	movs	r3, #0
 8002fdc:	613b      	str	r3, [r7, #16]
 8002fde:	4b18      	ldr	r3, [pc, #96]	@ (8003040 <HAL_I2C_MspInit+0xec>)
 8002fe0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fe2:	4a17      	ldr	r2, [pc, #92]	@ (8003040 <HAL_I2C_MspInit+0xec>)
 8002fe4:	f043 0302 	orr.w	r3, r3, #2
 8002fe8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fea:	4b15      	ldr	r3, [pc, #84]	@ (8003040 <HAL_I2C_MspInit+0xec>)
 8002fec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fee:	f003 0302 	and.w	r3, r3, #2
 8002ff2:	613b      	str	r3, [r7, #16]
 8002ff4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002ff6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002ffa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002ffc:	2312      	movs	r3, #18
 8002ffe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003000:	2300      	movs	r3, #0
 8003002:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003004:	2303      	movs	r3, #3
 8003006:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003008:	2304      	movs	r3, #4
 800300a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800300c:	f107 031c 	add.w	r3, r7, #28
 8003010:	4619      	mov	r1, r3
 8003012:	480c      	ldr	r0, [pc, #48]	@ (8003044 <HAL_I2C_MspInit+0xf0>)
 8003014:	f001 f97c 	bl	8004310 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003018:	2300      	movs	r3, #0
 800301a:	60fb      	str	r3, [r7, #12]
 800301c:	4b08      	ldr	r3, [pc, #32]	@ (8003040 <HAL_I2C_MspInit+0xec>)
 800301e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003020:	4a07      	ldr	r2, [pc, #28]	@ (8003040 <HAL_I2C_MspInit+0xec>)
 8003022:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003026:	6413      	str	r3, [r2, #64]	@ 0x40
 8003028:	4b05      	ldr	r3, [pc, #20]	@ (8003040 <HAL_I2C_MspInit+0xec>)
 800302a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800302c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003030:	60fb      	str	r3, [r7, #12]
 8003032:	68fb      	ldr	r3, [r7, #12]
}
 8003034:	bf00      	nop
 8003036:	3730      	adds	r7, #48	@ 0x30
 8003038:	46bd      	mov	sp, r7
 800303a:	bd80      	pop	{r7, pc}
 800303c:	40005400 	.word	0x40005400
 8003040:	40023800 	.word	0x40023800
 8003044:	40020400 	.word	0x40020400
 8003048:	40005800 	.word	0x40005800

0800304c <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b08e      	sub	sp, #56	@ 0x38
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003054:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003058:	2200      	movs	r2, #0
 800305a:	601a      	str	r2, [r3, #0]
 800305c:	605a      	str	r2, [r3, #4]
 800305e:	609a      	str	r2, [r3, #8]
 8003060:	60da      	str	r2, [r3, #12]
 8003062:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI2)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4a91      	ldr	r2, [pc, #580]	@ (80032b0 <HAL_I2S_MspInit+0x264>)
 800306a:	4293      	cmp	r3, r2
 800306c:	f040 808c 	bne.w	8003188 <HAL_I2S_MspInit+0x13c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003070:	2300      	movs	r3, #0
 8003072:	623b      	str	r3, [r7, #32]
 8003074:	4b8f      	ldr	r3, [pc, #572]	@ (80032b4 <HAL_I2S_MspInit+0x268>)
 8003076:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003078:	4a8e      	ldr	r2, [pc, #568]	@ (80032b4 <HAL_I2S_MspInit+0x268>)
 800307a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800307e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003080:	4b8c      	ldr	r3, [pc, #560]	@ (80032b4 <HAL_I2S_MspInit+0x268>)
 8003082:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003084:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003088:	623b      	str	r3, [r7, #32]
 800308a:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800308c:	2300      	movs	r3, #0
 800308e:	61fb      	str	r3, [r7, #28]
 8003090:	4b88      	ldr	r3, [pc, #544]	@ (80032b4 <HAL_I2S_MspInit+0x268>)
 8003092:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003094:	4a87      	ldr	r2, [pc, #540]	@ (80032b4 <HAL_I2S_MspInit+0x268>)
 8003096:	f043 0304 	orr.w	r3, r3, #4
 800309a:	6313      	str	r3, [r2, #48]	@ 0x30
 800309c:	4b85      	ldr	r3, [pc, #532]	@ (80032b4 <HAL_I2S_MspInit+0x268>)
 800309e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030a0:	f003 0304 	and.w	r3, r3, #4
 80030a4:	61fb      	str	r3, [r7, #28]
 80030a6:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80030a8:	2300      	movs	r3, #0
 80030aa:	61bb      	str	r3, [r7, #24]
 80030ac:	4b81      	ldr	r3, [pc, #516]	@ (80032b4 <HAL_I2S_MspInit+0x268>)
 80030ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030b0:	4a80      	ldr	r2, [pc, #512]	@ (80032b4 <HAL_I2S_MspInit+0x268>)
 80030b2:	f043 0302 	orr.w	r3, r3, #2
 80030b6:	6313      	str	r3, [r2, #48]	@ 0x30
 80030b8:	4b7e      	ldr	r3, [pc, #504]	@ (80032b4 <HAL_I2S_MspInit+0x268>)
 80030ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030bc:	f003 0302 	and.w	r3, r3, #2
 80030c0:	61bb      	str	r3, [r7, #24]
 80030c2:	69bb      	ldr	r3, [r7, #24]
    /**I2S2 GPIO Configuration
    PC3     ------> I2S2_SD
    PB12     ------> I2S2_WS
    PB13     ------> I2S2_CK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80030c4:	2308      	movs	r3, #8
 80030c6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030c8:	2302      	movs	r3, #2
 80030ca:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030cc:	2300      	movs	r3, #0
 80030ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030d0:	2300      	movs	r3, #0
 80030d2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80030d4:	2305      	movs	r3, #5
 80030d6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80030d8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80030dc:	4619      	mov	r1, r3
 80030de:	4876      	ldr	r0, [pc, #472]	@ (80032b8 <HAL_I2S_MspInit+0x26c>)
 80030e0:	f001 f916 	bl	8004310 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80030e4:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80030e8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030ea:	2302      	movs	r3, #2
 80030ec:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030ee:	2300      	movs	r3, #0
 80030f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030f2:	2300      	movs	r3, #0
 80030f4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80030f6:	2305      	movs	r3, #5
 80030f8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80030fe:	4619      	mov	r1, r3
 8003100:	486e      	ldr	r0, [pc, #440]	@ (80032bc <HAL_I2S_MspInit+0x270>)
 8003102:	f001 f905 	bl	8004310 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8003106:	4b6e      	ldr	r3, [pc, #440]	@ (80032c0 <HAL_I2S_MspInit+0x274>)
 8003108:	4a6e      	ldr	r2, [pc, #440]	@ (80032c4 <HAL_I2S_MspInit+0x278>)
 800310a:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 800310c:	4b6c      	ldr	r3, [pc, #432]	@ (80032c0 <HAL_I2S_MspInit+0x274>)
 800310e:	2200      	movs	r2, #0
 8003110:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003112:	4b6b      	ldr	r3, [pc, #428]	@ (80032c0 <HAL_I2S_MspInit+0x274>)
 8003114:	2200      	movs	r2, #0
 8003116:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003118:	4b69      	ldr	r3, [pc, #420]	@ (80032c0 <HAL_I2S_MspInit+0x274>)
 800311a:	2200      	movs	r2, #0
 800311c:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800311e:	4b68      	ldr	r3, [pc, #416]	@ (80032c0 <HAL_I2S_MspInit+0x274>)
 8003120:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003124:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003126:	4b66      	ldr	r3, [pc, #408]	@ (80032c0 <HAL_I2S_MspInit+0x274>)
 8003128:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800312c:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800312e:	4b64      	ldr	r3, [pc, #400]	@ (80032c0 <HAL_I2S_MspInit+0x274>)
 8003130:	2200      	movs	r2, #0
 8003132:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 8003134:	4b62      	ldr	r3, [pc, #392]	@ (80032c0 <HAL_I2S_MspInit+0x274>)
 8003136:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800313a:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800313c:	4b60      	ldr	r3, [pc, #384]	@ (80032c0 <HAL_I2S_MspInit+0x274>)
 800313e:	2200      	movs	r2, #0
 8003140:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8003142:	4b5f      	ldr	r3, [pc, #380]	@ (80032c0 <HAL_I2S_MspInit+0x274>)
 8003144:	2204      	movs	r2, #4
 8003146:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_spi2_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8003148:	4b5d      	ldr	r3, [pc, #372]	@ (80032c0 <HAL_I2S_MspInit+0x274>)
 800314a:	2203      	movs	r2, #3
 800314c:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_spi2_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 800314e:	4b5c      	ldr	r3, [pc, #368]	@ (80032c0 <HAL_I2S_MspInit+0x274>)
 8003150:	2200      	movs	r2, #0
 8003152:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_spi2_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8003154:	4b5a      	ldr	r3, [pc, #360]	@ (80032c0 <HAL_I2S_MspInit+0x274>)
 8003156:	2200      	movs	r2, #0
 8003158:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 800315a:	4859      	ldr	r0, [pc, #356]	@ (80032c0 <HAL_I2S_MspInit+0x274>)
 800315c:	f000 fcd6 	bl	8003b0c <HAL_DMA_Init>
 8003160:	4603      	mov	r3, r0
 8003162:	2b00      	cmp	r3, #0
 8003164:	d001      	beq.n	800316a <HAL_I2S_MspInit+0x11e>
    {
      Error_Handler();
 8003166:	f7fe fe53 	bl	8001e10 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi2_rx);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	4a54      	ldr	r2, [pc, #336]	@ (80032c0 <HAL_I2S_MspInit+0x274>)
 800316e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003170:	4a53      	ldr	r2, [pc, #332]	@ (80032c0 <HAL_I2S_MspInit+0x274>)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2S2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8003176:	2200      	movs	r2, #0
 8003178:	2100      	movs	r1, #0
 800317a:	2024      	movs	r0, #36	@ 0x24
 800317c:	f000 fc8f 	bl	8003a9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8003180:	2024      	movs	r0, #36	@ 0x24
 8003182:	f000 fca8 	bl	8003ad6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8003186:	e08f      	b.n	80032a8 <HAL_I2S_MspInit+0x25c>
  else if(hi2s->Instance==SPI3)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4a4e      	ldr	r2, [pc, #312]	@ (80032c8 <HAL_I2S_MspInit+0x27c>)
 800318e:	4293      	cmp	r3, r2
 8003190:	f040 808a 	bne.w	80032a8 <HAL_I2S_MspInit+0x25c>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8003194:	2300      	movs	r3, #0
 8003196:	617b      	str	r3, [r7, #20]
 8003198:	4b46      	ldr	r3, [pc, #280]	@ (80032b4 <HAL_I2S_MspInit+0x268>)
 800319a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800319c:	4a45      	ldr	r2, [pc, #276]	@ (80032b4 <HAL_I2S_MspInit+0x268>)
 800319e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80031a2:	6413      	str	r3, [r2, #64]	@ 0x40
 80031a4:	4b43      	ldr	r3, [pc, #268]	@ (80032b4 <HAL_I2S_MspInit+0x268>)
 80031a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80031ac:	617b      	str	r3, [r7, #20]
 80031ae:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031b0:	2300      	movs	r3, #0
 80031b2:	613b      	str	r3, [r7, #16]
 80031b4:	4b3f      	ldr	r3, [pc, #252]	@ (80032b4 <HAL_I2S_MspInit+0x268>)
 80031b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031b8:	4a3e      	ldr	r2, [pc, #248]	@ (80032b4 <HAL_I2S_MspInit+0x268>)
 80031ba:	f043 0301 	orr.w	r3, r3, #1
 80031be:	6313      	str	r3, [r2, #48]	@ 0x30
 80031c0:	4b3c      	ldr	r3, [pc, #240]	@ (80032b4 <HAL_I2S_MspInit+0x268>)
 80031c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031c4:	f003 0301 	and.w	r3, r3, #1
 80031c8:	613b      	str	r3, [r7, #16]
 80031ca:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80031cc:	2300      	movs	r3, #0
 80031ce:	60fb      	str	r3, [r7, #12]
 80031d0:	4b38      	ldr	r3, [pc, #224]	@ (80032b4 <HAL_I2S_MspInit+0x268>)
 80031d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031d4:	4a37      	ldr	r2, [pc, #220]	@ (80032b4 <HAL_I2S_MspInit+0x268>)
 80031d6:	f043 0302 	orr.w	r3, r3, #2
 80031da:	6313      	str	r3, [r2, #48]	@ 0x30
 80031dc:	4b35      	ldr	r3, [pc, #212]	@ (80032b4 <HAL_I2S_MspInit+0x268>)
 80031de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031e0:	f003 0302 	and.w	r3, r3, #2
 80031e4:	60fb      	str	r3, [r7, #12]
 80031e6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80031e8:	2310      	movs	r3, #16
 80031ea:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031ec:	2302      	movs	r3, #2
 80031ee:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031f0:	2300      	movs	r3, #0
 80031f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031f4:	2300      	movs	r3, #0
 80031f6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80031f8:	2306      	movs	r3, #6
 80031fa:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031fc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003200:	4619      	mov	r1, r3
 8003202:	4832      	ldr	r0, [pc, #200]	@ (80032cc <HAL_I2S_MspInit+0x280>)
 8003204:	f001 f884 	bl	8004310 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8003208:	2328      	movs	r3, #40	@ 0x28
 800320a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800320c:	2302      	movs	r3, #2
 800320e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003210:	2300      	movs	r3, #0
 8003212:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003214:	2300      	movs	r3, #0
 8003216:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003218:	2306      	movs	r3, #6
 800321a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800321c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003220:	4619      	mov	r1, r3
 8003222:	4826      	ldr	r0, [pc, #152]	@ (80032bc <HAL_I2S_MspInit+0x270>)
 8003224:	f001 f874 	bl	8004310 <HAL_GPIO_Init>
    hdma_spi3_rx.Instance = DMA1_Stream0;
 8003228:	4b29      	ldr	r3, [pc, #164]	@ (80032d0 <HAL_I2S_MspInit+0x284>)
 800322a:	4a2a      	ldr	r2, [pc, #168]	@ (80032d4 <HAL_I2S_MspInit+0x288>)
 800322c:	601a      	str	r2, [r3, #0]
    hdma_spi3_rx.Init.Channel = DMA_CHANNEL_0;
 800322e:	4b28      	ldr	r3, [pc, #160]	@ (80032d0 <HAL_I2S_MspInit+0x284>)
 8003230:	2200      	movs	r2, #0
 8003232:	605a      	str	r2, [r3, #4]
    hdma_spi3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003234:	4b26      	ldr	r3, [pc, #152]	@ (80032d0 <HAL_I2S_MspInit+0x284>)
 8003236:	2200      	movs	r2, #0
 8003238:	609a      	str	r2, [r3, #8]
    hdma_spi3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800323a:	4b25      	ldr	r3, [pc, #148]	@ (80032d0 <HAL_I2S_MspInit+0x284>)
 800323c:	2200      	movs	r2, #0
 800323e:	60da      	str	r2, [r3, #12]
    hdma_spi3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003240:	4b23      	ldr	r3, [pc, #140]	@ (80032d0 <HAL_I2S_MspInit+0x284>)
 8003242:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003246:	611a      	str	r2, [r3, #16]
    hdma_spi3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003248:	4b21      	ldr	r3, [pc, #132]	@ (80032d0 <HAL_I2S_MspInit+0x284>)
 800324a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800324e:	615a      	str	r2, [r3, #20]
    hdma_spi3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003250:	4b1f      	ldr	r3, [pc, #124]	@ (80032d0 <HAL_I2S_MspInit+0x284>)
 8003252:	2200      	movs	r2, #0
 8003254:	619a      	str	r2, [r3, #24]
    hdma_spi3_rx.Init.Mode = DMA_CIRCULAR;
 8003256:	4b1e      	ldr	r3, [pc, #120]	@ (80032d0 <HAL_I2S_MspInit+0x284>)
 8003258:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800325c:	61da      	str	r2, [r3, #28]
    hdma_spi3_rx.Init.Priority = DMA_PRIORITY_LOW;
 800325e:	4b1c      	ldr	r3, [pc, #112]	@ (80032d0 <HAL_I2S_MspInit+0x284>)
 8003260:	2200      	movs	r2, #0
 8003262:	621a      	str	r2, [r3, #32]
    hdma_spi3_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8003264:	4b1a      	ldr	r3, [pc, #104]	@ (80032d0 <HAL_I2S_MspInit+0x284>)
 8003266:	2204      	movs	r2, #4
 8003268:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_spi3_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800326a:	4b19      	ldr	r3, [pc, #100]	@ (80032d0 <HAL_I2S_MspInit+0x284>)
 800326c:	2203      	movs	r2, #3
 800326e:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_spi3_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 8003270:	4b17      	ldr	r3, [pc, #92]	@ (80032d0 <HAL_I2S_MspInit+0x284>)
 8003272:	2200      	movs	r2, #0
 8003274:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_spi3_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8003276:	4b16      	ldr	r3, [pc, #88]	@ (80032d0 <HAL_I2S_MspInit+0x284>)
 8003278:	2200      	movs	r2, #0
 800327a:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_spi3_rx) != HAL_OK)
 800327c:	4814      	ldr	r0, [pc, #80]	@ (80032d0 <HAL_I2S_MspInit+0x284>)
 800327e:	f000 fc45 	bl	8003b0c <HAL_DMA_Init>
 8003282:	4603      	mov	r3, r0
 8003284:	2b00      	cmp	r3, #0
 8003286:	d001      	beq.n	800328c <HAL_I2S_MspInit+0x240>
      Error_Handler();
 8003288:	f7fe fdc2 	bl	8001e10 <Error_Handler>
    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi3_rx);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	4a10      	ldr	r2, [pc, #64]	@ (80032d0 <HAL_I2S_MspInit+0x284>)
 8003290:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003292:	4a0f      	ldr	r2, [pc, #60]	@ (80032d0 <HAL_I2S_MspInit+0x284>)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8003298:	2200      	movs	r2, #0
 800329a:	2100      	movs	r1, #0
 800329c:	2033      	movs	r0, #51	@ 0x33
 800329e:	f000 fbfe 	bl	8003a9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 80032a2:	2033      	movs	r0, #51	@ 0x33
 80032a4:	f000 fc17 	bl	8003ad6 <HAL_NVIC_EnableIRQ>
}
 80032a8:	bf00      	nop
 80032aa:	3738      	adds	r7, #56	@ 0x38
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bd80      	pop	{r7, pc}
 80032b0:	40003800 	.word	0x40003800
 80032b4:	40023800 	.word	0x40023800
 80032b8:	40020800 	.word	0x40020800
 80032bc:	40020400 	.word	0x40020400
 80032c0:	200001ec 	.word	0x200001ec
 80032c4:	40026058 	.word	0x40026058
 80032c8:	40003c00 	.word	0x40003c00
 80032cc:	40020000 	.word	0x40020000
 80032d0:	2000024c 	.word	0x2000024c
 80032d4:	40026010 	.word	0x40026010

080032d8 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b08a      	sub	sp, #40	@ 0x28
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032e0:	f107 0314 	add.w	r3, r7, #20
 80032e4:	2200      	movs	r2, #0
 80032e6:	601a      	str	r2, [r3, #0]
 80032e8:	605a      	str	r2, [r3, #4]
 80032ea:	609a      	str	r2, [r3, #8]
 80032ec:	60da      	str	r2, [r3, #12]
 80032ee:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4a28      	ldr	r2, [pc, #160]	@ (8003398 <HAL_SD_MspInit+0xc0>)
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d14a      	bne.n	8003390 <HAL_SD_MspInit+0xb8>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 80032fa:	2300      	movs	r3, #0
 80032fc:	613b      	str	r3, [r7, #16]
 80032fe:	4b27      	ldr	r3, [pc, #156]	@ (800339c <HAL_SD_MspInit+0xc4>)
 8003300:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003302:	4a26      	ldr	r2, [pc, #152]	@ (800339c <HAL_SD_MspInit+0xc4>)
 8003304:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003308:	6453      	str	r3, [r2, #68]	@ 0x44
 800330a:	4b24      	ldr	r3, [pc, #144]	@ (800339c <HAL_SD_MspInit+0xc4>)
 800330c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800330e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003312:	613b      	str	r3, [r7, #16]
 8003314:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003316:	2300      	movs	r3, #0
 8003318:	60fb      	str	r3, [r7, #12]
 800331a:	4b20      	ldr	r3, [pc, #128]	@ (800339c <HAL_SD_MspInit+0xc4>)
 800331c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800331e:	4a1f      	ldr	r2, [pc, #124]	@ (800339c <HAL_SD_MspInit+0xc4>)
 8003320:	f043 0304 	orr.w	r3, r3, #4
 8003324:	6313      	str	r3, [r2, #48]	@ 0x30
 8003326:	4b1d      	ldr	r3, [pc, #116]	@ (800339c <HAL_SD_MspInit+0xc4>)
 8003328:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800332a:	f003 0304 	and.w	r3, r3, #4
 800332e:	60fb      	str	r3, [r7, #12]
 8003330:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003332:	2300      	movs	r3, #0
 8003334:	60bb      	str	r3, [r7, #8]
 8003336:	4b19      	ldr	r3, [pc, #100]	@ (800339c <HAL_SD_MspInit+0xc4>)
 8003338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800333a:	4a18      	ldr	r2, [pc, #96]	@ (800339c <HAL_SD_MspInit+0xc4>)
 800333c:	f043 0308 	orr.w	r3, r3, #8
 8003340:	6313      	str	r3, [r2, #48]	@ 0x30
 8003342:	4b16      	ldr	r3, [pc, #88]	@ (800339c <HAL_SD_MspInit+0xc4>)
 8003344:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003346:	f003 0308 	and.w	r3, r3, #8
 800334a:	60bb      	str	r3, [r7, #8]
 800334c:	68bb      	ldr	r3, [r7, #8]
    /**SDIO GPIO Configuration
    PC8     ------> SDIO_D0
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_12;
 800334e:	f44f 5388 	mov.w	r3, #4352	@ 0x1100
 8003352:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003354:	2302      	movs	r3, #2
 8003356:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003358:	2300      	movs	r3, #0
 800335a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800335c:	2303      	movs	r3, #3
 800335e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8003360:	230c      	movs	r3, #12
 8003362:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003364:	f107 0314 	add.w	r3, r7, #20
 8003368:	4619      	mov	r1, r3
 800336a:	480d      	ldr	r0, [pc, #52]	@ (80033a0 <HAL_SD_MspInit+0xc8>)
 800336c:	f000 ffd0 	bl	8004310 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003370:	2304      	movs	r3, #4
 8003372:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003374:	2302      	movs	r3, #2
 8003376:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003378:	2300      	movs	r3, #0
 800337a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800337c:	2303      	movs	r3, #3
 800337e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8003380:	230c      	movs	r3, #12
 8003382:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003384:	f107 0314 	add.w	r3, r7, #20
 8003388:	4619      	mov	r1, r3
 800338a:	4806      	ldr	r0, [pc, #24]	@ (80033a4 <HAL_SD_MspInit+0xcc>)
 800338c:	f000 ffc0 	bl	8004310 <HAL_GPIO_Init>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8003390:	bf00      	nop
 8003392:	3728      	adds	r7, #40	@ 0x28
 8003394:	46bd      	mov	sp, r7
 8003396:	bd80      	pop	{r7, pc}
 8003398:	40012c00 	.word	0x40012c00
 800339c:	40023800 	.word	0x40023800
 80033a0:	40020800 	.word	0x40020800
 80033a4:	40020c00 	.word	0x40020c00

080033a8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b08c      	sub	sp, #48	@ 0x30
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033b0:	f107 031c 	add.w	r3, r7, #28
 80033b4:	2200      	movs	r2, #0
 80033b6:	601a      	str	r2, [r3, #0]
 80033b8:	605a      	str	r2, [r3, #4]
 80033ba:	609a      	str	r2, [r3, #8]
 80033bc:	60da      	str	r2, [r3, #12]
 80033be:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a3a      	ldr	r2, [pc, #232]	@ (80034b0 <HAL_UART_MspInit+0x108>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d134      	bne.n	8003434 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80033ca:	2300      	movs	r3, #0
 80033cc:	61bb      	str	r3, [r7, #24]
 80033ce:	4b39      	ldr	r3, [pc, #228]	@ (80034b4 <HAL_UART_MspInit+0x10c>)
 80033d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033d2:	4a38      	ldr	r2, [pc, #224]	@ (80034b4 <HAL_UART_MspInit+0x10c>)
 80033d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80033d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80033da:	4b36      	ldr	r3, [pc, #216]	@ (80034b4 <HAL_UART_MspInit+0x10c>)
 80033dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033e2:	61bb      	str	r3, [r7, #24]
 80033e4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033e6:	2300      	movs	r3, #0
 80033e8:	617b      	str	r3, [r7, #20]
 80033ea:	4b32      	ldr	r3, [pc, #200]	@ (80034b4 <HAL_UART_MspInit+0x10c>)
 80033ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033ee:	4a31      	ldr	r2, [pc, #196]	@ (80034b4 <HAL_UART_MspInit+0x10c>)
 80033f0:	f043 0301 	orr.w	r3, r3, #1
 80033f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80033f6:	4b2f      	ldr	r3, [pc, #188]	@ (80034b4 <HAL_UART_MspInit+0x10c>)
 80033f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033fa:	f003 0301 	and.w	r3, r3, #1
 80033fe:	617b      	str	r3, [r7, #20]
 8003400:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003402:	230c      	movs	r3, #12
 8003404:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003406:	2302      	movs	r3, #2
 8003408:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800340a:	2300      	movs	r3, #0
 800340c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800340e:	2303      	movs	r3, #3
 8003410:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003412:	2307      	movs	r3, #7
 8003414:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003416:	f107 031c 	add.w	r3, r7, #28
 800341a:	4619      	mov	r1, r3
 800341c:	4826      	ldr	r0, [pc, #152]	@ (80034b8 <HAL_UART_MspInit+0x110>)
 800341e:	f000 ff77 	bl	8004310 <HAL_GPIO_Init>



    /* USART2 interrupt Init */
        HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003422:	2200      	movs	r2, #0
 8003424:	2100      	movs	r1, #0
 8003426:	2026      	movs	r0, #38	@ 0x26
 8003428:	f000 fb39 	bl	8003a9e <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(USART2_IRQn);
 800342c:	2026      	movs	r0, #38	@ 0x26
 800342e:	f000 fb52 	bl	8003ad6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003432:	e039      	b.n	80034a8 <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART3)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4a20      	ldr	r2, [pc, #128]	@ (80034bc <HAL_UART_MspInit+0x114>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d134      	bne.n	80034a8 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART3_CLK_ENABLE();
 800343e:	2300      	movs	r3, #0
 8003440:	613b      	str	r3, [r7, #16]
 8003442:	4b1c      	ldr	r3, [pc, #112]	@ (80034b4 <HAL_UART_MspInit+0x10c>)
 8003444:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003446:	4a1b      	ldr	r2, [pc, #108]	@ (80034b4 <HAL_UART_MspInit+0x10c>)
 8003448:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800344c:	6413      	str	r3, [r2, #64]	@ 0x40
 800344e:	4b19      	ldr	r3, [pc, #100]	@ (80034b4 <HAL_UART_MspInit+0x10c>)
 8003450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003452:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003456:	613b      	str	r3, [r7, #16]
 8003458:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800345a:	2300      	movs	r3, #0
 800345c:	60fb      	str	r3, [r7, #12]
 800345e:	4b15      	ldr	r3, [pc, #84]	@ (80034b4 <HAL_UART_MspInit+0x10c>)
 8003460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003462:	4a14      	ldr	r2, [pc, #80]	@ (80034b4 <HAL_UART_MspInit+0x10c>)
 8003464:	f043 0308 	orr.w	r3, r3, #8
 8003468:	6313      	str	r3, [r2, #48]	@ 0x30
 800346a:	4b12      	ldr	r3, [pc, #72]	@ (80034b4 <HAL_UART_MspInit+0x10c>)
 800346c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800346e:	f003 0308 	and.w	r3, r3, #8
 8003472:	60fb      	str	r3, [r7, #12]
 8003474:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003476:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800347a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800347c:	2302      	movs	r3, #2
 800347e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003480:	2300      	movs	r3, #0
 8003482:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003484:	2303      	movs	r3, #3
 8003486:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003488:	2307      	movs	r3, #7
 800348a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800348c:	f107 031c 	add.w	r3, r7, #28
 8003490:	4619      	mov	r1, r3
 8003492:	480b      	ldr	r0, [pc, #44]	@ (80034c0 <HAL_UART_MspInit+0x118>)
 8003494:	f000 ff3c 	bl	8004310 <HAL_GPIO_Init>
        HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8003498:	2200      	movs	r2, #0
 800349a:	2100      	movs	r1, #0
 800349c:	2027      	movs	r0, #39	@ 0x27
 800349e:	f000 fafe 	bl	8003a9e <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(USART3_IRQn);
 80034a2:	2027      	movs	r0, #39	@ 0x27
 80034a4:	f000 fb17 	bl	8003ad6 <HAL_NVIC_EnableIRQ>
}
 80034a8:	bf00      	nop
 80034aa:	3730      	adds	r7, #48	@ 0x30
 80034ac:	46bd      	mov	sp, r7
 80034ae:	bd80      	pop	{r7, pc}
 80034b0:	40004400 	.word	0x40004400
 80034b4:	40023800 	.word	0x40023800
 80034b8:	40020000 	.word	0x40020000
 80034bc:	40004800 	.word	0x40004800
 80034c0:	40020c00 	.word	0x40020c00

080034c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80034c4:	b480      	push	{r7}
 80034c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80034c8:	bf00      	nop
 80034ca:	e7fd      	b.n	80034c8 <NMI_Handler+0x4>

080034cc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80034cc:	b480      	push	{r7}
 80034ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80034d0:	bf00      	nop
 80034d2:	e7fd      	b.n	80034d0 <HardFault_Handler+0x4>

080034d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80034d4:	b480      	push	{r7}
 80034d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80034d8:	bf00      	nop
 80034da:	e7fd      	b.n	80034d8 <MemManage_Handler+0x4>

080034dc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80034dc:	b480      	push	{r7}
 80034de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80034e0:	bf00      	nop
 80034e2:	e7fd      	b.n	80034e0 <BusFault_Handler+0x4>

080034e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80034e4:	b480      	push	{r7}
 80034e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80034e8:	bf00      	nop
 80034ea:	e7fd      	b.n	80034e8 <UsageFault_Handler+0x4>

080034ec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80034ec:	b480      	push	{r7}
 80034ee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80034f0:	bf00      	nop
 80034f2:	46bd      	mov	sp, r7
 80034f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f8:	4770      	bx	lr

080034fa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80034fa:	b480      	push	{r7}
 80034fc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80034fe:	bf00      	nop
 8003500:	46bd      	mov	sp, r7
 8003502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003506:	4770      	bx	lr

08003508 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003508:	b480      	push	{r7}
 800350a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800350c:	bf00      	nop
 800350e:	46bd      	mov	sp, r7
 8003510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003514:	4770      	bx	lr

08003516 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003516:	b580      	push	{r7, lr}
 8003518:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800351a:	f000 f9a1 	bl	8003860 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800351e:	bf00      	nop
 8003520:	bd80      	pop	{r7, pc}

08003522 <EXTI0_IRQHandler>:
/* please refer to the startup file (startup_stm32f4xx.s).                    */
/******************************************************************************/


void EXTI0_IRQHandler(void)
{
 8003522:	b580      	push	{r7, lr}
 8003524:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8003526:	2001      	movs	r0, #1
 8003528:	f001 f8c0 	bl	80046ac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800352c:	bf00      	nop
 800352e:	bd80      	pop	{r7, pc}

08003530 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8003534:	2004      	movs	r0, #4
 8003536:	f001 f8b9 	bl	80046ac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 800353a:	bf00      	nop
 800353c:	bd80      	pop	{r7, pc}
	...

08003540 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_rx);
 8003544:	4802      	ldr	r0, [pc, #8]	@ (8003550 <DMA1_Stream0_IRQHandler+0x10>)
 8003546:	f000 fc79 	bl	8003e3c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800354a:	bf00      	nop
 800354c:	bd80      	pop	{r7, pc}
 800354e:	bf00      	nop
 8003550:	2000024c 	.word	0x2000024c

08003554 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8003558:	4802      	ldr	r0, [pc, #8]	@ (8003564 <DMA1_Stream3_IRQHandler+0x10>)
 800355a:	f000 fc6f 	bl	8003e3c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800355e:	bf00      	nop
 8003560:	bd80      	pop	{r7, pc}
 8003562:	bf00      	nop
 8003564:	200001ec 	.word	0x200001ec

08003568 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s2);
 800356c:	4802      	ldr	r0, [pc, #8]	@ (8003578 <SPI2_IRQHandler+0x10>)
 800356e:	f003 f9ed 	bl	800694c <HAL_I2S_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8003572:	bf00      	nop
 8003574:	bd80      	pop	{r7, pc}
 8003576:	bf00      	nop
 8003578:	2000015c 	.word	0x2000015c

0800357c <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s3);
 8003580:	4802      	ldr	r0, [pc, #8]	@ (800358c <SPI3_IRQHandler+0x10>)
 8003582:	f003 f9e3 	bl	800694c <HAL_I2S_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8003586:	bf00      	nop
 8003588:	bd80      	pop	{r7, pc}
 800358a:	bf00      	nop
 800358c:	200001a4 	.word	0x200001a4

08003590 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003594:	4802      	ldr	r0, [pc, #8]	@ (80035a0 <USART2_IRQHandler+0x10>)
 8003596:	f005 fc53 	bl	8008e40 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800359a:	bf00      	nop
 800359c:	bd80      	pop	{r7, pc}
 800359e:	bf00      	nop
 80035a0:	20000330 	.word	0x20000330

080035a4 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80035a8:	4802      	ldr	r0, [pc, #8]	@ (80035b4 <USART3_IRQHandler+0x10>)
 80035aa:	f005 fc49 	bl	8008e40 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80035ae:	bf00      	nop
 80035b0:	bd80      	pop	{r7, pc}
 80035b2:	bf00      	nop
 80035b4:	20000374 	.word	0x20000374

080035b8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80035b8:	b480      	push	{r7}
 80035ba:	af00      	add	r7, sp, #0
  return 1;
 80035bc:	2301      	movs	r3, #1
}
 80035be:	4618      	mov	r0, r3
 80035c0:	46bd      	mov	sp, r7
 80035c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c6:	4770      	bx	lr

080035c8 <_kill>:

int _kill(int pid, int sig)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b082      	sub	sp, #8
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
 80035d0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80035d2:	f00a fca1 	bl	800df18 <__errno>
 80035d6:	4603      	mov	r3, r0
 80035d8:	2216      	movs	r2, #22
 80035da:	601a      	str	r2, [r3, #0]
  return -1;
 80035dc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80035e0:	4618      	mov	r0, r3
 80035e2:	3708      	adds	r7, #8
 80035e4:	46bd      	mov	sp, r7
 80035e6:	bd80      	pop	{r7, pc}

080035e8 <_exit>:

void _exit (int status)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b082      	sub	sp, #8
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80035f0:	f04f 31ff 	mov.w	r1, #4294967295
 80035f4:	6878      	ldr	r0, [r7, #4]
 80035f6:	f7ff ffe7 	bl	80035c8 <_kill>
  while (1) {}    /* Make sure we hang here */
 80035fa:	bf00      	nop
 80035fc:	e7fd      	b.n	80035fa <_exit+0x12>

080035fe <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80035fe:	b580      	push	{r7, lr}
 8003600:	b086      	sub	sp, #24
 8003602:	af00      	add	r7, sp, #0
 8003604:	60f8      	str	r0, [r7, #12]
 8003606:	60b9      	str	r1, [r7, #8]
 8003608:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800360a:	2300      	movs	r3, #0
 800360c:	617b      	str	r3, [r7, #20]
 800360e:	e00a      	b.n	8003626 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003610:	f3af 8000 	nop.w
 8003614:	4601      	mov	r1, r0
 8003616:	68bb      	ldr	r3, [r7, #8]
 8003618:	1c5a      	adds	r2, r3, #1
 800361a:	60ba      	str	r2, [r7, #8]
 800361c:	b2ca      	uxtb	r2, r1
 800361e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003620:	697b      	ldr	r3, [r7, #20]
 8003622:	3301      	adds	r3, #1
 8003624:	617b      	str	r3, [r7, #20]
 8003626:	697a      	ldr	r2, [r7, #20]
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	429a      	cmp	r2, r3
 800362c:	dbf0      	blt.n	8003610 <_read+0x12>
  }

  return len;
 800362e:	687b      	ldr	r3, [r7, #4]
}
 8003630:	4618      	mov	r0, r3
 8003632:	3718      	adds	r7, #24
 8003634:	46bd      	mov	sp, r7
 8003636:	bd80      	pop	{r7, pc}

08003638 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b086      	sub	sp, #24
 800363c:	af00      	add	r7, sp, #0
 800363e:	60f8      	str	r0, [r7, #12]
 8003640:	60b9      	str	r1, [r7, #8]
 8003642:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003644:	2300      	movs	r3, #0
 8003646:	617b      	str	r3, [r7, #20]
 8003648:	e009      	b.n	800365e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800364a:	68bb      	ldr	r3, [r7, #8]
 800364c:	1c5a      	adds	r2, r3, #1
 800364e:	60ba      	str	r2, [r7, #8]
 8003650:	781b      	ldrb	r3, [r3, #0]
 8003652:	4618      	mov	r0, r3
 8003654:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003658:	697b      	ldr	r3, [r7, #20]
 800365a:	3301      	adds	r3, #1
 800365c:	617b      	str	r3, [r7, #20]
 800365e:	697a      	ldr	r2, [r7, #20]
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	429a      	cmp	r2, r3
 8003664:	dbf1      	blt.n	800364a <_write+0x12>
  }
  return len;
 8003666:	687b      	ldr	r3, [r7, #4]
}
 8003668:	4618      	mov	r0, r3
 800366a:	3718      	adds	r7, #24
 800366c:	46bd      	mov	sp, r7
 800366e:	bd80      	pop	{r7, pc}

08003670 <_close>:

int _close(int file)
{
 8003670:	b480      	push	{r7}
 8003672:	b083      	sub	sp, #12
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003678:	f04f 33ff 	mov.w	r3, #4294967295
}
 800367c:	4618      	mov	r0, r3
 800367e:	370c      	adds	r7, #12
 8003680:	46bd      	mov	sp, r7
 8003682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003686:	4770      	bx	lr

08003688 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003688:	b480      	push	{r7}
 800368a:	b083      	sub	sp, #12
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
 8003690:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003698:	605a      	str	r2, [r3, #4]
  return 0;
 800369a:	2300      	movs	r3, #0
}
 800369c:	4618      	mov	r0, r3
 800369e:	370c      	adds	r7, #12
 80036a0:	46bd      	mov	sp, r7
 80036a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a6:	4770      	bx	lr

080036a8 <_isatty>:

int _isatty(int file)
{
 80036a8:	b480      	push	{r7}
 80036aa:	b083      	sub	sp, #12
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80036b0:	2301      	movs	r3, #1
}
 80036b2:	4618      	mov	r0, r3
 80036b4:	370c      	adds	r7, #12
 80036b6:	46bd      	mov	sp, r7
 80036b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036bc:	4770      	bx	lr

080036be <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80036be:	b480      	push	{r7}
 80036c0:	b085      	sub	sp, #20
 80036c2:	af00      	add	r7, sp, #0
 80036c4:	60f8      	str	r0, [r7, #12]
 80036c6:	60b9      	str	r1, [r7, #8]
 80036c8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80036ca:	2300      	movs	r3, #0
}
 80036cc:	4618      	mov	r0, r3
 80036ce:	3714      	adds	r7, #20
 80036d0:	46bd      	mov	sp, r7
 80036d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d6:	4770      	bx	lr

080036d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b086      	sub	sp, #24
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80036e0:	4a14      	ldr	r2, [pc, #80]	@ (8003734 <_sbrk+0x5c>)
 80036e2:	4b15      	ldr	r3, [pc, #84]	@ (8003738 <_sbrk+0x60>)
 80036e4:	1ad3      	subs	r3, r2, r3
 80036e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80036e8:	697b      	ldr	r3, [r7, #20]
 80036ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80036ec:	4b13      	ldr	r3, [pc, #76]	@ (800373c <_sbrk+0x64>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d102      	bne.n	80036fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80036f4:	4b11      	ldr	r3, [pc, #68]	@ (800373c <_sbrk+0x64>)
 80036f6:	4a12      	ldr	r2, [pc, #72]	@ (8003740 <_sbrk+0x68>)
 80036f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80036fa:	4b10      	ldr	r3, [pc, #64]	@ (800373c <_sbrk+0x64>)
 80036fc:	681a      	ldr	r2, [r3, #0]
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	4413      	add	r3, r2
 8003702:	693a      	ldr	r2, [r7, #16]
 8003704:	429a      	cmp	r2, r3
 8003706:	d207      	bcs.n	8003718 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003708:	f00a fc06 	bl	800df18 <__errno>
 800370c:	4603      	mov	r3, r0
 800370e:	220c      	movs	r2, #12
 8003710:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003712:	f04f 33ff 	mov.w	r3, #4294967295
 8003716:	e009      	b.n	800372c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003718:	4b08      	ldr	r3, [pc, #32]	@ (800373c <_sbrk+0x64>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800371e:	4b07      	ldr	r3, [pc, #28]	@ (800373c <_sbrk+0x64>)
 8003720:	681a      	ldr	r2, [r3, #0]
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	4413      	add	r3, r2
 8003726:	4a05      	ldr	r2, [pc, #20]	@ (800373c <_sbrk+0x64>)
 8003728:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800372a:	68fb      	ldr	r3, [r7, #12]
}
 800372c:	4618      	mov	r0, r3
 800372e:	3718      	adds	r7, #24
 8003730:	46bd      	mov	sp, r7
 8003732:	bd80      	pop	{r7, pc}
 8003734:	20020000 	.word	0x20020000
 8003738:	00000400 	.word	0x00000400
 800373c:	20005674 	.word	0x20005674
 8003740:	20005808 	.word	0x20005808

08003744 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003744:	b480      	push	{r7}
 8003746:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003748:	4b06      	ldr	r3, [pc, #24]	@ (8003764 <SystemInit+0x20>)
 800374a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800374e:	4a05      	ldr	r2, [pc, #20]	@ (8003764 <SystemInit+0x20>)
 8003750:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003754:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003758:	bf00      	nop
 800375a:	46bd      	mov	sp, r7
 800375c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003760:	4770      	bx	lr
 8003762:	bf00      	nop
 8003764:	e000ed00 	.word	0xe000ed00

08003768 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003768:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80037a0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800376c:	480d      	ldr	r0, [pc, #52]	@ (80037a4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800376e:	490e      	ldr	r1, [pc, #56]	@ (80037a8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003770:	4a0e      	ldr	r2, [pc, #56]	@ (80037ac <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003772:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003774:	e002      	b.n	800377c <LoopCopyDataInit>

08003776 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003776:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003778:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800377a:	3304      	adds	r3, #4

0800377c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800377c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800377e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003780:	d3f9      	bcc.n	8003776 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003782:	4a0b      	ldr	r2, [pc, #44]	@ (80037b0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003784:	4c0b      	ldr	r4, [pc, #44]	@ (80037b4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003786:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003788:	e001      	b.n	800378e <LoopFillZerobss>

0800378a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800378a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800378c:	3204      	adds	r2, #4

0800378e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800378e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003790:	d3fb      	bcc.n	800378a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003792:	f7ff ffd7 	bl	8003744 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003796:	f00a fbc5 	bl	800df24 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800379a:	f7fc feff 	bl	800059c <main>
  bx  lr    
 800379e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80037a0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80037a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80037a8:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 80037ac:	08010758 	.word	0x08010758
  ldr r2, =_sbss
 80037b0:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 80037b4:	20005804 	.word	0x20005804

080037b8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80037b8:	e7fe      	b.n	80037b8 <ADC_IRQHandler>
	...

080037bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80037c0:	4b0e      	ldr	r3, [pc, #56]	@ (80037fc <HAL_Init+0x40>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	4a0d      	ldr	r2, [pc, #52]	@ (80037fc <HAL_Init+0x40>)
 80037c6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80037ca:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80037cc:	4b0b      	ldr	r3, [pc, #44]	@ (80037fc <HAL_Init+0x40>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4a0a      	ldr	r2, [pc, #40]	@ (80037fc <HAL_Init+0x40>)
 80037d2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80037d6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80037d8:	4b08      	ldr	r3, [pc, #32]	@ (80037fc <HAL_Init+0x40>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	4a07      	ldr	r2, [pc, #28]	@ (80037fc <HAL_Init+0x40>)
 80037de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037e2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80037e4:	2003      	movs	r0, #3
 80037e6:	f000 f94f 	bl	8003a88 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80037ea:	200f      	movs	r0, #15
 80037ec:	f000 f808 	bl	8003800 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80037f0:	f7ff fb88 	bl	8002f04 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80037f4:	2300      	movs	r3, #0
}
 80037f6:	4618      	mov	r0, r3
 80037f8:	bd80      	pop	{r7, pc}
 80037fa:	bf00      	nop
 80037fc:	40023c00 	.word	0x40023c00

08003800 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b082      	sub	sp, #8
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003808:	4b12      	ldr	r3, [pc, #72]	@ (8003854 <HAL_InitTick+0x54>)
 800380a:	681a      	ldr	r2, [r3, #0]
 800380c:	4b12      	ldr	r3, [pc, #72]	@ (8003858 <HAL_InitTick+0x58>)
 800380e:	781b      	ldrb	r3, [r3, #0]
 8003810:	4619      	mov	r1, r3
 8003812:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003816:	fbb3 f3f1 	udiv	r3, r3, r1
 800381a:	fbb2 f3f3 	udiv	r3, r2, r3
 800381e:	4618      	mov	r0, r3
 8003820:	f000 f967 	bl	8003af2 <HAL_SYSTICK_Config>
 8003824:	4603      	mov	r3, r0
 8003826:	2b00      	cmp	r3, #0
 8003828:	d001      	beq.n	800382e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800382a:	2301      	movs	r3, #1
 800382c:	e00e      	b.n	800384c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2b0f      	cmp	r3, #15
 8003832:	d80a      	bhi.n	800384a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003834:	2200      	movs	r2, #0
 8003836:	6879      	ldr	r1, [r7, #4]
 8003838:	f04f 30ff 	mov.w	r0, #4294967295
 800383c:	f000 f92f 	bl	8003a9e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003840:	4a06      	ldr	r2, [pc, #24]	@ (800385c <HAL_InitTick+0x5c>)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003846:	2300      	movs	r3, #0
 8003848:	e000      	b.n	800384c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800384a:	2301      	movs	r3, #1
}
 800384c:	4618      	mov	r0, r3
 800384e:	3708      	adds	r7, #8
 8003850:	46bd      	mov	sp, r7
 8003852:	bd80      	pop	{r7, pc}
 8003854:	20000020 	.word	0x20000020
 8003858:	20000028 	.word	0x20000028
 800385c:	20000024 	.word	0x20000024

08003860 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003860:	b480      	push	{r7}
 8003862:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003864:	4b06      	ldr	r3, [pc, #24]	@ (8003880 <HAL_IncTick+0x20>)
 8003866:	781b      	ldrb	r3, [r3, #0]
 8003868:	461a      	mov	r2, r3
 800386a:	4b06      	ldr	r3, [pc, #24]	@ (8003884 <HAL_IncTick+0x24>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	4413      	add	r3, r2
 8003870:	4a04      	ldr	r2, [pc, #16]	@ (8003884 <HAL_IncTick+0x24>)
 8003872:	6013      	str	r3, [r2, #0]
}
 8003874:	bf00      	nop
 8003876:	46bd      	mov	sp, r7
 8003878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387c:	4770      	bx	lr
 800387e:	bf00      	nop
 8003880:	20000028 	.word	0x20000028
 8003884:	20005678 	.word	0x20005678

08003888 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003888:	b480      	push	{r7}
 800388a:	af00      	add	r7, sp, #0
  return uwTick;
 800388c:	4b03      	ldr	r3, [pc, #12]	@ (800389c <HAL_GetTick+0x14>)
 800388e:	681b      	ldr	r3, [r3, #0]
}
 8003890:	4618      	mov	r0, r3
 8003892:	46bd      	mov	sp, r7
 8003894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003898:	4770      	bx	lr
 800389a:	bf00      	nop
 800389c:	20005678 	.word	0x20005678

080038a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b084      	sub	sp, #16
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80038a8:	f7ff ffee 	bl	8003888 <HAL_GetTick>
 80038ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038b8:	d005      	beq.n	80038c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80038ba:	4b0a      	ldr	r3, [pc, #40]	@ (80038e4 <HAL_Delay+0x44>)
 80038bc:	781b      	ldrb	r3, [r3, #0]
 80038be:	461a      	mov	r2, r3
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	4413      	add	r3, r2
 80038c4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80038c6:	bf00      	nop
 80038c8:	f7ff ffde 	bl	8003888 <HAL_GetTick>
 80038cc:	4602      	mov	r2, r0
 80038ce:	68bb      	ldr	r3, [r7, #8]
 80038d0:	1ad3      	subs	r3, r2, r3
 80038d2:	68fa      	ldr	r2, [r7, #12]
 80038d4:	429a      	cmp	r2, r3
 80038d6:	d8f7      	bhi.n	80038c8 <HAL_Delay+0x28>
  {
  }
}
 80038d8:	bf00      	nop
 80038da:	bf00      	nop
 80038dc:	3710      	adds	r7, #16
 80038de:	46bd      	mov	sp, r7
 80038e0:	bd80      	pop	{r7, pc}
 80038e2:	bf00      	nop
 80038e4:	20000028 	.word	0x20000028

080038e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038e8:	b480      	push	{r7}
 80038ea:	b085      	sub	sp, #20
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	f003 0307 	and.w	r3, r3, #7
 80038f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80038f8:	4b0c      	ldr	r3, [pc, #48]	@ (800392c <__NVIC_SetPriorityGrouping+0x44>)
 80038fa:	68db      	ldr	r3, [r3, #12]
 80038fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80038fe:	68ba      	ldr	r2, [r7, #8]
 8003900:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003904:	4013      	ands	r3, r2
 8003906:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800390c:	68bb      	ldr	r3, [r7, #8]
 800390e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003910:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003914:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003918:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800391a:	4a04      	ldr	r2, [pc, #16]	@ (800392c <__NVIC_SetPriorityGrouping+0x44>)
 800391c:	68bb      	ldr	r3, [r7, #8]
 800391e:	60d3      	str	r3, [r2, #12]
}
 8003920:	bf00      	nop
 8003922:	3714      	adds	r7, #20
 8003924:	46bd      	mov	sp, r7
 8003926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392a:	4770      	bx	lr
 800392c:	e000ed00 	.word	0xe000ed00

08003930 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003930:	b480      	push	{r7}
 8003932:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003934:	4b04      	ldr	r3, [pc, #16]	@ (8003948 <__NVIC_GetPriorityGrouping+0x18>)
 8003936:	68db      	ldr	r3, [r3, #12]
 8003938:	0a1b      	lsrs	r3, r3, #8
 800393a:	f003 0307 	and.w	r3, r3, #7
}
 800393e:	4618      	mov	r0, r3
 8003940:	46bd      	mov	sp, r7
 8003942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003946:	4770      	bx	lr
 8003948:	e000ed00 	.word	0xe000ed00

0800394c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800394c:	b480      	push	{r7}
 800394e:	b083      	sub	sp, #12
 8003950:	af00      	add	r7, sp, #0
 8003952:	4603      	mov	r3, r0
 8003954:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003956:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800395a:	2b00      	cmp	r3, #0
 800395c:	db0b      	blt.n	8003976 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800395e:	79fb      	ldrb	r3, [r7, #7]
 8003960:	f003 021f 	and.w	r2, r3, #31
 8003964:	4907      	ldr	r1, [pc, #28]	@ (8003984 <__NVIC_EnableIRQ+0x38>)
 8003966:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800396a:	095b      	lsrs	r3, r3, #5
 800396c:	2001      	movs	r0, #1
 800396e:	fa00 f202 	lsl.w	r2, r0, r2
 8003972:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003976:	bf00      	nop
 8003978:	370c      	adds	r7, #12
 800397a:	46bd      	mov	sp, r7
 800397c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003980:	4770      	bx	lr
 8003982:	bf00      	nop
 8003984:	e000e100 	.word	0xe000e100

08003988 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003988:	b480      	push	{r7}
 800398a:	b083      	sub	sp, #12
 800398c:	af00      	add	r7, sp, #0
 800398e:	4603      	mov	r3, r0
 8003990:	6039      	str	r1, [r7, #0]
 8003992:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003994:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003998:	2b00      	cmp	r3, #0
 800399a:	db0a      	blt.n	80039b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	b2da      	uxtb	r2, r3
 80039a0:	490c      	ldr	r1, [pc, #48]	@ (80039d4 <__NVIC_SetPriority+0x4c>)
 80039a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039a6:	0112      	lsls	r2, r2, #4
 80039a8:	b2d2      	uxtb	r2, r2
 80039aa:	440b      	add	r3, r1
 80039ac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80039b0:	e00a      	b.n	80039c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	b2da      	uxtb	r2, r3
 80039b6:	4908      	ldr	r1, [pc, #32]	@ (80039d8 <__NVIC_SetPriority+0x50>)
 80039b8:	79fb      	ldrb	r3, [r7, #7]
 80039ba:	f003 030f 	and.w	r3, r3, #15
 80039be:	3b04      	subs	r3, #4
 80039c0:	0112      	lsls	r2, r2, #4
 80039c2:	b2d2      	uxtb	r2, r2
 80039c4:	440b      	add	r3, r1
 80039c6:	761a      	strb	r2, [r3, #24]
}
 80039c8:	bf00      	nop
 80039ca:	370c      	adds	r7, #12
 80039cc:	46bd      	mov	sp, r7
 80039ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d2:	4770      	bx	lr
 80039d4:	e000e100 	.word	0xe000e100
 80039d8:	e000ed00 	.word	0xe000ed00

080039dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80039dc:	b480      	push	{r7}
 80039de:	b089      	sub	sp, #36	@ 0x24
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	60f8      	str	r0, [r7, #12]
 80039e4:	60b9      	str	r1, [r7, #8]
 80039e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	f003 0307 	and.w	r3, r3, #7
 80039ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80039f0:	69fb      	ldr	r3, [r7, #28]
 80039f2:	f1c3 0307 	rsb	r3, r3, #7
 80039f6:	2b04      	cmp	r3, #4
 80039f8:	bf28      	it	cs
 80039fa:	2304      	movcs	r3, #4
 80039fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80039fe:	69fb      	ldr	r3, [r7, #28]
 8003a00:	3304      	adds	r3, #4
 8003a02:	2b06      	cmp	r3, #6
 8003a04:	d902      	bls.n	8003a0c <NVIC_EncodePriority+0x30>
 8003a06:	69fb      	ldr	r3, [r7, #28]
 8003a08:	3b03      	subs	r3, #3
 8003a0a:	e000      	b.n	8003a0e <NVIC_EncodePriority+0x32>
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a10:	f04f 32ff 	mov.w	r2, #4294967295
 8003a14:	69bb      	ldr	r3, [r7, #24]
 8003a16:	fa02 f303 	lsl.w	r3, r2, r3
 8003a1a:	43da      	mvns	r2, r3
 8003a1c:	68bb      	ldr	r3, [r7, #8]
 8003a1e:	401a      	ands	r2, r3
 8003a20:	697b      	ldr	r3, [r7, #20]
 8003a22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003a24:	f04f 31ff 	mov.w	r1, #4294967295
 8003a28:	697b      	ldr	r3, [r7, #20]
 8003a2a:	fa01 f303 	lsl.w	r3, r1, r3
 8003a2e:	43d9      	mvns	r1, r3
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a34:	4313      	orrs	r3, r2
         );
}
 8003a36:	4618      	mov	r0, r3
 8003a38:	3724      	adds	r7, #36	@ 0x24
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a40:	4770      	bx	lr
	...

08003a44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b082      	sub	sp, #8
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	3b01      	subs	r3, #1
 8003a50:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003a54:	d301      	bcc.n	8003a5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003a56:	2301      	movs	r3, #1
 8003a58:	e00f      	b.n	8003a7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003a5a:	4a0a      	ldr	r2, [pc, #40]	@ (8003a84 <SysTick_Config+0x40>)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	3b01      	subs	r3, #1
 8003a60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003a62:	210f      	movs	r1, #15
 8003a64:	f04f 30ff 	mov.w	r0, #4294967295
 8003a68:	f7ff ff8e 	bl	8003988 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003a6c:	4b05      	ldr	r3, [pc, #20]	@ (8003a84 <SysTick_Config+0x40>)
 8003a6e:	2200      	movs	r2, #0
 8003a70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a72:	4b04      	ldr	r3, [pc, #16]	@ (8003a84 <SysTick_Config+0x40>)
 8003a74:	2207      	movs	r2, #7
 8003a76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003a78:	2300      	movs	r3, #0
}
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	3708      	adds	r7, #8
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	bd80      	pop	{r7, pc}
 8003a82:	bf00      	nop
 8003a84:	e000e010 	.word	0xe000e010

08003a88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b082      	sub	sp, #8
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a90:	6878      	ldr	r0, [r7, #4]
 8003a92:	f7ff ff29 	bl	80038e8 <__NVIC_SetPriorityGrouping>
}
 8003a96:	bf00      	nop
 8003a98:	3708      	adds	r7, #8
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	bd80      	pop	{r7, pc}

08003a9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003a9e:	b580      	push	{r7, lr}
 8003aa0:	b086      	sub	sp, #24
 8003aa2:	af00      	add	r7, sp, #0
 8003aa4:	4603      	mov	r3, r0
 8003aa6:	60b9      	str	r1, [r7, #8]
 8003aa8:	607a      	str	r2, [r7, #4]
 8003aaa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003aac:	2300      	movs	r3, #0
 8003aae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003ab0:	f7ff ff3e 	bl	8003930 <__NVIC_GetPriorityGrouping>
 8003ab4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003ab6:	687a      	ldr	r2, [r7, #4]
 8003ab8:	68b9      	ldr	r1, [r7, #8]
 8003aba:	6978      	ldr	r0, [r7, #20]
 8003abc:	f7ff ff8e 	bl	80039dc <NVIC_EncodePriority>
 8003ac0:	4602      	mov	r2, r0
 8003ac2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ac6:	4611      	mov	r1, r2
 8003ac8:	4618      	mov	r0, r3
 8003aca:	f7ff ff5d 	bl	8003988 <__NVIC_SetPriority>
}
 8003ace:	bf00      	nop
 8003ad0:	3718      	adds	r7, #24
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bd80      	pop	{r7, pc}

08003ad6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ad6:	b580      	push	{r7, lr}
 8003ad8:	b082      	sub	sp, #8
 8003ada:	af00      	add	r7, sp, #0
 8003adc:	4603      	mov	r3, r0
 8003ade:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ae0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	f7ff ff31 	bl	800394c <__NVIC_EnableIRQ>
}
 8003aea:	bf00      	nop
 8003aec:	3708      	adds	r7, #8
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bd80      	pop	{r7, pc}

08003af2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003af2:	b580      	push	{r7, lr}
 8003af4:	b082      	sub	sp, #8
 8003af6:	af00      	add	r7, sp, #0
 8003af8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003afa:	6878      	ldr	r0, [r7, #4]
 8003afc:	f7ff ffa2 	bl	8003a44 <SysTick_Config>
 8003b00:	4603      	mov	r3, r0
}
 8003b02:	4618      	mov	r0, r3
 8003b04:	3708      	adds	r7, #8
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bd80      	pop	{r7, pc}
	...

08003b0c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b086      	sub	sp, #24
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003b14:	2300      	movs	r3, #0
 8003b16:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003b18:	f7ff feb6 	bl	8003888 <HAL_GetTick>
 8003b1c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d101      	bne.n	8003b28 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003b24:	2301      	movs	r3, #1
 8003b26:	e099      	b.n	8003c5c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2202      	movs	r2, #2
 8003b2c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2200      	movs	r2, #0
 8003b34:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	681a      	ldr	r2, [r3, #0]
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f022 0201 	bic.w	r2, r2, #1
 8003b46:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b48:	e00f      	b.n	8003b6a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003b4a:	f7ff fe9d 	bl	8003888 <HAL_GetTick>
 8003b4e:	4602      	mov	r2, r0
 8003b50:	693b      	ldr	r3, [r7, #16]
 8003b52:	1ad3      	subs	r3, r2, r3
 8003b54:	2b05      	cmp	r3, #5
 8003b56:	d908      	bls.n	8003b6a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2220      	movs	r2, #32
 8003b5c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2203      	movs	r2, #3
 8003b62:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003b66:	2303      	movs	r3, #3
 8003b68:	e078      	b.n	8003c5c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f003 0301 	and.w	r3, r3, #1
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d1e8      	bne.n	8003b4a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003b80:	697a      	ldr	r2, [r7, #20]
 8003b82:	4b38      	ldr	r3, [pc, #224]	@ (8003c64 <HAL_DMA_Init+0x158>)
 8003b84:	4013      	ands	r3, r2
 8003b86:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	685a      	ldr	r2, [r3, #4]
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	689b      	ldr	r3, [r3, #8]
 8003b90:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b96:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	691b      	ldr	r3, [r3, #16]
 8003b9c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ba2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	699b      	ldr	r3, [r3, #24]
 8003ba8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003bae:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6a1b      	ldr	r3, [r3, #32]
 8003bb4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003bb6:	697a      	ldr	r2, [r7, #20]
 8003bb8:	4313      	orrs	r3, r2
 8003bba:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bc0:	2b04      	cmp	r3, #4
 8003bc2:	d107      	bne.n	8003bd4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bcc:	4313      	orrs	r3, r2
 8003bce:	697a      	ldr	r2, [r7, #20]
 8003bd0:	4313      	orrs	r3, r2
 8003bd2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	697a      	ldr	r2, [r7, #20]
 8003bda:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	695b      	ldr	r3, [r3, #20]
 8003be2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003be4:	697b      	ldr	r3, [r7, #20]
 8003be6:	f023 0307 	bic.w	r3, r3, #7
 8003bea:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bf0:	697a      	ldr	r2, [r7, #20]
 8003bf2:	4313      	orrs	r3, r2
 8003bf4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bfa:	2b04      	cmp	r3, #4
 8003bfc:	d117      	bne.n	8003c2e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c02:	697a      	ldr	r2, [r7, #20]
 8003c04:	4313      	orrs	r3, r2
 8003c06:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d00e      	beq.n	8003c2e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003c10:	6878      	ldr	r0, [r7, #4]
 8003c12:	f000 fb01 	bl	8004218 <DMA_CheckFifoParam>
 8003c16:	4603      	mov	r3, r0
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d008      	beq.n	8003c2e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2240      	movs	r2, #64	@ 0x40
 8003c20:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	2201      	movs	r2, #1
 8003c26:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	e016      	b.n	8003c5c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	697a      	ldr	r2, [r7, #20]
 8003c34:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003c36:	6878      	ldr	r0, [r7, #4]
 8003c38:	f000 fab8 	bl	80041ac <DMA_CalcBaseAndBitshift>
 8003c3c:	4603      	mov	r3, r0
 8003c3e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c44:	223f      	movs	r2, #63	@ 0x3f
 8003c46:	409a      	lsls	r2, r3
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2200      	movs	r2, #0
 8003c50:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2201      	movs	r2, #1
 8003c56:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003c5a:	2300      	movs	r3, #0
}
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	3718      	adds	r7, #24
 8003c60:	46bd      	mov	sp, r7
 8003c62:	bd80      	pop	{r7, pc}
 8003c64:	f010803f 	.word	0xf010803f

08003c68 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b086      	sub	sp, #24
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	60f8      	str	r0, [r7, #12]
 8003c70:	60b9      	str	r1, [r7, #8]
 8003c72:	607a      	str	r2, [r7, #4]
 8003c74:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c76:	2300      	movs	r3, #0
 8003c78:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c7e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003c86:	2b01      	cmp	r3, #1
 8003c88:	d101      	bne.n	8003c8e <HAL_DMA_Start_IT+0x26>
 8003c8a:	2302      	movs	r3, #2
 8003c8c:	e040      	b.n	8003d10 <HAL_DMA_Start_IT+0xa8>
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	2201      	movs	r2, #1
 8003c92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003c9c:	b2db      	uxtb	r3, r3
 8003c9e:	2b01      	cmp	r3, #1
 8003ca0:	d12f      	bne.n	8003d02 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	2202      	movs	r2, #2
 8003ca6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	2200      	movs	r2, #0
 8003cae:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	687a      	ldr	r2, [r7, #4]
 8003cb4:	68b9      	ldr	r1, [r7, #8]
 8003cb6:	68f8      	ldr	r0, [r7, #12]
 8003cb8:	f000 fa4a 	bl	8004150 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cc0:	223f      	movs	r2, #63	@ 0x3f
 8003cc2:	409a      	lsls	r2, r3
 8003cc4:	693b      	ldr	r3, [r7, #16]
 8003cc6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	681a      	ldr	r2, [r3, #0]
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f042 0216 	orr.w	r2, r2, #22
 8003cd6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d007      	beq.n	8003cf0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	681a      	ldr	r2, [r3, #0]
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f042 0208 	orr.w	r2, r2, #8
 8003cee:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	681a      	ldr	r2, [r3, #0]
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f042 0201 	orr.w	r2, r2, #1
 8003cfe:	601a      	str	r2, [r3, #0]
 8003d00:	e005      	b.n	8003d0e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	2200      	movs	r2, #0
 8003d06:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003d0a:	2302      	movs	r3, #2
 8003d0c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003d0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d10:	4618      	mov	r0, r3
 8003d12:	3718      	adds	r7, #24
 8003d14:	46bd      	mov	sp, r7
 8003d16:	bd80      	pop	{r7, pc}

08003d18 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b084      	sub	sp, #16
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d24:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003d26:	f7ff fdaf 	bl	8003888 <HAL_GetTick>
 8003d2a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003d32:	b2db      	uxtb	r3, r3
 8003d34:	2b02      	cmp	r3, #2
 8003d36:	d008      	beq.n	8003d4a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2280      	movs	r2, #128	@ 0x80
 8003d3c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2200      	movs	r2, #0
 8003d42:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003d46:	2301      	movs	r3, #1
 8003d48:	e052      	b.n	8003df0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	681a      	ldr	r2, [r3, #0]
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f022 0216 	bic.w	r2, r2, #22
 8003d58:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	695a      	ldr	r2, [r3, #20]
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003d68:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d103      	bne.n	8003d7a <HAL_DMA_Abort+0x62>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d007      	beq.n	8003d8a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	681a      	ldr	r2, [r3, #0]
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f022 0208 	bic.w	r2, r2, #8
 8003d88:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	681a      	ldr	r2, [r3, #0]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f022 0201 	bic.w	r2, r2, #1
 8003d98:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003d9a:	e013      	b.n	8003dc4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003d9c:	f7ff fd74 	bl	8003888 <HAL_GetTick>
 8003da0:	4602      	mov	r2, r0
 8003da2:	68bb      	ldr	r3, [r7, #8]
 8003da4:	1ad3      	subs	r3, r2, r3
 8003da6:	2b05      	cmp	r3, #5
 8003da8:	d90c      	bls.n	8003dc4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2220      	movs	r2, #32
 8003dae:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2203      	movs	r2, #3
 8003db4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2200      	movs	r2, #0
 8003dbc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003dc0:	2303      	movs	r3, #3
 8003dc2:	e015      	b.n	8003df0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f003 0301 	and.w	r3, r3, #1
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d1e4      	bne.n	8003d9c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dd6:	223f      	movs	r2, #63	@ 0x3f
 8003dd8:	409a      	lsls	r2, r3
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2201      	movs	r2, #1
 8003de2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2200      	movs	r2, #0
 8003dea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003dee:	2300      	movs	r3, #0
}
 8003df0:	4618      	mov	r0, r3
 8003df2:	3710      	adds	r7, #16
 8003df4:	46bd      	mov	sp, r7
 8003df6:	bd80      	pop	{r7, pc}

08003df8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b083      	sub	sp, #12
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003e06:	b2db      	uxtb	r3, r3
 8003e08:	2b02      	cmp	r3, #2
 8003e0a:	d004      	beq.n	8003e16 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2280      	movs	r2, #128	@ 0x80
 8003e10:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003e12:	2301      	movs	r3, #1
 8003e14:	e00c      	b.n	8003e30 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2205      	movs	r2, #5
 8003e1a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	681a      	ldr	r2, [r3, #0]
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f022 0201 	bic.w	r2, r2, #1
 8003e2c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003e2e:	2300      	movs	r3, #0
}
 8003e30:	4618      	mov	r0, r3
 8003e32:	370c      	adds	r7, #12
 8003e34:	46bd      	mov	sp, r7
 8003e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3a:	4770      	bx	lr

08003e3c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b086      	sub	sp, #24
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003e44:	2300      	movs	r3, #0
 8003e46:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003e48:	4b8e      	ldr	r3, [pc, #568]	@ (8004084 <HAL_DMA_IRQHandler+0x248>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4a8e      	ldr	r2, [pc, #568]	@ (8004088 <HAL_DMA_IRQHandler+0x24c>)
 8003e4e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e52:	0a9b      	lsrs	r3, r3, #10
 8003e54:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e5a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003e5c:	693b      	ldr	r3, [r7, #16]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e66:	2208      	movs	r2, #8
 8003e68:	409a      	lsls	r2, r3
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	4013      	ands	r3, r2
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d01a      	beq.n	8003ea8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f003 0304 	and.w	r3, r3, #4
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d013      	beq.n	8003ea8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	681a      	ldr	r2, [r3, #0]
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f022 0204 	bic.w	r2, r2, #4
 8003e8e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e94:	2208      	movs	r2, #8
 8003e96:	409a      	lsls	r2, r3
 8003e98:	693b      	ldr	r3, [r7, #16]
 8003e9a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ea0:	f043 0201 	orr.w	r2, r3, #1
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003eac:	2201      	movs	r2, #1
 8003eae:	409a      	lsls	r2, r3
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	4013      	ands	r3, r2
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d012      	beq.n	8003ede <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	695b      	ldr	r3, [r3, #20]
 8003ebe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d00b      	beq.n	8003ede <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003eca:	2201      	movs	r2, #1
 8003ecc:	409a      	lsls	r2, r3
 8003ece:	693b      	ldr	r3, [r7, #16]
 8003ed0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ed6:	f043 0202 	orr.w	r2, r3, #2
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ee2:	2204      	movs	r2, #4
 8003ee4:	409a      	lsls	r2, r3
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	4013      	ands	r3, r2
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d012      	beq.n	8003f14 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f003 0302 	and.w	r3, r3, #2
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d00b      	beq.n	8003f14 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f00:	2204      	movs	r2, #4
 8003f02:	409a      	lsls	r2, r3
 8003f04:	693b      	ldr	r3, [r7, #16]
 8003f06:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f0c:	f043 0204 	orr.w	r2, r3, #4
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f18:	2210      	movs	r2, #16
 8003f1a:	409a      	lsls	r2, r3
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	4013      	ands	r3, r2
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d043      	beq.n	8003fac <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f003 0308 	and.w	r3, r3, #8
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d03c      	beq.n	8003fac <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f36:	2210      	movs	r2, #16
 8003f38:	409a      	lsls	r2, r3
 8003f3a:	693b      	ldr	r3, [r7, #16]
 8003f3c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d018      	beq.n	8003f7e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d108      	bne.n	8003f6c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d024      	beq.n	8003fac <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f66:	6878      	ldr	r0, [r7, #4]
 8003f68:	4798      	blx	r3
 8003f6a:	e01f      	b.n	8003fac <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d01b      	beq.n	8003fac <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f78:	6878      	ldr	r0, [r7, #4]
 8003f7a:	4798      	blx	r3
 8003f7c:	e016      	b.n	8003fac <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d107      	bne.n	8003f9c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	681a      	ldr	r2, [r3, #0]
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f022 0208 	bic.w	r2, r2, #8
 8003f9a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d003      	beq.n	8003fac <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fa8:	6878      	ldr	r0, [r7, #4]
 8003faa:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fb0:	2220      	movs	r2, #32
 8003fb2:	409a      	lsls	r2, r3
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	4013      	ands	r3, r2
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	f000 808f 	beq.w	80040dc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f003 0310 	and.w	r3, r3, #16
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	f000 8087 	beq.w	80040dc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fd2:	2220      	movs	r2, #32
 8003fd4:	409a      	lsls	r2, r3
 8003fd6:	693b      	ldr	r3, [r7, #16]
 8003fd8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003fe0:	b2db      	uxtb	r3, r3
 8003fe2:	2b05      	cmp	r3, #5
 8003fe4:	d136      	bne.n	8004054 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	681a      	ldr	r2, [r3, #0]
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f022 0216 	bic.w	r2, r2, #22
 8003ff4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	695a      	ldr	r2, [r3, #20]
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004004:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800400a:	2b00      	cmp	r3, #0
 800400c:	d103      	bne.n	8004016 <HAL_DMA_IRQHandler+0x1da>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004012:	2b00      	cmp	r3, #0
 8004014:	d007      	beq.n	8004026 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	681a      	ldr	r2, [r3, #0]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f022 0208 	bic.w	r2, r2, #8
 8004024:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800402a:	223f      	movs	r2, #63	@ 0x3f
 800402c:	409a      	lsls	r2, r3
 800402e:	693b      	ldr	r3, [r7, #16]
 8004030:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2201      	movs	r2, #1
 8004036:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2200      	movs	r2, #0
 800403e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004046:	2b00      	cmp	r3, #0
 8004048:	d07e      	beq.n	8004148 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800404e:	6878      	ldr	r0, [r7, #4]
 8004050:	4798      	blx	r3
        }
        return;
 8004052:	e079      	b.n	8004148 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800405e:	2b00      	cmp	r3, #0
 8004060:	d01d      	beq.n	800409e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800406c:	2b00      	cmp	r3, #0
 800406e:	d10d      	bne.n	800408c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004074:	2b00      	cmp	r3, #0
 8004076:	d031      	beq.n	80040dc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800407c:	6878      	ldr	r0, [r7, #4]
 800407e:	4798      	blx	r3
 8004080:	e02c      	b.n	80040dc <HAL_DMA_IRQHandler+0x2a0>
 8004082:	bf00      	nop
 8004084:	20000020 	.word	0x20000020
 8004088:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004090:	2b00      	cmp	r3, #0
 8004092:	d023      	beq.n	80040dc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004098:	6878      	ldr	r0, [r7, #4]
 800409a:	4798      	blx	r3
 800409c:	e01e      	b.n	80040dc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d10f      	bne.n	80040cc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	681a      	ldr	r2, [r3, #0]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f022 0210 	bic.w	r2, r2, #16
 80040ba:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2201      	movs	r2, #1
 80040c0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2200      	movs	r2, #0
 80040c8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d003      	beq.n	80040dc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040d8:	6878      	ldr	r0, [r7, #4]
 80040da:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d032      	beq.n	800414a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040e8:	f003 0301 	and.w	r3, r3, #1
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d022      	beq.n	8004136 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2205      	movs	r2, #5
 80040f4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	681a      	ldr	r2, [r3, #0]
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f022 0201 	bic.w	r2, r2, #1
 8004106:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004108:	68bb      	ldr	r3, [r7, #8]
 800410a:	3301      	adds	r3, #1
 800410c:	60bb      	str	r3, [r7, #8]
 800410e:	697a      	ldr	r2, [r7, #20]
 8004110:	429a      	cmp	r2, r3
 8004112:	d307      	bcc.n	8004124 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f003 0301 	and.w	r3, r3, #1
 800411e:	2b00      	cmp	r3, #0
 8004120:	d1f2      	bne.n	8004108 <HAL_DMA_IRQHandler+0x2cc>
 8004122:	e000      	b.n	8004126 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004124:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2201      	movs	r2, #1
 800412a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2200      	movs	r2, #0
 8004132:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800413a:	2b00      	cmp	r3, #0
 800413c:	d005      	beq.n	800414a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004142:	6878      	ldr	r0, [r7, #4]
 8004144:	4798      	blx	r3
 8004146:	e000      	b.n	800414a <HAL_DMA_IRQHandler+0x30e>
        return;
 8004148:	bf00      	nop
    }
  }
}
 800414a:	3718      	adds	r7, #24
 800414c:	46bd      	mov	sp, r7
 800414e:	bd80      	pop	{r7, pc}

08004150 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004150:	b480      	push	{r7}
 8004152:	b085      	sub	sp, #20
 8004154:	af00      	add	r7, sp, #0
 8004156:	60f8      	str	r0, [r7, #12]
 8004158:	60b9      	str	r1, [r7, #8]
 800415a:	607a      	str	r2, [r7, #4]
 800415c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	681a      	ldr	r2, [r3, #0]
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800416c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	683a      	ldr	r2, [r7, #0]
 8004174:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	689b      	ldr	r3, [r3, #8]
 800417a:	2b40      	cmp	r3, #64	@ 0x40
 800417c:	d108      	bne.n	8004190 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	687a      	ldr	r2, [r7, #4]
 8004184:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	68ba      	ldr	r2, [r7, #8]
 800418c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800418e:	e007      	b.n	80041a0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	68ba      	ldr	r2, [r7, #8]
 8004196:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	687a      	ldr	r2, [r7, #4]
 800419e:	60da      	str	r2, [r3, #12]
}
 80041a0:	bf00      	nop
 80041a2:	3714      	adds	r7, #20
 80041a4:	46bd      	mov	sp, r7
 80041a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041aa:	4770      	bx	lr

080041ac <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80041ac:	b480      	push	{r7}
 80041ae:	b085      	sub	sp, #20
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	b2db      	uxtb	r3, r3
 80041ba:	3b10      	subs	r3, #16
 80041bc:	4a14      	ldr	r2, [pc, #80]	@ (8004210 <DMA_CalcBaseAndBitshift+0x64>)
 80041be:	fba2 2303 	umull	r2, r3, r2, r3
 80041c2:	091b      	lsrs	r3, r3, #4
 80041c4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80041c6:	4a13      	ldr	r2, [pc, #76]	@ (8004214 <DMA_CalcBaseAndBitshift+0x68>)
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	4413      	add	r3, r2
 80041cc:	781b      	ldrb	r3, [r3, #0]
 80041ce:	461a      	mov	r2, r3
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	2b03      	cmp	r3, #3
 80041d8:	d909      	bls.n	80041ee <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80041e2:	f023 0303 	bic.w	r3, r3, #3
 80041e6:	1d1a      	adds	r2, r3, #4
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	659a      	str	r2, [r3, #88]	@ 0x58
 80041ec:	e007      	b.n	80041fe <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80041f6:	f023 0303 	bic.w	r3, r3, #3
 80041fa:	687a      	ldr	r2, [r7, #4]
 80041fc:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004202:	4618      	mov	r0, r3
 8004204:	3714      	adds	r7, #20
 8004206:	46bd      	mov	sp, r7
 8004208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420c:	4770      	bx	lr
 800420e:	bf00      	nop
 8004210:	aaaaaaab 	.word	0xaaaaaaab
 8004214:	080104b0 	.word	0x080104b0

08004218 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004218:	b480      	push	{r7}
 800421a:	b085      	sub	sp, #20
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004220:	2300      	movs	r3, #0
 8004222:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004228:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	699b      	ldr	r3, [r3, #24]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d11f      	bne.n	8004272 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004232:	68bb      	ldr	r3, [r7, #8]
 8004234:	2b03      	cmp	r3, #3
 8004236:	d856      	bhi.n	80042e6 <DMA_CheckFifoParam+0xce>
 8004238:	a201      	add	r2, pc, #4	@ (adr r2, 8004240 <DMA_CheckFifoParam+0x28>)
 800423a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800423e:	bf00      	nop
 8004240:	08004251 	.word	0x08004251
 8004244:	08004263 	.word	0x08004263
 8004248:	08004251 	.word	0x08004251
 800424c:	080042e7 	.word	0x080042e7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004254:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004258:	2b00      	cmp	r3, #0
 800425a:	d046      	beq.n	80042ea <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800425c:	2301      	movs	r3, #1
 800425e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004260:	e043      	b.n	80042ea <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004266:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800426a:	d140      	bne.n	80042ee <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800426c:	2301      	movs	r3, #1
 800426e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004270:	e03d      	b.n	80042ee <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	699b      	ldr	r3, [r3, #24]
 8004276:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800427a:	d121      	bne.n	80042c0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800427c:	68bb      	ldr	r3, [r7, #8]
 800427e:	2b03      	cmp	r3, #3
 8004280:	d837      	bhi.n	80042f2 <DMA_CheckFifoParam+0xda>
 8004282:	a201      	add	r2, pc, #4	@ (adr r2, 8004288 <DMA_CheckFifoParam+0x70>)
 8004284:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004288:	08004299 	.word	0x08004299
 800428c:	0800429f 	.word	0x0800429f
 8004290:	08004299 	.word	0x08004299
 8004294:	080042b1 	.word	0x080042b1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004298:	2301      	movs	r3, #1
 800429a:	73fb      	strb	r3, [r7, #15]
      break;
 800429c:	e030      	b.n	8004300 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042a2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d025      	beq.n	80042f6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80042aa:	2301      	movs	r3, #1
 80042ac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80042ae:	e022      	b.n	80042f6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042b4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80042b8:	d11f      	bne.n	80042fa <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80042ba:	2301      	movs	r3, #1
 80042bc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80042be:	e01c      	b.n	80042fa <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80042c0:	68bb      	ldr	r3, [r7, #8]
 80042c2:	2b02      	cmp	r3, #2
 80042c4:	d903      	bls.n	80042ce <DMA_CheckFifoParam+0xb6>
 80042c6:	68bb      	ldr	r3, [r7, #8]
 80042c8:	2b03      	cmp	r3, #3
 80042ca:	d003      	beq.n	80042d4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80042cc:	e018      	b.n	8004300 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80042ce:	2301      	movs	r3, #1
 80042d0:	73fb      	strb	r3, [r7, #15]
      break;
 80042d2:	e015      	b.n	8004300 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042d8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d00e      	beq.n	80042fe <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80042e0:	2301      	movs	r3, #1
 80042e2:	73fb      	strb	r3, [r7, #15]
      break;
 80042e4:	e00b      	b.n	80042fe <DMA_CheckFifoParam+0xe6>
      break;
 80042e6:	bf00      	nop
 80042e8:	e00a      	b.n	8004300 <DMA_CheckFifoParam+0xe8>
      break;
 80042ea:	bf00      	nop
 80042ec:	e008      	b.n	8004300 <DMA_CheckFifoParam+0xe8>
      break;
 80042ee:	bf00      	nop
 80042f0:	e006      	b.n	8004300 <DMA_CheckFifoParam+0xe8>
      break;
 80042f2:	bf00      	nop
 80042f4:	e004      	b.n	8004300 <DMA_CheckFifoParam+0xe8>
      break;
 80042f6:	bf00      	nop
 80042f8:	e002      	b.n	8004300 <DMA_CheckFifoParam+0xe8>
      break;   
 80042fa:	bf00      	nop
 80042fc:	e000      	b.n	8004300 <DMA_CheckFifoParam+0xe8>
      break;
 80042fe:	bf00      	nop
    }
  } 
  
  return status; 
 8004300:	7bfb      	ldrb	r3, [r7, #15]
}
 8004302:	4618      	mov	r0, r3
 8004304:	3714      	adds	r7, #20
 8004306:	46bd      	mov	sp, r7
 8004308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430c:	4770      	bx	lr
 800430e:	bf00      	nop

08004310 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004310:	b480      	push	{r7}
 8004312:	b089      	sub	sp, #36	@ 0x24
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
 8004318:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800431a:	2300      	movs	r3, #0
 800431c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800431e:	2300      	movs	r3, #0
 8004320:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004322:	2300      	movs	r3, #0
 8004324:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004326:	2300      	movs	r3, #0
 8004328:	61fb      	str	r3, [r7, #28]
 800432a:	e16b      	b.n	8004604 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800432c:	2201      	movs	r2, #1
 800432e:	69fb      	ldr	r3, [r7, #28]
 8004330:	fa02 f303 	lsl.w	r3, r2, r3
 8004334:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	697a      	ldr	r2, [r7, #20]
 800433c:	4013      	ands	r3, r2
 800433e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004340:	693a      	ldr	r2, [r7, #16]
 8004342:	697b      	ldr	r3, [r7, #20]
 8004344:	429a      	cmp	r2, r3
 8004346:	f040 815a 	bne.w	80045fe <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	685b      	ldr	r3, [r3, #4]
 800434e:	f003 0303 	and.w	r3, r3, #3
 8004352:	2b01      	cmp	r3, #1
 8004354:	d005      	beq.n	8004362 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	685b      	ldr	r3, [r3, #4]
 800435a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800435e:	2b02      	cmp	r3, #2
 8004360:	d130      	bne.n	80043c4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	689b      	ldr	r3, [r3, #8]
 8004366:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004368:	69fb      	ldr	r3, [r7, #28]
 800436a:	005b      	lsls	r3, r3, #1
 800436c:	2203      	movs	r2, #3
 800436e:	fa02 f303 	lsl.w	r3, r2, r3
 8004372:	43db      	mvns	r3, r3
 8004374:	69ba      	ldr	r2, [r7, #24]
 8004376:	4013      	ands	r3, r2
 8004378:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	68da      	ldr	r2, [r3, #12]
 800437e:	69fb      	ldr	r3, [r7, #28]
 8004380:	005b      	lsls	r3, r3, #1
 8004382:	fa02 f303 	lsl.w	r3, r2, r3
 8004386:	69ba      	ldr	r2, [r7, #24]
 8004388:	4313      	orrs	r3, r2
 800438a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	69ba      	ldr	r2, [r7, #24]
 8004390:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004398:	2201      	movs	r2, #1
 800439a:	69fb      	ldr	r3, [r7, #28]
 800439c:	fa02 f303 	lsl.w	r3, r2, r3
 80043a0:	43db      	mvns	r3, r3
 80043a2:	69ba      	ldr	r2, [r7, #24]
 80043a4:	4013      	ands	r3, r2
 80043a6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	685b      	ldr	r3, [r3, #4]
 80043ac:	091b      	lsrs	r3, r3, #4
 80043ae:	f003 0201 	and.w	r2, r3, #1
 80043b2:	69fb      	ldr	r3, [r7, #28]
 80043b4:	fa02 f303 	lsl.w	r3, r2, r3
 80043b8:	69ba      	ldr	r2, [r7, #24]
 80043ba:	4313      	orrs	r3, r2
 80043bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	69ba      	ldr	r2, [r7, #24]
 80043c2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	685b      	ldr	r3, [r3, #4]
 80043c8:	f003 0303 	and.w	r3, r3, #3
 80043cc:	2b03      	cmp	r3, #3
 80043ce:	d017      	beq.n	8004400 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	68db      	ldr	r3, [r3, #12]
 80043d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80043d6:	69fb      	ldr	r3, [r7, #28]
 80043d8:	005b      	lsls	r3, r3, #1
 80043da:	2203      	movs	r2, #3
 80043dc:	fa02 f303 	lsl.w	r3, r2, r3
 80043e0:	43db      	mvns	r3, r3
 80043e2:	69ba      	ldr	r2, [r7, #24]
 80043e4:	4013      	ands	r3, r2
 80043e6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	689a      	ldr	r2, [r3, #8]
 80043ec:	69fb      	ldr	r3, [r7, #28]
 80043ee:	005b      	lsls	r3, r3, #1
 80043f0:	fa02 f303 	lsl.w	r3, r2, r3
 80043f4:	69ba      	ldr	r2, [r7, #24]
 80043f6:	4313      	orrs	r3, r2
 80043f8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	69ba      	ldr	r2, [r7, #24]
 80043fe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	685b      	ldr	r3, [r3, #4]
 8004404:	f003 0303 	and.w	r3, r3, #3
 8004408:	2b02      	cmp	r3, #2
 800440a:	d123      	bne.n	8004454 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800440c:	69fb      	ldr	r3, [r7, #28]
 800440e:	08da      	lsrs	r2, r3, #3
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	3208      	adds	r2, #8
 8004414:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004418:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800441a:	69fb      	ldr	r3, [r7, #28]
 800441c:	f003 0307 	and.w	r3, r3, #7
 8004420:	009b      	lsls	r3, r3, #2
 8004422:	220f      	movs	r2, #15
 8004424:	fa02 f303 	lsl.w	r3, r2, r3
 8004428:	43db      	mvns	r3, r3
 800442a:	69ba      	ldr	r2, [r7, #24]
 800442c:	4013      	ands	r3, r2
 800442e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	691a      	ldr	r2, [r3, #16]
 8004434:	69fb      	ldr	r3, [r7, #28]
 8004436:	f003 0307 	and.w	r3, r3, #7
 800443a:	009b      	lsls	r3, r3, #2
 800443c:	fa02 f303 	lsl.w	r3, r2, r3
 8004440:	69ba      	ldr	r2, [r7, #24]
 8004442:	4313      	orrs	r3, r2
 8004444:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004446:	69fb      	ldr	r3, [r7, #28]
 8004448:	08da      	lsrs	r2, r3, #3
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	3208      	adds	r2, #8
 800444e:	69b9      	ldr	r1, [r7, #24]
 8004450:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800445a:	69fb      	ldr	r3, [r7, #28]
 800445c:	005b      	lsls	r3, r3, #1
 800445e:	2203      	movs	r2, #3
 8004460:	fa02 f303 	lsl.w	r3, r2, r3
 8004464:	43db      	mvns	r3, r3
 8004466:	69ba      	ldr	r2, [r7, #24]
 8004468:	4013      	ands	r3, r2
 800446a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	f003 0203 	and.w	r2, r3, #3
 8004474:	69fb      	ldr	r3, [r7, #28]
 8004476:	005b      	lsls	r3, r3, #1
 8004478:	fa02 f303 	lsl.w	r3, r2, r3
 800447c:	69ba      	ldr	r2, [r7, #24]
 800447e:	4313      	orrs	r3, r2
 8004480:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	69ba      	ldr	r2, [r7, #24]
 8004486:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	685b      	ldr	r3, [r3, #4]
 800448c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004490:	2b00      	cmp	r3, #0
 8004492:	f000 80b4 	beq.w	80045fe <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004496:	2300      	movs	r3, #0
 8004498:	60fb      	str	r3, [r7, #12]
 800449a:	4b60      	ldr	r3, [pc, #384]	@ (800461c <HAL_GPIO_Init+0x30c>)
 800449c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800449e:	4a5f      	ldr	r2, [pc, #380]	@ (800461c <HAL_GPIO_Init+0x30c>)
 80044a0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80044a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80044a6:	4b5d      	ldr	r3, [pc, #372]	@ (800461c <HAL_GPIO_Init+0x30c>)
 80044a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80044ae:	60fb      	str	r3, [r7, #12]
 80044b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80044b2:	4a5b      	ldr	r2, [pc, #364]	@ (8004620 <HAL_GPIO_Init+0x310>)
 80044b4:	69fb      	ldr	r3, [r7, #28]
 80044b6:	089b      	lsrs	r3, r3, #2
 80044b8:	3302      	adds	r3, #2
 80044ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80044c0:	69fb      	ldr	r3, [r7, #28]
 80044c2:	f003 0303 	and.w	r3, r3, #3
 80044c6:	009b      	lsls	r3, r3, #2
 80044c8:	220f      	movs	r2, #15
 80044ca:	fa02 f303 	lsl.w	r3, r2, r3
 80044ce:	43db      	mvns	r3, r3
 80044d0:	69ba      	ldr	r2, [r7, #24]
 80044d2:	4013      	ands	r3, r2
 80044d4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	4a52      	ldr	r2, [pc, #328]	@ (8004624 <HAL_GPIO_Init+0x314>)
 80044da:	4293      	cmp	r3, r2
 80044dc:	d02b      	beq.n	8004536 <HAL_GPIO_Init+0x226>
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	4a51      	ldr	r2, [pc, #324]	@ (8004628 <HAL_GPIO_Init+0x318>)
 80044e2:	4293      	cmp	r3, r2
 80044e4:	d025      	beq.n	8004532 <HAL_GPIO_Init+0x222>
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	4a50      	ldr	r2, [pc, #320]	@ (800462c <HAL_GPIO_Init+0x31c>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d01f      	beq.n	800452e <HAL_GPIO_Init+0x21e>
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	4a4f      	ldr	r2, [pc, #316]	@ (8004630 <HAL_GPIO_Init+0x320>)
 80044f2:	4293      	cmp	r3, r2
 80044f4:	d019      	beq.n	800452a <HAL_GPIO_Init+0x21a>
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	4a4e      	ldr	r2, [pc, #312]	@ (8004634 <HAL_GPIO_Init+0x324>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d013      	beq.n	8004526 <HAL_GPIO_Init+0x216>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	4a4d      	ldr	r2, [pc, #308]	@ (8004638 <HAL_GPIO_Init+0x328>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d00d      	beq.n	8004522 <HAL_GPIO_Init+0x212>
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	4a4c      	ldr	r2, [pc, #304]	@ (800463c <HAL_GPIO_Init+0x32c>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d007      	beq.n	800451e <HAL_GPIO_Init+0x20e>
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	4a4b      	ldr	r2, [pc, #300]	@ (8004640 <HAL_GPIO_Init+0x330>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d101      	bne.n	800451a <HAL_GPIO_Init+0x20a>
 8004516:	2307      	movs	r3, #7
 8004518:	e00e      	b.n	8004538 <HAL_GPIO_Init+0x228>
 800451a:	2308      	movs	r3, #8
 800451c:	e00c      	b.n	8004538 <HAL_GPIO_Init+0x228>
 800451e:	2306      	movs	r3, #6
 8004520:	e00a      	b.n	8004538 <HAL_GPIO_Init+0x228>
 8004522:	2305      	movs	r3, #5
 8004524:	e008      	b.n	8004538 <HAL_GPIO_Init+0x228>
 8004526:	2304      	movs	r3, #4
 8004528:	e006      	b.n	8004538 <HAL_GPIO_Init+0x228>
 800452a:	2303      	movs	r3, #3
 800452c:	e004      	b.n	8004538 <HAL_GPIO_Init+0x228>
 800452e:	2302      	movs	r3, #2
 8004530:	e002      	b.n	8004538 <HAL_GPIO_Init+0x228>
 8004532:	2301      	movs	r3, #1
 8004534:	e000      	b.n	8004538 <HAL_GPIO_Init+0x228>
 8004536:	2300      	movs	r3, #0
 8004538:	69fa      	ldr	r2, [r7, #28]
 800453a:	f002 0203 	and.w	r2, r2, #3
 800453e:	0092      	lsls	r2, r2, #2
 8004540:	4093      	lsls	r3, r2
 8004542:	69ba      	ldr	r2, [r7, #24]
 8004544:	4313      	orrs	r3, r2
 8004546:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004548:	4935      	ldr	r1, [pc, #212]	@ (8004620 <HAL_GPIO_Init+0x310>)
 800454a:	69fb      	ldr	r3, [r7, #28]
 800454c:	089b      	lsrs	r3, r3, #2
 800454e:	3302      	adds	r3, #2
 8004550:	69ba      	ldr	r2, [r7, #24]
 8004552:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004556:	4b3b      	ldr	r3, [pc, #236]	@ (8004644 <HAL_GPIO_Init+0x334>)
 8004558:	689b      	ldr	r3, [r3, #8]
 800455a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800455c:	693b      	ldr	r3, [r7, #16]
 800455e:	43db      	mvns	r3, r3
 8004560:	69ba      	ldr	r2, [r7, #24]
 8004562:	4013      	ands	r3, r2
 8004564:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	685b      	ldr	r3, [r3, #4]
 800456a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800456e:	2b00      	cmp	r3, #0
 8004570:	d003      	beq.n	800457a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004572:	69ba      	ldr	r2, [r7, #24]
 8004574:	693b      	ldr	r3, [r7, #16]
 8004576:	4313      	orrs	r3, r2
 8004578:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800457a:	4a32      	ldr	r2, [pc, #200]	@ (8004644 <HAL_GPIO_Init+0x334>)
 800457c:	69bb      	ldr	r3, [r7, #24]
 800457e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004580:	4b30      	ldr	r3, [pc, #192]	@ (8004644 <HAL_GPIO_Init+0x334>)
 8004582:	68db      	ldr	r3, [r3, #12]
 8004584:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004586:	693b      	ldr	r3, [r7, #16]
 8004588:	43db      	mvns	r3, r3
 800458a:	69ba      	ldr	r2, [r7, #24]
 800458c:	4013      	ands	r3, r2
 800458e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	685b      	ldr	r3, [r3, #4]
 8004594:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004598:	2b00      	cmp	r3, #0
 800459a:	d003      	beq.n	80045a4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800459c:	69ba      	ldr	r2, [r7, #24]
 800459e:	693b      	ldr	r3, [r7, #16]
 80045a0:	4313      	orrs	r3, r2
 80045a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80045a4:	4a27      	ldr	r2, [pc, #156]	@ (8004644 <HAL_GPIO_Init+0x334>)
 80045a6:	69bb      	ldr	r3, [r7, #24]
 80045a8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80045aa:	4b26      	ldr	r3, [pc, #152]	@ (8004644 <HAL_GPIO_Init+0x334>)
 80045ac:	685b      	ldr	r3, [r3, #4]
 80045ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80045b0:	693b      	ldr	r3, [r7, #16]
 80045b2:	43db      	mvns	r3, r3
 80045b4:	69ba      	ldr	r2, [r7, #24]
 80045b6:	4013      	ands	r3, r2
 80045b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d003      	beq.n	80045ce <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80045c6:	69ba      	ldr	r2, [r7, #24]
 80045c8:	693b      	ldr	r3, [r7, #16]
 80045ca:	4313      	orrs	r3, r2
 80045cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80045ce:	4a1d      	ldr	r2, [pc, #116]	@ (8004644 <HAL_GPIO_Init+0x334>)
 80045d0:	69bb      	ldr	r3, [r7, #24]
 80045d2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80045d4:	4b1b      	ldr	r3, [pc, #108]	@ (8004644 <HAL_GPIO_Init+0x334>)
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80045da:	693b      	ldr	r3, [r7, #16]
 80045dc:	43db      	mvns	r3, r3
 80045de:	69ba      	ldr	r2, [r7, #24]
 80045e0:	4013      	ands	r3, r2
 80045e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d003      	beq.n	80045f8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80045f0:	69ba      	ldr	r2, [r7, #24]
 80045f2:	693b      	ldr	r3, [r7, #16]
 80045f4:	4313      	orrs	r3, r2
 80045f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80045f8:	4a12      	ldr	r2, [pc, #72]	@ (8004644 <HAL_GPIO_Init+0x334>)
 80045fa:	69bb      	ldr	r3, [r7, #24]
 80045fc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80045fe:	69fb      	ldr	r3, [r7, #28]
 8004600:	3301      	adds	r3, #1
 8004602:	61fb      	str	r3, [r7, #28]
 8004604:	69fb      	ldr	r3, [r7, #28]
 8004606:	2b0f      	cmp	r3, #15
 8004608:	f67f ae90 	bls.w	800432c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800460c:	bf00      	nop
 800460e:	bf00      	nop
 8004610:	3724      	adds	r7, #36	@ 0x24
 8004612:	46bd      	mov	sp, r7
 8004614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004618:	4770      	bx	lr
 800461a:	bf00      	nop
 800461c:	40023800 	.word	0x40023800
 8004620:	40013800 	.word	0x40013800
 8004624:	40020000 	.word	0x40020000
 8004628:	40020400 	.word	0x40020400
 800462c:	40020800 	.word	0x40020800
 8004630:	40020c00 	.word	0x40020c00
 8004634:	40021000 	.word	0x40021000
 8004638:	40021400 	.word	0x40021400
 800463c:	40021800 	.word	0x40021800
 8004640:	40021c00 	.word	0x40021c00
 8004644:	40013c00 	.word	0x40013c00

08004648 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004648:	b480      	push	{r7}
 800464a:	b085      	sub	sp, #20
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
 8004650:	460b      	mov	r3, r1
 8004652:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	691a      	ldr	r2, [r3, #16]
 8004658:	887b      	ldrh	r3, [r7, #2]
 800465a:	4013      	ands	r3, r2
 800465c:	2b00      	cmp	r3, #0
 800465e:	d002      	beq.n	8004666 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004660:	2301      	movs	r3, #1
 8004662:	73fb      	strb	r3, [r7, #15]
 8004664:	e001      	b.n	800466a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004666:	2300      	movs	r3, #0
 8004668:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800466a:	7bfb      	ldrb	r3, [r7, #15]
}
 800466c:	4618      	mov	r0, r3
 800466e:	3714      	adds	r7, #20
 8004670:	46bd      	mov	sp, r7
 8004672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004676:	4770      	bx	lr

08004678 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004678:	b480      	push	{r7}
 800467a:	b083      	sub	sp, #12
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
 8004680:	460b      	mov	r3, r1
 8004682:	807b      	strh	r3, [r7, #2]
 8004684:	4613      	mov	r3, r2
 8004686:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004688:	787b      	ldrb	r3, [r7, #1]
 800468a:	2b00      	cmp	r3, #0
 800468c:	d003      	beq.n	8004696 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800468e:	887a      	ldrh	r2, [r7, #2]
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004694:	e003      	b.n	800469e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004696:	887b      	ldrh	r3, [r7, #2]
 8004698:	041a      	lsls	r2, r3, #16
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	619a      	str	r2, [r3, #24]
}
 800469e:	bf00      	nop
 80046a0:	370c      	adds	r7, #12
 80046a2:	46bd      	mov	sp, r7
 80046a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a8:	4770      	bx	lr
	...

080046ac <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80046ac:	b580      	push	{r7, lr}
 80046ae:	b082      	sub	sp, #8
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	4603      	mov	r3, r0
 80046b4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80046b6:	4b08      	ldr	r3, [pc, #32]	@ (80046d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80046b8:	695a      	ldr	r2, [r3, #20]
 80046ba:	88fb      	ldrh	r3, [r7, #6]
 80046bc:	4013      	ands	r3, r2
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d006      	beq.n	80046d0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80046c2:	4a05      	ldr	r2, [pc, #20]	@ (80046d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80046c4:	88fb      	ldrh	r3, [r7, #6]
 80046c6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80046c8:	88fb      	ldrh	r3, [r7, #6]
 80046ca:	4618      	mov	r0, r3
 80046cc:	f7fc fd34 	bl	8001138 <HAL_GPIO_EXTI_Callback>
  }
}
 80046d0:	bf00      	nop
 80046d2:	3708      	adds	r7, #8
 80046d4:	46bd      	mov	sp, r7
 80046d6:	bd80      	pop	{r7, pc}
 80046d8:	40013c00 	.word	0x40013c00

080046dc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b084      	sub	sp, #16
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d101      	bne.n	80046ee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80046ea:	2301      	movs	r3, #1
 80046ec:	e12b      	b.n	8004946 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046f4:	b2db      	uxtb	r3, r3
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d106      	bne.n	8004708 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2200      	movs	r2, #0
 80046fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004702:	6878      	ldr	r0, [r7, #4]
 8004704:	f7fe fc26 	bl	8002f54 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2224      	movs	r2, #36	@ 0x24
 800470c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	681a      	ldr	r2, [r3, #0]
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f022 0201 	bic.w	r2, r2, #1
 800471e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	681a      	ldr	r2, [r3, #0]
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800472e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	681a      	ldr	r2, [r3, #0]
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800473e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004740:	f003 f97e 	bl	8007a40 <HAL_RCC_GetPCLK1Freq>
 8004744:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	685b      	ldr	r3, [r3, #4]
 800474a:	4a81      	ldr	r2, [pc, #516]	@ (8004950 <HAL_I2C_Init+0x274>)
 800474c:	4293      	cmp	r3, r2
 800474e:	d807      	bhi.n	8004760 <HAL_I2C_Init+0x84>
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	4a80      	ldr	r2, [pc, #512]	@ (8004954 <HAL_I2C_Init+0x278>)
 8004754:	4293      	cmp	r3, r2
 8004756:	bf94      	ite	ls
 8004758:	2301      	movls	r3, #1
 800475a:	2300      	movhi	r3, #0
 800475c:	b2db      	uxtb	r3, r3
 800475e:	e006      	b.n	800476e <HAL_I2C_Init+0x92>
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	4a7d      	ldr	r2, [pc, #500]	@ (8004958 <HAL_I2C_Init+0x27c>)
 8004764:	4293      	cmp	r3, r2
 8004766:	bf94      	ite	ls
 8004768:	2301      	movls	r3, #1
 800476a:	2300      	movhi	r3, #0
 800476c:	b2db      	uxtb	r3, r3
 800476e:	2b00      	cmp	r3, #0
 8004770:	d001      	beq.n	8004776 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004772:	2301      	movs	r3, #1
 8004774:	e0e7      	b.n	8004946 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	4a78      	ldr	r2, [pc, #480]	@ (800495c <HAL_I2C_Init+0x280>)
 800477a:	fba2 2303 	umull	r2, r3, r2, r3
 800477e:	0c9b      	lsrs	r3, r3, #18
 8004780:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	685b      	ldr	r3, [r3, #4]
 8004788:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	68ba      	ldr	r2, [r7, #8]
 8004792:	430a      	orrs	r2, r1
 8004794:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	6a1b      	ldr	r3, [r3, #32]
 800479c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	4a6a      	ldr	r2, [pc, #424]	@ (8004950 <HAL_I2C_Init+0x274>)
 80047a6:	4293      	cmp	r3, r2
 80047a8:	d802      	bhi.n	80047b0 <HAL_I2C_Init+0xd4>
 80047aa:	68bb      	ldr	r3, [r7, #8]
 80047ac:	3301      	adds	r3, #1
 80047ae:	e009      	b.n	80047c4 <HAL_I2C_Init+0xe8>
 80047b0:	68bb      	ldr	r3, [r7, #8]
 80047b2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80047b6:	fb02 f303 	mul.w	r3, r2, r3
 80047ba:	4a69      	ldr	r2, [pc, #420]	@ (8004960 <HAL_I2C_Init+0x284>)
 80047bc:	fba2 2303 	umull	r2, r3, r2, r3
 80047c0:	099b      	lsrs	r3, r3, #6
 80047c2:	3301      	adds	r3, #1
 80047c4:	687a      	ldr	r2, [r7, #4]
 80047c6:	6812      	ldr	r2, [r2, #0]
 80047c8:	430b      	orrs	r3, r1
 80047ca:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	69db      	ldr	r3, [r3, #28]
 80047d2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80047d6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	685b      	ldr	r3, [r3, #4]
 80047de:	495c      	ldr	r1, [pc, #368]	@ (8004950 <HAL_I2C_Init+0x274>)
 80047e0:	428b      	cmp	r3, r1
 80047e2:	d819      	bhi.n	8004818 <HAL_I2C_Init+0x13c>
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	1e59      	subs	r1, r3, #1
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	685b      	ldr	r3, [r3, #4]
 80047ec:	005b      	lsls	r3, r3, #1
 80047ee:	fbb1 f3f3 	udiv	r3, r1, r3
 80047f2:	1c59      	adds	r1, r3, #1
 80047f4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80047f8:	400b      	ands	r3, r1
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d00a      	beq.n	8004814 <HAL_I2C_Init+0x138>
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	1e59      	subs	r1, r3, #1
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	005b      	lsls	r3, r3, #1
 8004808:	fbb1 f3f3 	udiv	r3, r1, r3
 800480c:	3301      	adds	r3, #1
 800480e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004812:	e051      	b.n	80048b8 <HAL_I2C_Init+0x1dc>
 8004814:	2304      	movs	r3, #4
 8004816:	e04f      	b.n	80048b8 <HAL_I2C_Init+0x1dc>
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	689b      	ldr	r3, [r3, #8]
 800481c:	2b00      	cmp	r3, #0
 800481e:	d111      	bne.n	8004844 <HAL_I2C_Init+0x168>
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	1e58      	subs	r0, r3, #1
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6859      	ldr	r1, [r3, #4]
 8004828:	460b      	mov	r3, r1
 800482a:	005b      	lsls	r3, r3, #1
 800482c:	440b      	add	r3, r1
 800482e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004832:	3301      	adds	r3, #1
 8004834:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004838:	2b00      	cmp	r3, #0
 800483a:	bf0c      	ite	eq
 800483c:	2301      	moveq	r3, #1
 800483e:	2300      	movne	r3, #0
 8004840:	b2db      	uxtb	r3, r3
 8004842:	e012      	b.n	800486a <HAL_I2C_Init+0x18e>
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	1e58      	subs	r0, r3, #1
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6859      	ldr	r1, [r3, #4]
 800484c:	460b      	mov	r3, r1
 800484e:	009b      	lsls	r3, r3, #2
 8004850:	440b      	add	r3, r1
 8004852:	0099      	lsls	r1, r3, #2
 8004854:	440b      	add	r3, r1
 8004856:	fbb0 f3f3 	udiv	r3, r0, r3
 800485a:	3301      	adds	r3, #1
 800485c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004860:	2b00      	cmp	r3, #0
 8004862:	bf0c      	ite	eq
 8004864:	2301      	moveq	r3, #1
 8004866:	2300      	movne	r3, #0
 8004868:	b2db      	uxtb	r3, r3
 800486a:	2b00      	cmp	r3, #0
 800486c:	d001      	beq.n	8004872 <HAL_I2C_Init+0x196>
 800486e:	2301      	movs	r3, #1
 8004870:	e022      	b.n	80048b8 <HAL_I2C_Init+0x1dc>
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	689b      	ldr	r3, [r3, #8]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d10e      	bne.n	8004898 <HAL_I2C_Init+0x1bc>
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	1e58      	subs	r0, r3, #1
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6859      	ldr	r1, [r3, #4]
 8004882:	460b      	mov	r3, r1
 8004884:	005b      	lsls	r3, r3, #1
 8004886:	440b      	add	r3, r1
 8004888:	fbb0 f3f3 	udiv	r3, r0, r3
 800488c:	3301      	adds	r3, #1
 800488e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004892:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004896:	e00f      	b.n	80048b8 <HAL_I2C_Init+0x1dc>
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	1e58      	subs	r0, r3, #1
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6859      	ldr	r1, [r3, #4]
 80048a0:	460b      	mov	r3, r1
 80048a2:	009b      	lsls	r3, r3, #2
 80048a4:	440b      	add	r3, r1
 80048a6:	0099      	lsls	r1, r3, #2
 80048a8:	440b      	add	r3, r1
 80048aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80048ae:	3301      	adds	r3, #1
 80048b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048b4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80048b8:	6879      	ldr	r1, [r7, #4]
 80048ba:	6809      	ldr	r1, [r1, #0]
 80048bc:	4313      	orrs	r3, r2
 80048be:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	69da      	ldr	r2, [r3, #28]
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6a1b      	ldr	r3, [r3, #32]
 80048d2:	431a      	orrs	r2, r3
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	430a      	orrs	r2, r1
 80048da:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	689b      	ldr	r3, [r3, #8]
 80048e2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80048e6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80048ea:	687a      	ldr	r2, [r7, #4]
 80048ec:	6911      	ldr	r1, [r2, #16]
 80048ee:	687a      	ldr	r2, [r7, #4]
 80048f0:	68d2      	ldr	r2, [r2, #12]
 80048f2:	4311      	orrs	r1, r2
 80048f4:	687a      	ldr	r2, [r7, #4]
 80048f6:	6812      	ldr	r2, [r2, #0]
 80048f8:	430b      	orrs	r3, r1
 80048fa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	68db      	ldr	r3, [r3, #12]
 8004902:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	695a      	ldr	r2, [r3, #20]
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	699b      	ldr	r3, [r3, #24]
 800490e:	431a      	orrs	r2, r3
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	430a      	orrs	r2, r1
 8004916:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	681a      	ldr	r2, [r3, #0]
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f042 0201 	orr.w	r2, r2, #1
 8004926:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2200      	movs	r2, #0
 800492c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	2220      	movs	r2, #32
 8004932:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	2200      	movs	r2, #0
 800493a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2200      	movs	r2, #0
 8004940:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004944:	2300      	movs	r3, #0
}
 8004946:	4618      	mov	r0, r3
 8004948:	3710      	adds	r7, #16
 800494a:	46bd      	mov	sp, r7
 800494c:	bd80      	pop	{r7, pc}
 800494e:	bf00      	nop
 8004950:	000186a0 	.word	0x000186a0
 8004954:	001e847f 	.word	0x001e847f
 8004958:	003d08ff 	.word	0x003d08ff
 800495c:	431bde83 	.word	0x431bde83
 8004960:	10624dd3 	.word	0x10624dd3

08004964 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b088      	sub	sp, #32
 8004968:	af02      	add	r7, sp, #8
 800496a:	60f8      	str	r0, [r7, #12]
 800496c:	607a      	str	r2, [r7, #4]
 800496e:	461a      	mov	r2, r3
 8004970:	460b      	mov	r3, r1
 8004972:	817b      	strh	r3, [r7, #10]
 8004974:	4613      	mov	r3, r2
 8004976:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004978:	f7fe ff86 	bl	8003888 <HAL_GetTick>
 800497c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004984:	b2db      	uxtb	r3, r3
 8004986:	2b20      	cmp	r3, #32
 8004988:	f040 80e0 	bne.w	8004b4c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800498c:	697b      	ldr	r3, [r7, #20]
 800498e:	9300      	str	r3, [sp, #0]
 8004990:	2319      	movs	r3, #25
 8004992:	2201      	movs	r2, #1
 8004994:	4970      	ldr	r1, [pc, #448]	@ (8004b58 <HAL_I2C_Master_Transmit+0x1f4>)
 8004996:	68f8      	ldr	r0, [r7, #12]
 8004998:	f001 fa24 	bl	8005de4 <I2C_WaitOnFlagUntilTimeout>
 800499c:	4603      	mov	r3, r0
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d001      	beq.n	80049a6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80049a2:	2302      	movs	r3, #2
 80049a4:	e0d3      	b.n	8004b4e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80049ac:	2b01      	cmp	r3, #1
 80049ae:	d101      	bne.n	80049b4 <HAL_I2C_Master_Transmit+0x50>
 80049b0:	2302      	movs	r3, #2
 80049b2:	e0cc      	b.n	8004b4e <HAL_I2C_Master_Transmit+0x1ea>
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	2201      	movs	r2, #1
 80049b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f003 0301 	and.w	r3, r3, #1
 80049c6:	2b01      	cmp	r3, #1
 80049c8:	d007      	beq.n	80049da <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	681a      	ldr	r2, [r3, #0]
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f042 0201 	orr.w	r2, r2, #1
 80049d8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	681a      	ldr	r2, [r3, #0]
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80049e8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	2221      	movs	r2, #33	@ 0x21
 80049ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	2210      	movs	r2, #16
 80049f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	2200      	movs	r2, #0
 80049fe:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	687a      	ldr	r2, [r7, #4]
 8004a04:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	893a      	ldrh	r2, [r7, #8]
 8004a0a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a10:	b29a      	uxth	r2, r3
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	4a50      	ldr	r2, [pc, #320]	@ (8004b5c <HAL_I2C_Master_Transmit+0x1f8>)
 8004a1a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004a1c:	8979      	ldrh	r1, [r7, #10]
 8004a1e:	697b      	ldr	r3, [r7, #20]
 8004a20:	6a3a      	ldr	r2, [r7, #32]
 8004a22:	68f8      	ldr	r0, [r7, #12]
 8004a24:	f000 ff10 	bl	8005848 <I2C_MasterRequestWrite>
 8004a28:	4603      	mov	r3, r0
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d001      	beq.n	8004a32 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004a2e:	2301      	movs	r3, #1
 8004a30:	e08d      	b.n	8004b4e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a32:	2300      	movs	r3, #0
 8004a34:	613b      	str	r3, [r7, #16]
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	695b      	ldr	r3, [r3, #20]
 8004a3c:	613b      	str	r3, [r7, #16]
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	699b      	ldr	r3, [r3, #24]
 8004a44:	613b      	str	r3, [r7, #16]
 8004a46:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004a48:	e066      	b.n	8004b18 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a4a:	697a      	ldr	r2, [r7, #20]
 8004a4c:	6a39      	ldr	r1, [r7, #32]
 8004a4e:	68f8      	ldr	r0, [r7, #12]
 8004a50:	f001 fa9e 	bl	8005f90 <I2C_WaitOnTXEFlagUntilTimeout>
 8004a54:	4603      	mov	r3, r0
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d00d      	beq.n	8004a76 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a5e:	2b04      	cmp	r3, #4
 8004a60:	d107      	bne.n	8004a72 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	681a      	ldr	r2, [r3, #0]
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a70:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004a72:	2301      	movs	r3, #1
 8004a74:	e06b      	b.n	8004b4e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a7a:	781a      	ldrb	r2, [r3, #0]
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a86:	1c5a      	adds	r2, r3, #1
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a90:	b29b      	uxth	r3, r3
 8004a92:	3b01      	subs	r3, #1
 8004a94:	b29a      	uxth	r2, r3
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a9e:	3b01      	subs	r3, #1
 8004aa0:	b29a      	uxth	r2, r3
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	695b      	ldr	r3, [r3, #20]
 8004aac:	f003 0304 	and.w	r3, r3, #4
 8004ab0:	2b04      	cmp	r3, #4
 8004ab2:	d11b      	bne.n	8004aec <HAL_I2C_Master_Transmit+0x188>
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d017      	beq.n	8004aec <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ac0:	781a      	ldrb	r2, [r3, #0]
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004acc:	1c5a      	adds	r2, r3, #1
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ad6:	b29b      	uxth	r3, r3
 8004ad8:	3b01      	subs	r3, #1
 8004ada:	b29a      	uxth	r2, r3
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ae4:	3b01      	subs	r3, #1
 8004ae6:	b29a      	uxth	r2, r3
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004aec:	697a      	ldr	r2, [r7, #20]
 8004aee:	6a39      	ldr	r1, [r7, #32]
 8004af0:	68f8      	ldr	r0, [r7, #12]
 8004af2:	f001 fa8e 	bl	8006012 <I2C_WaitOnBTFFlagUntilTimeout>
 8004af6:	4603      	mov	r3, r0
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d00d      	beq.n	8004b18 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b00:	2b04      	cmp	r3, #4
 8004b02:	d107      	bne.n	8004b14 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	681a      	ldr	r2, [r3, #0]
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b12:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004b14:	2301      	movs	r3, #1
 8004b16:	e01a      	b.n	8004b4e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d194      	bne.n	8004a4a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	681a      	ldr	r2, [r3, #0]
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b2e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	2220      	movs	r2, #32
 8004b34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	2200      	movs	r2, #0
 8004b44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004b48:	2300      	movs	r3, #0
 8004b4a:	e000      	b.n	8004b4e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004b4c:	2302      	movs	r3, #2
  }
}
 8004b4e:	4618      	mov	r0, r3
 8004b50:	3718      	adds	r7, #24
 8004b52:	46bd      	mov	sp, r7
 8004b54:	bd80      	pop	{r7, pc}
 8004b56:	bf00      	nop
 8004b58:	00100002 	.word	0x00100002
 8004b5c:	ffff0000 	.word	0xffff0000

08004b60 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b08c      	sub	sp, #48	@ 0x30
 8004b64:	af02      	add	r7, sp, #8
 8004b66:	60f8      	str	r0, [r7, #12]
 8004b68:	607a      	str	r2, [r7, #4]
 8004b6a:	461a      	mov	r2, r3
 8004b6c:	460b      	mov	r3, r1
 8004b6e:	817b      	strh	r3, [r7, #10]
 8004b70:	4613      	mov	r3, r2
 8004b72:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004b74:	f7fe fe88 	bl	8003888 <HAL_GetTick>
 8004b78:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b80:	b2db      	uxtb	r3, r3
 8004b82:	2b20      	cmp	r3, #32
 8004b84:	f040 820b 	bne.w	8004f9e <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004b88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b8a:	9300      	str	r3, [sp, #0]
 8004b8c:	2319      	movs	r3, #25
 8004b8e:	2201      	movs	r2, #1
 8004b90:	497c      	ldr	r1, [pc, #496]	@ (8004d84 <HAL_I2C_Master_Receive+0x224>)
 8004b92:	68f8      	ldr	r0, [r7, #12]
 8004b94:	f001 f926 	bl	8005de4 <I2C_WaitOnFlagUntilTimeout>
 8004b98:	4603      	mov	r3, r0
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d001      	beq.n	8004ba2 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8004b9e:	2302      	movs	r3, #2
 8004ba0:	e1fe      	b.n	8004fa0 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ba8:	2b01      	cmp	r3, #1
 8004baa:	d101      	bne.n	8004bb0 <HAL_I2C_Master_Receive+0x50>
 8004bac:	2302      	movs	r3, #2
 8004bae:	e1f7      	b.n	8004fa0 <HAL_I2C_Master_Receive+0x440>
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	2201      	movs	r2, #1
 8004bb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f003 0301 	and.w	r3, r3, #1
 8004bc2:	2b01      	cmp	r3, #1
 8004bc4:	d007      	beq.n	8004bd6 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	681a      	ldr	r2, [r3, #0]
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f042 0201 	orr.w	r2, r2, #1
 8004bd4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	681a      	ldr	r2, [r3, #0]
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004be4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	2222      	movs	r2, #34	@ 0x22
 8004bea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	2210      	movs	r2, #16
 8004bf2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	687a      	ldr	r2, [r7, #4]
 8004c00:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	893a      	ldrh	r2, [r7, #8]
 8004c06:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c0c:	b29a      	uxth	r2, r3
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	4a5c      	ldr	r2, [pc, #368]	@ (8004d88 <HAL_I2C_Master_Receive+0x228>)
 8004c16:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004c18:	8979      	ldrh	r1, [r7, #10]
 8004c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c1c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004c1e:	68f8      	ldr	r0, [r7, #12]
 8004c20:	f000 fe94 	bl	800594c <I2C_MasterRequestRead>
 8004c24:	4603      	mov	r3, r0
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d001      	beq.n	8004c2e <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	e1b8      	b.n	8004fa0 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d113      	bne.n	8004c5e <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c36:	2300      	movs	r3, #0
 8004c38:	623b      	str	r3, [r7, #32]
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	695b      	ldr	r3, [r3, #20]
 8004c40:	623b      	str	r3, [r7, #32]
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	699b      	ldr	r3, [r3, #24]
 8004c48:	623b      	str	r3, [r7, #32]
 8004c4a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	681a      	ldr	r2, [r3, #0]
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c5a:	601a      	str	r2, [r3, #0]
 8004c5c:	e18c      	b.n	8004f78 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c62:	2b01      	cmp	r3, #1
 8004c64:	d11b      	bne.n	8004c9e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	681a      	ldr	r2, [r3, #0]
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c74:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c76:	2300      	movs	r3, #0
 8004c78:	61fb      	str	r3, [r7, #28]
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	695b      	ldr	r3, [r3, #20]
 8004c80:	61fb      	str	r3, [r7, #28]
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	699b      	ldr	r3, [r3, #24]
 8004c88:	61fb      	str	r3, [r7, #28]
 8004c8a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	681a      	ldr	r2, [r3, #0]
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c9a:	601a      	str	r2, [r3, #0]
 8004c9c:	e16c      	b.n	8004f78 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ca2:	2b02      	cmp	r3, #2
 8004ca4:	d11b      	bne.n	8004cde <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	681a      	ldr	r2, [r3, #0]
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004cb4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	681a      	ldr	r2, [r3, #0]
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004cc4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	61bb      	str	r3, [r7, #24]
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	695b      	ldr	r3, [r3, #20]
 8004cd0:	61bb      	str	r3, [r7, #24]
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	699b      	ldr	r3, [r3, #24]
 8004cd8:	61bb      	str	r3, [r7, #24]
 8004cda:	69bb      	ldr	r3, [r7, #24]
 8004cdc:	e14c      	b.n	8004f78 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	681a      	ldr	r2, [r3, #0]
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004cec:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004cee:	2300      	movs	r3, #0
 8004cf0:	617b      	str	r3, [r7, #20]
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	695b      	ldr	r3, [r3, #20]
 8004cf8:	617b      	str	r3, [r7, #20]
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	699b      	ldr	r3, [r3, #24]
 8004d00:	617b      	str	r3, [r7, #20]
 8004d02:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004d04:	e138      	b.n	8004f78 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d0a:	2b03      	cmp	r3, #3
 8004d0c:	f200 80f1 	bhi.w	8004ef2 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d14:	2b01      	cmp	r3, #1
 8004d16:	d123      	bne.n	8004d60 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d1a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004d1c:	68f8      	ldr	r0, [r7, #12]
 8004d1e:	f001 f9b9 	bl	8006094 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004d22:	4603      	mov	r3, r0
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d001      	beq.n	8004d2c <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8004d28:	2301      	movs	r3, #1
 8004d2a:	e139      	b.n	8004fa0 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	691a      	ldr	r2, [r3, #16]
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d36:	b2d2      	uxtb	r2, r2
 8004d38:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d3e:	1c5a      	adds	r2, r3, #1
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d48:	3b01      	subs	r3, #1
 8004d4a:	b29a      	uxth	r2, r3
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d54:	b29b      	uxth	r3, r3
 8004d56:	3b01      	subs	r3, #1
 8004d58:	b29a      	uxth	r2, r3
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004d5e:	e10b      	b.n	8004f78 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d64:	2b02      	cmp	r3, #2
 8004d66:	d14e      	bne.n	8004e06 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004d68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d6a:	9300      	str	r3, [sp, #0]
 8004d6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d6e:	2200      	movs	r2, #0
 8004d70:	4906      	ldr	r1, [pc, #24]	@ (8004d8c <HAL_I2C_Master_Receive+0x22c>)
 8004d72:	68f8      	ldr	r0, [r7, #12]
 8004d74:	f001 f836 	bl	8005de4 <I2C_WaitOnFlagUntilTimeout>
 8004d78:	4603      	mov	r3, r0
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d008      	beq.n	8004d90 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8004d7e:	2301      	movs	r3, #1
 8004d80:	e10e      	b.n	8004fa0 <HAL_I2C_Master_Receive+0x440>
 8004d82:	bf00      	nop
 8004d84:	00100002 	.word	0x00100002
 8004d88:	ffff0000 	.word	0xffff0000
 8004d8c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	681a      	ldr	r2, [r3, #0]
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d9e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	691a      	ldr	r2, [r3, #16]
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004daa:	b2d2      	uxtb	r2, r2
 8004dac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004db2:	1c5a      	adds	r2, r3, #1
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dbc:	3b01      	subs	r3, #1
 8004dbe:	b29a      	uxth	r2, r3
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dc8:	b29b      	uxth	r3, r3
 8004dca:	3b01      	subs	r3, #1
 8004dcc:	b29a      	uxth	r2, r3
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	691a      	ldr	r2, [r3, #16]
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ddc:	b2d2      	uxtb	r2, r2
 8004dde:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004de4:	1c5a      	adds	r2, r3, #1
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dee:	3b01      	subs	r3, #1
 8004df0:	b29a      	uxth	r2, r3
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dfa:	b29b      	uxth	r3, r3
 8004dfc:	3b01      	subs	r3, #1
 8004dfe:	b29a      	uxth	r2, r3
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004e04:	e0b8      	b.n	8004f78 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e08:	9300      	str	r3, [sp, #0]
 8004e0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	4966      	ldr	r1, [pc, #408]	@ (8004fa8 <HAL_I2C_Master_Receive+0x448>)
 8004e10:	68f8      	ldr	r0, [r7, #12]
 8004e12:	f000 ffe7 	bl	8005de4 <I2C_WaitOnFlagUntilTimeout>
 8004e16:	4603      	mov	r3, r0
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d001      	beq.n	8004e20 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8004e1c:	2301      	movs	r3, #1
 8004e1e:	e0bf      	b.n	8004fa0 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	681a      	ldr	r2, [r3, #0]
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e2e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	691a      	ldr	r2, [r3, #16]
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e3a:	b2d2      	uxtb	r2, r2
 8004e3c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e42:	1c5a      	adds	r2, r3, #1
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e4c:	3b01      	subs	r3, #1
 8004e4e:	b29a      	uxth	r2, r3
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e58:	b29b      	uxth	r3, r3
 8004e5a:	3b01      	subs	r3, #1
 8004e5c:	b29a      	uxth	r2, r3
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004e62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e64:	9300      	str	r3, [sp, #0]
 8004e66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e68:	2200      	movs	r2, #0
 8004e6a:	494f      	ldr	r1, [pc, #316]	@ (8004fa8 <HAL_I2C_Master_Receive+0x448>)
 8004e6c:	68f8      	ldr	r0, [r7, #12]
 8004e6e:	f000 ffb9 	bl	8005de4 <I2C_WaitOnFlagUntilTimeout>
 8004e72:	4603      	mov	r3, r0
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d001      	beq.n	8004e7c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8004e78:	2301      	movs	r3, #1
 8004e7a:	e091      	b.n	8004fa0 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	681a      	ldr	r2, [r3, #0]
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e8a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	691a      	ldr	r2, [r3, #16]
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e96:	b2d2      	uxtb	r2, r2
 8004e98:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e9e:	1c5a      	adds	r2, r3, #1
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ea8:	3b01      	subs	r3, #1
 8004eaa:	b29a      	uxth	r2, r3
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004eb4:	b29b      	uxth	r3, r3
 8004eb6:	3b01      	subs	r3, #1
 8004eb8:	b29a      	uxth	r2, r3
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	691a      	ldr	r2, [r3, #16]
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ec8:	b2d2      	uxtb	r2, r2
 8004eca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ed0:	1c5a      	adds	r2, r3, #1
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004eda:	3b01      	subs	r3, #1
 8004edc:	b29a      	uxth	r2, r3
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ee6:	b29b      	uxth	r3, r3
 8004ee8:	3b01      	subs	r3, #1
 8004eea:	b29a      	uxth	r2, r3
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004ef0:	e042      	b.n	8004f78 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ef2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ef4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004ef6:	68f8      	ldr	r0, [r7, #12]
 8004ef8:	f001 f8cc 	bl	8006094 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004efc:	4603      	mov	r3, r0
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d001      	beq.n	8004f06 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8004f02:	2301      	movs	r3, #1
 8004f04:	e04c      	b.n	8004fa0 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	691a      	ldr	r2, [r3, #16]
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f10:	b2d2      	uxtb	r2, r2
 8004f12:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f18:	1c5a      	adds	r2, r3, #1
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f22:	3b01      	subs	r3, #1
 8004f24:	b29a      	uxth	r2, r3
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f2e:	b29b      	uxth	r3, r3
 8004f30:	3b01      	subs	r3, #1
 8004f32:	b29a      	uxth	r2, r3
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	695b      	ldr	r3, [r3, #20]
 8004f3e:	f003 0304 	and.w	r3, r3, #4
 8004f42:	2b04      	cmp	r3, #4
 8004f44:	d118      	bne.n	8004f78 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	691a      	ldr	r2, [r3, #16]
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f50:	b2d2      	uxtb	r2, r2
 8004f52:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f58:	1c5a      	adds	r2, r3, #1
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f62:	3b01      	subs	r3, #1
 8004f64:	b29a      	uxth	r2, r3
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f6e:	b29b      	uxth	r3, r3
 8004f70:	3b01      	subs	r3, #1
 8004f72:	b29a      	uxth	r2, r3
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	f47f aec2 	bne.w	8004d06 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	2220      	movs	r2, #32
 8004f86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	2200      	movs	r2, #0
 8004f96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	e000      	b.n	8004fa0 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8004f9e:	2302      	movs	r3, #2
  }
}
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	3728      	adds	r7, #40	@ 0x28
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	bd80      	pop	{r7, pc}
 8004fa8:	00010004 	.word	0x00010004

08004fac <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b088      	sub	sp, #32
 8004fb0:	af02      	add	r7, sp, #8
 8004fb2:	60f8      	str	r0, [r7, #12]
 8004fb4:	4608      	mov	r0, r1
 8004fb6:	4611      	mov	r1, r2
 8004fb8:	461a      	mov	r2, r3
 8004fba:	4603      	mov	r3, r0
 8004fbc:	817b      	strh	r3, [r7, #10]
 8004fbe:	460b      	mov	r3, r1
 8004fc0:	813b      	strh	r3, [r7, #8]
 8004fc2:	4613      	mov	r3, r2
 8004fc4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004fc6:	f7fe fc5f 	bl	8003888 <HAL_GetTick>
 8004fca:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004fd2:	b2db      	uxtb	r3, r3
 8004fd4:	2b20      	cmp	r3, #32
 8004fd6:	f040 80d9 	bne.w	800518c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004fda:	697b      	ldr	r3, [r7, #20]
 8004fdc:	9300      	str	r3, [sp, #0]
 8004fde:	2319      	movs	r3, #25
 8004fe0:	2201      	movs	r2, #1
 8004fe2:	496d      	ldr	r1, [pc, #436]	@ (8005198 <HAL_I2C_Mem_Write+0x1ec>)
 8004fe4:	68f8      	ldr	r0, [r7, #12]
 8004fe6:	f000 fefd 	bl	8005de4 <I2C_WaitOnFlagUntilTimeout>
 8004fea:	4603      	mov	r3, r0
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d001      	beq.n	8004ff4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004ff0:	2302      	movs	r3, #2
 8004ff2:	e0cc      	b.n	800518e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ffa:	2b01      	cmp	r3, #1
 8004ffc:	d101      	bne.n	8005002 <HAL_I2C_Mem_Write+0x56>
 8004ffe:	2302      	movs	r3, #2
 8005000:	e0c5      	b.n	800518e <HAL_I2C_Mem_Write+0x1e2>
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	2201      	movs	r2, #1
 8005006:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f003 0301 	and.w	r3, r3, #1
 8005014:	2b01      	cmp	r3, #1
 8005016:	d007      	beq.n	8005028 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	681a      	ldr	r2, [r3, #0]
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f042 0201 	orr.w	r2, r2, #1
 8005026:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	681a      	ldr	r2, [r3, #0]
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005036:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	2221      	movs	r2, #33	@ 0x21
 800503c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	2240      	movs	r2, #64	@ 0x40
 8005044:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	2200      	movs	r2, #0
 800504c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	6a3a      	ldr	r2, [r7, #32]
 8005052:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005058:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800505e:	b29a      	uxth	r2, r3
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	4a4d      	ldr	r2, [pc, #308]	@ (800519c <HAL_I2C_Mem_Write+0x1f0>)
 8005068:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800506a:	88f8      	ldrh	r0, [r7, #6]
 800506c:	893a      	ldrh	r2, [r7, #8]
 800506e:	8979      	ldrh	r1, [r7, #10]
 8005070:	697b      	ldr	r3, [r7, #20]
 8005072:	9301      	str	r3, [sp, #4]
 8005074:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005076:	9300      	str	r3, [sp, #0]
 8005078:	4603      	mov	r3, r0
 800507a:	68f8      	ldr	r0, [r7, #12]
 800507c:	f000 fd34 	bl	8005ae8 <I2C_RequestMemoryWrite>
 8005080:	4603      	mov	r3, r0
 8005082:	2b00      	cmp	r3, #0
 8005084:	d052      	beq.n	800512c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005086:	2301      	movs	r3, #1
 8005088:	e081      	b.n	800518e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800508a:	697a      	ldr	r2, [r7, #20]
 800508c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800508e:	68f8      	ldr	r0, [r7, #12]
 8005090:	f000 ff7e 	bl	8005f90 <I2C_WaitOnTXEFlagUntilTimeout>
 8005094:	4603      	mov	r3, r0
 8005096:	2b00      	cmp	r3, #0
 8005098:	d00d      	beq.n	80050b6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800509e:	2b04      	cmp	r3, #4
 80050a0:	d107      	bne.n	80050b2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	681a      	ldr	r2, [r3, #0]
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80050b0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80050b2:	2301      	movs	r3, #1
 80050b4:	e06b      	b.n	800518e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ba:	781a      	ldrb	r2, [r3, #0]
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050c6:	1c5a      	adds	r2, r3, #1
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050d0:	3b01      	subs	r3, #1
 80050d2:	b29a      	uxth	r2, r3
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050dc:	b29b      	uxth	r3, r3
 80050de:	3b01      	subs	r3, #1
 80050e0:	b29a      	uxth	r2, r3
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	695b      	ldr	r3, [r3, #20]
 80050ec:	f003 0304 	and.w	r3, r3, #4
 80050f0:	2b04      	cmp	r3, #4
 80050f2:	d11b      	bne.n	800512c <HAL_I2C_Mem_Write+0x180>
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d017      	beq.n	800512c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005100:	781a      	ldrb	r2, [r3, #0]
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800510c:	1c5a      	adds	r2, r3, #1
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005116:	3b01      	subs	r3, #1
 8005118:	b29a      	uxth	r2, r3
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005122:	b29b      	uxth	r3, r3
 8005124:	3b01      	subs	r3, #1
 8005126:	b29a      	uxth	r2, r3
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005130:	2b00      	cmp	r3, #0
 8005132:	d1aa      	bne.n	800508a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005134:	697a      	ldr	r2, [r7, #20]
 8005136:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005138:	68f8      	ldr	r0, [r7, #12]
 800513a:	f000 ff6a 	bl	8006012 <I2C_WaitOnBTFFlagUntilTimeout>
 800513e:	4603      	mov	r3, r0
 8005140:	2b00      	cmp	r3, #0
 8005142:	d00d      	beq.n	8005160 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005148:	2b04      	cmp	r3, #4
 800514a:	d107      	bne.n	800515c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	681a      	ldr	r2, [r3, #0]
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800515a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800515c:	2301      	movs	r3, #1
 800515e:	e016      	b.n	800518e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	681a      	ldr	r2, [r3, #0]
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800516e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	2220      	movs	r2, #32
 8005174:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	2200      	movs	r2, #0
 800517c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	2200      	movs	r2, #0
 8005184:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005188:	2300      	movs	r3, #0
 800518a:	e000      	b.n	800518e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800518c:	2302      	movs	r3, #2
  }
}
 800518e:	4618      	mov	r0, r3
 8005190:	3718      	adds	r7, #24
 8005192:	46bd      	mov	sp, r7
 8005194:	bd80      	pop	{r7, pc}
 8005196:	bf00      	nop
 8005198:	00100002 	.word	0x00100002
 800519c:	ffff0000 	.word	0xffff0000

080051a0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b08c      	sub	sp, #48	@ 0x30
 80051a4:	af02      	add	r7, sp, #8
 80051a6:	60f8      	str	r0, [r7, #12]
 80051a8:	4608      	mov	r0, r1
 80051aa:	4611      	mov	r1, r2
 80051ac:	461a      	mov	r2, r3
 80051ae:	4603      	mov	r3, r0
 80051b0:	817b      	strh	r3, [r7, #10]
 80051b2:	460b      	mov	r3, r1
 80051b4:	813b      	strh	r3, [r7, #8]
 80051b6:	4613      	mov	r3, r2
 80051b8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80051ba:	f7fe fb65 	bl	8003888 <HAL_GetTick>
 80051be:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051c6:	b2db      	uxtb	r3, r3
 80051c8:	2b20      	cmp	r3, #32
 80051ca:	f040 8208 	bne.w	80055de <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80051ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051d0:	9300      	str	r3, [sp, #0]
 80051d2:	2319      	movs	r3, #25
 80051d4:	2201      	movs	r2, #1
 80051d6:	497b      	ldr	r1, [pc, #492]	@ (80053c4 <HAL_I2C_Mem_Read+0x224>)
 80051d8:	68f8      	ldr	r0, [r7, #12]
 80051da:	f000 fe03 	bl	8005de4 <I2C_WaitOnFlagUntilTimeout>
 80051de:	4603      	mov	r3, r0
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d001      	beq.n	80051e8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80051e4:	2302      	movs	r3, #2
 80051e6:	e1fb      	b.n	80055e0 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80051ee:	2b01      	cmp	r3, #1
 80051f0:	d101      	bne.n	80051f6 <HAL_I2C_Mem_Read+0x56>
 80051f2:	2302      	movs	r3, #2
 80051f4:	e1f4      	b.n	80055e0 <HAL_I2C_Mem_Read+0x440>
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	2201      	movs	r2, #1
 80051fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f003 0301 	and.w	r3, r3, #1
 8005208:	2b01      	cmp	r3, #1
 800520a:	d007      	beq.n	800521c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	681a      	ldr	r2, [r3, #0]
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f042 0201 	orr.w	r2, r2, #1
 800521a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	681a      	ldr	r2, [r3, #0]
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800522a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	2222      	movs	r2, #34	@ 0x22
 8005230:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	2240      	movs	r2, #64	@ 0x40
 8005238:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	2200      	movs	r2, #0
 8005240:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005246:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800524c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005252:	b29a      	uxth	r2, r3
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	4a5b      	ldr	r2, [pc, #364]	@ (80053c8 <HAL_I2C_Mem_Read+0x228>)
 800525c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800525e:	88f8      	ldrh	r0, [r7, #6]
 8005260:	893a      	ldrh	r2, [r7, #8]
 8005262:	8979      	ldrh	r1, [r7, #10]
 8005264:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005266:	9301      	str	r3, [sp, #4]
 8005268:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800526a:	9300      	str	r3, [sp, #0]
 800526c:	4603      	mov	r3, r0
 800526e:	68f8      	ldr	r0, [r7, #12]
 8005270:	f000 fcd0 	bl	8005c14 <I2C_RequestMemoryRead>
 8005274:	4603      	mov	r3, r0
 8005276:	2b00      	cmp	r3, #0
 8005278:	d001      	beq.n	800527e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800527a:	2301      	movs	r3, #1
 800527c:	e1b0      	b.n	80055e0 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005282:	2b00      	cmp	r3, #0
 8005284:	d113      	bne.n	80052ae <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005286:	2300      	movs	r3, #0
 8005288:	623b      	str	r3, [r7, #32]
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	695b      	ldr	r3, [r3, #20]
 8005290:	623b      	str	r3, [r7, #32]
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	699b      	ldr	r3, [r3, #24]
 8005298:	623b      	str	r3, [r7, #32]
 800529a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	681a      	ldr	r2, [r3, #0]
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80052aa:	601a      	str	r2, [r3, #0]
 80052ac:	e184      	b.n	80055b8 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052b2:	2b01      	cmp	r3, #1
 80052b4:	d11b      	bne.n	80052ee <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	681a      	ldr	r2, [r3, #0]
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80052c4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052c6:	2300      	movs	r3, #0
 80052c8:	61fb      	str	r3, [r7, #28]
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	695b      	ldr	r3, [r3, #20]
 80052d0:	61fb      	str	r3, [r7, #28]
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	699b      	ldr	r3, [r3, #24]
 80052d8:	61fb      	str	r3, [r7, #28]
 80052da:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	681a      	ldr	r2, [r3, #0]
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80052ea:	601a      	str	r2, [r3, #0]
 80052ec:	e164      	b.n	80055b8 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052f2:	2b02      	cmp	r3, #2
 80052f4:	d11b      	bne.n	800532e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	681a      	ldr	r2, [r3, #0]
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005304:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	681a      	ldr	r2, [r3, #0]
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005314:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005316:	2300      	movs	r3, #0
 8005318:	61bb      	str	r3, [r7, #24]
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	695b      	ldr	r3, [r3, #20]
 8005320:	61bb      	str	r3, [r7, #24]
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	699b      	ldr	r3, [r3, #24]
 8005328:	61bb      	str	r3, [r7, #24]
 800532a:	69bb      	ldr	r3, [r7, #24]
 800532c:	e144      	b.n	80055b8 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800532e:	2300      	movs	r3, #0
 8005330:	617b      	str	r3, [r7, #20]
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	695b      	ldr	r3, [r3, #20]
 8005338:	617b      	str	r3, [r7, #20]
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	699b      	ldr	r3, [r3, #24]
 8005340:	617b      	str	r3, [r7, #20]
 8005342:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005344:	e138      	b.n	80055b8 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800534a:	2b03      	cmp	r3, #3
 800534c:	f200 80f1 	bhi.w	8005532 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005354:	2b01      	cmp	r3, #1
 8005356:	d123      	bne.n	80053a0 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005358:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800535a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800535c:	68f8      	ldr	r0, [r7, #12]
 800535e:	f000 fe99 	bl	8006094 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005362:	4603      	mov	r3, r0
 8005364:	2b00      	cmp	r3, #0
 8005366:	d001      	beq.n	800536c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005368:	2301      	movs	r3, #1
 800536a:	e139      	b.n	80055e0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	691a      	ldr	r2, [r3, #16]
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005376:	b2d2      	uxtb	r2, r2
 8005378:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800537e:	1c5a      	adds	r2, r3, #1
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005388:	3b01      	subs	r3, #1
 800538a:	b29a      	uxth	r2, r3
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005394:	b29b      	uxth	r3, r3
 8005396:	3b01      	subs	r3, #1
 8005398:	b29a      	uxth	r2, r3
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800539e:	e10b      	b.n	80055b8 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053a4:	2b02      	cmp	r3, #2
 80053a6:	d14e      	bne.n	8005446 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80053a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053aa:	9300      	str	r3, [sp, #0]
 80053ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053ae:	2200      	movs	r2, #0
 80053b0:	4906      	ldr	r1, [pc, #24]	@ (80053cc <HAL_I2C_Mem_Read+0x22c>)
 80053b2:	68f8      	ldr	r0, [r7, #12]
 80053b4:	f000 fd16 	bl	8005de4 <I2C_WaitOnFlagUntilTimeout>
 80053b8:	4603      	mov	r3, r0
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d008      	beq.n	80053d0 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80053be:	2301      	movs	r3, #1
 80053c0:	e10e      	b.n	80055e0 <HAL_I2C_Mem_Read+0x440>
 80053c2:	bf00      	nop
 80053c4:	00100002 	.word	0x00100002
 80053c8:	ffff0000 	.word	0xffff0000
 80053cc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	681a      	ldr	r2, [r3, #0]
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80053de:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	691a      	ldr	r2, [r3, #16]
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053ea:	b2d2      	uxtb	r2, r2
 80053ec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053f2:	1c5a      	adds	r2, r3, #1
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053fc:	3b01      	subs	r3, #1
 80053fe:	b29a      	uxth	r2, r3
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005408:	b29b      	uxth	r3, r3
 800540a:	3b01      	subs	r3, #1
 800540c:	b29a      	uxth	r2, r3
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	691a      	ldr	r2, [r3, #16]
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800541c:	b2d2      	uxtb	r2, r2
 800541e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005424:	1c5a      	adds	r2, r3, #1
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800542e:	3b01      	subs	r3, #1
 8005430:	b29a      	uxth	r2, r3
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800543a:	b29b      	uxth	r3, r3
 800543c:	3b01      	subs	r3, #1
 800543e:	b29a      	uxth	r2, r3
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005444:	e0b8      	b.n	80055b8 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005448:	9300      	str	r3, [sp, #0]
 800544a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800544c:	2200      	movs	r2, #0
 800544e:	4966      	ldr	r1, [pc, #408]	@ (80055e8 <HAL_I2C_Mem_Read+0x448>)
 8005450:	68f8      	ldr	r0, [r7, #12]
 8005452:	f000 fcc7 	bl	8005de4 <I2C_WaitOnFlagUntilTimeout>
 8005456:	4603      	mov	r3, r0
 8005458:	2b00      	cmp	r3, #0
 800545a:	d001      	beq.n	8005460 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800545c:	2301      	movs	r3, #1
 800545e:	e0bf      	b.n	80055e0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	681a      	ldr	r2, [r3, #0]
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800546e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	691a      	ldr	r2, [r3, #16]
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800547a:	b2d2      	uxtb	r2, r2
 800547c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005482:	1c5a      	adds	r2, r3, #1
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800548c:	3b01      	subs	r3, #1
 800548e:	b29a      	uxth	r2, r3
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005498:	b29b      	uxth	r3, r3
 800549a:	3b01      	subs	r3, #1
 800549c:	b29a      	uxth	r2, r3
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80054a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054a4:	9300      	str	r3, [sp, #0]
 80054a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054a8:	2200      	movs	r2, #0
 80054aa:	494f      	ldr	r1, [pc, #316]	@ (80055e8 <HAL_I2C_Mem_Read+0x448>)
 80054ac:	68f8      	ldr	r0, [r7, #12]
 80054ae:	f000 fc99 	bl	8005de4 <I2C_WaitOnFlagUntilTimeout>
 80054b2:	4603      	mov	r3, r0
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d001      	beq.n	80054bc <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80054b8:	2301      	movs	r3, #1
 80054ba:	e091      	b.n	80055e0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	681a      	ldr	r2, [r3, #0]
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80054ca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	691a      	ldr	r2, [r3, #16]
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054d6:	b2d2      	uxtb	r2, r2
 80054d8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054de:	1c5a      	adds	r2, r3, #1
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054e8:	3b01      	subs	r3, #1
 80054ea:	b29a      	uxth	r2, r3
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054f4:	b29b      	uxth	r3, r3
 80054f6:	3b01      	subs	r3, #1
 80054f8:	b29a      	uxth	r2, r3
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	691a      	ldr	r2, [r3, #16]
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005508:	b2d2      	uxtb	r2, r2
 800550a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005510:	1c5a      	adds	r2, r3, #1
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800551a:	3b01      	subs	r3, #1
 800551c:	b29a      	uxth	r2, r3
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005526:	b29b      	uxth	r3, r3
 8005528:	3b01      	subs	r3, #1
 800552a:	b29a      	uxth	r2, r3
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005530:	e042      	b.n	80055b8 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005532:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005534:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005536:	68f8      	ldr	r0, [r7, #12]
 8005538:	f000 fdac 	bl	8006094 <I2C_WaitOnRXNEFlagUntilTimeout>
 800553c:	4603      	mov	r3, r0
 800553e:	2b00      	cmp	r3, #0
 8005540:	d001      	beq.n	8005546 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005542:	2301      	movs	r3, #1
 8005544:	e04c      	b.n	80055e0 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	691a      	ldr	r2, [r3, #16]
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005550:	b2d2      	uxtb	r2, r2
 8005552:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005558:	1c5a      	adds	r2, r3, #1
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005562:	3b01      	subs	r3, #1
 8005564:	b29a      	uxth	r2, r3
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800556e:	b29b      	uxth	r3, r3
 8005570:	3b01      	subs	r3, #1
 8005572:	b29a      	uxth	r2, r3
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	695b      	ldr	r3, [r3, #20]
 800557e:	f003 0304 	and.w	r3, r3, #4
 8005582:	2b04      	cmp	r3, #4
 8005584:	d118      	bne.n	80055b8 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	691a      	ldr	r2, [r3, #16]
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005590:	b2d2      	uxtb	r2, r2
 8005592:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005598:	1c5a      	adds	r2, r3, #1
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055a2:	3b01      	subs	r3, #1
 80055a4:	b29a      	uxth	r2, r3
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055ae:	b29b      	uxth	r3, r3
 80055b0:	3b01      	subs	r3, #1
 80055b2:	b29a      	uxth	r2, r3
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055bc:	2b00      	cmp	r3, #0
 80055be:	f47f aec2 	bne.w	8005346 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	2220      	movs	r2, #32
 80055c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	2200      	movs	r2, #0
 80055ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	2200      	movs	r2, #0
 80055d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80055da:	2300      	movs	r3, #0
 80055dc:	e000      	b.n	80055e0 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 80055de:	2302      	movs	r3, #2
  }
}
 80055e0:	4618      	mov	r0, r3
 80055e2:	3728      	adds	r7, #40	@ 0x28
 80055e4:	46bd      	mov	sp, r7
 80055e6:	bd80      	pop	{r7, pc}
 80055e8:	00010004 	.word	0x00010004

080055ec <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80055ec:	b580      	push	{r7, lr}
 80055ee:	b08a      	sub	sp, #40	@ 0x28
 80055f0:	af02      	add	r7, sp, #8
 80055f2:	60f8      	str	r0, [r7, #12]
 80055f4:	607a      	str	r2, [r7, #4]
 80055f6:	603b      	str	r3, [r7, #0]
 80055f8:	460b      	mov	r3, r1
 80055fa:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80055fc:	f7fe f944 	bl	8003888 <HAL_GetTick>
 8005600:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8005602:	2300      	movs	r3, #0
 8005604:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800560c:	b2db      	uxtb	r3, r3
 800560e:	2b20      	cmp	r3, #32
 8005610:	f040 8111 	bne.w	8005836 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005614:	69fb      	ldr	r3, [r7, #28]
 8005616:	9300      	str	r3, [sp, #0]
 8005618:	2319      	movs	r3, #25
 800561a:	2201      	movs	r2, #1
 800561c:	4988      	ldr	r1, [pc, #544]	@ (8005840 <HAL_I2C_IsDeviceReady+0x254>)
 800561e:	68f8      	ldr	r0, [r7, #12]
 8005620:	f000 fbe0 	bl	8005de4 <I2C_WaitOnFlagUntilTimeout>
 8005624:	4603      	mov	r3, r0
 8005626:	2b00      	cmp	r3, #0
 8005628:	d001      	beq.n	800562e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800562a:	2302      	movs	r3, #2
 800562c:	e104      	b.n	8005838 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005634:	2b01      	cmp	r3, #1
 8005636:	d101      	bne.n	800563c <HAL_I2C_IsDeviceReady+0x50>
 8005638:	2302      	movs	r3, #2
 800563a:	e0fd      	b.n	8005838 <HAL_I2C_IsDeviceReady+0x24c>
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	2201      	movs	r2, #1
 8005640:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f003 0301 	and.w	r3, r3, #1
 800564e:	2b01      	cmp	r3, #1
 8005650:	d007      	beq.n	8005662 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	681a      	ldr	r2, [r3, #0]
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f042 0201 	orr.w	r2, r2, #1
 8005660:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	681a      	ldr	r2, [r3, #0]
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005670:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	2224      	movs	r2, #36	@ 0x24
 8005676:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	2200      	movs	r2, #0
 800567e:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	4a70      	ldr	r2, [pc, #448]	@ (8005844 <HAL_I2C_IsDeviceReady+0x258>)
 8005684:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	681a      	ldr	r2, [r3, #0]
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005694:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8005696:	69fb      	ldr	r3, [r7, #28]
 8005698:	9300      	str	r3, [sp, #0]
 800569a:	683b      	ldr	r3, [r7, #0]
 800569c:	2200      	movs	r2, #0
 800569e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80056a2:	68f8      	ldr	r0, [r7, #12]
 80056a4:	f000 fb9e 	bl	8005de4 <I2C_WaitOnFlagUntilTimeout>
 80056a8:	4603      	mov	r3, r0
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d00d      	beq.n	80056ca <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80056bc:	d103      	bne.n	80056c6 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80056c4:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 80056c6:	2303      	movs	r3, #3
 80056c8:	e0b6      	b.n	8005838 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80056ca:	897b      	ldrh	r3, [r7, #10]
 80056cc:	b2db      	uxtb	r3, r3
 80056ce:	461a      	mov	r2, r3
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80056d8:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80056da:	f7fe f8d5 	bl	8003888 <HAL_GetTick>
 80056de:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	695b      	ldr	r3, [r3, #20]
 80056e6:	f003 0302 	and.w	r3, r3, #2
 80056ea:	2b02      	cmp	r3, #2
 80056ec:	bf0c      	ite	eq
 80056ee:	2301      	moveq	r3, #1
 80056f0:	2300      	movne	r3, #0
 80056f2:	b2db      	uxtb	r3, r3
 80056f4:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	695b      	ldr	r3, [r3, #20]
 80056fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005700:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005704:	bf0c      	ite	eq
 8005706:	2301      	moveq	r3, #1
 8005708:	2300      	movne	r3, #0
 800570a:	b2db      	uxtb	r3, r3
 800570c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800570e:	e025      	b.n	800575c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005710:	f7fe f8ba 	bl	8003888 <HAL_GetTick>
 8005714:	4602      	mov	r2, r0
 8005716:	69fb      	ldr	r3, [r7, #28]
 8005718:	1ad3      	subs	r3, r2, r3
 800571a:	683a      	ldr	r2, [r7, #0]
 800571c:	429a      	cmp	r2, r3
 800571e:	d302      	bcc.n	8005726 <HAL_I2C_IsDeviceReady+0x13a>
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d103      	bne.n	800572e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	22a0      	movs	r2, #160	@ 0xa0
 800572a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	695b      	ldr	r3, [r3, #20]
 8005734:	f003 0302 	and.w	r3, r3, #2
 8005738:	2b02      	cmp	r3, #2
 800573a:	bf0c      	ite	eq
 800573c:	2301      	moveq	r3, #1
 800573e:	2300      	movne	r3, #0
 8005740:	b2db      	uxtb	r3, r3
 8005742:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	695b      	ldr	r3, [r3, #20]
 800574a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800574e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005752:	bf0c      	ite	eq
 8005754:	2301      	moveq	r3, #1
 8005756:	2300      	movne	r3, #0
 8005758:	b2db      	uxtb	r3, r3
 800575a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005762:	b2db      	uxtb	r3, r3
 8005764:	2ba0      	cmp	r3, #160	@ 0xa0
 8005766:	d005      	beq.n	8005774 <HAL_I2C_IsDeviceReady+0x188>
 8005768:	7dfb      	ldrb	r3, [r7, #23]
 800576a:	2b00      	cmp	r3, #0
 800576c:	d102      	bne.n	8005774 <HAL_I2C_IsDeviceReady+0x188>
 800576e:	7dbb      	ldrb	r3, [r7, #22]
 8005770:	2b00      	cmp	r3, #0
 8005772:	d0cd      	beq.n	8005710 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	2220      	movs	r2, #32
 8005778:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	695b      	ldr	r3, [r3, #20]
 8005782:	f003 0302 	and.w	r3, r3, #2
 8005786:	2b02      	cmp	r3, #2
 8005788:	d129      	bne.n	80057de <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	681a      	ldr	r2, [r3, #0]
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005798:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800579a:	2300      	movs	r3, #0
 800579c:	613b      	str	r3, [r7, #16]
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	695b      	ldr	r3, [r3, #20]
 80057a4:	613b      	str	r3, [r7, #16]
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	699b      	ldr	r3, [r3, #24]
 80057ac:	613b      	str	r3, [r7, #16]
 80057ae:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80057b0:	69fb      	ldr	r3, [r7, #28]
 80057b2:	9300      	str	r3, [sp, #0]
 80057b4:	2319      	movs	r3, #25
 80057b6:	2201      	movs	r2, #1
 80057b8:	4921      	ldr	r1, [pc, #132]	@ (8005840 <HAL_I2C_IsDeviceReady+0x254>)
 80057ba:	68f8      	ldr	r0, [r7, #12]
 80057bc:	f000 fb12 	bl	8005de4 <I2C_WaitOnFlagUntilTimeout>
 80057c0:	4603      	mov	r3, r0
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d001      	beq.n	80057ca <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80057c6:	2301      	movs	r3, #1
 80057c8:	e036      	b.n	8005838 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	2220      	movs	r2, #32
 80057ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	2200      	movs	r2, #0
 80057d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 80057da:	2300      	movs	r3, #0
 80057dc:	e02c      	b.n	8005838 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	681a      	ldr	r2, [r3, #0]
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80057ec:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80057f6:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80057f8:	69fb      	ldr	r3, [r7, #28]
 80057fa:	9300      	str	r3, [sp, #0]
 80057fc:	2319      	movs	r3, #25
 80057fe:	2201      	movs	r2, #1
 8005800:	490f      	ldr	r1, [pc, #60]	@ (8005840 <HAL_I2C_IsDeviceReady+0x254>)
 8005802:	68f8      	ldr	r0, [r7, #12]
 8005804:	f000 faee 	bl	8005de4 <I2C_WaitOnFlagUntilTimeout>
 8005808:	4603      	mov	r3, r0
 800580a:	2b00      	cmp	r3, #0
 800580c:	d001      	beq.n	8005812 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800580e:	2301      	movs	r3, #1
 8005810:	e012      	b.n	8005838 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8005812:	69bb      	ldr	r3, [r7, #24]
 8005814:	3301      	adds	r3, #1
 8005816:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8005818:	69ba      	ldr	r2, [r7, #24]
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	429a      	cmp	r2, r3
 800581e:	f4ff af32 	bcc.w	8005686 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	2220      	movs	r2, #32
 8005826:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	2200      	movs	r2, #0
 800582e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005832:	2301      	movs	r3, #1
 8005834:	e000      	b.n	8005838 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8005836:	2302      	movs	r3, #2
  }
}
 8005838:	4618      	mov	r0, r3
 800583a:	3720      	adds	r7, #32
 800583c:	46bd      	mov	sp, r7
 800583e:	bd80      	pop	{r7, pc}
 8005840:	00100002 	.word	0x00100002
 8005844:	ffff0000 	.word	0xffff0000

08005848 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005848:	b580      	push	{r7, lr}
 800584a:	b088      	sub	sp, #32
 800584c:	af02      	add	r7, sp, #8
 800584e:	60f8      	str	r0, [r7, #12]
 8005850:	607a      	str	r2, [r7, #4]
 8005852:	603b      	str	r3, [r7, #0]
 8005854:	460b      	mov	r3, r1
 8005856:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800585c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800585e:	697b      	ldr	r3, [r7, #20]
 8005860:	2b08      	cmp	r3, #8
 8005862:	d006      	beq.n	8005872 <I2C_MasterRequestWrite+0x2a>
 8005864:	697b      	ldr	r3, [r7, #20]
 8005866:	2b01      	cmp	r3, #1
 8005868:	d003      	beq.n	8005872 <I2C_MasterRequestWrite+0x2a>
 800586a:	697b      	ldr	r3, [r7, #20]
 800586c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005870:	d108      	bne.n	8005884 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	681a      	ldr	r2, [r3, #0]
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005880:	601a      	str	r2, [r3, #0]
 8005882:	e00b      	b.n	800589c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005888:	2b12      	cmp	r3, #18
 800588a:	d107      	bne.n	800589c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	681a      	ldr	r2, [r3, #0]
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800589a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	9300      	str	r3, [sp, #0]
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2200      	movs	r2, #0
 80058a4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80058a8:	68f8      	ldr	r0, [r7, #12]
 80058aa:	f000 fa9b 	bl	8005de4 <I2C_WaitOnFlagUntilTimeout>
 80058ae:	4603      	mov	r3, r0
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d00d      	beq.n	80058d0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80058c2:	d103      	bne.n	80058cc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80058ca:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80058cc:	2303      	movs	r3, #3
 80058ce:	e035      	b.n	800593c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	691b      	ldr	r3, [r3, #16]
 80058d4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80058d8:	d108      	bne.n	80058ec <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80058da:	897b      	ldrh	r3, [r7, #10]
 80058dc:	b2db      	uxtb	r3, r3
 80058de:	461a      	mov	r2, r3
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80058e8:	611a      	str	r2, [r3, #16]
 80058ea:	e01b      	b.n	8005924 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80058ec:	897b      	ldrh	r3, [r7, #10]
 80058ee:	11db      	asrs	r3, r3, #7
 80058f0:	b2db      	uxtb	r3, r3
 80058f2:	f003 0306 	and.w	r3, r3, #6
 80058f6:	b2db      	uxtb	r3, r3
 80058f8:	f063 030f 	orn	r3, r3, #15
 80058fc:	b2da      	uxtb	r2, r3
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	687a      	ldr	r2, [r7, #4]
 8005908:	490e      	ldr	r1, [pc, #56]	@ (8005944 <I2C_MasterRequestWrite+0xfc>)
 800590a:	68f8      	ldr	r0, [r7, #12]
 800590c:	f000 fac1 	bl	8005e92 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005910:	4603      	mov	r3, r0
 8005912:	2b00      	cmp	r3, #0
 8005914:	d001      	beq.n	800591a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005916:	2301      	movs	r3, #1
 8005918:	e010      	b.n	800593c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800591a:	897b      	ldrh	r3, [r7, #10]
 800591c:	b2da      	uxtb	r2, r3
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	687a      	ldr	r2, [r7, #4]
 8005928:	4907      	ldr	r1, [pc, #28]	@ (8005948 <I2C_MasterRequestWrite+0x100>)
 800592a:	68f8      	ldr	r0, [r7, #12]
 800592c:	f000 fab1 	bl	8005e92 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005930:	4603      	mov	r3, r0
 8005932:	2b00      	cmp	r3, #0
 8005934:	d001      	beq.n	800593a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005936:	2301      	movs	r3, #1
 8005938:	e000      	b.n	800593c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800593a:	2300      	movs	r3, #0
}
 800593c:	4618      	mov	r0, r3
 800593e:	3718      	adds	r7, #24
 8005940:	46bd      	mov	sp, r7
 8005942:	bd80      	pop	{r7, pc}
 8005944:	00010008 	.word	0x00010008
 8005948:	00010002 	.word	0x00010002

0800594c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800594c:	b580      	push	{r7, lr}
 800594e:	b088      	sub	sp, #32
 8005950:	af02      	add	r7, sp, #8
 8005952:	60f8      	str	r0, [r7, #12]
 8005954:	607a      	str	r2, [r7, #4]
 8005956:	603b      	str	r3, [r7, #0]
 8005958:	460b      	mov	r3, r1
 800595a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005960:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	681a      	ldr	r2, [r3, #0]
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005970:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005972:	697b      	ldr	r3, [r7, #20]
 8005974:	2b08      	cmp	r3, #8
 8005976:	d006      	beq.n	8005986 <I2C_MasterRequestRead+0x3a>
 8005978:	697b      	ldr	r3, [r7, #20]
 800597a:	2b01      	cmp	r3, #1
 800597c:	d003      	beq.n	8005986 <I2C_MasterRequestRead+0x3a>
 800597e:	697b      	ldr	r3, [r7, #20]
 8005980:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005984:	d108      	bne.n	8005998 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	681a      	ldr	r2, [r3, #0]
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005994:	601a      	str	r2, [r3, #0]
 8005996:	e00b      	b.n	80059b0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800599c:	2b11      	cmp	r3, #17
 800599e:	d107      	bne.n	80059b0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	681a      	ldr	r2, [r3, #0]
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80059ae:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80059b0:	683b      	ldr	r3, [r7, #0]
 80059b2:	9300      	str	r3, [sp, #0]
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2200      	movs	r2, #0
 80059b8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80059bc:	68f8      	ldr	r0, [r7, #12]
 80059be:	f000 fa11 	bl	8005de4 <I2C_WaitOnFlagUntilTimeout>
 80059c2:	4603      	mov	r3, r0
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d00d      	beq.n	80059e4 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80059d6:	d103      	bne.n	80059e0 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80059de:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80059e0:	2303      	movs	r3, #3
 80059e2:	e079      	b.n	8005ad8 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	691b      	ldr	r3, [r3, #16]
 80059e8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80059ec:	d108      	bne.n	8005a00 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80059ee:	897b      	ldrh	r3, [r7, #10]
 80059f0:	b2db      	uxtb	r3, r3
 80059f2:	f043 0301 	orr.w	r3, r3, #1
 80059f6:	b2da      	uxtb	r2, r3
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	611a      	str	r2, [r3, #16]
 80059fe:	e05f      	b.n	8005ac0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005a00:	897b      	ldrh	r3, [r7, #10]
 8005a02:	11db      	asrs	r3, r3, #7
 8005a04:	b2db      	uxtb	r3, r3
 8005a06:	f003 0306 	and.w	r3, r3, #6
 8005a0a:	b2db      	uxtb	r3, r3
 8005a0c:	f063 030f 	orn	r3, r3, #15
 8005a10:	b2da      	uxtb	r2, r3
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	687a      	ldr	r2, [r7, #4]
 8005a1c:	4930      	ldr	r1, [pc, #192]	@ (8005ae0 <I2C_MasterRequestRead+0x194>)
 8005a1e:	68f8      	ldr	r0, [r7, #12]
 8005a20:	f000 fa37 	bl	8005e92 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005a24:	4603      	mov	r3, r0
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d001      	beq.n	8005a2e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8005a2a:	2301      	movs	r3, #1
 8005a2c:	e054      	b.n	8005ad8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005a2e:	897b      	ldrh	r3, [r7, #10]
 8005a30:	b2da      	uxtb	r2, r3
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005a38:	683b      	ldr	r3, [r7, #0]
 8005a3a:	687a      	ldr	r2, [r7, #4]
 8005a3c:	4929      	ldr	r1, [pc, #164]	@ (8005ae4 <I2C_MasterRequestRead+0x198>)
 8005a3e:	68f8      	ldr	r0, [r7, #12]
 8005a40:	f000 fa27 	bl	8005e92 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005a44:	4603      	mov	r3, r0
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d001      	beq.n	8005a4e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8005a4a:	2301      	movs	r3, #1
 8005a4c:	e044      	b.n	8005ad8 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a4e:	2300      	movs	r3, #0
 8005a50:	613b      	str	r3, [r7, #16]
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	695b      	ldr	r3, [r3, #20]
 8005a58:	613b      	str	r3, [r7, #16]
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	699b      	ldr	r3, [r3, #24]
 8005a60:	613b      	str	r3, [r7, #16]
 8005a62:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	681a      	ldr	r2, [r3, #0]
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005a72:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	9300      	str	r3, [sp, #0]
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005a80:	68f8      	ldr	r0, [r7, #12]
 8005a82:	f000 f9af 	bl	8005de4 <I2C_WaitOnFlagUntilTimeout>
 8005a86:	4603      	mov	r3, r0
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d00d      	beq.n	8005aa8 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a9a:	d103      	bne.n	8005aa4 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005aa2:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8005aa4:	2303      	movs	r3, #3
 8005aa6:	e017      	b.n	8005ad8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005aa8:	897b      	ldrh	r3, [r7, #10]
 8005aaa:	11db      	asrs	r3, r3, #7
 8005aac:	b2db      	uxtb	r3, r3
 8005aae:	f003 0306 	and.w	r3, r3, #6
 8005ab2:	b2db      	uxtb	r3, r3
 8005ab4:	f063 030e 	orn	r3, r3, #14
 8005ab8:	b2da      	uxtb	r2, r3
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	687a      	ldr	r2, [r7, #4]
 8005ac4:	4907      	ldr	r1, [pc, #28]	@ (8005ae4 <I2C_MasterRequestRead+0x198>)
 8005ac6:	68f8      	ldr	r0, [r7, #12]
 8005ac8:	f000 f9e3 	bl	8005e92 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005acc:	4603      	mov	r3, r0
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d001      	beq.n	8005ad6 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8005ad2:	2301      	movs	r3, #1
 8005ad4:	e000      	b.n	8005ad8 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8005ad6:	2300      	movs	r3, #0
}
 8005ad8:	4618      	mov	r0, r3
 8005ada:	3718      	adds	r7, #24
 8005adc:	46bd      	mov	sp, r7
 8005ade:	bd80      	pop	{r7, pc}
 8005ae0:	00010008 	.word	0x00010008
 8005ae4:	00010002 	.word	0x00010002

08005ae8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b088      	sub	sp, #32
 8005aec:	af02      	add	r7, sp, #8
 8005aee:	60f8      	str	r0, [r7, #12]
 8005af0:	4608      	mov	r0, r1
 8005af2:	4611      	mov	r1, r2
 8005af4:	461a      	mov	r2, r3
 8005af6:	4603      	mov	r3, r0
 8005af8:	817b      	strh	r3, [r7, #10]
 8005afa:	460b      	mov	r3, r1
 8005afc:	813b      	strh	r3, [r7, #8]
 8005afe:	4613      	mov	r3, r2
 8005b00:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	681a      	ldr	r2, [r3, #0]
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005b10:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005b12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b14:	9300      	str	r3, [sp, #0]
 8005b16:	6a3b      	ldr	r3, [r7, #32]
 8005b18:	2200      	movs	r2, #0
 8005b1a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005b1e:	68f8      	ldr	r0, [r7, #12]
 8005b20:	f000 f960 	bl	8005de4 <I2C_WaitOnFlagUntilTimeout>
 8005b24:	4603      	mov	r3, r0
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d00d      	beq.n	8005b46 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b34:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005b38:	d103      	bne.n	8005b42 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005b40:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005b42:	2303      	movs	r3, #3
 8005b44:	e05f      	b.n	8005c06 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005b46:	897b      	ldrh	r3, [r7, #10]
 8005b48:	b2db      	uxtb	r3, r3
 8005b4a:	461a      	mov	r2, r3
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005b54:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b58:	6a3a      	ldr	r2, [r7, #32]
 8005b5a:	492d      	ldr	r1, [pc, #180]	@ (8005c10 <I2C_RequestMemoryWrite+0x128>)
 8005b5c:	68f8      	ldr	r0, [r7, #12]
 8005b5e:	f000 f998 	bl	8005e92 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005b62:	4603      	mov	r3, r0
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d001      	beq.n	8005b6c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005b68:	2301      	movs	r3, #1
 8005b6a:	e04c      	b.n	8005c06 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	617b      	str	r3, [r7, #20]
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	695b      	ldr	r3, [r3, #20]
 8005b76:	617b      	str	r3, [r7, #20]
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	699b      	ldr	r3, [r3, #24]
 8005b7e:	617b      	str	r3, [r7, #20]
 8005b80:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005b82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b84:	6a39      	ldr	r1, [r7, #32]
 8005b86:	68f8      	ldr	r0, [r7, #12]
 8005b88:	f000 fa02 	bl	8005f90 <I2C_WaitOnTXEFlagUntilTimeout>
 8005b8c:	4603      	mov	r3, r0
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d00d      	beq.n	8005bae <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b96:	2b04      	cmp	r3, #4
 8005b98:	d107      	bne.n	8005baa <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	681a      	ldr	r2, [r3, #0]
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005ba8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005baa:	2301      	movs	r3, #1
 8005bac:	e02b      	b.n	8005c06 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005bae:	88fb      	ldrh	r3, [r7, #6]
 8005bb0:	2b01      	cmp	r3, #1
 8005bb2:	d105      	bne.n	8005bc0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005bb4:	893b      	ldrh	r3, [r7, #8]
 8005bb6:	b2da      	uxtb	r2, r3
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	611a      	str	r2, [r3, #16]
 8005bbe:	e021      	b.n	8005c04 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005bc0:	893b      	ldrh	r3, [r7, #8]
 8005bc2:	0a1b      	lsrs	r3, r3, #8
 8005bc4:	b29b      	uxth	r3, r3
 8005bc6:	b2da      	uxtb	r2, r3
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005bce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005bd0:	6a39      	ldr	r1, [r7, #32]
 8005bd2:	68f8      	ldr	r0, [r7, #12]
 8005bd4:	f000 f9dc 	bl	8005f90 <I2C_WaitOnTXEFlagUntilTimeout>
 8005bd8:	4603      	mov	r3, r0
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d00d      	beq.n	8005bfa <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005be2:	2b04      	cmp	r3, #4
 8005be4:	d107      	bne.n	8005bf6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	681a      	ldr	r2, [r3, #0]
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005bf4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005bf6:	2301      	movs	r3, #1
 8005bf8:	e005      	b.n	8005c06 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005bfa:	893b      	ldrh	r3, [r7, #8]
 8005bfc:	b2da      	uxtb	r2, r3
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005c04:	2300      	movs	r3, #0
}
 8005c06:	4618      	mov	r0, r3
 8005c08:	3718      	adds	r7, #24
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	bd80      	pop	{r7, pc}
 8005c0e:	bf00      	nop
 8005c10:	00010002 	.word	0x00010002

08005c14 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005c14:	b580      	push	{r7, lr}
 8005c16:	b088      	sub	sp, #32
 8005c18:	af02      	add	r7, sp, #8
 8005c1a:	60f8      	str	r0, [r7, #12]
 8005c1c:	4608      	mov	r0, r1
 8005c1e:	4611      	mov	r1, r2
 8005c20:	461a      	mov	r2, r3
 8005c22:	4603      	mov	r3, r0
 8005c24:	817b      	strh	r3, [r7, #10]
 8005c26:	460b      	mov	r3, r1
 8005c28:	813b      	strh	r3, [r7, #8]
 8005c2a:	4613      	mov	r3, r2
 8005c2c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	681a      	ldr	r2, [r3, #0]
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005c3c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	681a      	ldr	r2, [r3, #0]
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005c4c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005c4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c50:	9300      	str	r3, [sp, #0]
 8005c52:	6a3b      	ldr	r3, [r7, #32]
 8005c54:	2200      	movs	r2, #0
 8005c56:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005c5a:	68f8      	ldr	r0, [r7, #12]
 8005c5c:	f000 f8c2 	bl	8005de4 <I2C_WaitOnFlagUntilTimeout>
 8005c60:	4603      	mov	r3, r0
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d00d      	beq.n	8005c82 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c70:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c74:	d103      	bne.n	8005c7e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005c7c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005c7e:	2303      	movs	r3, #3
 8005c80:	e0aa      	b.n	8005dd8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005c82:	897b      	ldrh	r3, [r7, #10]
 8005c84:	b2db      	uxtb	r3, r3
 8005c86:	461a      	mov	r2, r3
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005c90:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005c92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c94:	6a3a      	ldr	r2, [r7, #32]
 8005c96:	4952      	ldr	r1, [pc, #328]	@ (8005de0 <I2C_RequestMemoryRead+0x1cc>)
 8005c98:	68f8      	ldr	r0, [r7, #12]
 8005c9a:	f000 f8fa 	bl	8005e92 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005c9e:	4603      	mov	r3, r0
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d001      	beq.n	8005ca8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005ca4:	2301      	movs	r3, #1
 8005ca6:	e097      	b.n	8005dd8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005ca8:	2300      	movs	r3, #0
 8005caa:	617b      	str	r3, [r7, #20]
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	695b      	ldr	r3, [r3, #20]
 8005cb2:	617b      	str	r3, [r7, #20]
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	699b      	ldr	r3, [r3, #24]
 8005cba:	617b      	str	r3, [r7, #20]
 8005cbc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005cbe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cc0:	6a39      	ldr	r1, [r7, #32]
 8005cc2:	68f8      	ldr	r0, [r7, #12]
 8005cc4:	f000 f964 	bl	8005f90 <I2C_WaitOnTXEFlagUntilTimeout>
 8005cc8:	4603      	mov	r3, r0
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d00d      	beq.n	8005cea <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cd2:	2b04      	cmp	r3, #4
 8005cd4:	d107      	bne.n	8005ce6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	681a      	ldr	r2, [r3, #0]
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005ce4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	e076      	b.n	8005dd8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005cea:	88fb      	ldrh	r3, [r7, #6]
 8005cec:	2b01      	cmp	r3, #1
 8005cee:	d105      	bne.n	8005cfc <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005cf0:	893b      	ldrh	r3, [r7, #8]
 8005cf2:	b2da      	uxtb	r2, r3
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	611a      	str	r2, [r3, #16]
 8005cfa:	e021      	b.n	8005d40 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005cfc:	893b      	ldrh	r3, [r7, #8]
 8005cfe:	0a1b      	lsrs	r3, r3, #8
 8005d00:	b29b      	uxth	r3, r3
 8005d02:	b2da      	uxtb	r2, r3
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d0c:	6a39      	ldr	r1, [r7, #32]
 8005d0e:	68f8      	ldr	r0, [r7, #12]
 8005d10:	f000 f93e 	bl	8005f90 <I2C_WaitOnTXEFlagUntilTimeout>
 8005d14:	4603      	mov	r3, r0
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d00d      	beq.n	8005d36 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d1e:	2b04      	cmp	r3, #4
 8005d20:	d107      	bne.n	8005d32 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	681a      	ldr	r2, [r3, #0]
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d30:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005d32:	2301      	movs	r3, #1
 8005d34:	e050      	b.n	8005dd8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005d36:	893b      	ldrh	r3, [r7, #8]
 8005d38:	b2da      	uxtb	r2, r3
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d42:	6a39      	ldr	r1, [r7, #32]
 8005d44:	68f8      	ldr	r0, [r7, #12]
 8005d46:	f000 f923 	bl	8005f90 <I2C_WaitOnTXEFlagUntilTimeout>
 8005d4a:	4603      	mov	r3, r0
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d00d      	beq.n	8005d6c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d54:	2b04      	cmp	r3, #4
 8005d56:	d107      	bne.n	8005d68 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	681a      	ldr	r2, [r3, #0]
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d66:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005d68:	2301      	movs	r3, #1
 8005d6a:	e035      	b.n	8005dd8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	681a      	ldr	r2, [r3, #0]
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005d7a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005d7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d7e:	9300      	str	r3, [sp, #0]
 8005d80:	6a3b      	ldr	r3, [r7, #32]
 8005d82:	2200      	movs	r2, #0
 8005d84:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005d88:	68f8      	ldr	r0, [r7, #12]
 8005d8a:	f000 f82b 	bl	8005de4 <I2C_WaitOnFlagUntilTimeout>
 8005d8e:	4603      	mov	r3, r0
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d00d      	beq.n	8005db0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d9e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005da2:	d103      	bne.n	8005dac <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005daa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005dac:	2303      	movs	r3, #3
 8005dae:	e013      	b.n	8005dd8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005db0:	897b      	ldrh	r3, [r7, #10]
 8005db2:	b2db      	uxtb	r3, r3
 8005db4:	f043 0301 	orr.w	r3, r3, #1
 8005db8:	b2da      	uxtb	r2, r3
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005dc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dc2:	6a3a      	ldr	r2, [r7, #32]
 8005dc4:	4906      	ldr	r1, [pc, #24]	@ (8005de0 <I2C_RequestMemoryRead+0x1cc>)
 8005dc6:	68f8      	ldr	r0, [r7, #12]
 8005dc8:	f000 f863 	bl	8005e92 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005dcc:	4603      	mov	r3, r0
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d001      	beq.n	8005dd6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005dd2:	2301      	movs	r3, #1
 8005dd4:	e000      	b.n	8005dd8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005dd6:	2300      	movs	r3, #0
}
 8005dd8:	4618      	mov	r0, r3
 8005dda:	3718      	adds	r7, #24
 8005ddc:	46bd      	mov	sp, r7
 8005dde:	bd80      	pop	{r7, pc}
 8005de0:	00010002 	.word	0x00010002

08005de4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005de4:	b580      	push	{r7, lr}
 8005de6:	b084      	sub	sp, #16
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	60f8      	str	r0, [r7, #12]
 8005dec:	60b9      	str	r1, [r7, #8]
 8005dee:	603b      	str	r3, [r7, #0]
 8005df0:	4613      	mov	r3, r2
 8005df2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005df4:	e025      	b.n	8005e42 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005df6:	683b      	ldr	r3, [r7, #0]
 8005df8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dfc:	d021      	beq.n	8005e42 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005dfe:	f7fd fd43 	bl	8003888 <HAL_GetTick>
 8005e02:	4602      	mov	r2, r0
 8005e04:	69bb      	ldr	r3, [r7, #24]
 8005e06:	1ad3      	subs	r3, r2, r3
 8005e08:	683a      	ldr	r2, [r7, #0]
 8005e0a:	429a      	cmp	r2, r3
 8005e0c:	d302      	bcc.n	8005e14 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005e0e:	683b      	ldr	r3, [r7, #0]
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d116      	bne.n	8005e42 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	2200      	movs	r2, #0
 8005e18:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	2220      	movs	r2, #32
 8005e1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	2200      	movs	r2, #0
 8005e26:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e2e:	f043 0220 	orr.w	r2, r3, #32
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	2200      	movs	r2, #0
 8005e3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005e3e:	2301      	movs	r3, #1
 8005e40:	e023      	b.n	8005e8a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005e42:	68bb      	ldr	r3, [r7, #8]
 8005e44:	0c1b      	lsrs	r3, r3, #16
 8005e46:	b2db      	uxtb	r3, r3
 8005e48:	2b01      	cmp	r3, #1
 8005e4a:	d10d      	bne.n	8005e68 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	695b      	ldr	r3, [r3, #20]
 8005e52:	43da      	mvns	r2, r3
 8005e54:	68bb      	ldr	r3, [r7, #8]
 8005e56:	4013      	ands	r3, r2
 8005e58:	b29b      	uxth	r3, r3
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	bf0c      	ite	eq
 8005e5e:	2301      	moveq	r3, #1
 8005e60:	2300      	movne	r3, #0
 8005e62:	b2db      	uxtb	r3, r3
 8005e64:	461a      	mov	r2, r3
 8005e66:	e00c      	b.n	8005e82 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	699b      	ldr	r3, [r3, #24]
 8005e6e:	43da      	mvns	r2, r3
 8005e70:	68bb      	ldr	r3, [r7, #8]
 8005e72:	4013      	ands	r3, r2
 8005e74:	b29b      	uxth	r3, r3
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	bf0c      	ite	eq
 8005e7a:	2301      	moveq	r3, #1
 8005e7c:	2300      	movne	r3, #0
 8005e7e:	b2db      	uxtb	r3, r3
 8005e80:	461a      	mov	r2, r3
 8005e82:	79fb      	ldrb	r3, [r7, #7]
 8005e84:	429a      	cmp	r2, r3
 8005e86:	d0b6      	beq.n	8005df6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005e88:	2300      	movs	r3, #0
}
 8005e8a:	4618      	mov	r0, r3
 8005e8c:	3710      	adds	r7, #16
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	bd80      	pop	{r7, pc}

08005e92 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005e92:	b580      	push	{r7, lr}
 8005e94:	b084      	sub	sp, #16
 8005e96:	af00      	add	r7, sp, #0
 8005e98:	60f8      	str	r0, [r7, #12]
 8005e9a:	60b9      	str	r1, [r7, #8]
 8005e9c:	607a      	str	r2, [r7, #4]
 8005e9e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005ea0:	e051      	b.n	8005f46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	695b      	ldr	r3, [r3, #20]
 8005ea8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005eac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005eb0:	d123      	bne.n	8005efa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	681a      	ldr	r2, [r3, #0]
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005ec0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005eca:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	2200      	movs	r2, #0
 8005ed0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	2220      	movs	r2, #32
 8005ed6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	2200      	movs	r2, #0
 8005ede:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ee6:	f043 0204 	orr.w	r2, r3, #4
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005ef6:	2301      	movs	r3, #1
 8005ef8:	e046      	b.n	8005f88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f00:	d021      	beq.n	8005f46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f02:	f7fd fcc1 	bl	8003888 <HAL_GetTick>
 8005f06:	4602      	mov	r2, r0
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	1ad3      	subs	r3, r2, r3
 8005f0c:	687a      	ldr	r2, [r7, #4]
 8005f0e:	429a      	cmp	r2, r3
 8005f10:	d302      	bcc.n	8005f18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d116      	bne.n	8005f46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	2220      	movs	r2, #32
 8005f22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	2200      	movs	r2, #0
 8005f2a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f32:	f043 0220 	orr.w	r2, r3, #32
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005f42:	2301      	movs	r3, #1
 8005f44:	e020      	b.n	8005f88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005f46:	68bb      	ldr	r3, [r7, #8]
 8005f48:	0c1b      	lsrs	r3, r3, #16
 8005f4a:	b2db      	uxtb	r3, r3
 8005f4c:	2b01      	cmp	r3, #1
 8005f4e:	d10c      	bne.n	8005f6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	695b      	ldr	r3, [r3, #20]
 8005f56:	43da      	mvns	r2, r3
 8005f58:	68bb      	ldr	r3, [r7, #8]
 8005f5a:	4013      	ands	r3, r2
 8005f5c:	b29b      	uxth	r3, r3
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	bf14      	ite	ne
 8005f62:	2301      	movne	r3, #1
 8005f64:	2300      	moveq	r3, #0
 8005f66:	b2db      	uxtb	r3, r3
 8005f68:	e00b      	b.n	8005f82 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	699b      	ldr	r3, [r3, #24]
 8005f70:	43da      	mvns	r2, r3
 8005f72:	68bb      	ldr	r3, [r7, #8]
 8005f74:	4013      	ands	r3, r2
 8005f76:	b29b      	uxth	r3, r3
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	bf14      	ite	ne
 8005f7c:	2301      	movne	r3, #1
 8005f7e:	2300      	moveq	r3, #0
 8005f80:	b2db      	uxtb	r3, r3
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d18d      	bne.n	8005ea2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005f86:	2300      	movs	r3, #0
}
 8005f88:	4618      	mov	r0, r3
 8005f8a:	3710      	adds	r7, #16
 8005f8c:	46bd      	mov	sp, r7
 8005f8e:	bd80      	pop	{r7, pc}

08005f90 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b084      	sub	sp, #16
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	60f8      	str	r0, [r7, #12]
 8005f98:	60b9      	str	r1, [r7, #8]
 8005f9a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005f9c:	e02d      	b.n	8005ffa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005f9e:	68f8      	ldr	r0, [r7, #12]
 8005fa0:	f000 f8ce 	bl	8006140 <I2C_IsAcknowledgeFailed>
 8005fa4:	4603      	mov	r3, r0
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d001      	beq.n	8005fae <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005faa:	2301      	movs	r3, #1
 8005fac:	e02d      	b.n	800600a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005fae:	68bb      	ldr	r3, [r7, #8]
 8005fb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fb4:	d021      	beq.n	8005ffa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005fb6:	f7fd fc67 	bl	8003888 <HAL_GetTick>
 8005fba:	4602      	mov	r2, r0
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	1ad3      	subs	r3, r2, r3
 8005fc0:	68ba      	ldr	r2, [r7, #8]
 8005fc2:	429a      	cmp	r2, r3
 8005fc4:	d302      	bcc.n	8005fcc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005fc6:	68bb      	ldr	r3, [r7, #8]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d116      	bne.n	8005ffa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	2200      	movs	r2, #0
 8005fd0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	2220      	movs	r2, #32
 8005fd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	2200      	movs	r2, #0
 8005fde:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fe6:	f043 0220 	orr.w	r2, r3, #32
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005ff6:	2301      	movs	r3, #1
 8005ff8:	e007      	b.n	800600a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	695b      	ldr	r3, [r3, #20]
 8006000:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006004:	2b80      	cmp	r3, #128	@ 0x80
 8006006:	d1ca      	bne.n	8005f9e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006008:	2300      	movs	r3, #0
}
 800600a:	4618      	mov	r0, r3
 800600c:	3710      	adds	r7, #16
 800600e:	46bd      	mov	sp, r7
 8006010:	bd80      	pop	{r7, pc}

08006012 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006012:	b580      	push	{r7, lr}
 8006014:	b084      	sub	sp, #16
 8006016:	af00      	add	r7, sp, #0
 8006018:	60f8      	str	r0, [r7, #12]
 800601a:	60b9      	str	r1, [r7, #8]
 800601c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800601e:	e02d      	b.n	800607c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006020:	68f8      	ldr	r0, [r7, #12]
 8006022:	f000 f88d 	bl	8006140 <I2C_IsAcknowledgeFailed>
 8006026:	4603      	mov	r3, r0
 8006028:	2b00      	cmp	r3, #0
 800602a:	d001      	beq.n	8006030 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800602c:	2301      	movs	r3, #1
 800602e:	e02d      	b.n	800608c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006030:	68bb      	ldr	r3, [r7, #8]
 8006032:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006036:	d021      	beq.n	800607c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006038:	f7fd fc26 	bl	8003888 <HAL_GetTick>
 800603c:	4602      	mov	r2, r0
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	1ad3      	subs	r3, r2, r3
 8006042:	68ba      	ldr	r2, [r7, #8]
 8006044:	429a      	cmp	r2, r3
 8006046:	d302      	bcc.n	800604e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006048:	68bb      	ldr	r3, [r7, #8]
 800604a:	2b00      	cmp	r3, #0
 800604c:	d116      	bne.n	800607c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	2200      	movs	r2, #0
 8006052:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	2220      	movs	r2, #32
 8006058:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	2200      	movs	r2, #0
 8006060:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006068:	f043 0220 	orr.w	r2, r3, #32
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	2200      	movs	r2, #0
 8006074:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8006078:	2301      	movs	r3, #1
 800607a:	e007      	b.n	800608c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	695b      	ldr	r3, [r3, #20]
 8006082:	f003 0304 	and.w	r3, r3, #4
 8006086:	2b04      	cmp	r3, #4
 8006088:	d1ca      	bne.n	8006020 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800608a:	2300      	movs	r3, #0
}
 800608c:	4618      	mov	r0, r3
 800608e:	3710      	adds	r7, #16
 8006090:	46bd      	mov	sp, r7
 8006092:	bd80      	pop	{r7, pc}

08006094 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006094:	b580      	push	{r7, lr}
 8006096:	b084      	sub	sp, #16
 8006098:	af00      	add	r7, sp, #0
 800609a:	60f8      	str	r0, [r7, #12]
 800609c:	60b9      	str	r1, [r7, #8]
 800609e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80060a0:	e042      	b.n	8006128 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	695b      	ldr	r3, [r3, #20]
 80060a8:	f003 0310 	and.w	r3, r3, #16
 80060ac:	2b10      	cmp	r3, #16
 80060ae:	d119      	bne.n	80060e4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	f06f 0210 	mvn.w	r2, #16
 80060b8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	2200      	movs	r2, #0
 80060be:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	2220      	movs	r2, #32
 80060c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	2200      	movs	r2, #0
 80060cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	2200      	movs	r2, #0
 80060dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80060e0:	2301      	movs	r3, #1
 80060e2:	e029      	b.n	8006138 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80060e4:	f7fd fbd0 	bl	8003888 <HAL_GetTick>
 80060e8:	4602      	mov	r2, r0
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	1ad3      	subs	r3, r2, r3
 80060ee:	68ba      	ldr	r2, [r7, #8]
 80060f0:	429a      	cmp	r2, r3
 80060f2:	d302      	bcc.n	80060fa <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80060f4:	68bb      	ldr	r3, [r7, #8]
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d116      	bne.n	8006128 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	2200      	movs	r2, #0
 80060fe:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	2220      	movs	r2, #32
 8006104:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	2200      	movs	r2, #0
 800610c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006114:	f043 0220 	orr.w	r2, r3, #32
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	2200      	movs	r2, #0
 8006120:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006124:	2301      	movs	r3, #1
 8006126:	e007      	b.n	8006138 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	695b      	ldr	r3, [r3, #20]
 800612e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006132:	2b40      	cmp	r3, #64	@ 0x40
 8006134:	d1b5      	bne.n	80060a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006136:	2300      	movs	r3, #0
}
 8006138:	4618      	mov	r0, r3
 800613a:	3710      	adds	r7, #16
 800613c:	46bd      	mov	sp, r7
 800613e:	bd80      	pop	{r7, pc}

08006140 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006140:	b480      	push	{r7}
 8006142:	b083      	sub	sp, #12
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	695b      	ldr	r3, [r3, #20]
 800614e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006152:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006156:	d11b      	bne.n	8006190 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006160:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	2200      	movs	r2, #0
 8006166:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2220      	movs	r2, #32
 800616c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2200      	movs	r2, #0
 8006174:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800617c:	f043 0204 	orr.w	r2, r3, #4
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2200      	movs	r2, #0
 8006188:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800618c:	2301      	movs	r3, #1
 800618e:	e000      	b.n	8006192 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006190:	2300      	movs	r3, #0
}
 8006192:	4618      	mov	r0, r3
 8006194:	370c      	adds	r7, #12
 8006196:	46bd      	mov	sp, r7
 8006198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619c:	4770      	bx	lr
	...

080061a0 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80061a0:	b580      	push	{r7, lr}
 80061a2:	b088      	sub	sp, #32
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d101      	bne.n	80061b2 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80061ae:	2301      	movs	r3, #1
 80061b0:	e128      	b.n	8006404 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80061b8:	b2db      	uxtb	r3, r3
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d109      	bne.n	80061d2 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	2200      	movs	r2, #0
 80061c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	4a90      	ldr	r2, [pc, #576]	@ (800640c <HAL_I2S_Init+0x26c>)
 80061ca:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80061cc:	6878      	ldr	r0, [r7, #4]
 80061ce:	f7fc ff3d 	bl	800304c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	2202      	movs	r2, #2
 80061d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	69db      	ldr	r3, [r3, #28]
 80061e0:	687a      	ldr	r2, [r7, #4]
 80061e2:	6812      	ldr	r2, [r2, #0]
 80061e4:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80061e8:	f023 030f 	bic.w	r3, r3, #15
 80061ec:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	2202      	movs	r2, #2
 80061f4:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	695b      	ldr	r3, [r3, #20]
 80061fa:	2b02      	cmp	r3, #2
 80061fc:	d060      	beq.n	80062c0 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	68db      	ldr	r3, [r3, #12]
 8006202:	2b00      	cmp	r3, #0
 8006204:	d102      	bne.n	800620c <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8006206:	2310      	movs	r3, #16
 8006208:	617b      	str	r3, [r7, #20]
 800620a:	e001      	b.n	8006210 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 800620c:	2320      	movs	r3, #32
 800620e:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	689b      	ldr	r3, [r3, #8]
 8006214:	2b20      	cmp	r3, #32
 8006216:	d802      	bhi.n	800621e <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8006218:	697b      	ldr	r3, [r7, #20]
 800621a:	005b      	lsls	r3, r3, #1
 800621c:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800621e:	2001      	movs	r0, #1
 8006220:	f001 fd18 	bl	8007c54 <HAL_RCCEx_GetPeriphCLKFreq>
 8006224:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	691b      	ldr	r3, [r3, #16]
 800622a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800622e:	d125      	bne.n	800627c <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	68db      	ldr	r3, [r3, #12]
 8006234:	2b00      	cmp	r3, #0
 8006236:	d010      	beq.n	800625a <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006238:	697b      	ldr	r3, [r7, #20]
 800623a:	009b      	lsls	r3, r3, #2
 800623c:	68fa      	ldr	r2, [r7, #12]
 800623e:	fbb2 f2f3 	udiv	r2, r2, r3
 8006242:	4613      	mov	r3, r2
 8006244:	009b      	lsls	r3, r3, #2
 8006246:	4413      	add	r3, r2
 8006248:	005b      	lsls	r3, r3, #1
 800624a:	461a      	mov	r2, r3
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	695b      	ldr	r3, [r3, #20]
 8006250:	fbb2 f3f3 	udiv	r3, r2, r3
 8006254:	3305      	adds	r3, #5
 8006256:	613b      	str	r3, [r7, #16]
 8006258:	e01f      	b.n	800629a <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800625a:	697b      	ldr	r3, [r7, #20]
 800625c:	00db      	lsls	r3, r3, #3
 800625e:	68fa      	ldr	r2, [r7, #12]
 8006260:	fbb2 f2f3 	udiv	r2, r2, r3
 8006264:	4613      	mov	r3, r2
 8006266:	009b      	lsls	r3, r3, #2
 8006268:	4413      	add	r3, r2
 800626a:	005b      	lsls	r3, r3, #1
 800626c:	461a      	mov	r2, r3
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	695b      	ldr	r3, [r3, #20]
 8006272:	fbb2 f3f3 	udiv	r3, r2, r3
 8006276:	3305      	adds	r3, #5
 8006278:	613b      	str	r3, [r7, #16]
 800627a:	e00e      	b.n	800629a <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800627c:	68fa      	ldr	r2, [r7, #12]
 800627e:	697b      	ldr	r3, [r7, #20]
 8006280:	fbb2 f2f3 	udiv	r2, r2, r3
 8006284:	4613      	mov	r3, r2
 8006286:	009b      	lsls	r3, r3, #2
 8006288:	4413      	add	r3, r2
 800628a:	005b      	lsls	r3, r3, #1
 800628c:	461a      	mov	r2, r3
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	695b      	ldr	r3, [r3, #20]
 8006292:	fbb2 f3f3 	udiv	r3, r2, r3
 8006296:	3305      	adds	r3, #5
 8006298:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800629a:	693b      	ldr	r3, [r7, #16]
 800629c:	4a5c      	ldr	r2, [pc, #368]	@ (8006410 <HAL_I2S_Init+0x270>)
 800629e:	fba2 2303 	umull	r2, r3, r2, r3
 80062a2:	08db      	lsrs	r3, r3, #3
 80062a4:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80062a6:	693b      	ldr	r3, [r7, #16]
 80062a8:	f003 0301 	and.w	r3, r3, #1
 80062ac:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80062ae:	693a      	ldr	r2, [r7, #16]
 80062b0:	69bb      	ldr	r3, [r7, #24]
 80062b2:	1ad3      	subs	r3, r2, r3
 80062b4:	085b      	lsrs	r3, r3, #1
 80062b6:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80062b8:	69bb      	ldr	r3, [r7, #24]
 80062ba:	021b      	lsls	r3, r3, #8
 80062bc:	61bb      	str	r3, [r7, #24]
 80062be:	e003      	b.n	80062c8 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80062c0:	2302      	movs	r3, #2
 80062c2:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80062c4:	2300      	movs	r3, #0
 80062c6:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80062c8:	69fb      	ldr	r3, [r7, #28]
 80062ca:	2b01      	cmp	r3, #1
 80062cc:	d902      	bls.n	80062d4 <HAL_I2S_Init+0x134>
 80062ce:	69fb      	ldr	r3, [r7, #28]
 80062d0:	2bff      	cmp	r3, #255	@ 0xff
 80062d2:	d907      	bls.n	80062e4 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062d8:	f043 0210 	orr.w	r2, r3, #16
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 80062e0:	2301      	movs	r3, #1
 80062e2:	e08f      	b.n	8006404 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	691a      	ldr	r2, [r3, #16]
 80062e8:	69bb      	ldr	r3, [r7, #24]
 80062ea:	ea42 0103 	orr.w	r1, r2, r3
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	69fa      	ldr	r2, [r7, #28]
 80062f4:	430a      	orrs	r2, r1
 80062f6:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	69db      	ldr	r3, [r3, #28]
 80062fe:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8006302:	f023 030f 	bic.w	r3, r3, #15
 8006306:	687a      	ldr	r2, [r7, #4]
 8006308:	6851      	ldr	r1, [r2, #4]
 800630a:	687a      	ldr	r2, [r7, #4]
 800630c:	6892      	ldr	r2, [r2, #8]
 800630e:	4311      	orrs	r1, r2
 8006310:	687a      	ldr	r2, [r7, #4]
 8006312:	68d2      	ldr	r2, [r2, #12]
 8006314:	4311      	orrs	r1, r2
 8006316:	687a      	ldr	r2, [r7, #4]
 8006318:	6992      	ldr	r2, [r2, #24]
 800631a:	430a      	orrs	r2, r1
 800631c:	431a      	orrs	r2, r3
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006326:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	6a1b      	ldr	r3, [r3, #32]
 800632c:	2b01      	cmp	r3, #1
 800632e:	d161      	bne.n	80063f4 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	4a38      	ldr	r2, [pc, #224]	@ (8006414 <HAL_I2S_Init+0x274>)
 8006334:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	4a37      	ldr	r2, [pc, #220]	@ (8006418 <HAL_I2S_Init+0x278>)
 800633c:	4293      	cmp	r3, r2
 800633e:	d101      	bne.n	8006344 <HAL_I2S_Init+0x1a4>
 8006340:	4b36      	ldr	r3, [pc, #216]	@ (800641c <HAL_I2S_Init+0x27c>)
 8006342:	e001      	b.n	8006348 <HAL_I2S_Init+0x1a8>
 8006344:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006348:	69db      	ldr	r3, [r3, #28]
 800634a:	687a      	ldr	r2, [r7, #4]
 800634c:	6812      	ldr	r2, [r2, #0]
 800634e:	4932      	ldr	r1, [pc, #200]	@ (8006418 <HAL_I2S_Init+0x278>)
 8006350:	428a      	cmp	r2, r1
 8006352:	d101      	bne.n	8006358 <HAL_I2S_Init+0x1b8>
 8006354:	4a31      	ldr	r2, [pc, #196]	@ (800641c <HAL_I2S_Init+0x27c>)
 8006356:	e001      	b.n	800635c <HAL_I2S_Init+0x1bc>
 8006358:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 800635c:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8006360:	f023 030f 	bic.w	r3, r3, #15
 8006364:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	4a2b      	ldr	r2, [pc, #172]	@ (8006418 <HAL_I2S_Init+0x278>)
 800636c:	4293      	cmp	r3, r2
 800636e:	d101      	bne.n	8006374 <HAL_I2S_Init+0x1d4>
 8006370:	4b2a      	ldr	r3, [pc, #168]	@ (800641c <HAL_I2S_Init+0x27c>)
 8006372:	e001      	b.n	8006378 <HAL_I2S_Init+0x1d8>
 8006374:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006378:	2202      	movs	r2, #2
 800637a:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	4a25      	ldr	r2, [pc, #148]	@ (8006418 <HAL_I2S_Init+0x278>)
 8006382:	4293      	cmp	r3, r2
 8006384:	d101      	bne.n	800638a <HAL_I2S_Init+0x1ea>
 8006386:	4b25      	ldr	r3, [pc, #148]	@ (800641c <HAL_I2S_Init+0x27c>)
 8006388:	e001      	b.n	800638e <HAL_I2S_Init+0x1ee>
 800638a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800638e:	69db      	ldr	r3, [r3, #28]
 8006390:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	685b      	ldr	r3, [r3, #4]
 8006396:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800639a:	d003      	beq.n	80063a4 <HAL_I2S_Init+0x204>
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	685b      	ldr	r3, [r3, #4]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d103      	bne.n	80063ac <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80063a4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80063a8:	613b      	str	r3, [r7, #16]
 80063aa:	e001      	b.n	80063b0 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80063ac:	2300      	movs	r3, #0
 80063ae:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 80063b0:	693b      	ldr	r3, [r7, #16]
 80063b2:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	689b      	ldr	r3, [r3, #8]
 80063b8:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80063ba:	4313      	orrs	r3, r2
 80063bc:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	68db      	ldr	r3, [r3, #12]
 80063c2:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80063c4:	4313      	orrs	r3, r2
 80063c6:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	699b      	ldr	r3, [r3, #24]
 80063cc:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80063ce:	4313      	orrs	r3, r2
 80063d0:	b29a      	uxth	r2, r3
 80063d2:	897b      	ldrh	r3, [r7, #10]
 80063d4:	4313      	orrs	r3, r2
 80063d6:	b29b      	uxth	r3, r3
 80063d8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80063dc:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	4a0d      	ldr	r2, [pc, #52]	@ (8006418 <HAL_I2S_Init+0x278>)
 80063e4:	4293      	cmp	r3, r2
 80063e6:	d101      	bne.n	80063ec <HAL_I2S_Init+0x24c>
 80063e8:	4b0c      	ldr	r3, [pc, #48]	@ (800641c <HAL_I2S_Init+0x27c>)
 80063ea:	e001      	b.n	80063f0 <HAL_I2S_Init+0x250>
 80063ec:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80063f0:	897a      	ldrh	r2, [r7, #10]
 80063f2:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2200      	movs	r2, #0
 80063f8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	2201      	movs	r2, #1
 80063fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8006402:	2300      	movs	r3, #0
}
 8006404:	4618      	mov	r0, r3
 8006406:	3720      	adds	r7, #32
 8006408:	46bd      	mov	sp, r7
 800640a:	bd80      	pop	{r7, pc}
 800640c:	08006b25 	.word	0x08006b25
 8006410:	cccccccd 	.word	0xcccccccd
 8006414:	08006cad 	.word	0x08006cad
 8006418:	40003800 	.word	0x40003800
 800641c:	40003400 	.word	0x40003400

08006420 <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8006420:	b580      	push	{r7, lr}
 8006422:	b086      	sub	sp, #24
 8006424:	af00      	add	r7, sp, #0
 8006426:	60f8      	str	r0, [r7, #12]
 8006428:	60b9      	str	r1, [r7, #8]
 800642a:	4613      	mov	r3, r2
 800642c:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 800642e:	68bb      	ldr	r3, [r7, #8]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d002      	beq.n	800643a <HAL_I2S_Receive_DMA+0x1a>
 8006434:	88fb      	ldrh	r3, [r7, #6]
 8006436:	2b00      	cmp	r3, #0
 8006438:	d101      	bne.n	800643e <HAL_I2S_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 800643a:	2301      	movs	r3, #1
 800643c:	e0a1      	b.n	8006582 <HAL_I2S_Receive_DMA+0x162>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006444:	b2db      	uxtb	r3, r3
 8006446:	2b01      	cmp	r3, #1
 8006448:	d101      	bne.n	800644e <HAL_I2S_Receive_DMA+0x2e>
 800644a:	2302      	movs	r3, #2
 800644c:	e099      	b.n	8006582 <HAL_I2S_Receive_DMA+0x162>
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	2201      	movs	r2, #1
 8006452:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800645c:	b2db      	uxtb	r3, r3
 800645e:	2b01      	cmp	r3, #1
 8006460:	d005      	beq.n	800646e <HAL_I2S_Receive_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	2200      	movs	r2, #0
 8006466:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_BUSY;
 800646a:	2302      	movs	r3, #2
 800646c:	e089      	b.n	8006582 <HAL_I2S_Receive_DMA+0x162>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	2204      	movs	r2, #4
 8006472:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	2200      	movs	r2, #0
 800647a:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pRxBuffPtr = pData;
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	68ba      	ldr	r2, [r7, #8]
 8006480:	62da      	str	r2, [r3, #44]	@ 0x2c

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	69db      	ldr	r3, [r3, #28]
 8006488:	f003 0307 	and.w	r3, r3, #7
 800648c:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 800648e:	697b      	ldr	r3, [r7, #20]
 8006490:	2b03      	cmp	r3, #3
 8006492:	d002      	beq.n	800649a <HAL_I2S_Receive_DMA+0x7a>
 8006494:	697b      	ldr	r3, [r7, #20]
 8006496:	2b05      	cmp	r3, #5
 8006498:	d10a      	bne.n	80064b0 <HAL_I2S_Receive_DMA+0x90>
  {
    hi2s->RxXferSize = (Size << 1U);
 800649a:	88fb      	ldrh	r3, [r7, #6]
 800649c:	005b      	lsls	r3, r3, #1
 800649e:	b29a      	uxth	r2, r3
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = (Size << 1U);
 80064a4:	88fb      	ldrh	r3, [r7, #6]
 80064a6:	005b      	lsls	r3, r3, #1
 80064a8:	b29a      	uxth	r2, r3
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	865a      	strh	r2, [r3, #50]	@ 0x32
 80064ae:	e005      	b.n	80064bc <HAL_I2S_Receive_DMA+0x9c>
  }
  else
  {
    hi2s->RxXferSize = Size;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	88fa      	ldrh	r2, [r7, #6]
 80064b4:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = Size;
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	88fa      	ldrh	r2, [r7, #6]
 80064ba:	865a      	strh	r2, [r3, #50]	@ 0x32
  }

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064c0:	4a32      	ldr	r2, [pc, #200]	@ (800658c <HAL_I2S_Receive_DMA+0x16c>)
 80064c2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064c8:	4a31      	ldr	r2, [pc, #196]	@ (8006590 <HAL_I2S_Receive_DMA+0x170>)
 80064ca:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064d0:	4a30      	ldr	r2, [pc, #192]	@ (8006594 <HAL_I2S_Receive_DMA+0x174>)
 80064d2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	69db      	ldr	r3, [r3, #28]
 80064da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80064de:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80064e2:	d10a      	bne.n	80064fa <HAL_I2S_Receive_DMA+0xda>
  {
    /* Clear the Overrun Flag by a read operation to the SPI_DR register followed by a read
    access to the SPI_SR register. */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80064e4:	2300      	movs	r3, #0
 80064e6:	613b      	str	r3, [r7, #16]
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	68db      	ldr	r3, [r3, #12]
 80064ee:	613b      	str	r3, [r7, #16]
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	689b      	ldr	r3, [r3, #8]
 80064f6:	613b      	str	r3, [r7, #16]
 80064f8:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	330c      	adds	r3, #12
 8006504:	4619      	mov	r1, r3
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800650a:	461a      	mov	r2, r3
                                 hi2s->RxXferSize))
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8006510:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 8006512:	f7fd fba9 	bl	8003c68 <HAL_DMA_Start_IT>
 8006516:	4603      	mov	r3, r0
 8006518:	2b00      	cmp	r3, #0
 800651a:	d00f      	beq.n	800653c <HAL_I2S_Receive_DMA+0x11c>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006520:	f043 0208 	orr.w	r2, r3, #8
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	2201      	movs	r2, #1
 800652c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	2200      	movs	r2, #0
 8006534:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 8006538:	2301      	movs	r3, #1
 800653a:	e022      	b.n	8006582 <HAL_I2S_Receive_DMA+0x162>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	69db      	ldr	r3, [r3, #28]
 8006542:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006546:	2b00      	cmp	r3, #0
 8006548:	d107      	bne.n	800655a <HAL_I2S_Receive_DMA+0x13a>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	69da      	ldr	r2, [r3, #28]
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006558:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	685b      	ldr	r3, [r3, #4]
 8006560:	f003 0301 	and.w	r3, r3, #1
 8006564:	2b00      	cmp	r3, #0
 8006566:	d107      	bne.n	8006578 <HAL_I2S_Receive_DMA+0x158>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	685a      	ldr	r2, [r3, #4]
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f042 0201 	orr.w	r2, r2, #1
 8006576:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	2200      	movs	r2, #0
 800657c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  return HAL_OK;
 8006580:	2300      	movs	r3, #0
}
 8006582:	4618      	mov	r0, r3
 8006584:	3718      	adds	r7, #24
 8006586:	46bd      	mov	sp, r7
 8006588:	bd80      	pop	{r7, pc}
 800658a:	bf00      	nop
 800658c:	08006a03 	.word	0x08006a03
 8006590:	080069c1 	.word	0x080069c1
 8006594:	08006a1f 	.word	0x08006a1f

08006598 <HAL_I2S_DMAStop>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)
{
 8006598:	b580      	push	{r7, lr}
 800659a:	b088      	sub	sp, #32
 800659c:	af00      	add	r7, sp, #0
 800659e:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint32_t tickstart;
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  HAL_StatusTypeDef errorcode = HAL_OK;
 80065a0:	2300      	movs	r3, #0
 80065a2:	77fb      	strb	r3, [r7, #31]
     to call the HAL SPI API under callbacks HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     when calling HAL_DMA_Abort() API the DMA TX or RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     */

  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	685b      	ldr	r3, [r3, #4]
 80065a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80065ac:	d004      	beq.n	80065b8 <HAL_I2S_DMAStop+0x20>
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	685b      	ldr	r3, [r3, #4]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	f040 80d1 	bne.w	800675a <HAL_I2S_DMAStop+0x1c2>
  {
    /* Abort the I2S DMA tx Stream/Channel */
    if (hi2s->hdmatx != NULL)
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d00f      	beq.n	80065e0 <HAL_I2S_DMAStop+0x48>
    {
      /* Disable the I2S DMA tx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065c4:	4618      	mov	r0, r3
 80065c6:	f7fd fba7 	bl	8003d18 <HAL_DMA_Abort>
 80065ca:	4603      	mov	r3, r0
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d007      	beq.n	80065e0 <HAL_I2S_DMAStop+0x48>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065d4:	f043 0208 	orr.w	r2, r3, #8
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	645a      	str	r2, [r3, #68]	@ 0x44
        errorcode = HAL_ERROR;
 80065dc:	2301      	movs	r3, #1
 80065de:	77fb      	strb	r3, [r7, #31]
      }
    }

    /* Wait until TXE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, I2S_TIMEOUT_FLAG) != HAL_OK)
 80065e0:	2364      	movs	r3, #100	@ 0x64
 80065e2:	2201      	movs	r2, #1
 80065e4:	2102      	movs	r1, #2
 80065e6:	6878      	ldr	r0, [r7, #4]
 80065e8:	f000 fb26 	bl	8006c38 <I2S_WaitFlagStateUntilTimeout>
 80065ec:	4603      	mov	r3, r0
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d00b      	beq.n	800660a <HAL_I2S_DMAStop+0x72>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065f6:	f043 0201 	orr.w	r2, r3, #1
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	2201      	movs	r2, #1
 8006602:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      errorcode   = HAL_ERROR;
 8006606:	2301      	movs	r3, #1
 8006608:	77fb      	strb	r3, [r7, #31]
    }

    /* Wait until BSY flag is Reset */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, I2S_TIMEOUT_FLAG) != HAL_OK)
 800660a:	2364      	movs	r3, #100	@ 0x64
 800660c:	2200      	movs	r2, #0
 800660e:	2180      	movs	r1, #128	@ 0x80
 8006610:	6878      	ldr	r0, [r7, #4]
 8006612:	f000 fb11 	bl	8006c38 <I2S_WaitFlagStateUntilTimeout>
 8006616:	4603      	mov	r3, r0
 8006618:	2b00      	cmp	r3, #0
 800661a:	d00b      	beq.n	8006634 <HAL_I2S_DMAStop+0x9c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006620:	f043 0201 	orr.w	r2, r3, #1
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	2201      	movs	r2, #1
 800662c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      errorcode   = HAL_ERROR;
 8006630:	2301      	movs	r3, #1
 8006632:	77fb      	strb	r3, [r7, #31]
    }

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	69da      	ldr	r2, [r3, #28]
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006642:	61da      	str	r2, [r3, #28]

    /* Clear UDR flag */
    __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8006644:	2300      	movs	r3, #0
 8006646:	617b      	str	r3, [r7, #20]
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	689b      	ldr	r3, [r3, #8]
 800664e:	617b      	str	r3, [r7, #20]
 8006650:	697b      	ldr	r3, [r7, #20]

    /* Disable the I2S Tx DMA requests */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	685a      	ldr	r2, [r3, #4]
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f022 0202 	bic.w	r2, r2, #2
 8006660:	605a      	str	r2, [r3, #4]

#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006668:	b2db      	uxtb	r3, r3
 800666a:	2b05      	cmp	r3, #5
 800666c:	f040 8165 	bne.w	800693a <HAL_I2S_DMAStop+0x3a2>
    {
      /* Abort the I2S DMA rx Stream/Channel */
      if (hi2s->hdmarx != NULL)
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006674:	2b00      	cmp	r3, #0
 8006676:	d00f      	beq.n	8006698 <HAL_I2S_DMAStop+0x100>
      {
        /* Disable the I2S DMA rx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800667c:	4618      	mov	r0, r3
 800667e:	f7fd fb4b 	bl	8003d18 <HAL_DMA_Abort>
 8006682:	4603      	mov	r3, r0
 8006684:	2b00      	cmp	r3, #0
 8006686:	d007      	beq.n	8006698 <HAL_I2S_DMAStop+0x100>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800668c:	f043 0208 	orr.w	r2, r3, #8
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	645a      	str	r2, [r3, #68]	@ 0x44
          errorcode = HAL_ERROR;
 8006694:	2301      	movs	r3, #1
 8006696:	77fb      	strb	r3, [r7, #31]
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	4a8a      	ldr	r2, [pc, #552]	@ (80068c8 <HAL_I2S_DMAStop+0x330>)
 800669e:	4293      	cmp	r3, r2
 80066a0:	d101      	bne.n	80066a6 <HAL_I2S_DMAStop+0x10e>
 80066a2:	4b8a      	ldr	r3, [pc, #552]	@ (80068cc <HAL_I2S_DMAStop+0x334>)
 80066a4:	e001      	b.n	80066aa <HAL_I2S_DMAStop+0x112>
 80066a6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80066aa:	69da      	ldr	r2, [r3, #28]
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	4985      	ldr	r1, [pc, #532]	@ (80068c8 <HAL_I2S_DMAStop+0x330>)
 80066b2:	428b      	cmp	r3, r1
 80066b4:	d101      	bne.n	80066ba <HAL_I2S_DMAStop+0x122>
 80066b6:	4b85      	ldr	r3, [pc, #532]	@ (80068cc <HAL_I2S_DMAStop+0x334>)
 80066b8:	e001      	b.n	80066be <HAL_I2S_DMAStop+0x126>
 80066ba:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80066be:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80066c2:	61da      	str	r2, [r3, #28]

      /* Clear OVR flag */
      __HAL_I2SEXT_CLEAR_OVRFLAG(hi2s);
 80066c4:	2300      	movs	r3, #0
 80066c6:	613b      	str	r3, [r7, #16]
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	4a7e      	ldr	r2, [pc, #504]	@ (80068c8 <HAL_I2S_DMAStop+0x330>)
 80066ce:	4293      	cmp	r3, r2
 80066d0:	d101      	bne.n	80066d6 <HAL_I2S_DMAStop+0x13e>
 80066d2:	4b7e      	ldr	r3, [pc, #504]	@ (80068cc <HAL_I2S_DMAStop+0x334>)
 80066d4:	e001      	b.n	80066da <HAL_I2S_DMAStop+0x142>
 80066d6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80066da:	68db      	ldr	r3, [r3, #12]
 80066dc:	613b      	str	r3, [r7, #16]
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	4a79      	ldr	r2, [pc, #484]	@ (80068c8 <HAL_I2S_DMAStop+0x330>)
 80066e4:	4293      	cmp	r3, r2
 80066e6:	d101      	bne.n	80066ec <HAL_I2S_DMAStop+0x154>
 80066e8:	4b78      	ldr	r3, [pc, #480]	@ (80068cc <HAL_I2S_DMAStop+0x334>)
 80066ea:	e001      	b.n	80066f0 <HAL_I2S_DMAStop+0x158>
 80066ec:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80066f0:	689b      	ldr	r3, [r3, #8]
 80066f2:	613b      	str	r3, [r7, #16]
 80066f4:	693b      	ldr	r3, [r7, #16]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	4a73      	ldr	r2, [pc, #460]	@ (80068c8 <HAL_I2S_DMAStop+0x330>)
 80066fc:	4293      	cmp	r3, r2
 80066fe:	d101      	bne.n	8006704 <HAL_I2S_DMAStop+0x16c>
 8006700:	4b72      	ldr	r3, [pc, #456]	@ (80068cc <HAL_I2S_DMAStop+0x334>)
 8006702:	e001      	b.n	8006708 <HAL_I2S_DMAStop+0x170>
 8006704:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006708:	685a      	ldr	r2, [r3, #4]
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	496e      	ldr	r1, [pc, #440]	@ (80068c8 <HAL_I2S_DMAStop+0x330>)
 8006710:	428b      	cmp	r3, r1
 8006712:	d101      	bne.n	8006718 <HAL_I2S_DMAStop+0x180>
 8006714:	4b6d      	ldr	r3, [pc, #436]	@ (80068cc <HAL_I2S_DMAStop+0x334>)
 8006716:	e001      	b.n	800671c <HAL_I2S_DMAStop+0x184>
 8006718:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800671c:	f022 0201 	bic.w	r2, r2, #1
 8006720:	605a      	str	r2, [r3, #4]

      if (hi2s->Init.Mode == I2S_MODE_SLAVE_TX)
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	685b      	ldr	r3, [r3, #4]
 8006726:	2b00      	cmp	r3, #0
 8006728:	d10c      	bne.n	8006744 <HAL_I2S_DMAStop+0x1ac>
      {
        /* Set the error code */
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800672e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	2201      	movs	r2, #1
 800673a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        errorcode = HAL_ERROR;
 800673e:	2301      	movs	r3, #1
 8006740:	77fb      	strb	r3, [r7, #31]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8006742:	e0fa      	b.n	800693a <HAL_I2S_DMAStop+0x3a2>
      }
      else
      {
        /* Read DR to Flush RX Data */
        READ_REG(I2SxEXT(hi2s->Instance)->DR);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	4a5f      	ldr	r2, [pc, #380]	@ (80068c8 <HAL_I2S_DMAStop+0x330>)
 800674a:	4293      	cmp	r3, r2
 800674c:	d101      	bne.n	8006752 <HAL_I2S_DMAStop+0x1ba>
 800674e:	4b5f      	ldr	r3, [pc, #380]	@ (80068cc <HAL_I2S_DMAStop+0x334>)
 8006750:	e001      	b.n	8006756 <HAL_I2S_DMAStop+0x1be>
 8006752:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006756:	68db      	ldr	r3, [r3, #12]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8006758:	e0ef      	b.n	800693a <HAL_I2S_DMAStop+0x3a2>
      }
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  }

  else if ((hi2s->Init.Mode == I2S_MODE_MASTER_RX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_RX))
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	685b      	ldr	r3, [r3, #4]
 800675e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006762:	d005      	beq.n	8006770 <HAL_I2S_DMAStop+0x1d8>
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	685b      	ldr	r3, [r3, #4]
 8006768:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800676c:	f040 80e5 	bne.w	800693a <HAL_I2S_DMAStop+0x3a2>
  {
    /* Abort the I2S DMA rx Stream/Channel */
    if (hi2s->hdmarx != NULL)
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006774:	2b00      	cmp	r3, #0
 8006776:	d00f      	beq.n	8006798 <HAL_I2S_DMAStop+0x200>
    {
      /* Disable the I2S DMA rx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800677c:	4618      	mov	r0, r3
 800677e:	f7fd facb 	bl	8003d18 <HAL_DMA_Abort>
 8006782:	4603      	mov	r3, r0
 8006784:	2b00      	cmp	r3, #0
 8006786:	d007      	beq.n	8006798 <HAL_I2S_DMAStop+0x200>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800678c:	f043 0208 	orr.w	r2, r3, #8
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	645a      	str	r2, [r3, #68]	@ 0x44
        errorcode = HAL_ERROR;
 8006794:	2301      	movs	r3, #1
 8006796:	77fb      	strb	r3, [r7, #31]
      }
    }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800679e:	b2db      	uxtb	r3, r3
 80067a0:	2b05      	cmp	r3, #5
 80067a2:	f040 809a 	bne.w	80068da <HAL_I2S_DMAStop+0x342>
    {
      /* Abort the I2S DMA tx Stream/Channel */
      if (hi2s->hdmatx != NULL)
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d00f      	beq.n	80067ce <HAL_I2S_DMAStop+0x236>
      {
        /* Disable the I2S DMA tx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067b2:	4618      	mov	r0, r3
 80067b4:	f7fd fab0 	bl	8003d18 <HAL_DMA_Abort>
 80067b8:	4603      	mov	r3, r0
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d007      	beq.n	80067ce <HAL_I2S_DMAStop+0x236>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067c2:	f043 0208 	orr.w	r2, r3, #8
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	645a      	str	r2, [r3, #68]	@ 0x44
          errorcode = HAL_ERROR;
 80067ca:	2301      	movs	r3, #1
 80067cc:	77fb      	strb	r3, [r7, #31]
        }
      }

      tickstart = HAL_GetTick();
 80067ce:	f7fd f85b 	bl	8003888 <HAL_GetTick>
 80067d2:	61b8      	str	r0, [r7, #24]

      /* Wait until TXE flag is set */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 80067d4:	e012      	b.n	80067fc <HAL_I2S_DMAStop+0x264>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 80067d6:	f7fd f857 	bl	8003888 <HAL_GetTick>
 80067da:	4602      	mov	r2, r0
 80067dc:	69bb      	ldr	r3, [r7, #24]
 80067de:	1ad3      	subs	r3, r2, r3
 80067e0:	2b64      	cmp	r3, #100	@ 0x64
 80067e2:	d90b      	bls.n	80067fc <HAL_I2S_DMAStop+0x264>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067e8:	f043 0201 	orr.w	r2, r3, #1
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2201      	movs	r2, #1
 80067f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          errorcode   = HAL_ERROR;
 80067f8:	2301      	movs	r3, #1
 80067fa:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	4a31      	ldr	r2, [pc, #196]	@ (80068c8 <HAL_I2S_DMAStop+0x330>)
 8006802:	4293      	cmp	r3, r2
 8006804:	d101      	bne.n	800680a <HAL_I2S_DMAStop+0x272>
 8006806:	4b31      	ldr	r3, [pc, #196]	@ (80068cc <HAL_I2S_DMAStop+0x334>)
 8006808:	e001      	b.n	800680e <HAL_I2S_DMAStop+0x276>
 800680a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800680e:	689b      	ldr	r3, [r3, #8]
 8006810:	f003 0302 	and.w	r3, r3, #2
 8006814:	2b02      	cmp	r3, #2
 8006816:	d1de      	bne.n	80067d6 <HAL_I2S_DMAStop+0x23e>
        }
      }

      /* Wait until BSY flag is Reset */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 8006818:	e012      	b.n	8006840 <HAL_I2S_DMAStop+0x2a8>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 800681a:	f7fd f835 	bl	8003888 <HAL_GetTick>
 800681e:	4602      	mov	r2, r0
 8006820:	69bb      	ldr	r3, [r7, #24]
 8006822:	1ad3      	subs	r3, r2, r3
 8006824:	2b64      	cmp	r3, #100	@ 0x64
 8006826:	d90b      	bls.n	8006840 <HAL_I2S_DMAStop+0x2a8>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800682c:	f043 0201 	orr.w	r2, r3, #1
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2201      	movs	r2, #1
 8006838:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          errorcode   = HAL_ERROR;
 800683c:	2301      	movs	r3, #1
 800683e:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	4a20      	ldr	r2, [pc, #128]	@ (80068c8 <HAL_I2S_DMAStop+0x330>)
 8006846:	4293      	cmp	r3, r2
 8006848:	d101      	bne.n	800684e <HAL_I2S_DMAStop+0x2b6>
 800684a:	4b20      	ldr	r3, [pc, #128]	@ (80068cc <HAL_I2S_DMAStop+0x334>)
 800684c:	e001      	b.n	8006852 <HAL_I2S_DMAStop+0x2ba>
 800684e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006852:	689b      	ldr	r3, [r3, #8]
 8006854:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006858:	2b80      	cmp	r3, #128	@ 0x80
 800685a:	d0de      	beq.n	800681a <HAL_I2S_DMAStop+0x282>
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	4a19      	ldr	r2, [pc, #100]	@ (80068c8 <HAL_I2S_DMAStop+0x330>)
 8006862:	4293      	cmp	r3, r2
 8006864:	d101      	bne.n	800686a <HAL_I2S_DMAStop+0x2d2>
 8006866:	4b19      	ldr	r3, [pc, #100]	@ (80068cc <HAL_I2S_DMAStop+0x334>)
 8006868:	e001      	b.n	800686e <HAL_I2S_DMAStop+0x2d6>
 800686a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800686e:	69da      	ldr	r2, [r3, #28]
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	4914      	ldr	r1, [pc, #80]	@ (80068c8 <HAL_I2S_DMAStop+0x330>)
 8006876:	428b      	cmp	r3, r1
 8006878:	d101      	bne.n	800687e <HAL_I2S_DMAStop+0x2e6>
 800687a:	4b14      	ldr	r3, [pc, #80]	@ (80068cc <HAL_I2S_DMAStop+0x334>)
 800687c:	e001      	b.n	8006882 <HAL_I2S_DMAStop+0x2ea>
 800687e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006882:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006886:	61da      	str	r2, [r3, #28]

      /* Clear UDR flag */
      __HAL_I2SEXT_CLEAR_UDRFLAG(hi2s);
 8006888:	2300      	movs	r3, #0
 800688a:	60fb      	str	r3, [r7, #12]
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	4a0d      	ldr	r2, [pc, #52]	@ (80068c8 <HAL_I2S_DMAStop+0x330>)
 8006892:	4293      	cmp	r3, r2
 8006894:	d101      	bne.n	800689a <HAL_I2S_DMAStop+0x302>
 8006896:	4b0d      	ldr	r3, [pc, #52]	@ (80068cc <HAL_I2S_DMAStop+0x334>)
 8006898:	e001      	b.n	800689e <HAL_I2S_DMAStop+0x306>
 800689a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800689e:	689b      	ldr	r3, [r3, #8]
 80068a0:	60fb      	str	r3, [r7, #12]
 80068a2:	68fb      	ldr	r3, [r7, #12]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	4a07      	ldr	r2, [pc, #28]	@ (80068c8 <HAL_I2S_DMAStop+0x330>)
 80068aa:	4293      	cmp	r3, r2
 80068ac:	d101      	bne.n	80068b2 <HAL_I2S_DMAStop+0x31a>
 80068ae:	4b07      	ldr	r3, [pc, #28]	@ (80068cc <HAL_I2S_DMAStop+0x334>)
 80068b0:	e001      	b.n	80068b6 <HAL_I2S_DMAStop+0x31e>
 80068b2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80068b6:	685a      	ldr	r2, [r3, #4]
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	4902      	ldr	r1, [pc, #8]	@ (80068c8 <HAL_I2S_DMAStop+0x330>)
 80068be:	428b      	cmp	r3, r1
 80068c0:	d106      	bne.n	80068d0 <HAL_I2S_DMAStop+0x338>
 80068c2:	4b02      	ldr	r3, [pc, #8]	@ (80068cc <HAL_I2S_DMAStop+0x334>)
 80068c4:	e006      	b.n	80068d4 <HAL_I2S_DMAStop+0x33c>
 80068c6:	bf00      	nop
 80068c8:	40003800 	.word	0x40003800
 80068cc:	40003400 	.word	0x40003400
 80068d0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80068d4:	f022 0202 	bic.w	r2, r2, #2
 80068d8:	605a      	str	r2, [r3, #4]
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	69da      	ldr	r2, [r3, #28]
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80068e8:	61da      	str	r2, [r3, #28]

    /* Clear OVR flag */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80068ea:	2300      	movs	r3, #0
 80068ec:	60bb      	str	r3, [r7, #8]
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	68db      	ldr	r3, [r3, #12]
 80068f4:	60bb      	str	r3, [r7, #8]
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	689b      	ldr	r3, [r3, #8]
 80068fc:	60bb      	str	r3, [r7, #8]
 80068fe:	68bb      	ldr	r3, [r7, #8]

    /* Disable the I2S Rx DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	685a      	ldr	r2, [r3, #4]
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	f022 0201 	bic.w	r2, r2, #1
 800690e:	605a      	str	r2, [r3, #4]

    if (hi2s->Init.Mode == I2S_MODE_SLAVE_RX)
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	685b      	ldr	r3, [r3, #4]
 8006914:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006918:	d10c      	bne.n	8006934 <HAL_I2S_DMAStop+0x39c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800691e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	2201      	movs	r2, #1
 800692a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      errorcode = HAL_ERROR;
 800692e:	2301      	movs	r3, #1
 8006930:	77fb      	strb	r3, [r7, #31]
 8006932:	e002      	b.n	800693a <HAL_I2S_DMAStop+0x3a2>
    }
    else
    {
      /* Read DR to Flush RX Data */
      READ_REG((hi2s->Instance)->DR);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	68db      	ldr	r3, [r3, #12]
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	2201      	movs	r2, #1
 800693e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return errorcode;
 8006942:	7ffb      	ldrb	r3, [r7, #31]
}
 8006944:	4618      	mov	r0, r3
 8006946:	3720      	adds	r7, #32
 8006948:	46bd      	mov	sp, r7
 800694a:	bd80      	pop	{r7, pc}

0800694c <HAL_I2S_IRQHandler>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800694c:	b580      	push	{r7, lr}
 800694e:	b082      	sub	sp, #8
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
  /* Call the IrqHandler ISR set during HAL_I2S_INIT */
  hi2s->IrqHandlerISR(hi2s);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006958:	6878      	ldr	r0, [r7, #4]
 800695a:	4798      	blx	r3
}
 800695c:	bf00      	nop
 800695e:	3708      	adds	r7, #8
 8006960:	46bd      	mov	sp, r7
 8006962:	bd80      	pop	{r7, pc}

08006964 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006964:	b480      	push	{r7}
 8006966:	b083      	sub	sp, #12
 8006968:	af00      	add	r7, sp, #0
 800696a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 800696c:	bf00      	nop
 800696e:	370c      	adds	r7, #12
 8006970:	46bd      	mov	sp, r7
 8006972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006976:	4770      	bx	lr

08006978 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8006978:	b480      	push	{r7}
 800697a:	b083      	sub	sp, #12
 800697c:	af00      	add	r7, sp, #0
 800697e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8006980:	bf00      	nop
 8006982:	370c      	adds	r7, #12
 8006984:	46bd      	mov	sp, r7
 8006986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800698a:	4770      	bx	lr

0800698c <HAL_I2S_GetState>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL state
  */
HAL_I2S_StateTypeDef HAL_I2S_GetState(I2S_HandleTypeDef *hi2s)
{
 800698c:	b480      	push	{r7}
 800698e:	b083      	sub	sp, #12
 8006990:	af00      	add	r7, sp, #0
 8006992:	6078      	str	r0, [r7, #4]
  return hi2s->State;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800699a:	b2db      	uxtb	r3, r3
}
 800699c:	4618      	mov	r0, r3
 800699e:	370c      	adds	r7, #12
 80069a0:	46bd      	mov	sp, r7
 80069a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a6:	4770      	bx	lr

080069a8 <HAL_I2S_GetError>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval I2S Error Code
  */
uint32_t HAL_I2S_GetError(I2S_HandleTypeDef *hi2s)
{
 80069a8:	b480      	push	{r7}
 80069aa:	b083      	sub	sp, #12
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	6078      	str	r0, [r7, #4]
  return hi2s->ErrorCode;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
}
 80069b4:	4618      	mov	r0, r3
 80069b6:	370c      	adds	r7, #12
 80069b8:	46bd      	mov	sp, r7
 80069ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069be:	4770      	bx	lr

080069c0 <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 80069c0:	b580      	push	{r7, lr}
 80069c2:	b084      	sub	sp, #16
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069cc:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	69db      	ldr	r3, [r3, #28]
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d10e      	bne.n	80069f4 <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	685a      	ldr	r2, [r3, #4]
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	f022 0201 	bic.w	r2, r2, #1
 80069e4:	605a      	str	r2, [r3, #4]
    hi2s->RxXferCount = 0U;
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	2200      	movs	r2, #0
 80069ea:	865a      	strh	r2, [r3, #50]	@ 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	2201      	movs	r2, #1
 80069f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 80069f4:	68f8      	ldr	r0, [r7, #12]
 80069f6:	f7fa fe6d 	bl	80016d4 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80069fa:	bf00      	nop
 80069fc:	3710      	adds	r7, #16
 80069fe:	46bd      	mov	sp, r7
 8006a00:	bd80      	pop	{r7, pc}

08006a02 <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006a02:	b580      	push	{r7, lr}
 8006a04:	b084      	sub	sp, #16
 8006a06:	af00      	add	r7, sp, #0
 8006a08:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a0e:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 8006a10:	68f8      	ldr	r0, [r7, #12]
 8006a12:	f7fa feb9 	bl	8001788 <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8006a16:	bf00      	nop
 8006a18:	3710      	adds	r7, #16
 8006a1a:	46bd      	mov	sp, r7
 8006a1c:	bd80      	pop	{r7, pc}

08006a1e <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8006a1e:	b580      	push	{r7, lr}
 8006a20:	b084      	sub	sp, #16
 8006a22:	af00      	add	r7, sp, #0
 8006a24:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a2a:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	685a      	ldr	r2, [r3, #4]
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	f022 0203 	bic.w	r2, r2, #3
 8006a3a:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	2200      	movs	r2, #0
 8006a40:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	2200      	movs	r2, #0
 8006a46:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	2201      	movs	r2, #1
 8006a4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a54:	f043 0208 	orr.w	r2, r3, #8
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8006a5c:	68f8      	ldr	r0, [r7, #12]
 8006a5e:	f7ff ff8b 	bl	8006978 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8006a62:	bf00      	nop
 8006a64:	3710      	adds	r7, #16
 8006a66:	46bd      	mov	sp, r7
 8006a68:	bd80      	pop	{r7, pc}

08006a6a <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8006a6a:	b580      	push	{r7, lr}
 8006a6c:	b082      	sub	sp, #8
 8006a6e:	af00      	add	r7, sp, #0
 8006a70:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a76:	881a      	ldrh	r2, [r3, #0]
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a82:	1c9a      	adds	r2, r3, #2
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a8c:	b29b      	uxth	r3, r3
 8006a8e:	3b01      	subs	r3, #1
 8006a90:	b29a      	uxth	r2, r3
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a9a:	b29b      	uxth	r3, r3
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d10e      	bne.n	8006abe <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	685a      	ldr	r2, [r3, #4]
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006aae:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	2201      	movs	r2, #1
 8006ab4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8006ab8:	6878      	ldr	r0, [r7, #4]
 8006aba:	f7ff ff53 	bl	8006964 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8006abe:	bf00      	nop
 8006ac0:	3708      	adds	r7, #8
 8006ac2:	46bd      	mov	sp, r7
 8006ac4:	bd80      	pop	{r7, pc}

08006ac6 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8006ac6:	b580      	push	{r7, lr}
 8006ac8:	b082      	sub	sp, #8
 8006aca:	af00      	add	r7, sp, #0
 8006acc:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	68da      	ldr	r2, [r3, #12]
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ad8:	b292      	uxth	r2, r2
 8006ada:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ae0:	1c9a      	adds	r2, r3, #2
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006aea:	b29b      	uxth	r3, r3
 8006aec:	3b01      	subs	r3, #1
 8006aee:	b29a      	uxth	r2, r3
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006af8:	b29b      	uxth	r3, r3
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d10e      	bne.n	8006b1c <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	685a      	ldr	r2, [r3, #4]
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006b0c:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	2201      	movs	r2, #1
 8006b12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8006b16:	6878      	ldr	r0, [r7, #4]
 8006b18:	f7fa fddc 	bl	80016d4 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8006b1c:	bf00      	nop
 8006b1e:	3708      	adds	r7, #8
 8006b20:	46bd      	mov	sp, r7
 8006b22:	bd80      	pop	{r7, pc}

08006b24 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8006b24:	b580      	push	{r7, lr}
 8006b26:	b086      	sub	sp, #24
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	689b      	ldr	r3, [r3, #8]
 8006b32:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006b3a:	b2db      	uxtb	r3, r3
 8006b3c:	2b04      	cmp	r3, #4
 8006b3e:	d13a      	bne.n	8006bb6 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8006b40:	697b      	ldr	r3, [r7, #20]
 8006b42:	f003 0301 	and.w	r3, r3, #1
 8006b46:	2b01      	cmp	r3, #1
 8006b48:	d109      	bne.n	8006b5e <I2S_IRQHandler+0x3a>
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	685b      	ldr	r3, [r3, #4]
 8006b50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b54:	2b40      	cmp	r3, #64	@ 0x40
 8006b56:	d102      	bne.n	8006b5e <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8006b58:	6878      	ldr	r0, [r7, #4]
 8006b5a:	f7ff ffb4 	bl	8006ac6 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8006b5e:	697b      	ldr	r3, [r7, #20]
 8006b60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b64:	2b40      	cmp	r3, #64	@ 0x40
 8006b66:	d126      	bne.n	8006bb6 <I2S_IRQHandler+0x92>
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	685b      	ldr	r3, [r3, #4]
 8006b6e:	f003 0320 	and.w	r3, r3, #32
 8006b72:	2b20      	cmp	r3, #32
 8006b74:	d11f      	bne.n	8006bb6 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	685a      	ldr	r2, [r3, #4]
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006b84:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8006b86:	2300      	movs	r3, #0
 8006b88:	613b      	str	r3, [r7, #16]
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	68db      	ldr	r3, [r3, #12]
 8006b90:	613b      	str	r3, [r7, #16]
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	689b      	ldr	r3, [r3, #8]
 8006b98:	613b      	str	r3, [r7, #16]
 8006b9a:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	2201      	movs	r2, #1
 8006ba0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ba8:	f043 0202 	orr.w	r2, r3, #2
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006bb0:	6878      	ldr	r0, [r7, #4]
 8006bb2:	f7ff fee1 	bl	8006978 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006bbc:	b2db      	uxtb	r3, r3
 8006bbe:	2b03      	cmp	r3, #3
 8006bc0:	d136      	bne.n	8006c30 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8006bc2:	697b      	ldr	r3, [r7, #20]
 8006bc4:	f003 0302 	and.w	r3, r3, #2
 8006bc8:	2b02      	cmp	r3, #2
 8006bca:	d109      	bne.n	8006be0 <I2S_IRQHandler+0xbc>
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	685b      	ldr	r3, [r3, #4]
 8006bd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006bd6:	2b80      	cmp	r3, #128	@ 0x80
 8006bd8:	d102      	bne.n	8006be0 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8006bda:	6878      	ldr	r0, [r7, #4]
 8006bdc:	f7ff ff45 	bl	8006a6a <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8006be0:	697b      	ldr	r3, [r7, #20]
 8006be2:	f003 0308 	and.w	r3, r3, #8
 8006be6:	2b08      	cmp	r3, #8
 8006be8:	d122      	bne.n	8006c30 <I2S_IRQHandler+0x10c>
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	685b      	ldr	r3, [r3, #4]
 8006bf0:	f003 0320 	and.w	r3, r3, #32
 8006bf4:	2b20      	cmp	r3, #32
 8006bf6:	d11b      	bne.n	8006c30 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	685a      	ldr	r2, [r3, #4]
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006c06:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8006c08:	2300      	movs	r3, #0
 8006c0a:	60fb      	str	r3, [r7, #12]
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	689b      	ldr	r3, [r3, #8]
 8006c12:	60fb      	str	r3, [r7, #12]
 8006c14:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	2201      	movs	r2, #1
 8006c1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c22:	f043 0204 	orr.w	r2, r3, #4
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006c2a:	6878      	ldr	r0, [r7, #4]
 8006c2c:	f7ff fea4 	bl	8006978 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006c30:	bf00      	nop
 8006c32:	3718      	adds	r7, #24
 8006c34:	46bd      	mov	sp, r7
 8006c36:	bd80      	pop	{r7, pc}

08006c38 <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 8006c38:	b580      	push	{r7, lr}
 8006c3a:	b086      	sub	sp, #24
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	60f8      	str	r0, [r7, #12]
 8006c40:	60b9      	str	r1, [r7, #8]
 8006c42:	603b      	str	r3, [r7, #0]
 8006c44:	4613      	mov	r3, r2
 8006c46:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8006c48:	f7fc fe1e 	bl	8003888 <HAL_GetTick>
 8006c4c:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8006c4e:	e018      	b.n	8006c82 <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006c50:	683b      	ldr	r3, [r7, #0]
 8006c52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c56:	d014      	beq.n	8006c82 <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 8006c58:	f7fc fe16 	bl	8003888 <HAL_GetTick>
 8006c5c:	4602      	mov	r2, r0
 8006c5e:	697b      	ldr	r3, [r7, #20]
 8006c60:	1ad3      	subs	r3, r2, r3
 8006c62:	683a      	ldr	r2, [r7, #0]
 8006c64:	429a      	cmp	r2, r3
 8006c66:	d902      	bls.n	8006c6e <I2S_WaitFlagStateUntilTimeout+0x36>
 8006c68:	683b      	ldr	r3, [r7, #0]
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d109      	bne.n	8006c82 <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	2201      	movs	r2, #1
 8006c72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	2200      	movs	r2, #0
 8006c7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 8006c7e:	2303      	movs	r3, #3
 8006c80:	e00f      	b.n	8006ca2 <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	689a      	ldr	r2, [r3, #8]
 8006c88:	68bb      	ldr	r3, [r7, #8]
 8006c8a:	4013      	ands	r3, r2
 8006c8c:	68ba      	ldr	r2, [r7, #8]
 8006c8e:	429a      	cmp	r2, r3
 8006c90:	bf0c      	ite	eq
 8006c92:	2301      	moveq	r3, #1
 8006c94:	2300      	movne	r3, #0
 8006c96:	b2db      	uxtb	r3, r3
 8006c98:	461a      	mov	r2, r3
 8006c9a:	79fb      	ldrb	r3, [r7, #7]
 8006c9c:	429a      	cmp	r2, r3
 8006c9e:	d1d7      	bne.n	8006c50 <I2S_WaitFlagStateUntilTimeout+0x18>
      }
    }
  }
  return HAL_OK;
 8006ca0:	2300      	movs	r3, #0
}
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	3718      	adds	r7, #24
 8006ca6:	46bd      	mov	sp, r7
 8006ca8:	bd80      	pop	{r7, pc}
	...

08006cac <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8006cac:	b580      	push	{r7, lr}
 8006cae:	b088      	sub	sp, #32
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	689b      	ldr	r3, [r3, #8]
 8006cba:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	4a92      	ldr	r2, [pc, #584]	@ (8006f0c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006cc2:	4293      	cmp	r3, r2
 8006cc4:	d101      	bne.n	8006cca <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8006cc6:	4b92      	ldr	r3, [pc, #584]	@ (8006f10 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006cc8:	e001      	b.n	8006cce <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8006cca:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006cce:	689b      	ldr	r3, [r3, #8]
 8006cd0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	685b      	ldr	r3, [r3, #4]
 8006cd8:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	4a8b      	ldr	r2, [pc, #556]	@ (8006f0c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006ce0:	4293      	cmp	r3, r2
 8006ce2:	d101      	bne.n	8006ce8 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8006ce4:	4b8a      	ldr	r3, [pc, #552]	@ (8006f10 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006ce6:	e001      	b.n	8006cec <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8006ce8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006cec:	685b      	ldr	r3, [r3, #4]
 8006cee:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	685b      	ldr	r3, [r3, #4]
 8006cf4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006cf8:	d004      	beq.n	8006d04 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	685b      	ldr	r3, [r3, #4]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	f040 8099 	bne.w	8006e36 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8006d04:	69fb      	ldr	r3, [r7, #28]
 8006d06:	f003 0302 	and.w	r3, r3, #2
 8006d0a:	2b02      	cmp	r3, #2
 8006d0c:	d107      	bne.n	8006d1e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8006d0e:	697b      	ldr	r3, [r7, #20]
 8006d10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d002      	beq.n	8006d1e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8006d18:	6878      	ldr	r0, [r7, #4]
 8006d1a:	f000 f925 	bl	8006f68 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8006d1e:	69bb      	ldr	r3, [r7, #24]
 8006d20:	f003 0301 	and.w	r3, r3, #1
 8006d24:	2b01      	cmp	r3, #1
 8006d26:	d107      	bne.n	8006d38 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8006d28:	693b      	ldr	r3, [r7, #16]
 8006d2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d002      	beq.n	8006d38 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8006d32:	6878      	ldr	r0, [r7, #4]
 8006d34:	f000 f9c8 	bl	80070c8 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8006d38:	69bb      	ldr	r3, [r7, #24]
 8006d3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d3e:	2b40      	cmp	r3, #64	@ 0x40
 8006d40:	d13a      	bne.n	8006db8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8006d42:	693b      	ldr	r3, [r7, #16]
 8006d44:	f003 0320 	and.w	r3, r3, #32
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d035      	beq.n	8006db8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	4a6e      	ldr	r2, [pc, #440]	@ (8006f0c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006d52:	4293      	cmp	r3, r2
 8006d54:	d101      	bne.n	8006d5a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8006d56:	4b6e      	ldr	r3, [pc, #440]	@ (8006f10 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006d58:	e001      	b.n	8006d5e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8006d5a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006d5e:	685a      	ldr	r2, [r3, #4]
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	4969      	ldr	r1, [pc, #420]	@ (8006f0c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006d66:	428b      	cmp	r3, r1
 8006d68:	d101      	bne.n	8006d6e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8006d6a:	4b69      	ldr	r3, [pc, #420]	@ (8006f10 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006d6c:	e001      	b.n	8006d72 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8006d6e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006d72:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006d76:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	685a      	ldr	r2, [r3, #4]
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006d86:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8006d88:	2300      	movs	r3, #0
 8006d8a:	60fb      	str	r3, [r7, #12]
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	68db      	ldr	r3, [r3, #12]
 8006d92:	60fb      	str	r3, [r7, #12]
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	689b      	ldr	r3, [r3, #8]
 8006d9a:	60fb      	str	r3, [r7, #12]
 8006d9c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	2201      	movs	r2, #1
 8006da2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006daa:	f043 0202 	orr.w	r2, r3, #2
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006db2:	6878      	ldr	r0, [r7, #4]
 8006db4:	f7ff fde0 	bl	8006978 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006db8:	69fb      	ldr	r3, [r7, #28]
 8006dba:	f003 0308 	and.w	r3, r3, #8
 8006dbe:	2b08      	cmp	r3, #8
 8006dc0:	f040 80c3 	bne.w	8006f4a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8006dc4:	697b      	ldr	r3, [r7, #20]
 8006dc6:	f003 0320 	and.w	r3, r3, #32
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	f000 80bd 	beq.w	8006f4a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	685a      	ldr	r2, [r3, #4]
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006dde:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	4a49      	ldr	r2, [pc, #292]	@ (8006f0c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006de6:	4293      	cmp	r3, r2
 8006de8:	d101      	bne.n	8006dee <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8006dea:	4b49      	ldr	r3, [pc, #292]	@ (8006f10 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006dec:	e001      	b.n	8006df2 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8006dee:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006df2:	685a      	ldr	r2, [r3, #4]
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	4944      	ldr	r1, [pc, #272]	@ (8006f0c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006dfa:	428b      	cmp	r3, r1
 8006dfc:	d101      	bne.n	8006e02 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8006dfe:	4b44      	ldr	r3, [pc, #272]	@ (8006f10 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006e00:	e001      	b.n	8006e06 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8006e02:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006e06:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006e0a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8006e0c:	2300      	movs	r3, #0
 8006e0e:	60bb      	str	r3, [r7, #8]
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	689b      	ldr	r3, [r3, #8]
 8006e16:	60bb      	str	r3, [r7, #8]
 8006e18:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	2201      	movs	r2, #1
 8006e1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e26:	f043 0204 	orr.w	r2, r3, #4
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006e2e:	6878      	ldr	r0, [r7, #4]
 8006e30:	f7ff fda2 	bl	8006978 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006e34:	e089      	b.n	8006f4a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8006e36:	69bb      	ldr	r3, [r7, #24]
 8006e38:	f003 0302 	and.w	r3, r3, #2
 8006e3c:	2b02      	cmp	r3, #2
 8006e3e:	d107      	bne.n	8006e50 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8006e40:	693b      	ldr	r3, [r7, #16]
 8006e42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d002      	beq.n	8006e50 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8006e4a:	6878      	ldr	r0, [r7, #4]
 8006e4c:	f000 f8be 	bl	8006fcc <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8006e50:	69fb      	ldr	r3, [r7, #28]
 8006e52:	f003 0301 	and.w	r3, r3, #1
 8006e56:	2b01      	cmp	r3, #1
 8006e58:	d107      	bne.n	8006e6a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8006e5a:	697b      	ldr	r3, [r7, #20]
 8006e5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d002      	beq.n	8006e6a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8006e64:	6878      	ldr	r0, [r7, #4]
 8006e66:	f000 f8fd 	bl	8007064 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006e6a:	69fb      	ldr	r3, [r7, #28]
 8006e6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e70:	2b40      	cmp	r3, #64	@ 0x40
 8006e72:	d12f      	bne.n	8006ed4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8006e74:	697b      	ldr	r3, [r7, #20]
 8006e76:	f003 0320 	and.w	r3, r3, #32
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d02a      	beq.n	8006ed4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	685a      	ldr	r2, [r3, #4]
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006e8c:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	4a1e      	ldr	r2, [pc, #120]	@ (8006f0c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006e94:	4293      	cmp	r3, r2
 8006e96:	d101      	bne.n	8006e9c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8006e98:	4b1d      	ldr	r3, [pc, #116]	@ (8006f10 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006e9a:	e001      	b.n	8006ea0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8006e9c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006ea0:	685a      	ldr	r2, [r3, #4]
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	4919      	ldr	r1, [pc, #100]	@ (8006f0c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006ea8:	428b      	cmp	r3, r1
 8006eaa:	d101      	bne.n	8006eb0 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8006eac:	4b18      	ldr	r3, [pc, #96]	@ (8006f10 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006eae:	e001      	b.n	8006eb4 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8006eb0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006eb4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006eb8:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	2201      	movs	r2, #1
 8006ebe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ec6:	f043 0202 	orr.w	r2, r3, #2
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006ece:	6878      	ldr	r0, [r7, #4]
 8006ed0:	f7ff fd52 	bl	8006978 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8006ed4:	69bb      	ldr	r3, [r7, #24]
 8006ed6:	f003 0308 	and.w	r3, r3, #8
 8006eda:	2b08      	cmp	r3, #8
 8006edc:	d136      	bne.n	8006f4c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8006ede:	693b      	ldr	r3, [r7, #16]
 8006ee0:	f003 0320 	and.w	r3, r3, #32
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d031      	beq.n	8006f4c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	4a07      	ldr	r2, [pc, #28]	@ (8006f0c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006eee:	4293      	cmp	r3, r2
 8006ef0:	d101      	bne.n	8006ef6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8006ef2:	4b07      	ldr	r3, [pc, #28]	@ (8006f10 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006ef4:	e001      	b.n	8006efa <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8006ef6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006efa:	685a      	ldr	r2, [r3, #4]
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	4902      	ldr	r1, [pc, #8]	@ (8006f0c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006f02:	428b      	cmp	r3, r1
 8006f04:	d106      	bne.n	8006f14 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8006f06:	4b02      	ldr	r3, [pc, #8]	@ (8006f10 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006f08:	e006      	b.n	8006f18 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8006f0a:	bf00      	nop
 8006f0c:	40003800 	.word	0x40003800
 8006f10:	40003400 	.word	0x40003400
 8006f14:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006f18:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006f1c:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	685a      	ldr	r2, [r3, #4]
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006f2c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	2201      	movs	r2, #1
 8006f32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f3a:	f043 0204 	orr.w	r2, r3, #4
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006f42:	6878      	ldr	r0, [r7, #4]
 8006f44:	f7ff fd18 	bl	8006978 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006f48:	e000      	b.n	8006f4c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006f4a:	bf00      	nop
}
 8006f4c:	bf00      	nop
 8006f4e:	3720      	adds	r7, #32
 8006f50:	46bd      	mov	sp, r7
 8006f52:	bd80      	pop	{r7, pc}

08006f54 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006f54:	b480      	push	{r7}
 8006f56:	b083      	sub	sp, #12
 8006f58:	af00      	add	r7, sp, #0
 8006f5a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8006f5c:	bf00      	nop
 8006f5e:	370c      	adds	r7, #12
 8006f60:	46bd      	mov	sp, r7
 8006f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f66:	4770      	bx	lr

08006f68 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8006f68:	b580      	push	{r7, lr}
 8006f6a:	b082      	sub	sp, #8
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f74:	1c99      	adds	r1, r3, #2
 8006f76:	687a      	ldr	r2, [r7, #4]
 8006f78:	6251      	str	r1, [r2, #36]	@ 0x24
 8006f7a:	881a      	ldrh	r2, [r3, #0]
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f86:	b29b      	uxth	r3, r3
 8006f88:	3b01      	subs	r3, #1
 8006f8a:	b29a      	uxth	r2, r3
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f94:	b29b      	uxth	r3, r3
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d113      	bne.n	8006fc2 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	685a      	ldr	r2, [r3, #4]
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006fa8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006fae:	b29b      	uxth	r3, r3
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d106      	bne.n	8006fc2 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2201      	movs	r2, #1
 8006fb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006fbc:	6878      	ldr	r0, [r7, #4]
 8006fbe:	f7ff ffc9 	bl	8006f54 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006fc2:	bf00      	nop
 8006fc4:	3708      	adds	r7, #8
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	bd80      	pop	{r7, pc}
	...

08006fcc <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8006fcc:	b580      	push	{r7, lr}
 8006fce:	b082      	sub	sp, #8
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fd8:	1c99      	adds	r1, r3, #2
 8006fda:	687a      	ldr	r2, [r7, #4]
 8006fdc:	6251      	str	r1, [r2, #36]	@ 0x24
 8006fde:	8819      	ldrh	r1, [r3, #0]
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	4a1d      	ldr	r2, [pc, #116]	@ (800705c <I2SEx_TxISR_I2SExt+0x90>)
 8006fe6:	4293      	cmp	r3, r2
 8006fe8:	d101      	bne.n	8006fee <I2SEx_TxISR_I2SExt+0x22>
 8006fea:	4b1d      	ldr	r3, [pc, #116]	@ (8007060 <I2SEx_TxISR_I2SExt+0x94>)
 8006fec:	e001      	b.n	8006ff2 <I2SEx_TxISR_I2SExt+0x26>
 8006fee:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006ff2:	460a      	mov	r2, r1
 8006ff4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ffa:	b29b      	uxth	r3, r3
 8006ffc:	3b01      	subs	r3, #1
 8006ffe:	b29a      	uxth	r2, r3
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007008:	b29b      	uxth	r3, r3
 800700a:	2b00      	cmp	r3, #0
 800700c:	d121      	bne.n	8007052 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	4a12      	ldr	r2, [pc, #72]	@ (800705c <I2SEx_TxISR_I2SExt+0x90>)
 8007014:	4293      	cmp	r3, r2
 8007016:	d101      	bne.n	800701c <I2SEx_TxISR_I2SExt+0x50>
 8007018:	4b11      	ldr	r3, [pc, #68]	@ (8007060 <I2SEx_TxISR_I2SExt+0x94>)
 800701a:	e001      	b.n	8007020 <I2SEx_TxISR_I2SExt+0x54>
 800701c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007020:	685a      	ldr	r2, [r3, #4]
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	490d      	ldr	r1, [pc, #52]	@ (800705c <I2SEx_TxISR_I2SExt+0x90>)
 8007028:	428b      	cmp	r3, r1
 800702a:	d101      	bne.n	8007030 <I2SEx_TxISR_I2SExt+0x64>
 800702c:	4b0c      	ldr	r3, [pc, #48]	@ (8007060 <I2SEx_TxISR_I2SExt+0x94>)
 800702e:	e001      	b.n	8007034 <I2SEx_TxISR_I2SExt+0x68>
 8007030:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007034:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8007038:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800703e:	b29b      	uxth	r3, r3
 8007040:	2b00      	cmp	r3, #0
 8007042:	d106      	bne.n	8007052 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	2201      	movs	r2, #1
 8007048:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800704c:	6878      	ldr	r0, [r7, #4]
 800704e:	f7ff ff81 	bl	8006f54 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007052:	bf00      	nop
 8007054:	3708      	adds	r7, #8
 8007056:	46bd      	mov	sp, r7
 8007058:	bd80      	pop	{r7, pc}
 800705a:	bf00      	nop
 800705c:	40003800 	.word	0x40003800
 8007060:	40003400 	.word	0x40003400

08007064 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8007064:	b580      	push	{r7, lr}
 8007066:	b082      	sub	sp, #8
 8007068:	af00      	add	r7, sp, #0
 800706a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	68d8      	ldr	r0, [r3, #12]
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007076:	1c99      	adds	r1, r3, #2
 8007078:	687a      	ldr	r2, [r7, #4]
 800707a:	62d1      	str	r1, [r2, #44]	@ 0x2c
 800707c:	b282      	uxth	r2, r0
 800707e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8007084:	b29b      	uxth	r3, r3
 8007086:	3b01      	subs	r3, #1
 8007088:	b29a      	uxth	r2, r3
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8007092:	b29b      	uxth	r3, r3
 8007094:	2b00      	cmp	r3, #0
 8007096:	d113      	bne.n	80070c0 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	685a      	ldr	r2, [r3, #4]
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80070a6:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80070ac:	b29b      	uxth	r3, r3
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d106      	bne.n	80070c0 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	2201      	movs	r2, #1
 80070b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80070ba:	6878      	ldr	r0, [r7, #4]
 80070bc:	f7ff ff4a 	bl	8006f54 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80070c0:	bf00      	nop
 80070c2:	3708      	adds	r7, #8
 80070c4:	46bd      	mov	sp, r7
 80070c6:	bd80      	pop	{r7, pc}

080070c8 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80070c8:	b580      	push	{r7, lr}
 80070ca:	b082      	sub	sp, #8
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	4a20      	ldr	r2, [pc, #128]	@ (8007158 <I2SEx_RxISR_I2SExt+0x90>)
 80070d6:	4293      	cmp	r3, r2
 80070d8:	d101      	bne.n	80070de <I2SEx_RxISR_I2SExt+0x16>
 80070da:	4b20      	ldr	r3, [pc, #128]	@ (800715c <I2SEx_RxISR_I2SExt+0x94>)
 80070dc:	e001      	b.n	80070e2 <I2SEx_RxISR_I2SExt+0x1a>
 80070de:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80070e2:	68d8      	ldr	r0, [r3, #12]
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070e8:	1c99      	adds	r1, r3, #2
 80070ea:	687a      	ldr	r2, [r7, #4]
 80070ec:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80070ee:	b282      	uxth	r2, r0
 80070f0:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80070f6:	b29b      	uxth	r3, r3
 80070f8:	3b01      	subs	r3, #1
 80070fa:	b29a      	uxth	r2, r3
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8007104:	b29b      	uxth	r3, r3
 8007106:	2b00      	cmp	r3, #0
 8007108:	d121      	bne.n	800714e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	4a12      	ldr	r2, [pc, #72]	@ (8007158 <I2SEx_RxISR_I2SExt+0x90>)
 8007110:	4293      	cmp	r3, r2
 8007112:	d101      	bne.n	8007118 <I2SEx_RxISR_I2SExt+0x50>
 8007114:	4b11      	ldr	r3, [pc, #68]	@ (800715c <I2SEx_RxISR_I2SExt+0x94>)
 8007116:	e001      	b.n	800711c <I2SEx_RxISR_I2SExt+0x54>
 8007118:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800711c:	685a      	ldr	r2, [r3, #4]
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	490d      	ldr	r1, [pc, #52]	@ (8007158 <I2SEx_RxISR_I2SExt+0x90>)
 8007124:	428b      	cmp	r3, r1
 8007126:	d101      	bne.n	800712c <I2SEx_RxISR_I2SExt+0x64>
 8007128:	4b0c      	ldr	r3, [pc, #48]	@ (800715c <I2SEx_RxISR_I2SExt+0x94>)
 800712a:	e001      	b.n	8007130 <I2SEx_RxISR_I2SExt+0x68>
 800712c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007130:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8007134:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800713a:	b29b      	uxth	r3, r3
 800713c:	2b00      	cmp	r3, #0
 800713e:	d106      	bne.n	800714e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	2201      	movs	r2, #1
 8007144:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007148:	6878      	ldr	r0, [r7, #4]
 800714a:	f7ff ff03 	bl	8006f54 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800714e:	bf00      	nop
 8007150:	3708      	adds	r7, #8
 8007152:	46bd      	mov	sp, r7
 8007154:	bd80      	pop	{r7, pc}
 8007156:	bf00      	nop
 8007158:	40003800 	.word	0x40003800
 800715c:	40003400 	.word	0x40003400

08007160 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007160:	b580      	push	{r7, lr}
 8007162:	b086      	sub	sp, #24
 8007164:	af00      	add	r7, sp, #0
 8007166:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2b00      	cmp	r3, #0
 800716c:	d101      	bne.n	8007172 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800716e:	2301      	movs	r3, #1
 8007170:	e267      	b.n	8007642 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	f003 0301 	and.w	r3, r3, #1
 800717a:	2b00      	cmp	r3, #0
 800717c:	d075      	beq.n	800726a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800717e:	4b88      	ldr	r3, [pc, #544]	@ (80073a0 <HAL_RCC_OscConfig+0x240>)
 8007180:	689b      	ldr	r3, [r3, #8]
 8007182:	f003 030c 	and.w	r3, r3, #12
 8007186:	2b04      	cmp	r3, #4
 8007188:	d00c      	beq.n	80071a4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800718a:	4b85      	ldr	r3, [pc, #532]	@ (80073a0 <HAL_RCC_OscConfig+0x240>)
 800718c:	689b      	ldr	r3, [r3, #8]
 800718e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007192:	2b08      	cmp	r3, #8
 8007194:	d112      	bne.n	80071bc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007196:	4b82      	ldr	r3, [pc, #520]	@ (80073a0 <HAL_RCC_OscConfig+0x240>)
 8007198:	685b      	ldr	r3, [r3, #4]
 800719a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800719e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80071a2:	d10b      	bne.n	80071bc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80071a4:	4b7e      	ldr	r3, [pc, #504]	@ (80073a0 <HAL_RCC_OscConfig+0x240>)
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d05b      	beq.n	8007268 <HAL_RCC_OscConfig+0x108>
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	685b      	ldr	r3, [r3, #4]
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d157      	bne.n	8007268 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80071b8:	2301      	movs	r3, #1
 80071ba:	e242      	b.n	8007642 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	685b      	ldr	r3, [r3, #4]
 80071c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80071c4:	d106      	bne.n	80071d4 <HAL_RCC_OscConfig+0x74>
 80071c6:	4b76      	ldr	r3, [pc, #472]	@ (80073a0 <HAL_RCC_OscConfig+0x240>)
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	4a75      	ldr	r2, [pc, #468]	@ (80073a0 <HAL_RCC_OscConfig+0x240>)
 80071cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80071d0:	6013      	str	r3, [r2, #0]
 80071d2:	e01d      	b.n	8007210 <HAL_RCC_OscConfig+0xb0>
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	685b      	ldr	r3, [r3, #4]
 80071d8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80071dc:	d10c      	bne.n	80071f8 <HAL_RCC_OscConfig+0x98>
 80071de:	4b70      	ldr	r3, [pc, #448]	@ (80073a0 <HAL_RCC_OscConfig+0x240>)
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	4a6f      	ldr	r2, [pc, #444]	@ (80073a0 <HAL_RCC_OscConfig+0x240>)
 80071e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80071e8:	6013      	str	r3, [r2, #0]
 80071ea:	4b6d      	ldr	r3, [pc, #436]	@ (80073a0 <HAL_RCC_OscConfig+0x240>)
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	4a6c      	ldr	r2, [pc, #432]	@ (80073a0 <HAL_RCC_OscConfig+0x240>)
 80071f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80071f4:	6013      	str	r3, [r2, #0]
 80071f6:	e00b      	b.n	8007210 <HAL_RCC_OscConfig+0xb0>
 80071f8:	4b69      	ldr	r3, [pc, #420]	@ (80073a0 <HAL_RCC_OscConfig+0x240>)
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	4a68      	ldr	r2, [pc, #416]	@ (80073a0 <HAL_RCC_OscConfig+0x240>)
 80071fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007202:	6013      	str	r3, [r2, #0]
 8007204:	4b66      	ldr	r3, [pc, #408]	@ (80073a0 <HAL_RCC_OscConfig+0x240>)
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	4a65      	ldr	r2, [pc, #404]	@ (80073a0 <HAL_RCC_OscConfig+0x240>)
 800720a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800720e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	685b      	ldr	r3, [r3, #4]
 8007214:	2b00      	cmp	r3, #0
 8007216:	d013      	beq.n	8007240 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007218:	f7fc fb36 	bl	8003888 <HAL_GetTick>
 800721c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800721e:	e008      	b.n	8007232 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007220:	f7fc fb32 	bl	8003888 <HAL_GetTick>
 8007224:	4602      	mov	r2, r0
 8007226:	693b      	ldr	r3, [r7, #16]
 8007228:	1ad3      	subs	r3, r2, r3
 800722a:	2b64      	cmp	r3, #100	@ 0x64
 800722c:	d901      	bls.n	8007232 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800722e:	2303      	movs	r3, #3
 8007230:	e207      	b.n	8007642 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007232:	4b5b      	ldr	r3, [pc, #364]	@ (80073a0 <HAL_RCC_OscConfig+0x240>)
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800723a:	2b00      	cmp	r3, #0
 800723c:	d0f0      	beq.n	8007220 <HAL_RCC_OscConfig+0xc0>
 800723e:	e014      	b.n	800726a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007240:	f7fc fb22 	bl	8003888 <HAL_GetTick>
 8007244:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007246:	e008      	b.n	800725a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007248:	f7fc fb1e 	bl	8003888 <HAL_GetTick>
 800724c:	4602      	mov	r2, r0
 800724e:	693b      	ldr	r3, [r7, #16]
 8007250:	1ad3      	subs	r3, r2, r3
 8007252:	2b64      	cmp	r3, #100	@ 0x64
 8007254:	d901      	bls.n	800725a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007256:	2303      	movs	r3, #3
 8007258:	e1f3      	b.n	8007642 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800725a:	4b51      	ldr	r3, [pc, #324]	@ (80073a0 <HAL_RCC_OscConfig+0x240>)
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007262:	2b00      	cmp	r3, #0
 8007264:	d1f0      	bne.n	8007248 <HAL_RCC_OscConfig+0xe8>
 8007266:	e000      	b.n	800726a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007268:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	f003 0302 	and.w	r3, r3, #2
 8007272:	2b00      	cmp	r3, #0
 8007274:	d063      	beq.n	800733e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007276:	4b4a      	ldr	r3, [pc, #296]	@ (80073a0 <HAL_RCC_OscConfig+0x240>)
 8007278:	689b      	ldr	r3, [r3, #8]
 800727a:	f003 030c 	and.w	r3, r3, #12
 800727e:	2b00      	cmp	r3, #0
 8007280:	d00b      	beq.n	800729a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007282:	4b47      	ldr	r3, [pc, #284]	@ (80073a0 <HAL_RCC_OscConfig+0x240>)
 8007284:	689b      	ldr	r3, [r3, #8]
 8007286:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800728a:	2b08      	cmp	r3, #8
 800728c:	d11c      	bne.n	80072c8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800728e:	4b44      	ldr	r3, [pc, #272]	@ (80073a0 <HAL_RCC_OscConfig+0x240>)
 8007290:	685b      	ldr	r3, [r3, #4]
 8007292:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007296:	2b00      	cmp	r3, #0
 8007298:	d116      	bne.n	80072c8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800729a:	4b41      	ldr	r3, [pc, #260]	@ (80073a0 <HAL_RCC_OscConfig+0x240>)
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	f003 0302 	and.w	r3, r3, #2
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d005      	beq.n	80072b2 <HAL_RCC_OscConfig+0x152>
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	68db      	ldr	r3, [r3, #12]
 80072aa:	2b01      	cmp	r3, #1
 80072ac:	d001      	beq.n	80072b2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80072ae:	2301      	movs	r3, #1
 80072b0:	e1c7      	b.n	8007642 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80072b2:	4b3b      	ldr	r3, [pc, #236]	@ (80073a0 <HAL_RCC_OscConfig+0x240>)
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	691b      	ldr	r3, [r3, #16]
 80072be:	00db      	lsls	r3, r3, #3
 80072c0:	4937      	ldr	r1, [pc, #220]	@ (80073a0 <HAL_RCC_OscConfig+0x240>)
 80072c2:	4313      	orrs	r3, r2
 80072c4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80072c6:	e03a      	b.n	800733e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	68db      	ldr	r3, [r3, #12]
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d020      	beq.n	8007312 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80072d0:	4b34      	ldr	r3, [pc, #208]	@ (80073a4 <HAL_RCC_OscConfig+0x244>)
 80072d2:	2201      	movs	r2, #1
 80072d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072d6:	f7fc fad7 	bl	8003888 <HAL_GetTick>
 80072da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80072dc:	e008      	b.n	80072f0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80072de:	f7fc fad3 	bl	8003888 <HAL_GetTick>
 80072e2:	4602      	mov	r2, r0
 80072e4:	693b      	ldr	r3, [r7, #16]
 80072e6:	1ad3      	subs	r3, r2, r3
 80072e8:	2b02      	cmp	r3, #2
 80072ea:	d901      	bls.n	80072f0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80072ec:	2303      	movs	r3, #3
 80072ee:	e1a8      	b.n	8007642 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80072f0:	4b2b      	ldr	r3, [pc, #172]	@ (80073a0 <HAL_RCC_OscConfig+0x240>)
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	f003 0302 	and.w	r3, r3, #2
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d0f0      	beq.n	80072de <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80072fc:	4b28      	ldr	r3, [pc, #160]	@ (80073a0 <HAL_RCC_OscConfig+0x240>)
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	691b      	ldr	r3, [r3, #16]
 8007308:	00db      	lsls	r3, r3, #3
 800730a:	4925      	ldr	r1, [pc, #148]	@ (80073a0 <HAL_RCC_OscConfig+0x240>)
 800730c:	4313      	orrs	r3, r2
 800730e:	600b      	str	r3, [r1, #0]
 8007310:	e015      	b.n	800733e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007312:	4b24      	ldr	r3, [pc, #144]	@ (80073a4 <HAL_RCC_OscConfig+0x244>)
 8007314:	2200      	movs	r2, #0
 8007316:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007318:	f7fc fab6 	bl	8003888 <HAL_GetTick>
 800731c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800731e:	e008      	b.n	8007332 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007320:	f7fc fab2 	bl	8003888 <HAL_GetTick>
 8007324:	4602      	mov	r2, r0
 8007326:	693b      	ldr	r3, [r7, #16]
 8007328:	1ad3      	subs	r3, r2, r3
 800732a:	2b02      	cmp	r3, #2
 800732c:	d901      	bls.n	8007332 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800732e:	2303      	movs	r3, #3
 8007330:	e187      	b.n	8007642 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007332:	4b1b      	ldr	r3, [pc, #108]	@ (80073a0 <HAL_RCC_OscConfig+0x240>)
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	f003 0302 	and.w	r3, r3, #2
 800733a:	2b00      	cmp	r3, #0
 800733c:	d1f0      	bne.n	8007320 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	f003 0308 	and.w	r3, r3, #8
 8007346:	2b00      	cmp	r3, #0
 8007348:	d036      	beq.n	80073b8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	695b      	ldr	r3, [r3, #20]
 800734e:	2b00      	cmp	r3, #0
 8007350:	d016      	beq.n	8007380 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007352:	4b15      	ldr	r3, [pc, #84]	@ (80073a8 <HAL_RCC_OscConfig+0x248>)
 8007354:	2201      	movs	r2, #1
 8007356:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007358:	f7fc fa96 	bl	8003888 <HAL_GetTick>
 800735c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800735e:	e008      	b.n	8007372 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007360:	f7fc fa92 	bl	8003888 <HAL_GetTick>
 8007364:	4602      	mov	r2, r0
 8007366:	693b      	ldr	r3, [r7, #16]
 8007368:	1ad3      	subs	r3, r2, r3
 800736a:	2b02      	cmp	r3, #2
 800736c:	d901      	bls.n	8007372 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800736e:	2303      	movs	r3, #3
 8007370:	e167      	b.n	8007642 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007372:	4b0b      	ldr	r3, [pc, #44]	@ (80073a0 <HAL_RCC_OscConfig+0x240>)
 8007374:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007376:	f003 0302 	and.w	r3, r3, #2
 800737a:	2b00      	cmp	r3, #0
 800737c:	d0f0      	beq.n	8007360 <HAL_RCC_OscConfig+0x200>
 800737e:	e01b      	b.n	80073b8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007380:	4b09      	ldr	r3, [pc, #36]	@ (80073a8 <HAL_RCC_OscConfig+0x248>)
 8007382:	2200      	movs	r2, #0
 8007384:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007386:	f7fc fa7f 	bl	8003888 <HAL_GetTick>
 800738a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800738c:	e00e      	b.n	80073ac <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800738e:	f7fc fa7b 	bl	8003888 <HAL_GetTick>
 8007392:	4602      	mov	r2, r0
 8007394:	693b      	ldr	r3, [r7, #16]
 8007396:	1ad3      	subs	r3, r2, r3
 8007398:	2b02      	cmp	r3, #2
 800739a:	d907      	bls.n	80073ac <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800739c:	2303      	movs	r3, #3
 800739e:	e150      	b.n	8007642 <HAL_RCC_OscConfig+0x4e2>
 80073a0:	40023800 	.word	0x40023800
 80073a4:	42470000 	.word	0x42470000
 80073a8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80073ac:	4b88      	ldr	r3, [pc, #544]	@ (80075d0 <HAL_RCC_OscConfig+0x470>)
 80073ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80073b0:	f003 0302 	and.w	r3, r3, #2
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d1ea      	bne.n	800738e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	f003 0304 	and.w	r3, r3, #4
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	f000 8097 	beq.w	80074f4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80073c6:	2300      	movs	r3, #0
 80073c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80073ca:	4b81      	ldr	r3, [pc, #516]	@ (80075d0 <HAL_RCC_OscConfig+0x470>)
 80073cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d10f      	bne.n	80073f6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80073d6:	2300      	movs	r3, #0
 80073d8:	60bb      	str	r3, [r7, #8]
 80073da:	4b7d      	ldr	r3, [pc, #500]	@ (80075d0 <HAL_RCC_OscConfig+0x470>)
 80073dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073de:	4a7c      	ldr	r2, [pc, #496]	@ (80075d0 <HAL_RCC_OscConfig+0x470>)
 80073e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80073e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80073e6:	4b7a      	ldr	r3, [pc, #488]	@ (80075d0 <HAL_RCC_OscConfig+0x470>)
 80073e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80073ee:	60bb      	str	r3, [r7, #8]
 80073f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80073f2:	2301      	movs	r3, #1
 80073f4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80073f6:	4b77      	ldr	r3, [pc, #476]	@ (80075d4 <HAL_RCC_OscConfig+0x474>)
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d118      	bne.n	8007434 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007402:	4b74      	ldr	r3, [pc, #464]	@ (80075d4 <HAL_RCC_OscConfig+0x474>)
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	4a73      	ldr	r2, [pc, #460]	@ (80075d4 <HAL_RCC_OscConfig+0x474>)
 8007408:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800740c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800740e:	f7fc fa3b 	bl	8003888 <HAL_GetTick>
 8007412:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007414:	e008      	b.n	8007428 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007416:	f7fc fa37 	bl	8003888 <HAL_GetTick>
 800741a:	4602      	mov	r2, r0
 800741c:	693b      	ldr	r3, [r7, #16]
 800741e:	1ad3      	subs	r3, r2, r3
 8007420:	2b02      	cmp	r3, #2
 8007422:	d901      	bls.n	8007428 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007424:	2303      	movs	r3, #3
 8007426:	e10c      	b.n	8007642 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007428:	4b6a      	ldr	r3, [pc, #424]	@ (80075d4 <HAL_RCC_OscConfig+0x474>)
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007430:	2b00      	cmp	r3, #0
 8007432:	d0f0      	beq.n	8007416 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	689b      	ldr	r3, [r3, #8]
 8007438:	2b01      	cmp	r3, #1
 800743a:	d106      	bne.n	800744a <HAL_RCC_OscConfig+0x2ea>
 800743c:	4b64      	ldr	r3, [pc, #400]	@ (80075d0 <HAL_RCC_OscConfig+0x470>)
 800743e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007440:	4a63      	ldr	r2, [pc, #396]	@ (80075d0 <HAL_RCC_OscConfig+0x470>)
 8007442:	f043 0301 	orr.w	r3, r3, #1
 8007446:	6713      	str	r3, [r2, #112]	@ 0x70
 8007448:	e01c      	b.n	8007484 <HAL_RCC_OscConfig+0x324>
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	689b      	ldr	r3, [r3, #8]
 800744e:	2b05      	cmp	r3, #5
 8007450:	d10c      	bne.n	800746c <HAL_RCC_OscConfig+0x30c>
 8007452:	4b5f      	ldr	r3, [pc, #380]	@ (80075d0 <HAL_RCC_OscConfig+0x470>)
 8007454:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007456:	4a5e      	ldr	r2, [pc, #376]	@ (80075d0 <HAL_RCC_OscConfig+0x470>)
 8007458:	f043 0304 	orr.w	r3, r3, #4
 800745c:	6713      	str	r3, [r2, #112]	@ 0x70
 800745e:	4b5c      	ldr	r3, [pc, #368]	@ (80075d0 <HAL_RCC_OscConfig+0x470>)
 8007460:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007462:	4a5b      	ldr	r2, [pc, #364]	@ (80075d0 <HAL_RCC_OscConfig+0x470>)
 8007464:	f043 0301 	orr.w	r3, r3, #1
 8007468:	6713      	str	r3, [r2, #112]	@ 0x70
 800746a:	e00b      	b.n	8007484 <HAL_RCC_OscConfig+0x324>
 800746c:	4b58      	ldr	r3, [pc, #352]	@ (80075d0 <HAL_RCC_OscConfig+0x470>)
 800746e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007470:	4a57      	ldr	r2, [pc, #348]	@ (80075d0 <HAL_RCC_OscConfig+0x470>)
 8007472:	f023 0301 	bic.w	r3, r3, #1
 8007476:	6713      	str	r3, [r2, #112]	@ 0x70
 8007478:	4b55      	ldr	r3, [pc, #340]	@ (80075d0 <HAL_RCC_OscConfig+0x470>)
 800747a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800747c:	4a54      	ldr	r2, [pc, #336]	@ (80075d0 <HAL_RCC_OscConfig+0x470>)
 800747e:	f023 0304 	bic.w	r3, r3, #4
 8007482:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	689b      	ldr	r3, [r3, #8]
 8007488:	2b00      	cmp	r3, #0
 800748a:	d015      	beq.n	80074b8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800748c:	f7fc f9fc 	bl	8003888 <HAL_GetTick>
 8007490:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007492:	e00a      	b.n	80074aa <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007494:	f7fc f9f8 	bl	8003888 <HAL_GetTick>
 8007498:	4602      	mov	r2, r0
 800749a:	693b      	ldr	r3, [r7, #16]
 800749c:	1ad3      	subs	r3, r2, r3
 800749e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80074a2:	4293      	cmp	r3, r2
 80074a4:	d901      	bls.n	80074aa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80074a6:	2303      	movs	r3, #3
 80074a8:	e0cb      	b.n	8007642 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80074aa:	4b49      	ldr	r3, [pc, #292]	@ (80075d0 <HAL_RCC_OscConfig+0x470>)
 80074ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074ae:	f003 0302 	and.w	r3, r3, #2
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d0ee      	beq.n	8007494 <HAL_RCC_OscConfig+0x334>
 80074b6:	e014      	b.n	80074e2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80074b8:	f7fc f9e6 	bl	8003888 <HAL_GetTick>
 80074bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80074be:	e00a      	b.n	80074d6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80074c0:	f7fc f9e2 	bl	8003888 <HAL_GetTick>
 80074c4:	4602      	mov	r2, r0
 80074c6:	693b      	ldr	r3, [r7, #16]
 80074c8:	1ad3      	subs	r3, r2, r3
 80074ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80074ce:	4293      	cmp	r3, r2
 80074d0:	d901      	bls.n	80074d6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80074d2:	2303      	movs	r3, #3
 80074d4:	e0b5      	b.n	8007642 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80074d6:	4b3e      	ldr	r3, [pc, #248]	@ (80075d0 <HAL_RCC_OscConfig+0x470>)
 80074d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074da:	f003 0302 	and.w	r3, r3, #2
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d1ee      	bne.n	80074c0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80074e2:	7dfb      	ldrb	r3, [r7, #23]
 80074e4:	2b01      	cmp	r3, #1
 80074e6:	d105      	bne.n	80074f4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80074e8:	4b39      	ldr	r3, [pc, #228]	@ (80075d0 <HAL_RCC_OscConfig+0x470>)
 80074ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074ec:	4a38      	ldr	r2, [pc, #224]	@ (80075d0 <HAL_RCC_OscConfig+0x470>)
 80074ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80074f2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	699b      	ldr	r3, [r3, #24]
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	f000 80a1 	beq.w	8007640 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80074fe:	4b34      	ldr	r3, [pc, #208]	@ (80075d0 <HAL_RCC_OscConfig+0x470>)
 8007500:	689b      	ldr	r3, [r3, #8]
 8007502:	f003 030c 	and.w	r3, r3, #12
 8007506:	2b08      	cmp	r3, #8
 8007508:	d05c      	beq.n	80075c4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	699b      	ldr	r3, [r3, #24]
 800750e:	2b02      	cmp	r3, #2
 8007510:	d141      	bne.n	8007596 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007512:	4b31      	ldr	r3, [pc, #196]	@ (80075d8 <HAL_RCC_OscConfig+0x478>)
 8007514:	2200      	movs	r2, #0
 8007516:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007518:	f7fc f9b6 	bl	8003888 <HAL_GetTick>
 800751c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800751e:	e008      	b.n	8007532 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007520:	f7fc f9b2 	bl	8003888 <HAL_GetTick>
 8007524:	4602      	mov	r2, r0
 8007526:	693b      	ldr	r3, [r7, #16]
 8007528:	1ad3      	subs	r3, r2, r3
 800752a:	2b02      	cmp	r3, #2
 800752c:	d901      	bls.n	8007532 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800752e:	2303      	movs	r3, #3
 8007530:	e087      	b.n	8007642 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007532:	4b27      	ldr	r3, [pc, #156]	@ (80075d0 <HAL_RCC_OscConfig+0x470>)
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800753a:	2b00      	cmp	r3, #0
 800753c:	d1f0      	bne.n	8007520 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	69da      	ldr	r2, [r3, #28]
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	6a1b      	ldr	r3, [r3, #32]
 8007546:	431a      	orrs	r2, r3
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800754c:	019b      	lsls	r3, r3, #6
 800754e:	431a      	orrs	r2, r3
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007554:	085b      	lsrs	r3, r3, #1
 8007556:	3b01      	subs	r3, #1
 8007558:	041b      	lsls	r3, r3, #16
 800755a:	431a      	orrs	r2, r3
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007560:	061b      	lsls	r3, r3, #24
 8007562:	491b      	ldr	r1, [pc, #108]	@ (80075d0 <HAL_RCC_OscConfig+0x470>)
 8007564:	4313      	orrs	r3, r2
 8007566:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007568:	4b1b      	ldr	r3, [pc, #108]	@ (80075d8 <HAL_RCC_OscConfig+0x478>)
 800756a:	2201      	movs	r2, #1
 800756c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800756e:	f7fc f98b 	bl	8003888 <HAL_GetTick>
 8007572:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007574:	e008      	b.n	8007588 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007576:	f7fc f987 	bl	8003888 <HAL_GetTick>
 800757a:	4602      	mov	r2, r0
 800757c:	693b      	ldr	r3, [r7, #16]
 800757e:	1ad3      	subs	r3, r2, r3
 8007580:	2b02      	cmp	r3, #2
 8007582:	d901      	bls.n	8007588 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007584:	2303      	movs	r3, #3
 8007586:	e05c      	b.n	8007642 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007588:	4b11      	ldr	r3, [pc, #68]	@ (80075d0 <HAL_RCC_OscConfig+0x470>)
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007590:	2b00      	cmp	r3, #0
 8007592:	d0f0      	beq.n	8007576 <HAL_RCC_OscConfig+0x416>
 8007594:	e054      	b.n	8007640 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007596:	4b10      	ldr	r3, [pc, #64]	@ (80075d8 <HAL_RCC_OscConfig+0x478>)
 8007598:	2200      	movs	r2, #0
 800759a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800759c:	f7fc f974 	bl	8003888 <HAL_GetTick>
 80075a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80075a2:	e008      	b.n	80075b6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80075a4:	f7fc f970 	bl	8003888 <HAL_GetTick>
 80075a8:	4602      	mov	r2, r0
 80075aa:	693b      	ldr	r3, [r7, #16]
 80075ac:	1ad3      	subs	r3, r2, r3
 80075ae:	2b02      	cmp	r3, #2
 80075b0:	d901      	bls.n	80075b6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80075b2:	2303      	movs	r3, #3
 80075b4:	e045      	b.n	8007642 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80075b6:	4b06      	ldr	r3, [pc, #24]	@ (80075d0 <HAL_RCC_OscConfig+0x470>)
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d1f0      	bne.n	80075a4 <HAL_RCC_OscConfig+0x444>
 80075c2:	e03d      	b.n	8007640 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	699b      	ldr	r3, [r3, #24]
 80075c8:	2b01      	cmp	r3, #1
 80075ca:	d107      	bne.n	80075dc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80075cc:	2301      	movs	r3, #1
 80075ce:	e038      	b.n	8007642 <HAL_RCC_OscConfig+0x4e2>
 80075d0:	40023800 	.word	0x40023800
 80075d4:	40007000 	.word	0x40007000
 80075d8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80075dc:	4b1b      	ldr	r3, [pc, #108]	@ (800764c <HAL_RCC_OscConfig+0x4ec>)
 80075de:	685b      	ldr	r3, [r3, #4]
 80075e0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	699b      	ldr	r3, [r3, #24]
 80075e6:	2b01      	cmp	r3, #1
 80075e8:	d028      	beq.n	800763c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80075f4:	429a      	cmp	r2, r3
 80075f6:	d121      	bne.n	800763c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007602:	429a      	cmp	r2, r3
 8007604:	d11a      	bne.n	800763c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007606:	68fa      	ldr	r2, [r7, #12]
 8007608:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800760c:	4013      	ands	r3, r2
 800760e:	687a      	ldr	r2, [r7, #4]
 8007610:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007612:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007614:	4293      	cmp	r3, r2
 8007616:	d111      	bne.n	800763c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007622:	085b      	lsrs	r3, r3, #1
 8007624:	3b01      	subs	r3, #1
 8007626:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007628:	429a      	cmp	r2, r3
 800762a:	d107      	bne.n	800763c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007636:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007638:	429a      	cmp	r2, r3
 800763a:	d001      	beq.n	8007640 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800763c:	2301      	movs	r3, #1
 800763e:	e000      	b.n	8007642 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007640:	2300      	movs	r3, #0
}
 8007642:	4618      	mov	r0, r3
 8007644:	3718      	adds	r7, #24
 8007646:	46bd      	mov	sp, r7
 8007648:	bd80      	pop	{r7, pc}
 800764a:	bf00      	nop
 800764c:	40023800 	.word	0x40023800

08007650 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007650:	b580      	push	{r7, lr}
 8007652:	b084      	sub	sp, #16
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
 8007658:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	2b00      	cmp	r3, #0
 800765e:	d101      	bne.n	8007664 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007660:	2301      	movs	r3, #1
 8007662:	e0cc      	b.n	80077fe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007664:	4b68      	ldr	r3, [pc, #416]	@ (8007808 <HAL_RCC_ClockConfig+0x1b8>)
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	f003 0307 	and.w	r3, r3, #7
 800766c:	683a      	ldr	r2, [r7, #0]
 800766e:	429a      	cmp	r2, r3
 8007670:	d90c      	bls.n	800768c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007672:	4b65      	ldr	r3, [pc, #404]	@ (8007808 <HAL_RCC_ClockConfig+0x1b8>)
 8007674:	683a      	ldr	r2, [r7, #0]
 8007676:	b2d2      	uxtb	r2, r2
 8007678:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800767a:	4b63      	ldr	r3, [pc, #396]	@ (8007808 <HAL_RCC_ClockConfig+0x1b8>)
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	f003 0307 	and.w	r3, r3, #7
 8007682:	683a      	ldr	r2, [r7, #0]
 8007684:	429a      	cmp	r2, r3
 8007686:	d001      	beq.n	800768c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007688:	2301      	movs	r3, #1
 800768a:	e0b8      	b.n	80077fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	f003 0302 	and.w	r3, r3, #2
 8007694:	2b00      	cmp	r3, #0
 8007696:	d020      	beq.n	80076da <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f003 0304 	and.w	r3, r3, #4
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d005      	beq.n	80076b0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80076a4:	4b59      	ldr	r3, [pc, #356]	@ (800780c <HAL_RCC_ClockConfig+0x1bc>)
 80076a6:	689b      	ldr	r3, [r3, #8]
 80076a8:	4a58      	ldr	r2, [pc, #352]	@ (800780c <HAL_RCC_ClockConfig+0x1bc>)
 80076aa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80076ae:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	f003 0308 	and.w	r3, r3, #8
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d005      	beq.n	80076c8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80076bc:	4b53      	ldr	r3, [pc, #332]	@ (800780c <HAL_RCC_ClockConfig+0x1bc>)
 80076be:	689b      	ldr	r3, [r3, #8]
 80076c0:	4a52      	ldr	r2, [pc, #328]	@ (800780c <HAL_RCC_ClockConfig+0x1bc>)
 80076c2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80076c6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80076c8:	4b50      	ldr	r3, [pc, #320]	@ (800780c <HAL_RCC_ClockConfig+0x1bc>)
 80076ca:	689b      	ldr	r3, [r3, #8]
 80076cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	689b      	ldr	r3, [r3, #8]
 80076d4:	494d      	ldr	r1, [pc, #308]	@ (800780c <HAL_RCC_ClockConfig+0x1bc>)
 80076d6:	4313      	orrs	r3, r2
 80076d8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	f003 0301 	and.w	r3, r3, #1
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d044      	beq.n	8007770 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	685b      	ldr	r3, [r3, #4]
 80076ea:	2b01      	cmp	r3, #1
 80076ec:	d107      	bne.n	80076fe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80076ee:	4b47      	ldr	r3, [pc, #284]	@ (800780c <HAL_RCC_ClockConfig+0x1bc>)
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d119      	bne.n	800772e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80076fa:	2301      	movs	r3, #1
 80076fc:	e07f      	b.n	80077fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	685b      	ldr	r3, [r3, #4]
 8007702:	2b02      	cmp	r3, #2
 8007704:	d003      	beq.n	800770e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800770a:	2b03      	cmp	r3, #3
 800770c:	d107      	bne.n	800771e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800770e:	4b3f      	ldr	r3, [pc, #252]	@ (800780c <HAL_RCC_ClockConfig+0x1bc>)
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007716:	2b00      	cmp	r3, #0
 8007718:	d109      	bne.n	800772e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800771a:	2301      	movs	r3, #1
 800771c:	e06f      	b.n	80077fe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800771e:	4b3b      	ldr	r3, [pc, #236]	@ (800780c <HAL_RCC_ClockConfig+0x1bc>)
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	f003 0302 	and.w	r3, r3, #2
 8007726:	2b00      	cmp	r3, #0
 8007728:	d101      	bne.n	800772e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800772a:	2301      	movs	r3, #1
 800772c:	e067      	b.n	80077fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800772e:	4b37      	ldr	r3, [pc, #220]	@ (800780c <HAL_RCC_ClockConfig+0x1bc>)
 8007730:	689b      	ldr	r3, [r3, #8]
 8007732:	f023 0203 	bic.w	r2, r3, #3
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	685b      	ldr	r3, [r3, #4]
 800773a:	4934      	ldr	r1, [pc, #208]	@ (800780c <HAL_RCC_ClockConfig+0x1bc>)
 800773c:	4313      	orrs	r3, r2
 800773e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007740:	f7fc f8a2 	bl	8003888 <HAL_GetTick>
 8007744:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007746:	e00a      	b.n	800775e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007748:	f7fc f89e 	bl	8003888 <HAL_GetTick>
 800774c:	4602      	mov	r2, r0
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	1ad3      	subs	r3, r2, r3
 8007752:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007756:	4293      	cmp	r3, r2
 8007758:	d901      	bls.n	800775e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800775a:	2303      	movs	r3, #3
 800775c:	e04f      	b.n	80077fe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800775e:	4b2b      	ldr	r3, [pc, #172]	@ (800780c <HAL_RCC_ClockConfig+0x1bc>)
 8007760:	689b      	ldr	r3, [r3, #8]
 8007762:	f003 020c 	and.w	r2, r3, #12
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	685b      	ldr	r3, [r3, #4]
 800776a:	009b      	lsls	r3, r3, #2
 800776c:	429a      	cmp	r2, r3
 800776e:	d1eb      	bne.n	8007748 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007770:	4b25      	ldr	r3, [pc, #148]	@ (8007808 <HAL_RCC_ClockConfig+0x1b8>)
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	f003 0307 	and.w	r3, r3, #7
 8007778:	683a      	ldr	r2, [r7, #0]
 800777a:	429a      	cmp	r2, r3
 800777c:	d20c      	bcs.n	8007798 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800777e:	4b22      	ldr	r3, [pc, #136]	@ (8007808 <HAL_RCC_ClockConfig+0x1b8>)
 8007780:	683a      	ldr	r2, [r7, #0]
 8007782:	b2d2      	uxtb	r2, r2
 8007784:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007786:	4b20      	ldr	r3, [pc, #128]	@ (8007808 <HAL_RCC_ClockConfig+0x1b8>)
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	f003 0307 	and.w	r3, r3, #7
 800778e:	683a      	ldr	r2, [r7, #0]
 8007790:	429a      	cmp	r2, r3
 8007792:	d001      	beq.n	8007798 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007794:	2301      	movs	r3, #1
 8007796:	e032      	b.n	80077fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	f003 0304 	and.w	r3, r3, #4
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d008      	beq.n	80077b6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80077a4:	4b19      	ldr	r3, [pc, #100]	@ (800780c <HAL_RCC_ClockConfig+0x1bc>)
 80077a6:	689b      	ldr	r3, [r3, #8]
 80077a8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	68db      	ldr	r3, [r3, #12]
 80077b0:	4916      	ldr	r1, [pc, #88]	@ (800780c <HAL_RCC_ClockConfig+0x1bc>)
 80077b2:	4313      	orrs	r3, r2
 80077b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	f003 0308 	and.w	r3, r3, #8
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d009      	beq.n	80077d6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80077c2:	4b12      	ldr	r3, [pc, #72]	@ (800780c <HAL_RCC_ClockConfig+0x1bc>)
 80077c4:	689b      	ldr	r3, [r3, #8]
 80077c6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	691b      	ldr	r3, [r3, #16]
 80077ce:	00db      	lsls	r3, r3, #3
 80077d0:	490e      	ldr	r1, [pc, #56]	@ (800780c <HAL_RCC_ClockConfig+0x1bc>)
 80077d2:	4313      	orrs	r3, r2
 80077d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80077d6:	f000 f821 	bl	800781c <HAL_RCC_GetSysClockFreq>
 80077da:	4602      	mov	r2, r0
 80077dc:	4b0b      	ldr	r3, [pc, #44]	@ (800780c <HAL_RCC_ClockConfig+0x1bc>)
 80077de:	689b      	ldr	r3, [r3, #8]
 80077e0:	091b      	lsrs	r3, r3, #4
 80077e2:	f003 030f 	and.w	r3, r3, #15
 80077e6:	490a      	ldr	r1, [pc, #40]	@ (8007810 <HAL_RCC_ClockConfig+0x1c0>)
 80077e8:	5ccb      	ldrb	r3, [r1, r3]
 80077ea:	fa22 f303 	lsr.w	r3, r2, r3
 80077ee:	4a09      	ldr	r2, [pc, #36]	@ (8007814 <HAL_RCC_ClockConfig+0x1c4>)
 80077f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80077f2:	4b09      	ldr	r3, [pc, #36]	@ (8007818 <HAL_RCC_ClockConfig+0x1c8>)
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	4618      	mov	r0, r3
 80077f8:	f7fc f802 	bl	8003800 <HAL_InitTick>

  return HAL_OK;
 80077fc:	2300      	movs	r3, #0
}
 80077fe:	4618      	mov	r0, r3
 8007800:	3710      	adds	r7, #16
 8007802:	46bd      	mov	sp, r7
 8007804:	bd80      	pop	{r7, pc}
 8007806:	bf00      	nop
 8007808:	40023c00 	.word	0x40023c00
 800780c:	40023800 	.word	0x40023800
 8007810:	08010498 	.word	0x08010498
 8007814:	20000020 	.word	0x20000020
 8007818:	20000024 	.word	0x20000024

0800781c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800781c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007820:	b094      	sub	sp, #80	@ 0x50
 8007822:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007824:	2300      	movs	r3, #0
 8007826:	647b      	str	r3, [r7, #68]	@ 0x44
 8007828:	2300      	movs	r3, #0
 800782a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800782c:	2300      	movs	r3, #0
 800782e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8007830:	2300      	movs	r3, #0
 8007832:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007834:	4b79      	ldr	r3, [pc, #484]	@ (8007a1c <HAL_RCC_GetSysClockFreq+0x200>)
 8007836:	689b      	ldr	r3, [r3, #8]
 8007838:	f003 030c 	and.w	r3, r3, #12
 800783c:	2b08      	cmp	r3, #8
 800783e:	d00d      	beq.n	800785c <HAL_RCC_GetSysClockFreq+0x40>
 8007840:	2b08      	cmp	r3, #8
 8007842:	f200 80e1 	bhi.w	8007a08 <HAL_RCC_GetSysClockFreq+0x1ec>
 8007846:	2b00      	cmp	r3, #0
 8007848:	d002      	beq.n	8007850 <HAL_RCC_GetSysClockFreq+0x34>
 800784a:	2b04      	cmp	r3, #4
 800784c:	d003      	beq.n	8007856 <HAL_RCC_GetSysClockFreq+0x3a>
 800784e:	e0db      	b.n	8007a08 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007850:	4b73      	ldr	r3, [pc, #460]	@ (8007a20 <HAL_RCC_GetSysClockFreq+0x204>)
 8007852:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8007854:	e0db      	b.n	8007a0e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007856:	4b73      	ldr	r3, [pc, #460]	@ (8007a24 <HAL_RCC_GetSysClockFreq+0x208>)
 8007858:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800785a:	e0d8      	b.n	8007a0e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800785c:	4b6f      	ldr	r3, [pc, #444]	@ (8007a1c <HAL_RCC_GetSysClockFreq+0x200>)
 800785e:	685b      	ldr	r3, [r3, #4]
 8007860:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007864:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007866:	4b6d      	ldr	r3, [pc, #436]	@ (8007a1c <HAL_RCC_GetSysClockFreq+0x200>)
 8007868:	685b      	ldr	r3, [r3, #4]
 800786a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800786e:	2b00      	cmp	r3, #0
 8007870:	d063      	beq.n	800793a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007872:	4b6a      	ldr	r3, [pc, #424]	@ (8007a1c <HAL_RCC_GetSysClockFreq+0x200>)
 8007874:	685b      	ldr	r3, [r3, #4]
 8007876:	099b      	lsrs	r3, r3, #6
 8007878:	2200      	movs	r2, #0
 800787a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800787c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800787e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007880:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007884:	633b      	str	r3, [r7, #48]	@ 0x30
 8007886:	2300      	movs	r3, #0
 8007888:	637b      	str	r3, [r7, #52]	@ 0x34
 800788a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800788e:	4622      	mov	r2, r4
 8007890:	462b      	mov	r3, r5
 8007892:	f04f 0000 	mov.w	r0, #0
 8007896:	f04f 0100 	mov.w	r1, #0
 800789a:	0159      	lsls	r1, r3, #5
 800789c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80078a0:	0150      	lsls	r0, r2, #5
 80078a2:	4602      	mov	r2, r0
 80078a4:	460b      	mov	r3, r1
 80078a6:	4621      	mov	r1, r4
 80078a8:	1a51      	subs	r1, r2, r1
 80078aa:	6139      	str	r1, [r7, #16]
 80078ac:	4629      	mov	r1, r5
 80078ae:	eb63 0301 	sbc.w	r3, r3, r1
 80078b2:	617b      	str	r3, [r7, #20]
 80078b4:	f04f 0200 	mov.w	r2, #0
 80078b8:	f04f 0300 	mov.w	r3, #0
 80078bc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80078c0:	4659      	mov	r1, fp
 80078c2:	018b      	lsls	r3, r1, #6
 80078c4:	4651      	mov	r1, sl
 80078c6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80078ca:	4651      	mov	r1, sl
 80078cc:	018a      	lsls	r2, r1, #6
 80078ce:	4651      	mov	r1, sl
 80078d0:	ebb2 0801 	subs.w	r8, r2, r1
 80078d4:	4659      	mov	r1, fp
 80078d6:	eb63 0901 	sbc.w	r9, r3, r1
 80078da:	f04f 0200 	mov.w	r2, #0
 80078de:	f04f 0300 	mov.w	r3, #0
 80078e2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80078e6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80078ea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80078ee:	4690      	mov	r8, r2
 80078f0:	4699      	mov	r9, r3
 80078f2:	4623      	mov	r3, r4
 80078f4:	eb18 0303 	adds.w	r3, r8, r3
 80078f8:	60bb      	str	r3, [r7, #8]
 80078fa:	462b      	mov	r3, r5
 80078fc:	eb49 0303 	adc.w	r3, r9, r3
 8007900:	60fb      	str	r3, [r7, #12]
 8007902:	f04f 0200 	mov.w	r2, #0
 8007906:	f04f 0300 	mov.w	r3, #0
 800790a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800790e:	4629      	mov	r1, r5
 8007910:	024b      	lsls	r3, r1, #9
 8007912:	4621      	mov	r1, r4
 8007914:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007918:	4621      	mov	r1, r4
 800791a:	024a      	lsls	r2, r1, #9
 800791c:	4610      	mov	r0, r2
 800791e:	4619      	mov	r1, r3
 8007920:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007922:	2200      	movs	r2, #0
 8007924:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007926:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007928:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800792c:	f7f8 fca8 	bl	8000280 <__aeabi_uldivmod>
 8007930:	4602      	mov	r2, r0
 8007932:	460b      	mov	r3, r1
 8007934:	4613      	mov	r3, r2
 8007936:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007938:	e058      	b.n	80079ec <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800793a:	4b38      	ldr	r3, [pc, #224]	@ (8007a1c <HAL_RCC_GetSysClockFreq+0x200>)
 800793c:	685b      	ldr	r3, [r3, #4]
 800793e:	099b      	lsrs	r3, r3, #6
 8007940:	2200      	movs	r2, #0
 8007942:	4618      	mov	r0, r3
 8007944:	4611      	mov	r1, r2
 8007946:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800794a:	623b      	str	r3, [r7, #32]
 800794c:	2300      	movs	r3, #0
 800794e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007950:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007954:	4642      	mov	r2, r8
 8007956:	464b      	mov	r3, r9
 8007958:	f04f 0000 	mov.w	r0, #0
 800795c:	f04f 0100 	mov.w	r1, #0
 8007960:	0159      	lsls	r1, r3, #5
 8007962:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007966:	0150      	lsls	r0, r2, #5
 8007968:	4602      	mov	r2, r0
 800796a:	460b      	mov	r3, r1
 800796c:	4641      	mov	r1, r8
 800796e:	ebb2 0a01 	subs.w	sl, r2, r1
 8007972:	4649      	mov	r1, r9
 8007974:	eb63 0b01 	sbc.w	fp, r3, r1
 8007978:	f04f 0200 	mov.w	r2, #0
 800797c:	f04f 0300 	mov.w	r3, #0
 8007980:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007984:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007988:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800798c:	ebb2 040a 	subs.w	r4, r2, sl
 8007990:	eb63 050b 	sbc.w	r5, r3, fp
 8007994:	f04f 0200 	mov.w	r2, #0
 8007998:	f04f 0300 	mov.w	r3, #0
 800799c:	00eb      	lsls	r3, r5, #3
 800799e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80079a2:	00e2      	lsls	r2, r4, #3
 80079a4:	4614      	mov	r4, r2
 80079a6:	461d      	mov	r5, r3
 80079a8:	4643      	mov	r3, r8
 80079aa:	18e3      	adds	r3, r4, r3
 80079ac:	603b      	str	r3, [r7, #0]
 80079ae:	464b      	mov	r3, r9
 80079b0:	eb45 0303 	adc.w	r3, r5, r3
 80079b4:	607b      	str	r3, [r7, #4]
 80079b6:	f04f 0200 	mov.w	r2, #0
 80079ba:	f04f 0300 	mov.w	r3, #0
 80079be:	e9d7 4500 	ldrd	r4, r5, [r7]
 80079c2:	4629      	mov	r1, r5
 80079c4:	028b      	lsls	r3, r1, #10
 80079c6:	4621      	mov	r1, r4
 80079c8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80079cc:	4621      	mov	r1, r4
 80079ce:	028a      	lsls	r2, r1, #10
 80079d0:	4610      	mov	r0, r2
 80079d2:	4619      	mov	r1, r3
 80079d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80079d6:	2200      	movs	r2, #0
 80079d8:	61bb      	str	r3, [r7, #24]
 80079da:	61fa      	str	r2, [r7, #28]
 80079dc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80079e0:	f7f8 fc4e 	bl	8000280 <__aeabi_uldivmod>
 80079e4:	4602      	mov	r2, r0
 80079e6:	460b      	mov	r3, r1
 80079e8:	4613      	mov	r3, r2
 80079ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80079ec:	4b0b      	ldr	r3, [pc, #44]	@ (8007a1c <HAL_RCC_GetSysClockFreq+0x200>)
 80079ee:	685b      	ldr	r3, [r3, #4]
 80079f0:	0c1b      	lsrs	r3, r3, #16
 80079f2:	f003 0303 	and.w	r3, r3, #3
 80079f6:	3301      	adds	r3, #1
 80079f8:	005b      	lsls	r3, r3, #1
 80079fa:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 80079fc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80079fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007a00:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a04:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007a06:	e002      	b.n	8007a0e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007a08:	4b05      	ldr	r3, [pc, #20]	@ (8007a20 <HAL_RCC_GetSysClockFreq+0x204>)
 8007a0a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007a0c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007a0e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8007a10:	4618      	mov	r0, r3
 8007a12:	3750      	adds	r7, #80	@ 0x50
 8007a14:	46bd      	mov	sp, r7
 8007a16:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007a1a:	bf00      	nop
 8007a1c:	40023800 	.word	0x40023800
 8007a20:	00f42400 	.word	0x00f42400
 8007a24:	007a1200 	.word	0x007a1200

08007a28 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007a28:	b480      	push	{r7}
 8007a2a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007a2c:	4b03      	ldr	r3, [pc, #12]	@ (8007a3c <HAL_RCC_GetHCLKFreq+0x14>)
 8007a2e:	681b      	ldr	r3, [r3, #0]
}
 8007a30:	4618      	mov	r0, r3
 8007a32:	46bd      	mov	sp, r7
 8007a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a38:	4770      	bx	lr
 8007a3a:	bf00      	nop
 8007a3c:	20000020 	.word	0x20000020

08007a40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007a40:	b580      	push	{r7, lr}
 8007a42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007a44:	f7ff fff0 	bl	8007a28 <HAL_RCC_GetHCLKFreq>
 8007a48:	4602      	mov	r2, r0
 8007a4a:	4b05      	ldr	r3, [pc, #20]	@ (8007a60 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007a4c:	689b      	ldr	r3, [r3, #8]
 8007a4e:	0a9b      	lsrs	r3, r3, #10
 8007a50:	f003 0307 	and.w	r3, r3, #7
 8007a54:	4903      	ldr	r1, [pc, #12]	@ (8007a64 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007a56:	5ccb      	ldrb	r3, [r1, r3]
 8007a58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007a5c:	4618      	mov	r0, r3
 8007a5e:	bd80      	pop	{r7, pc}
 8007a60:	40023800 	.word	0x40023800
 8007a64:	080104a8 	.word	0x080104a8

08007a68 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007a68:	b580      	push	{r7, lr}
 8007a6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007a6c:	f7ff ffdc 	bl	8007a28 <HAL_RCC_GetHCLKFreq>
 8007a70:	4602      	mov	r2, r0
 8007a72:	4b05      	ldr	r3, [pc, #20]	@ (8007a88 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007a74:	689b      	ldr	r3, [r3, #8]
 8007a76:	0b5b      	lsrs	r3, r3, #13
 8007a78:	f003 0307 	and.w	r3, r3, #7
 8007a7c:	4903      	ldr	r1, [pc, #12]	@ (8007a8c <HAL_RCC_GetPCLK2Freq+0x24>)
 8007a7e:	5ccb      	ldrb	r3, [r1, r3]
 8007a80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007a84:	4618      	mov	r0, r3
 8007a86:	bd80      	pop	{r7, pc}
 8007a88:	40023800 	.word	0x40023800
 8007a8c:	080104a8 	.word	0x080104a8

08007a90 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007a90:	b580      	push	{r7, lr}
 8007a92:	b086      	sub	sp, #24
 8007a94:	af00      	add	r7, sp, #0
 8007a96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007a98:	2300      	movs	r3, #0
 8007a9a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8007a9c:	2300      	movs	r3, #0
 8007a9e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	f003 0301 	and.w	r3, r3, #1
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d105      	bne.n	8007ab8 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d035      	beq.n	8007b24 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007ab8:	4b62      	ldr	r3, [pc, #392]	@ (8007c44 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8007aba:	2200      	movs	r2, #0
 8007abc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007abe:	f7fb fee3 	bl	8003888 <HAL_GetTick>
 8007ac2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007ac4:	e008      	b.n	8007ad8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8007ac6:	f7fb fedf 	bl	8003888 <HAL_GetTick>
 8007aca:	4602      	mov	r2, r0
 8007acc:	697b      	ldr	r3, [r7, #20]
 8007ace:	1ad3      	subs	r3, r2, r3
 8007ad0:	2b02      	cmp	r3, #2
 8007ad2:	d901      	bls.n	8007ad8 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007ad4:	2303      	movs	r3, #3
 8007ad6:	e0b0      	b.n	8007c3a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007ad8:	4b5b      	ldr	r3, [pc, #364]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d1f0      	bne.n	8007ac6 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	685b      	ldr	r3, [r3, #4]
 8007ae8:	019a      	lsls	r2, r3, #6
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	689b      	ldr	r3, [r3, #8]
 8007aee:	071b      	lsls	r3, r3, #28
 8007af0:	4955      	ldr	r1, [pc, #340]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007af2:	4313      	orrs	r3, r2
 8007af4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007af8:	4b52      	ldr	r3, [pc, #328]	@ (8007c44 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8007afa:	2201      	movs	r2, #1
 8007afc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007afe:	f7fb fec3 	bl	8003888 <HAL_GetTick>
 8007b02:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007b04:	e008      	b.n	8007b18 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8007b06:	f7fb febf 	bl	8003888 <HAL_GetTick>
 8007b0a:	4602      	mov	r2, r0
 8007b0c:	697b      	ldr	r3, [r7, #20]
 8007b0e:	1ad3      	subs	r3, r2, r3
 8007b10:	2b02      	cmp	r3, #2
 8007b12:	d901      	bls.n	8007b18 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007b14:	2303      	movs	r3, #3
 8007b16:	e090      	b.n	8007c3a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007b18:	4b4b      	ldr	r3, [pc, #300]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d0f0      	beq.n	8007b06 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	f003 0302 	and.w	r3, r3, #2
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	f000 8083 	beq.w	8007c38 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007b32:	2300      	movs	r3, #0
 8007b34:	60fb      	str	r3, [r7, #12]
 8007b36:	4b44      	ldr	r3, [pc, #272]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007b38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b3a:	4a43      	ldr	r2, [pc, #268]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007b3c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007b40:	6413      	str	r3, [r2, #64]	@ 0x40
 8007b42:	4b41      	ldr	r3, [pc, #260]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007b44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007b4a:	60fb      	str	r3, [r7, #12]
 8007b4c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8007b4e:	4b3f      	ldr	r3, [pc, #252]	@ (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	4a3e      	ldr	r2, [pc, #248]	@ (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007b54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007b58:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007b5a:	f7fb fe95 	bl	8003888 <HAL_GetTick>
 8007b5e:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007b60:	e008      	b.n	8007b74 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8007b62:	f7fb fe91 	bl	8003888 <HAL_GetTick>
 8007b66:	4602      	mov	r2, r0
 8007b68:	697b      	ldr	r3, [r7, #20]
 8007b6a:	1ad3      	subs	r3, r2, r3
 8007b6c:	2b02      	cmp	r3, #2
 8007b6e:	d901      	bls.n	8007b74 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8007b70:	2303      	movs	r3, #3
 8007b72:	e062      	b.n	8007c3a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007b74:	4b35      	ldr	r3, [pc, #212]	@ (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d0f0      	beq.n	8007b62 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007b80:	4b31      	ldr	r3, [pc, #196]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007b82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b84:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007b88:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007b8a:	693b      	ldr	r3, [r7, #16]
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d02f      	beq.n	8007bf0 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	68db      	ldr	r3, [r3, #12]
 8007b94:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007b98:	693a      	ldr	r2, [r7, #16]
 8007b9a:	429a      	cmp	r2, r3
 8007b9c:	d028      	beq.n	8007bf0 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007b9e:	4b2a      	ldr	r3, [pc, #168]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007ba0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ba2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007ba6:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007ba8:	4b29      	ldr	r3, [pc, #164]	@ (8007c50 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8007baa:	2201      	movs	r2, #1
 8007bac:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007bae:	4b28      	ldr	r3, [pc, #160]	@ (8007c50 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8007bb0:	2200      	movs	r2, #0
 8007bb2:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8007bb4:	4a24      	ldr	r2, [pc, #144]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007bb6:	693b      	ldr	r3, [r7, #16]
 8007bb8:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007bba:	4b23      	ldr	r3, [pc, #140]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007bbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007bbe:	f003 0301 	and.w	r3, r3, #1
 8007bc2:	2b01      	cmp	r3, #1
 8007bc4:	d114      	bne.n	8007bf0 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8007bc6:	f7fb fe5f 	bl	8003888 <HAL_GetTick>
 8007bca:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007bcc:	e00a      	b.n	8007be4 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007bce:	f7fb fe5b 	bl	8003888 <HAL_GetTick>
 8007bd2:	4602      	mov	r2, r0
 8007bd4:	697b      	ldr	r3, [r7, #20]
 8007bd6:	1ad3      	subs	r3, r2, r3
 8007bd8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007bdc:	4293      	cmp	r3, r2
 8007bde:	d901      	bls.n	8007be4 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8007be0:	2303      	movs	r3, #3
 8007be2:	e02a      	b.n	8007c3a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007be4:	4b18      	ldr	r3, [pc, #96]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007be6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007be8:	f003 0302 	and.w	r3, r3, #2
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d0ee      	beq.n	8007bce <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	68db      	ldr	r3, [r3, #12]
 8007bf4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007bf8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007bfc:	d10d      	bne.n	8007c1a <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8007bfe:	4b12      	ldr	r3, [pc, #72]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007c00:	689b      	ldr	r3, [r3, #8]
 8007c02:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	68db      	ldr	r3, [r3, #12]
 8007c0a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8007c0e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007c12:	490d      	ldr	r1, [pc, #52]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007c14:	4313      	orrs	r3, r2
 8007c16:	608b      	str	r3, [r1, #8]
 8007c18:	e005      	b.n	8007c26 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8007c1a:	4b0b      	ldr	r3, [pc, #44]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007c1c:	689b      	ldr	r3, [r3, #8]
 8007c1e:	4a0a      	ldr	r2, [pc, #40]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007c20:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8007c24:	6093      	str	r3, [r2, #8]
 8007c26:	4b08      	ldr	r3, [pc, #32]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007c28:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	68db      	ldr	r3, [r3, #12]
 8007c2e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007c32:	4905      	ldr	r1, [pc, #20]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007c34:	4313      	orrs	r3, r2
 8007c36:	670b      	str	r3, [r1, #112]	@ 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8007c38:	2300      	movs	r3, #0
}
 8007c3a:	4618      	mov	r0, r3
 8007c3c:	3718      	adds	r7, #24
 8007c3e:	46bd      	mov	sp, r7
 8007c40:	bd80      	pop	{r7, pc}
 8007c42:	bf00      	nop
 8007c44:	42470068 	.word	0x42470068
 8007c48:	40023800 	.word	0x40023800
 8007c4c:	40007000 	.word	0x40007000
 8007c50:	42470e40 	.word	0x42470e40

08007c54 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8007c54:	b480      	push	{r7}
 8007c56:	b087      	sub	sp, #28
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8007c5c:	2300      	movs	r3, #0
 8007c5e:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8007c60:	2300      	movs	r3, #0
 8007c62:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8007c64:	2300      	movs	r3, #0
 8007c66:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8007c68:	2300      	movs	r3, #0
 8007c6a:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	2b01      	cmp	r3, #1
 8007c70:	d13e      	bne.n	8007cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8007c72:	4b23      	ldr	r3, [pc, #140]	@ (8007d00 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007c74:	689b      	ldr	r3, [r3, #8]
 8007c76:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007c7a:	60fb      	str	r3, [r7, #12]
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d005      	beq.n	8007c8e <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	2b01      	cmp	r3, #1
 8007c86:	d12f      	bne.n	8007ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8007c88:	4b1e      	ldr	r3, [pc, #120]	@ (8007d04 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007c8a:	617b      	str	r3, [r7, #20]
          break;
 8007c8c:	e02f      	b.n	8007cee <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8007c8e:	4b1c      	ldr	r3, [pc, #112]	@ (8007d00 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007c90:	685b      	ldr	r3, [r3, #4]
 8007c92:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007c96:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007c9a:	d108      	bne.n	8007cae <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8007c9c:	4b18      	ldr	r3, [pc, #96]	@ (8007d00 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007c9e:	685b      	ldr	r3, [r3, #4]
 8007ca0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007ca4:	4a18      	ldr	r2, [pc, #96]	@ (8007d08 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8007ca6:	fbb2 f3f3 	udiv	r3, r2, r3
 8007caa:	613b      	str	r3, [r7, #16]
 8007cac:	e007      	b.n	8007cbe <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8007cae:	4b14      	ldr	r3, [pc, #80]	@ (8007d00 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007cb0:	685b      	ldr	r3, [r3, #4]
 8007cb2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007cb6:	4a15      	ldr	r2, [pc, #84]	@ (8007d0c <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8007cb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007cbc:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8007cbe:	4b10      	ldr	r3, [pc, #64]	@ (8007d00 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007cc0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007cc4:	099b      	lsrs	r3, r3, #6
 8007cc6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007cca:	693b      	ldr	r3, [r7, #16]
 8007ccc:	fb02 f303 	mul.w	r3, r2, r3
 8007cd0:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8007cd2:	4b0b      	ldr	r3, [pc, #44]	@ (8007d00 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007cd4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007cd8:	0f1b      	lsrs	r3, r3, #28
 8007cda:	f003 0307 	and.w	r3, r3, #7
 8007cde:	68ba      	ldr	r2, [r7, #8]
 8007ce0:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ce4:	617b      	str	r3, [r7, #20]
          break;
 8007ce6:	e002      	b.n	8007cee <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8007ce8:	2300      	movs	r3, #0
 8007cea:	617b      	str	r3, [r7, #20]
          break;
 8007cec:	bf00      	nop
        }
      }
      break;
 8007cee:	bf00      	nop
    }
  }
  return frequency;
 8007cf0:	697b      	ldr	r3, [r7, #20]
}
 8007cf2:	4618      	mov	r0, r3
 8007cf4:	371c      	adds	r7, #28
 8007cf6:	46bd      	mov	sp, r7
 8007cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cfc:	4770      	bx	lr
 8007cfe:	bf00      	nop
 8007d00:	40023800 	.word	0x40023800
 8007d04:	00bb8000 	.word	0x00bb8000
 8007d08:	007a1200 	.word	0x007a1200
 8007d0c:	00f42400 	.word	0x00f42400

08007d10 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8007d10:	b580      	push	{r7, lr}
 8007d12:	b082      	sub	sp, #8
 8007d14:	af00      	add	r7, sp, #0
 8007d16:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d101      	bne.n	8007d22 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8007d1e:	2301      	movs	r3, #1
 8007d20:	e022      	b.n	8007d68 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8007d28:	b2db      	uxtb	r3, r3
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d105      	bne.n	8007d3a <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	2200      	movs	r2, #0
 8007d32:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8007d34:	6878      	ldr	r0, [r7, #4]
 8007d36:	f7fb facf 	bl	80032d8 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	2203      	movs	r2, #3
 8007d3e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8007d42:	6878      	ldr	r0, [r7, #4]
 8007d44:	f000 f814 	bl	8007d70 <HAL_SD_InitCard>
 8007d48:	4603      	mov	r3, r0
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d001      	beq.n	8007d52 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8007d4e:	2301      	movs	r3, #1
 8007d50:	e00a      	b.n	8007d68 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	2200      	movs	r2, #0
 8007d56:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	2200      	movs	r2, #0
 8007d5c:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	2201      	movs	r2, #1
 8007d62:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007d66:	2300      	movs	r3, #0
}
 8007d68:	4618      	mov	r0, r3
 8007d6a:	3708      	adds	r7, #8
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	bd80      	pop	{r7, pc}

08007d70 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8007d70:	b5b0      	push	{r4, r5, r7, lr}
 8007d72:	b08e      	sub	sp, #56	@ 0x38
 8007d74:	af04      	add	r7, sp, #16
 8007d76:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8007d78:	2300      	movs	r3, #0
 8007d7a:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8007d7c:	2300      	movs	r3, #0
 8007d7e:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8007d80:	2300      	movs	r3, #0
 8007d82:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8007d84:	2300      	movs	r3, #0
 8007d86:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8007d88:	2300      	movs	r3, #0
 8007d8a:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8007d8c:	2376      	movs	r3, #118	@ 0x76
 8007d8e:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681d      	ldr	r5, [r3, #0]
 8007d94:	466c      	mov	r4, sp
 8007d96:	f107 0314 	add.w	r3, r7, #20
 8007d9a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007d9e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007da2:	f107 0308 	add.w	r3, r7, #8
 8007da6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007da8:	4628      	mov	r0, r5
 8007daa:	f001 ffb1 	bl	8009d10 <SDIO_Init>
 8007dae:	4603      	mov	r3, r0
 8007db0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if(status != HAL_OK)
 8007db4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d001      	beq.n	8007dc0 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8007dbc:	2301      	movs	r3, #1
 8007dbe:	e04f      	b.n	8007e60 <HAL_SD_InitCard+0xf0>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8007dc0:	4b29      	ldr	r3, [pc, #164]	@ (8007e68 <HAL_SD_InitCard+0xf8>)
 8007dc2:	2200      	movs	r2, #0
 8007dc4:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	4618      	mov	r0, r3
 8007dcc:	f001 ffe9 	bl	8009da2 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8007dd0:	4b25      	ldr	r3, [pc, #148]	@ (8007e68 <HAL_SD_InitCard+0xf8>)
 8007dd2:	2201      	movs	r2, #1
 8007dd4:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8007dd6:	2002      	movs	r0, #2
 8007dd8:	f7fb fd62 	bl	80038a0 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8007ddc:	6878      	ldr	r0, [r7, #4]
 8007dde:	f000 fe69 	bl	8008ab4 <SD_PowerON>
 8007de2:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007de4:	6a3b      	ldr	r3, [r7, #32]
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d00b      	beq.n	8007e02 <HAL_SD_InitCard+0x92>
  {
    hsd->State = HAL_SD_STATE_READY;
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	2201      	movs	r2, #1
 8007dee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007df6:	6a3b      	ldr	r3, [r7, #32]
 8007df8:	431a      	orrs	r2, r3
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8007dfe:	2301      	movs	r3, #1
 8007e00:	e02e      	b.n	8007e60 <HAL_SD_InitCard+0xf0>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8007e02:	6878      	ldr	r0, [r7, #4]
 8007e04:	f000 fd88 	bl	8008918 <SD_InitCard>
 8007e08:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007e0a:	6a3b      	ldr	r3, [r7, #32]
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d00b      	beq.n	8007e28 <HAL_SD_InitCard+0xb8>
  {
    hsd->State = HAL_SD_STATE_READY;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	2201      	movs	r2, #1
 8007e14:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007e1c:	6a3b      	ldr	r3, [r7, #32]
 8007e1e:	431a      	orrs	r2, r3
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8007e24:	2301      	movs	r3, #1
 8007e26:	e01b      	b.n	8007e60 <HAL_SD_InitCard+0xf0>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007e30:	4618      	mov	r0, r3
 8007e32:	f002 f848 	bl	8009ec6 <SDMMC_CmdBlockLength>
 8007e36:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007e38:	6a3b      	ldr	r3, [r7, #32]
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d00f      	beq.n	8007e5e <HAL_SD_InitCard+0xee>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	4a0a      	ldr	r2, [pc, #40]	@ (8007e6c <HAL_SD_InitCard+0xfc>)
 8007e44:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007e4a:	6a3b      	ldr	r3, [r7, #32]
 8007e4c:	431a      	orrs	r2, r3
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	2201      	movs	r2, #1
 8007e56:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8007e5a:	2301      	movs	r3, #1
 8007e5c:	e000      	b.n	8007e60 <HAL_SD_InitCard+0xf0>
  }

  return HAL_OK;
 8007e5e:	2300      	movs	r3, #0
}
 8007e60:	4618      	mov	r0, r3
 8007e62:	3728      	adds	r7, #40	@ 0x28
 8007e64:	46bd      	mov	sp, r7
 8007e66:	bdb0      	pop	{r4, r5, r7, pc}
 8007e68:	422580a0 	.word	0x422580a0
 8007e6c:	004005ff 	.word	0x004005ff

08007e70 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8007e70:	b580      	push	{r7, lr}
 8007e72:	b092      	sub	sp, #72	@ 0x48
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	60f8      	str	r0, [r7, #12]
 8007e78:	60b9      	str	r1, [r7, #8]
 8007e7a:	607a      	str	r2, [r7, #4]
 8007e7c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8007e7e:	f7fb fd03 	bl	8003888 <HAL_GetTick>
 8007e82:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t *tempbuff = pData;
 8007e88:	68bb      	ldr	r3, [r7, #8]
 8007e8a:	637b      	str	r3, [r7, #52]	@ 0x34

  if(NULL == pData)
 8007e8c:	68bb      	ldr	r3, [r7, #8]
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d107      	bne.n	8007ea2 <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e96:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8007e9e:	2301      	movs	r3, #1
 8007ea0:	e1bd      	b.n	800821e <HAL_SD_ReadBlocks+0x3ae>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8007ea8:	b2db      	uxtb	r3, r3
 8007eaa:	2b01      	cmp	r3, #1
 8007eac:	f040 81b0 	bne.w	8008210 <HAL_SD_ReadBlocks+0x3a0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	2200      	movs	r2, #0
 8007eb4:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8007eb6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007eb8:	683b      	ldr	r3, [r7, #0]
 8007eba:	441a      	add	r2, r3
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007ec0:	429a      	cmp	r2, r3
 8007ec2:	d907      	bls.n	8007ed4 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ec8:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8007ed0:	2301      	movs	r3, #1
 8007ed2:	e1a4      	b.n	800821e <HAL_SD_ReadBlocks+0x3ae>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	2203      	movs	r2, #3
 8007ed8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	2200      	movs	r2, #0
 8007ee2:	62da      	str	r2, [r3, #44]	@ 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ee8:	2b01      	cmp	r3, #1
 8007eea:	d002      	beq.n	8007ef2 <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 8007eec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007eee:	025b      	lsls	r3, r3, #9
 8007ef0:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007ef2:	f04f 33ff 	mov.w	r3, #4294967295
 8007ef6:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8007ef8:	683b      	ldr	r3, [r7, #0]
 8007efa:	025b      	lsls	r3, r3, #9
 8007efc:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8007efe:	2390      	movs	r3, #144	@ 0x90
 8007f00:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8007f02:	2302      	movs	r3, #2
 8007f04:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8007f06:	2300      	movs	r3, #0
 8007f08:	627b      	str	r3, [r7, #36]	@ 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 8007f0a:	2301      	movs	r3, #1
 8007f0c:	62bb      	str	r3, [r7, #40]	@ 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	f107 0214 	add.w	r2, r7, #20
 8007f16:	4611      	mov	r1, r2
 8007f18:	4618      	mov	r0, r3
 8007f1a:	f001 ffa8 	bl	8009e6e <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 8007f1e:	683b      	ldr	r3, [r7, #0]
 8007f20:	2b01      	cmp	r3, #1
 8007f22:	d90a      	bls.n	8007f3a <HAL_SD_ReadBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	2202      	movs	r2, #2
 8007f28:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007f30:	4618      	mov	r0, r3
 8007f32:	f002 f80c 	bl	8009f4e <SDMMC_CmdReadMultiBlock>
 8007f36:	6478      	str	r0, [r7, #68]	@ 0x44
 8007f38:	e009      	b.n	8007f4e <HAL_SD_ReadBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	2201      	movs	r2, #1
 8007f3e:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007f46:	4618      	mov	r0, r3
 8007f48:	f001 ffdf 	bl	8009f0a <SDMMC_CmdReadSingleBlock>
 8007f4c:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8007f4e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d012      	beq.n	8007f7a <HAL_SD_ReadBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	4a7a      	ldr	r2, [pc, #488]	@ (8008144 <HAL_SD_ReadBlocks+0x2d4>)
 8007f5a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007f60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007f62:	431a      	orrs	r2, r3
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	2201      	movs	r2, #1
 8007f6c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	2200      	movs	r2, #0
 8007f74:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8007f76:	2301      	movs	r3, #1
 8007f78:	e151      	b.n	800821e <HAL_SD_ReadBlocks+0x3ae>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 8007f7a:	69bb      	ldr	r3, [r7, #24]
 8007f7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8007f7e:	e061      	b.n	8008044 <HAL_SD_ReadBlocks+0x1d4>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f86:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d03c      	beq.n	8008008 <HAL_SD_ReadBlocks+0x198>
 8007f8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d039      	beq.n	8008008 <HAL_SD_ReadBlocks+0x198>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 8007f94:	2300      	movs	r3, #0
 8007f96:	643b      	str	r3, [r7, #64]	@ 0x40
 8007f98:	e033      	b.n	8008002 <HAL_SD_ReadBlocks+0x192>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	4618      	mov	r0, r3
 8007fa0:	f001 fee1 	bl	8009d66 <SDIO_ReadFIFO>
 8007fa4:	62f8      	str	r0, [r7, #44]	@ 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 8007fa6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fa8:	b2da      	uxtb	r2, r3
 8007faa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007fac:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8007fae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007fb0:	3301      	adds	r3, #1
 8007fb2:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8007fb4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007fb6:	3b01      	subs	r3, #1
 8007fb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8007fba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fbc:	0a1b      	lsrs	r3, r3, #8
 8007fbe:	b2da      	uxtb	r2, r3
 8007fc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007fc2:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8007fc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007fc6:	3301      	adds	r3, #1
 8007fc8:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8007fca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007fcc:	3b01      	subs	r3, #1
 8007fce:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8007fd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fd2:	0c1b      	lsrs	r3, r3, #16
 8007fd4:	b2da      	uxtb	r2, r3
 8007fd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007fd8:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8007fda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007fdc:	3301      	adds	r3, #1
 8007fde:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8007fe0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007fe2:	3b01      	subs	r3, #1
 8007fe4:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8007fe6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fe8:	0e1b      	lsrs	r3, r3, #24
 8007fea:	b2da      	uxtb	r2, r3
 8007fec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007fee:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8007ff0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ff2:	3301      	adds	r3, #1
 8007ff4:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8007ff6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ff8:	3b01      	subs	r3, #1
 8007ffa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for(count = 0U; count < 8U; count++)
 8007ffc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007ffe:	3301      	adds	r3, #1
 8008000:	643b      	str	r3, [r7, #64]	@ 0x40
 8008002:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008004:	2b07      	cmp	r3, #7
 8008006:	d9c8      	bls.n	8007f9a <HAL_SD_ReadBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8008008:	f7fb fc3e 	bl	8003888 <HAL_GetTick>
 800800c:	4602      	mov	r2, r0
 800800e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008010:	1ad3      	subs	r3, r2, r3
 8008012:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008014:	429a      	cmp	r2, r3
 8008016:	d902      	bls.n	800801e <HAL_SD_ReadBlocks+0x1ae>
 8008018:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800801a:	2b00      	cmp	r3, #0
 800801c:	d112      	bne.n	8008044 <HAL_SD_ReadBlocks+0x1d4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	4a48      	ldr	r2, [pc, #288]	@ (8008144 <HAL_SD_ReadBlocks+0x2d4>)
 8008024:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800802a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State= HAL_SD_STATE_READY;
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	2201      	movs	r2, #1
 8008036:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	2200      	movs	r2, #0
 800803e:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_TIMEOUT;
 8008040:	2303      	movs	r3, #3
 8008042:	e0ec      	b.n	800821e <HAL_SD_ReadBlocks+0x3ae>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800804a:	f240 332a 	movw	r3, #810	@ 0x32a
 800804e:	4013      	ands	r3, r2
 8008050:	2b00      	cmp	r3, #0
 8008052:	d095      	beq.n	8007f80 <HAL_SD_ReadBlocks+0x110>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800805a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800805e:	2b00      	cmp	r3, #0
 8008060:	d022      	beq.n	80080a8 <HAL_SD_ReadBlocks+0x238>
 8008062:	683b      	ldr	r3, [r7, #0]
 8008064:	2b01      	cmp	r3, #1
 8008066:	d91f      	bls.n	80080a8 <HAL_SD_ReadBlocks+0x238>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800806c:	2b03      	cmp	r3, #3
 800806e:	d01b      	beq.n	80080a8 <HAL_SD_ReadBlocks+0x238>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	4618      	mov	r0, r3
 8008076:	f001 ffd1 	bl	800a01c <SDMMC_CmdStopTransfer>
 800807a:	6478      	str	r0, [r7, #68]	@ 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 800807c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800807e:	2b00      	cmp	r3, #0
 8008080:	d012      	beq.n	80080a8 <HAL_SD_ReadBlocks+0x238>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	4a2f      	ldr	r2, [pc, #188]	@ (8008144 <HAL_SD_ReadBlocks+0x2d4>)
 8008088:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800808e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008090:	431a      	orrs	r2, r3
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->State = HAL_SD_STATE_READY;
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	2201      	movs	r2, #1
 800809a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	2200      	movs	r2, #0
 80080a2:	631a      	str	r2, [r3, #48]	@ 0x30
          return HAL_ERROR;
 80080a4:	2301      	movs	r3, #1
 80080a6:	e0ba      	b.n	800821e <HAL_SD_ReadBlocks+0x3ae>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80080ae:	f003 0308 	and.w	r3, r3, #8
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d012      	beq.n	80080dc <HAL_SD_ReadBlocks+0x26c>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	4a22      	ldr	r2, [pc, #136]	@ (8008144 <HAL_SD_ReadBlocks+0x2d4>)
 80080bc:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080c2:	f043 0208 	orr.w	r2, r3, #8
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	2201      	movs	r2, #1
 80080ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	2200      	movs	r2, #0
 80080d6:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80080d8:	2301      	movs	r3, #1
 80080da:	e0a0      	b.n	800821e <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80080e2:	f003 0302 	and.w	r3, r3, #2
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d012      	beq.n	8008110 <HAL_SD_ReadBlocks+0x2a0>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	4a15      	ldr	r2, [pc, #84]	@ (8008144 <HAL_SD_ReadBlocks+0x2d4>)
 80080f0:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080f6:	f043 0202 	orr.w	r2, r3, #2
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	2201      	movs	r2, #1
 8008102:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	2200      	movs	r2, #0
 800810a:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800810c:	2301      	movs	r3, #1
 800810e:	e086      	b.n	800821e <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008116:	f003 0320 	and.w	r3, r3, #32
 800811a:	2b00      	cmp	r3, #0
 800811c:	d063      	beq.n	80081e6 <HAL_SD_ReadBlocks+0x376>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	4a08      	ldr	r2, [pc, #32]	@ (8008144 <HAL_SD_ReadBlocks+0x2d4>)
 8008124:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800812a:	f043 0220 	orr.w	r2, r3, #32
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	2201      	movs	r2, #1
 8008136:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	2200      	movs	r2, #0
 800813e:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8008140:	2301      	movs	r3, #1
 8008142:	e06c      	b.n	800821e <HAL_SD_ReadBlocks+0x3ae>
 8008144:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	4618      	mov	r0, r3
 800814e:	f001 fe0a 	bl	8009d66 <SDIO_ReadFIFO>
 8008152:	62f8      	str	r0, [r7, #44]	@ 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 8008154:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008156:	b2da      	uxtb	r2, r3
 8008158:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800815a:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800815c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800815e:	3301      	adds	r3, #1
 8008160:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 8008162:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008164:	3b01      	subs	r3, #1
 8008166:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8008168:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800816a:	0a1b      	lsrs	r3, r3, #8
 800816c:	b2da      	uxtb	r2, r3
 800816e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008170:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8008172:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008174:	3301      	adds	r3, #1
 8008176:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 8008178:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800817a:	3b01      	subs	r3, #1
 800817c:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 800817e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008180:	0c1b      	lsrs	r3, r3, #16
 8008182:	b2da      	uxtb	r2, r3
 8008184:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008186:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8008188:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800818a:	3301      	adds	r3, #1
 800818c:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 800818e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008190:	3b01      	subs	r3, #1
 8008192:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8008194:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008196:	0e1b      	lsrs	r3, r3, #24
 8008198:	b2da      	uxtb	r2, r3
 800819a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800819c:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800819e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081a0:	3301      	adds	r3, #1
 80081a2:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 80081a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80081a6:	3b01      	subs	r3, #1
 80081a8:	63fb      	str	r3, [r7, #60]	@ 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80081aa:	f7fb fb6d 	bl	8003888 <HAL_GetTick>
 80081ae:	4602      	mov	r2, r0
 80081b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081b2:	1ad3      	subs	r3, r2, r3
 80081b4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80081b6:	429a      	cmp	r2, r3
 80081b8:	d902      	bls.n	80081c0 <HAL_SD_ReadBlocks+0x350>
 80081ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d112      	bne.n	80081e6 <HAL_SD_ReadBlocks+0x376>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	4a18      	ldr	r2, [pc, #96]	@ (8008228 <HAL_SD_ReadBlocks+0x3b8>)
 80081c6:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081cc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State= HAL_SD_STATE_READY;
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	2201      	movs	r2, #1
 80081d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	2200      	movs	r2, #0
 80081e0:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 80081e2:	2301      	movs	r3, #1
 80081e4:	e01b      	b.n	800821e <HAL_SD_ReadBlocks+0x3ae>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80081ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d002      	beq.n	80081fa <HAL_SD_ReadBlocks+0x38a>
 80081f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d1a6      	bne.n	8008148 <HAL_SD_ReadBlocks+0x2d8>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	f240 523a 	movw	r2, #1338	@ 0x53a
 8008202:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	2201      	movs	r2, #1
 8008208:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_OK;
 800820c:	2300      	movs	r3, #0
 800820e:	e006      	b.n	800821e <HAL_SD_ReadBlocks+0x3ae>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008214:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800821c:	2301      	movs	r3, #1
  }
}
 800821e:	4618      	mov	r0, r3
 8008220:	3748      	adds	r7, #72	@ 0x48
 8008222:	46bd      	mov	sp, r7
 8008224:	bd80      	pop	{r7, pc}
 8008226:	bf00      	nop
 8008228:	004005ff 	.word	0x004005ff

0800822c <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 800822c:	b580      	push	{r7, lr}
 800822e:	b092      	sub	sp, #72	@ 0x48
 8008230:	af00      	add	r7, sp, #0
 8008232:	60f8      	str	r0, [r7, #12]
 8008234:	60b9      	str	r1, [r7, #8]
 8008236:	607a      	str	r2, [r7, #4]
 8008238:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800823a:	f7fb fb25 	bl	8003888 <HAL_GetTick>
 800823e:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t *tempbuff = pData;
 8008244:	68bb      	ldr	r3, [r7, #8]
 8008246:	637b      	str	r3, [r7, #52]	@ 0x34

  if(NULL == pData)
 8008248:	68bb      	ldr	r3, [r7, #8]
 800824a:	2b00      	cmp	r3, #0
 800824c:	d107      	bne.n	800825e <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008252:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800825a:	2301      	movs	r3, #1
 800825c:	e166      	b.n	800852c <HAL_SD_WriteBlocks+0x300>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8008264:	b2db      	uxtb	r3, r3
 8008266:	2b01      	cmp	r3, #1
 8008268:	f040 8159 	bne.w	800851e <HAL_SD_WriteBlocks+0x2f2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	2200      	movs	r2, #0
 8008270:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8008272:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008274:	683b      	ldr	r3, [r7, #0]
 8008276:	441a      	add	r2, r3
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800827c:	429a      	cmp	r2, r3
 800827e:	d907      	bls.n	8008290 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008284:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800828c:	2301      	movs	r3, #1
 800828e:	e14d      	b.n	800852c <HAL_SD_WriteBlocks+0x300>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	2203      	movs	r2, #3
 8008294:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	2200      	movs	r2, #0
 800829e:	62da      	str	r2, [r3, #44]	@ 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80082a4:	2b01      	cmp	r3, #1
 80082a6:	d002      	beq.n	80082ae <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 80082a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082aa:	025b      	lsls	r3, r3, #9
 80082ac:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80082ae:	f04f 33ff 	mov.w	r3, #4294967295
 80082b2:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80082b4:	683b      	ldr	r3, [r7, #0]
 80082b6:	025b      	lsls	r3, r3, #9
 80082b8:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80082ba:	2390      	movs	r3, #144	@ 0x90
 80082bc:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 80082be:	2300      	movs	r3, #0
 80082c0:	627b      	str	r3, [r7, #36]	@ 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80082c2:	2300      	movs	r3, #0
 80082c4:	62bb      	str	r3, [r7, #40]	@ 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 80082c6:	2301      	movs	r3, #1
 80082c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	f107 0218 	add.w	r2, r7, #24
 80082d2:	4611      	mov	r1, r2
 80082d4:	4618      	mov	r0, r3
 80082d6:	f001 fdca 	bl	8009e6e <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 80082da:	683b      	ldr	r3, [r7, #0]
 80082dc:	2b01      	cmp	r3, #1
 80082de:	d90a      	bls.n	80082f6 <HAL_SD_WriteBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	2220      	movs	r2, #32
 80082e4:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80082ec:	4618      	mov	r0, r3
 80082ee:	f001 fe72 	bl	8009fd6 <SDMMC_CmdWriteMultiBlock>
 80082f2:	6478      	str	r0, [r7, #68]	@ 0x44
 80082f4:	e009      	b.n	800830a <HAL_SD_WriteBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	2210      	movs	r2, #16
 80082fa:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8008302:	4618      	mov	r0, r3
 8008304:	f001 fe45 	bl	8009f92 <SDMMC_CmdWriteSingleBlock>
 8008308:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800830a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800830c:	2b00      	cmp	r3, #0
 800830e:	d012      	beq.n	8008336 <HAL_SD_WriteBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	4a87      	ldr	r2, [pc, #540]	@ (8008534 <HAL_SD_WriteBlocks+0x308>)
 8008316:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800831c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800831e:	431a      	orrs	r2, r3
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	2201      	movs	r2, #1
 8008328:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	2200      	movs	r2, #0
 8008330:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8008332:	2301      	movs	r3, #1
 8008334:	e0fa      	b.n	800852c <HAL_SD_WriteBlocks+0x300>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 8008336:	69fb      	ldr	r3, [r7, #28]
 8008338:	63fb      	str	r3, [r7, #60]	@ 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 800833a:	e065      	b.n	8008408 <HAL_SD_WriteBlocks+0x1dc>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008342:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008346:	2b00      	cmp	r3, #0
 8008348:	d040      	beq.n	80083cc <HAL_SD_WriteBlocks+0x1a0>
 800834a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800834c:	2b00      	cmp	r3, #0
 800834e:	d03d      	beq.n	80083cc <HAL_SD_WriteBlocks+0x1a0>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 8008350:	2300      	movs	r3, #0
 8008352:	643b      	str	r3, [r7, #64]	@ 0x40
 8008354:	e037      	b.n	80083c6 <HAL_SD_WriteBlocks+0x19a>
        {
          data = (uint32_t)(*tempbuff);
 8008356:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008358:	781b      	ldrb	r3, [r3, #0]
 800835a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800835c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800835e:	3301      	adds	r3, #1
 8008360:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8008362:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008364:	3b01      	subs	r3, #1
 8008366:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 8008368:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800836a:	781b      	ldrb	r3, [r3, #0]
 800836c:	021a      	lsls	r2, r3, #8
 800836e:	697b      	ldr	r3, [r7, #20]
 8008370:	4313      	orrs	r3, r2
 8008372:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8008374:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008376:	3301      	adds	r3, #1
 8008378:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800837a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800837c:	3b01      	subs	r3, #1
 800837e:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 8008380:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008382:	781b      	ldrb	r3, [r3, #0]
 8008384:	041a      	lsls	r2, r3, #16
 8008386:	697b      	ldr	r3, [r7, #20]
 8008388:	4313      	orrs	r3, r2
 800838a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800838c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800838e:	3301      	adds	r3, #1
 8008390:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8008392:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008394:	3b01      	subs	r3, #1
 8008396:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 8008398:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800839a:	781b      	ldrb	r3, [r3, #0]
 800839c:	061a      	lsls	r2, r3, #24
 800839e:	697b      	ldr	r3, [r7, #20]
 80083a0:	4313      	orrs	r3, r2
 80083a2:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80083a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083a6:	3301      	adds	r3, #1
 80083a8:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 80083aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80083ac:	3b01      	subs	r3, #1
 80083ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	f107 0214 	add.w	r2, r7, #20
 80083b8:	4611      	mov	r1, r2
 80083ba:	4618      	mov	r0, r3
 80083bc:	f001 fce0 	bl	8009d80 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 80083c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80083c2:	3301      	adds	r3, #1
 80083c4:	643b      	str	r3, [r7, #64]	@ 0x40
 80083c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80083c8:	2b07      	cmp	r3, #7
 80083ca:	d9c4      	bls.n	8008356 <HAL_SD_WriteBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80083cc:	f7fb fa5c 	bl	8003888 <HAL_GetTick>
 80083d0:	4602      	mov	r2, r0
 80083d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083d4:	1ad3      	subs	r3, r2, r3
 80083d6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80083d8:	429a      	cmp	r2, r3
 80083da:	d902      	bls.n	80083e2 <HAL_SD_WriteBlocks+0x1b6>
 80083dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d112      	bne.n	8008408 <HAL_SD_WriteBlocks+0x1dc>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	4a53      	ldr	r2, [pc, #332]	@ (8008534 <HAL_SD_WriteBlocks+0x308>)
 80083e8:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80083ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80083f0:	431a      	orrs	r2, r3
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	2201      	movs	r2, #1
 80083fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	2200      	movs	r2, #0
 8008402:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_TIMEOUT;
 8008404:	2303      	movs	r3, #3
 8008406:	e091      	b.n	800852c <HAL_SD_WriteBlocks+0x300>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800840e:	f240 331a 	movw	r3, #794	@ 0x31a
 8008412:	4013      	ands	r3, r2
 8008414:	2b00      	cmp	r3, #0
 8008416:	d091      	beq.n	800833c <HAL_SD_WriteBlocks+0x110>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800841e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008422:	2b00      	cmp	r3, #0
 8008424:	d022      	beq.n	800846c <HAL_SD_WriteBlocks+0x240>
 8008426:	683b      	ldr	r3, [r7, #0]
 8008428:	2b01      	cmp	r3, #1
 800842a:	d91f      	bls.n	800846c <HAL_SD_WriteBlocks+0x240>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008430:	2b03      	cmp	r3, #3
 8008432:	d01b      	beq.n	800846c <HAL_SD_WriteBlocks+0x240>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	4618      	mov	r0, r3
 800843a:	f001 fdef 	bl	800a01c <SDMMC_CmdStopTransfer>
 800843e:	6478      	str	r0, [r7, #68]	@ 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8008440:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008442:	2b00      	cmp	r3, #0
 8008444:	d012      	beq.n	800846c <HAL_SD_WriteBlocks+0x240>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	4a3a      	ldr	r2, [pc, #232]	@ (8008534 <HAL_SD_WriteBlocks+0x308>)
 800844c:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008452:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008454:	431a      	orrs	r2, r3
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->State = HAL_SD_STATE_READY;
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	2201      	movs	r2, #1
 800845e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	2200      	movs	r2, #0
 8008466:	631a      	str	r2, [r3, #48]	@ 0x30
          return HAL_ERROR;
 8008468:	2301      	movs	r3, #1
 800846a:	e05f      	b.n	800852c <HAL_SD_WriteBlocks+0x300>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008472:	f003 0308 	and.w	r3, r3, #8
 8008476:	2b00      	cmp	r3, #0
 8008478:	d012      	beq.n	80084a0 <HAL_SD_WriteBlocks+0x274>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	4a2d      	ldr	r2, [pc, #180]	@ (8008534 <HAL_SD_WriteBlocks+0x308>)
 8008480:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008486:	f043 0208 	orr.w	r2, r3, #8
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	2201      	movs	r2, #1
 8008492:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	2200      	movs	r2, #0
 800849a:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800849c:	2301      	movs	r3, #1
 800849e:	e045      	b.n	800852c <HAL_SD_WriteBlocks+0x300>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80084a6:	f003 0302 	and.w	r3, r3, #2
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d012      	beq.n	80084d4 <HAL_SD_WriteBlocks+0x2a8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	4a20      	ldr	r2, [pc, #128]	@ (8008534 <HAL_SD_WriteBlocks+0x308>)
 80084b4:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084ba:	f043 0202 	orr.w	r2, r3, #2
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	2201      	movs	r2, #1
 80084c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	2200      	movs	r2, #0
 80084ce:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80084d0:	2301      	movs	r3, #1
 80084d2:	e02b      	b.n	800852c <HAL_SD_WriteBlocks+0x300>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80084da:	f003 0310 	and.w	r3, r3, #16
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d012      	beq.n	8008508 <HAL_SD_WriteBlocks+0x2dc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	4a13      	ldr	r2, [pc, #76]	@ (8008534 <HAL_SD_WriteBlocks+0x308>)
 80084e8:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084ee:	f043 0210 	orr.w	r2, r3, #16
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	2201      	movs	r2, #1
 80084fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	2200      	movs	r2, #0
 8008502:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8008504:	2301      	movs	r3, #1
 8008506:	e011      	b.n	800852c <HAL_SD_WriteBlocks+0x300>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	f240 523a 	movw	r2, #1338	@ 0x53a
 8008510:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	2201      	movs	r2, #1
 8008516:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_OK;
 800851a:	2300      	movs	r3, #0
 800851c:	e006      	b.n	800852c <HAL_SD_WriteBlocks+0x300>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008522:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800852a:	2301      	movs	r3, #1
  }
}
 800852c:	4618      	mov	r0, r3
 800852e:	3748      	adds	r7, #72	@ 0x48
 8008530:	46bd      	mov	sp, r7
 8008532:	bd80      	pop	{r7, pc}
 8008534:	004005ff 	.word	0x004005ff

08008538 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8008538:	b480      	push	{r7}
 800853a:	b083      	sub	sp, #12
 800853c:	af00      	add	r7, sp, #0
 800853e:	6078      	str	r0, [r7, #4]
 8008540:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008546:	0f9b      	lsrs	r3, r3, #30
 8008548:	b2da      	uxtb	r2, r3
 800854a:	683b      	ldr	r3, [r7, #0]
 800854c:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008552:	0e9b      	lsrs	r3, r3, #26
 8008554:	b2db      	uxtb	r3, r3
 8008556:	f003 030f 	and.w	r3, r3, #15
 800855a:	b2da      	uxtb	r2, r3
 800855c:	683b      	ldr	r3, [r7, #0]
 800855e:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008564:	0e1b      	lsrs	r3, r3, #24
 8008566:	b2db      	uxtb	r3, r3
 8008568:	f003 0303 	and.w	r3, r3, #3
 800856c:	b2da      	uxtb	r2, r3
 800856e:	683b      	ldr	r3, [r7, #0]
 8008570:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008576:	0c1b      	lsrs	r3, r3, #16
 8008578:	b2da      	uxtb	r2, r3
 800857a:	683b      	ldr	r3, [r7, #0]
 800857c:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008582:	0a1b      	lsrs	r3, r3, #8
 8008584:	b2da      	uxtb	r2, r3
 8008586:	683b      	ldr	r3, [r7, #0]
 8008588:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800858e:	b2da      	uxtb	r2, r3
 8008590:	683b      	ldr	r3, [r7, #0]
 8008592:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008598:	0d1b      	lsrs	r3, r3, #20
 800859a:	b29a      	uxth	r2, r3
 800859c:	683b      	ldr	r3, [r7, #0]
 800859e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80085a4:	0c1b      	lsrs	r3, r3, #16
 80085a6:	b2db      	uxtb	r3, r3
 80085a8:	f003 030f 	and.w	r3, r3, #15
 80085ac:	b2da      	uxtb	r2, r3
 80085ae:	683b      	ldr	r3, [r7, #0]
 80085b0:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80085b6:	0bdb      	lsrs	r3, r3, #15
 80085b8:	b2db      	uxtb	r3, r3
 80085ba:	f003 0301 	and.w	r3, r3, #1
 80085be:	b2da      	uxtb	r2, r3
 80085c0:	683b      	ldr	r3, [r7, #0]
 80085c2:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80085c8:	0b9b      	lsrs	r3, r3, #14
 80085ca:	b2db      	uxtb	r3, r3
 80085cc:	f003 0301 	and.w	r3, r3, #1
 80085d0:	b2da      	uxtb	r2, r3
 80085d2:	683b      	ldr	r3, [r7, #0]
 80085d4:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80085da:	0b5b      	lsrs	r3, r3, #13
 80085dc:	b2db      	uxtb	r3, r3
 80085de:	f003 0301 	and.w	r3, r3, #1
 80085e2:	b2da      	uxtb	r2, r3
 80085e4:	683b      	ldr	r3, [r7, #0]
 80085e6:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80085ec:	0b1b      	lsrs	r3, r3, #12
 80085ee:	b2db      	uxtb	r3, r3
 80085f0:	f003 0301 	and.w	r3, r3, #1
 80085f4:	b2da      	uxtb	r2, r3
 80085f6:	683b      	ldr	r3, [r7, #0]
 80085f8:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 80085fa:	683b      	ldr	r3, [r7, #0]
 80085fc:	2200      	movs	r2, #0
 80085fe:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008604:	2b00      	cmp	r3, #0
 8008606:	d163      	bne.n	80086d0 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800860c:	009a      	lsls	r2, r3, #2
 800860e:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8008612:	4013      	ands	r3, r2
 8008614:	687a      	ldr	r2, [r7, #4]
 8008616:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 8008618:	0f92      	lsrs	r2, r2, #30
 800861a:	431a      	orrs	r2, r3
 800861c:	683b      	ldr	r3, [r7, #0]
 800861e:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008624:	0edb      	lsrs	r3, r3, #27
 8008626:	b2db      	uxtb	r3, r3
 8008628:	f003 0307 	and.w	r3, r3, #7
 800862c:	b2da      	uxtb	r2, r3
 800862e:	683b      	ldr	r3, [r7, #0]
 8008630:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008636:	0e1b      	lsrs	r3, r3, #24
 8008638:	b2db      	uxtb	r3, r3
 800863a:	f003 0307 	and.w	r3, r3, #7
 800863e:	b2da      	uxtb	r2, r3
 8008640:	683b      	ldr	r3, [r7, #0]
 8008642:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008648:	0d5b      	lsrs	r3, r3, #21
 800864a:	b2db      	uxtb	r3, r3
 800864c:	f003 0307 	and.w	r3, r3, #7
 8008650:	b2da      	uxtb	r2, r3
 8008652:	683b      	ldr	r3, [r7, #0]
 8008654:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800865a:	0c9b      	lsrs	r3, r3, #18
 800865c:	b2db      	uxtb	r3, r3
 800865e:	f003 0307 	and.w	r3, r3, #7
 8008662:	b2da      	uxtb	r2, r3
 8008664:	683b      	ldr	r3, [r7, #0]
 8008666:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800866c:	0bdb      	lsrs	r3, r3, #15
 800866e:	b2db      	uxtb	r3, r3
 8008670:	f003 0307 	and.w	r3, r3, #7
 8008674:	b2da      	uxtb	r2, r3
 8008676:	683b      	ldr	r3, [r7, #0]
 8008678:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800867a:	683b      	ldr	r3, [r7, #0]
 800867c:	691b      	ldr	r3, [r3, #16]
 800867e:	1c5a      	adds	r2, r3, #1
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8008684:	683b      	ldr	r3, [r7, #0]
 8008686:	7e1b      	ldrb	r3, [r3, #24]
 8008688:	b2db      	uxtb	r3, r3
 800868a:	f003 0307 	and.w	r3, r3, #7
 800868e:	3302      	adds	r3, #2
 8008690:	2201      	movs	r2, #1
 8008692:	fa02 f303 	lsl.w	r3, r2, r3
 8008696:	687a      	ldr	r2, [r7, #4]
 8008698:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800869a:	fb03 f202 	mul.w	r2, r3, r2
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 80086a2:	683b      	ldr	r3, [r7, #0]
 80086a4:	7a1b      	ldrb	r3, [r3, #8]
 80086a6:	b2db      	uxtb	r3, r3
 80086a8:	f003 030f 	and.w	r3, r3, #15
 80086ac:	2201      	movs	r2, #1
 80086ae:	409a      	lsls	r2, r3
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80086b8:	687a      	ldr	r2, [r7, #4]
 80086ba:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80086bc:	0a52      	lsrs	r2, r2, #9
 80086be:	fb03 f202 	mul.w	r2, r3, r2
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80086cc:	661a      	str	r2, [r3, #96]	@ 0x60
 80086ce:	e031      	b.n	8008734 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80086d4:	2b01      	cmp	r3, #1
 80086d6:	d11d      	bne.n	8008714 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80086dc:	041b      	lsls	r3, r3, #16
 80086de:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80086e6:	0c1b      	lsrs	r3, r3, #16
 80086e8:	431a      	orrs	r2, r3
 80086ea:	683b      	ldr	r3, [r7, #0]
 80086ec:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80086ee:	683b      	ldr	r3, [r7, #0]
 80086f0:	691b      	ldr	r3, [r3, #16]
 80086f2:	3301      	adds	r3, #1
 80086f4:	029a      	lsls	r2, r3, #10
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008708:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	661a      	str	r2, [r3, #96]	@ 0x60
 8008712:	e00f      	b.n	8008734 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	4a58      	ldr	r2, [pc, #352]	@ (800887c <HAL_SD_GetCardCSD+0x344>)
 800871a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008720:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	2201      	movs	r2, #1
 800872c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8008730:	2301      	movs	r3, #1
 8008732:	e09d      	b.n	8008870 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008738:	0b9b      	lsrs	r3, r3, #14
 800873a:	b2db      	uxtb	r3, r3
 800873c:	f003 0301 	and.w	r3, r3, #1
 8008740:	b2da      	uxtb	r2, r3
 8008742:	683b      	ldr	r3, [r7, #0]
 8008744:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800874a:	09db      	lsrs	r3, r3, #7
 800874c:	b2db      	uxtb	r3, r3
 800874e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008752:	b2da      	uxtb	r2, r3
 8008754:	683b      	ldr	r3, [r7, #0]
 8008756:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800875c:	b2db      	uxtb	r3, r3
 800875e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008762:	b2da      	uxtb	r2, r3
 8008764:	683b      	ldr	r3, [r7, #0]
 8008766:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800876c:	0fdb      	lsrs	r3, r3, #31
 800876e:	b2da      	uxtb	r2, r3
 8008770:	683b      	ldr	r3, [r7, #0]
 8008772:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008778:	0f5b      	lsrs	r3, r3, #29
 800877a:	b2db      	uxtb	r3, r3
 800877c:	f003 0303 	and.w	r3, r3, #3
 8008780:	b2da      	uxtb	r2, r3
 8008782:	683b      	ldr	r3, [r7, #0]
 8008784:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800878a:	0e9b      	lsrs	r3, r3, #26
 800878c:	b2db      	uxtb	r3, r3
 800878e:	f003 0307 	and.w	r3, r3, #7
 8008792:	b2da      	uxtb	r2, r3
 8008794:	683b      	ldr	r3, [r7, #0]
 8008796:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800879c:	0d9b      	lsrs	r3, r3, #22
 800879e:	b2db      	uxtb	r3, r3
 80087a0:	f003 030f 	and.w	r3, r3, #15
 80087a4:	b2da      	uxtb	r2, r3
 80087a6:	683b      	ldr	r3, [r7, #0]
 80087a8:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80087ae:	0d5b      	lsrs	r3, r3, #21
 80087b0:	b2db      	uxtb	r3, r3
 80087b2:	f003 0301 	and.w	r3, r3, #1
 80087b6:	b2da      	uxtb	r2, r3
 80087b8:	683b      	ldr	r3, [r7, #0]
 80087ba:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 80087be:	683b      	ldr	r3, [r7, #0]
 80087c0:	2200      	movs	r2, #0
 80087c2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80087ca:	0c1b      	lsrs	r3, r3, #16
 80087cc:	b2db      	uxtb	r3, r3
 80087ce:	f003 0301 	and.w	r3, r3, #1
 80087d2:	b2da      	uxtb	r2, r3
 80087d4:	683b      	ldr	r3, [r7, #0]
 80087d6:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80087de:	0bdb      	lsrs	r3, r3, #15
 80087e0:	b2db      	uxtb	r3, r3
 80087e2:	f003 0301 	and.w	r3, r3, #1
 80087e6:	b2da      	uxtb	r2, r3
 80087e8:	683b      	ldr	r3, [r7, #0]
 80087ea:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80087f2:	0b9b      	lsrs	r3, r3, #14
 80087f4:	b2db      	uxtb	r3, r3
 80087f6:	f003 0301 	and.w	r3, r3, #1
 80087fa:	b2da      	uxtb	r2, r3
 80087fc:	683b      	ldr	r3, [r7, #0]
 80087fe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008806:	0b5b      	lsrs	r3, r3, #13
 8008808:	b2db      	uxtb	r3, r3
 800880a:	f003 0301 	and.w	r3, r3, #1
 800880e:	b2da      	uxtb	r2, r3
 8008810:	683b      	ldr	r3, [r7, #0]
 8008812:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800881a:	0b1b      	lsrs	r3, r3, #12
 800881c:	b2db      	uxtb	r3, r3
 800881e:	f003 0301 	and.w	r3, r3, #1
 8008822:	b2da      	uxtb	r2, r3
 8008824:	683b      	ldr	r3, [r7, #0]
 8008826:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800882e:	0a9b      	lsrs	r3, r3, #10
 8008830:	b2db      	uxtb	r3, r3
 8008832:	f003 0303 	and.w	r3, r3, #3
 8008836:	b2da      	uxtb	r2, r3
 8008838:	683b      	ldr	r3, [r7, #0]
 800883a:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008842:	0a1b      	lsrs	r3, r3, #8
 8008844:	b2db      	uxtb	r3, r3
 8008846:	f003 0303 	and.w	r3, r3, #3
 800884a:	b2da      	uxtb	r2, r3
 800884c:	683b      	ldr	r3, [r7, #0]
 800884e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008856:	085b      	lsrs	r3, r3, #1
 8008858:	b2db      	uxtb	r3, r3
 800885a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800885e:	b2da      	uxtb	r2, r3
 8008860:	683b      	ldr	r3, [r7, #0]
 8008862:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 8008866:	683b      	ldr	r3, [r7, #0]
 8008868:	2201      	movs	r2, #1
 800886a:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 800886e:	2300      	movs	r3, #0
}
 8008870:	4618      	mov	r0, r3
 8008872:	370c      	adds	r7, #12
 8008874:	46bd      	mov	sp, r7
 8008876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800887a:	4770      	bx	lr
 800887c:	004005ff 	.word	0x004005ff

08008880 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8008880:	b480      	push	{r7}
 8008882:	b083      	sub	sp, #12
 8008884:	af00      	add	r7, sp, #0
 8008886:	6078      	str	r0, [r7, #4]
 8008888:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800888e:	683b      	ldr	r3, [r7, #0]
 8008890:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008896:	683b      	ldr	r3, [r7, #0]
 8008898:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800889e:	683b      	ldr	r3, [r7, #0]
 80088a0:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80088a6:	683b      	ldr	r3, [r7, #0]
 80088a8:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80088ae:	683b      	ldr	r3, [r7, #0]
 80088b0:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80088b6:	683b      	ldr	r3, [r7, #0]
 80088b8:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80088be:	683b      	ldr	r3, [r7, #0]
 80088c0:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80088c6:	683b      	ldr	r3, [r7, #0]
 80088c8:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 80088ca:	2300      	movs	r3, #0
}
 80088cc:	4618      	mov	r0, r3
 80088ce:	370c      	adds	r7, #12
 80088d0:	46bd      	mov	sp, r7
 80088d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d6:	4770      	bx	lr

080088d8 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 80088d8:	b580      	push	{r7, lr}
 80088da:	b086      	sub	sp, #24
 80088dc:	af00      	add	r7, sp, #0
 80088de:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 80088e0:	2300      	movs	r3, #0
 80088e2:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 80088e4:	f107 030c 	add.w	r3, r7, #12
 80088e8:	4619      	mov	r1, r3
 80088ea:	6878      	ldr	r0, [r7, #4]
 80088ec:	f000 f970 	bl	8008bd0 <SD_SendStatus>
 80088f0:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80088f2:	697b      	ldr	r3, [r7, #20]
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d005      	beq.n	8008904 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80088fc:	697b      	ldr	r3, [r7, #20]
 80088fe:	431a      	orrs	r2, r3
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	0a5b      	lsrs	r3, r3, #9
 8008908:	f003 030f 	and.w	r3, r3, #15
 800890c:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800890e:	693b      	ldr	r3, [r7, #16]
}
 8008910:	4618      	mov	r0, r3
 8008912:	3718      	adds	r7, #24
 8008914:	46bd      	mov	sp, r7
 8008916:	bd80      	pop	{r7, pc}

08008918 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8008918:	b5b0      	push	{r4, r5, r7, lr}
 800891a:	b094      	sub	sp, #80	@ 0x50
 800891c:	af04      	add	r7, sp, #16
 800891e:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8008920:	2301      	movs	r3, #1
 8008922:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	4618      	mov	r0, r3
 800892a:	f001 fa48 	bl	8009dbe <SDIO_GetPowerState>
 800892e:	4603      	mov	r3, r0
 8008930:	2b00      	cmp	r3, #0
 8008932:	d102      	bne.n	800893a <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008934:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8008938:	e0b8      	b.n	8008aac <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800893e:	2b03      	cmp	r3, #3
 8008940:	d02f      	beq.n	80089a2 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	4618      	mov	r0, r3
 8008948:	f001 fc2f 	bl	800a1aa <SDMMC_CmdSendCID>
 800894c:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800894e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008950:	2b00      	cmp	r3, #0
 8008952:	d001      	beq.n	8008958 <SD_InitCard+0x40>
    {
      return errorstate;
 8008954:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008956:	e0a9      	b.n	8008aac <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	2100      	movs	r1, #0
 800895e:	4618      	mov	r0, r3
 8008960:	f001 fa72 	bl	8009e48 <SDIO_GetResponse>
 8008964:	4602      	mov	r2, r0
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	2104      	movs	r1, #4
 8008970:	4618      	mov	r0, r3
 8008972:	f001 fa69 	bl	8009e48 <SDIO_GetResponse>
 8008976:	4602      	mov	r2, r0
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	2108      	movs	r1, #8
 8008982:	4618      	mov	r0, r3
 8008984:	f001 fa60 	bl	8009e48 <SDIO_GetResponse>
 8008988:	4602      	mov	r2, r0
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	210c      	movs	r1, #12
 8008994:	4618      	mov	r0, r3
 8008996:	f001 fa57 	bl	8009e48 <SDIO_GetResponse>
 800899a:	4602      	mov	r2, r0
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80089a6:	2b03      	cmp	r3, #3
 80089a8:	d00d      	beq.n	80089c6 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	f107 020e 	add.w	r2, r7, #14
 80089b2:	4611      	mov	r1, r2
 80089b4:	4618      	mov	r0, r3
 80089b6:	f001 fc35 	bl	800a224 <SDMMC_CmdSetRelAdd>
 80089ba:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80089bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d001      	beq.n	80089c6 <SD_InitCard+0xae>
    {
      return errorstate;
 80089c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80089c4:	e072      	b.n	8008aac <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80089ca:	2b03      	cmp	r3, #3
 80089cc:	d036      	beq.n	8008a3c <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 80089ce:	89fb      	ldrh	r3, [r7, #14]
 80089d0:	461a      	mov	r2, r3
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681a      	ldr	r2, [r3, #0]
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80089de:	041b      	lsls	r3, r3, #16
 80089e0:	4619      	mov	r1, r3
 80089e2:	4610      	mov	r0, r2
 80089e4:	f001 fbff 	bl	800a1e6 <SDMMC_CmdSendCSD>
 80089e8:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80089ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d001      	beq.n	80089f4 <SD_InitCard+0xdc>
    {
      return errorstate;
 80089f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80089f2:	e05b      	b.n	8008aac <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	2100      	movs	r1, #0
 80089fa:	4618      	mov	r0, r3
 80089fc:	f001 fa24 	bl	8009e48 <SDIO_GetResponse>
 8008a00:	4602      	mov	r2, r0
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	2104      	movs	r1, #4
 8008a0c:	4618      	mov	r0, r3
 8008a0e:	f001 fa1b 	bl	8009e48 <SDIO_GetResponse>
 8008a12:	4602      	mov	r2, r0
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	2108      	movs	r1, #8
 8008a1e:	4618      	mov	r0, r3
 8008a20:	f001 fa12 	bl	8009e48 <SDIO_GetResponse>
 8008a24:	4602      	mov	r2, r0
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	210c      	movs	r1, #12
 8008a30:	4618      	mov	r0, r3
 8008a32:	f001 fa09 	bl	8009e48 <SDIO_GetResponse>
 8008a36:	4602      	mov	r2, r0
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	2104      	movs	r1, #4
 8008a42:	4618      	mov	r0, r3
 8008a44:	f001 fa00 	bl	8009e48 <SDIO_GetResponse>
 8008a48:	4603      	mov	r3, r0
 8008a4a:	0d1a      	lsrs	r2, r3, #20
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8008a50:	f107 0310 	add.w	r3, r7, #16
 8008a54:	4619      	mov	r1, r3
 8008a56:	6878      	ldr	r0, [r7, #4]
 8008a58:	f7ff fd6e 	bl	8008538 <HAL_SD_GetCardCSD>
 8008a5c:	4603      	mov	r3, r0
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d002      	beq.n	8008a68 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008a62:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8008a66:	e021      	b.n	8008aac <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	6819      	ldr	r1, [r3, #0]
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a70:	041b      	lsls	r3, r3, #16
 8008a72:	2200      	movs	r2, #0
 8008a74:	461c      	mov	r4, r3
 8008a76:	4615      	mov	r5, r2
 8008a78:	4622      	mov	r2, r4
 8008a7a:	462b      	mov	r3, r5
 8008a7c:	4608      	mov	r0, r1
 8008a7e:	f001 faef 	bl	800a060 <SDMMC_CmdSelDesel>
 8008a82:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8008a84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d001      	beq.n	8008a8e <SD_InitCard+0x176>
  {
    return errorstate;
 8008a8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a8c:	e00e      	b.n	8008aac <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	681d      	ldr	r5, [r3, #0]
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	466c      	mov	r4, sp
 8008a96:	f103 0210 	add.w	r2, r3, #16
 8008a9a:	ca07      	ldmia	r2, {r0, r1, r2}
 8008a9c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008aa0:	3304      	adds	r3, #4
 8008aa2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008aa4:	4628      	mov	r0, r5
 8008aa6:	f001 f933 	bl	8009d10 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8008aaa:	2300      	movs	r3, #0
}
 8008aac:	4618      	mov	r0, r3
 8008aae:	3740      	adds	r7, #64	@ 0x40
 8008ab0:	46bd      	mov	sp, r7
 8008ab2:	bdb0      	pop	{r4, r5, r7, pc}

08008ab4 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8008ab4:	b580      	push	{r7, lr}
 8008ab6:	b086      	sub	sp, #24
 8008ab8:	af00      	add	r7, sp, #0
 8008aba:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008abc:	2300      	movs	r3, #0
 8008abe:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8008ac0:	2300      	movs	r3, #0
 8008ac2:	617b      	str	r3, [r7, #20]
 8008ac4:	2300      	movs	r3, #0
 8008ac6:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	4618      	mov	r0, r3
 8008ace:	f001 faea 	bl	800a0a6 <SDMMC_CmdGoIdleState>
 8008ad2:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d001      	beq.n	8008ade <SD_PowerON+0x2a>
  {
    return errorstate;
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	e072      	b.n	8008bc4 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	4618      	mov	r0, r3
 8008ae4:	f001 fafd 	bl	800a0e2 <SDMMC_CmdOperCond>
 8008ae8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d00d      	beq.n	8008b0c <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	2200      	movs	r2, #0
 8008af4:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	4618      	mov	r0, r3
 8008afc:	f001 fad3 	bl	800a0a6 <SDMMC_CmdGoIdleState>
 8008b00:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d004      	beq.n	8008b12 <SD_PowerON+0x5e>
    {
      return errorstate;
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	e05b      	b.n	8008bc4 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	2201      	movs	r2, #1
 8008b10:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008b16:	2b01      	cmp	r3, #1
 8008b18:	d137      	bne.n	8008b8a <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	2100      	movs	r1, #0
 8008b20:	4618      	mov	r0, r3
 8008b22:	f001 fafd 	bl	800a120 <SDMMC_CmdAppCommand>
 8008b26:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d02d      	beq.n	8008b8a <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008b2e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8008b32:	e047      	b.n	8008bc4 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	2100      	movs	r1, #0
 8008b3a:	4618      	mov	r0, r3
 8008b3c:	f001 faf0 	bl	800a120 <SDMMC_CmdAppCommand>
 8008b40:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d001      	beq.n	8008b4c <SD_PowerON+0x98>
    {
      return errorstate;
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	e03b      	b.n	8008bc4 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	491e      	ldr	r1, [pc, #120]	@ (8008bcc <SD_PowerON+0x118>)
 8008b52:	4618      	mov	r0, r3
 8008b54:	f001 fb06 	bl	800a164 <SDMMC_CmdAppOperCommand>
 8008b58:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d002      	beq.n	8008b66 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008b60:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8008b64:	e02e      	b.n	8008bc4 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	2100      	movs	r1, #0
 8008b6c:	4618      	mov	r0, r3
 8008b6e:	f001 f96b 	bl	8009e48 <SDIO_GetResponse>
 8008b72:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8008b74:	697b      	ldr	r3, [r7, #20]
 8008b76:	0fdb      	lsrs	r3, r3, #31
 8008b78:	2b01      	cmp	r3, #1
 8008b7a:	d101      	bne.n	8008b80 <SD_PowerON+0xcc>
 8008b7c:	2301      	movs	r3, #1
 8008b7e:	e000      	b.n	8008b82 <SD_PowerON+0xce>
 8008b80:	2300      	movs	r3, #0
 8008b82:	613b      	str	r3, [r7, #16]

    count++;
 8008b84:	68bb      	ldr	r3, [r7, #8]
 8008b86:	3301      	adds	r3, #1
 8008b88:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8008b8a:	68bb      	ldr	r3, [r7, #8]
 8008b8c:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8008b90:	4293      	cmp	r3, r2
 8008b92:	d802      	bhi.n	8008b9a <SD_PowerON+0xe6>
 8008b94:	693b      	ldr	r3, [r7, #16]
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d0cc      	beq.n	8008b34 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8008b9a:	68bb      	ldr	r3, [r7, #8]
 8008b9c:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8008ba0:	4293      	cmp	r3, r2
 8008ba2:	d902      	bls.n	8008baa <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8008ba4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008ba8:	e00c      	b.n	8008bc4 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8008baa:	697b      	ldr	r3, [r7, #20]
 8008bac:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d003      	beq.n	8008bbc <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	2201      	movs	r2, #1
 8008bb8:	645a      	str	r2, [r3, #68]	@ 0x44
 8008bba:	e002      	b.n	8008bc2 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	2200      	movs	r2, #0
 8008bc0:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 8008bc2:	2300      	movs	r3, #0
}
 8008bc4:	4618      	mov	r0, r3
 8008bc6:	3718      	adds	r7, #24
 8008bc8:	46bd      	mov	sp, r7
 8008bca:	bd80      	pop	{r7, pc}
 8008bcc:	c1100000 	.word	0xc1100000

08008bd0 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8008bd0:	b580      	push	{r7, lr}
 8008bd2:	b084      	sub	sp, #16
 8008bd4:	af00      	add	r7, sp, #0
 8008bd6:	6078      	str	r0, [r7, #4]
 8008bd8:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8008bda:	683b      	ldr	r3, [r7, #0]
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d102      	bne.n	8008be6 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8008be0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008be4:	e018      	b.n	8008c18 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	681a      	ldr	r2, [r3, #0]
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008bee:	041b      	lsls	r3, r3, #16
 8008bf0:	4619      	mov	r1, r3
 8008bf2:	4610      	mov	r0, r2
 8008bf4:	f001 fb37 	bl	800a266 <SDMMC_CmdSendStatus>
 8008bf8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d001      	beq.n	8008c04 <SD_SendStatus+0x34>
  {
    return errorstate;
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	e009      	b.n	8008c18 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	2100      	movs	r1, #0
 8008c0a:	4618      	mov	r0, r3
 8008c0c:	f001 f91c 	bl	8009e48 <SDIO_GetResponse>
 8008c10:	4602      	mov	r2, r0
 8008c12:	683b      	ldr	r3, [r7, #0]
 8008c14:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8008c16:	2300      	movs	r3, #0
}
 8008c18:	4618      	mov	r0, r3
 8008c1a:	3710      	adds	r7, #16
 8008c1c:	46bd      	mov	sp, r7
 8008c1e:	bd80      	pop	{r7, pc}

08008c20 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008c20:	b580      	push	{r7, lr}
 8008c22:	b082      	sub	sp, #8
 8008c24:	af00      	add	r7, sp, #0
 8008c26:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d101      	bne.n	8008c32 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008c2e:	2301      	movs	r3, #1
 8008c30:	e03f      	b.n	8008cb2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008c38:	b2db      	uxtb	r3, r3
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d106      	bne.n	8008c4c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	2200      	movs	r2, #0
 8008c42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008c46:	6878      	ldr	r0, [r7, #4]
 8008c48:	f7fa fbae 	bl	80033a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	2224      	movs	r2, #36	@ 0x24
 8008c50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	68da      	ldr	r2, [r3, #12]
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008c62:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008c64:	6878      	ldr	r0, [r7, #4]
 8008c66:	f000 fddf 	bl	8009828 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	691a      	ldr	r2, [r3, #16]
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008c78:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	695a      	ldr	r2, [r3, #20]
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008c88:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	68da      	ldr	r2, [r3, #12]
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008c98:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	2200      	movs	r2, #0
 8008c9e:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	2220      	movs	r2, #32
 8008ca4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	2220      	movs	r2, #32
 8008cac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8008cb0:	2300      	movs	r3, #0
}
 8008cb2:	4618      	mov	r0, r3
 8008cb4:	3708      	adds	r7, #8
 8008cb6:	46bd      	mov	sp, r7
 8008cb8:	bd80      	pop	{r7, pc}

08008cba <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008cba:	b580      	push	{r7, lr}
 8008cbc:	b08a      	sub	sp, #40	@ 0x28
 8008cbe:	af02      	add	r7, sp, #8
 8008cc0:	60f8      	str	r0, [r7, #12]
 8008cc2:	60b9      	str	r1, [r7, #8]
 8008cc4:	603b      	str	r3, [r7, #0]
 8008cc6:	4613      	mov	r3, r2
 8008cc8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008cca:	2300      	movs	r3, #0
 8008ccc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008cd4:	b2db      	uxtb	r3, r3
 8008cd6:	2b20      	cmp	r3, #32
 8008cd8:	d17c      	bne.n	8008dd4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008cda:	68bb      	ldr	r3, [r7, #8]
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d002      	beq.n	8008ce6 <HAL_UART_Transmit+0x2c>
 8008ce0:	88fb      	ldrh	r3, [r7, #6]
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d101      	bne.n	8008cea <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008ce6:	2301      	movs	r3, #1
 8008ce8:	e075      	b.n	8008dd6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008cf0:	2b01      	cmp	r3, #1
 8008cf2:	d101      	bne.n	8008cf8 <HAL_UART_Transmit+0x3e>
 8008cf4:	2302      	movs	r3, #2
 8008cf6:	e06e      	b.n	8008dd6 <HAL_UART_Transmit+0x11c>
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	2201      	movs	r2, #1
 8008cfc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	2200      	movs	r2, #0
 8008d04:	641a      	str	r2, [r3, #64]	@ 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	2221      	movs	r2, #33	@ 0x21
 8008d0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008d0e:	f7fa fdbb 	bl	8003888 <HAL_GetTick>
 8008d12:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	88fa      	ldrh	r2, [r7, #6]
 8008d18:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	88fa      	ldrh	r2, [r7, #6]
 8008d1e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	689b      	ldr	r3, [r3, #8]
 8008d24:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008d28:	d108      	bne.n	8008d3c <HAL_UART_Transmit+0x82>
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	691b      	ldr	r3, [r3, #16]
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d104      	bne.n	8008d3c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8008d32:	2300      	movs	r3, #0
 8008d34:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008d36:	68bb      	ldr	r3, [r7, #8]
 8008d38:	61bb      	str	r3, [r7, #24]
 8008d3a:	e003      	b.n	8008d44 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8008d3c:	68bb      	ldr	r3, [r7, #8]
 8008d3e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008d40:	2300      	movs	r3, #0
 8008d42:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	2200      	movs	r2, #0
 8008d48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    while (huart->TxXferCount > 0U)
 8008d4c:	e02a      	b.n	8008da4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008d4e:	683b      	ldr	r3, [r7, #0]
 8008d50:	9300      	str	r3, [sp, #0]
 8008d52:	697b      	ldr	r3, [r7, #20]
 8008d54:	2200      	movs	r2, #0
 8008d56:	2180      	movs	r1, #128	@ 0x80
 8008d58:	68f8      	ldr	r0, [r7, #12]
 8008d5a:	f000 fb1f 	bl	800939c <UART_WaitOnFlagUntilTimeout>
 8008d5e:	4603      	mov	r3, r0
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d001      	beq.n	8008d68 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8008d64:	2303      	movs	r3, #3
 8008d66:	e036      	b.n	8008dd6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8008d68:	69fb      	ldr	r3, [r7, #28]
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d10b      	bne.n	8008d86 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008d6e:	69bb      	ldr	r3, [r7, #24]
 8008d70:	881b      	ldrh	r3, [r3, #0]
 8008d72:	461a      	mov	r2, r3
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008d7c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008d7e:	69bb      	ldr	r3, [r7, #24]
 8008d80:	3302      	adds	r3, #2
 8008d82:	61bb      	str	r3, [r7, #24]
 8008d84:	e007      	b.n	8008d96 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008d86:	69fb      	ldr	r3, [r7, #28]
 8008d88:	781a      	ldrb	r2, [r3, #0]
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008d90:	69fb      	ldr	r3, [r7, #28]
 8008d92:	3301      	adds	r3, #1
 8008d94:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008d9a:	b29b      	uxth	r3, r3
 8008d9c:	3b01      	subs	r3, #1
 8008d9e:	b29a      	uxth	r2, r3
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008da8:	b29b      	uxth	r3, r3
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d1cf      	bne.n	8008d4e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008dae:	683b      	ldr	r3, [r7, #0]
 8008db0:	9300      	str	r3, [sp, #0]
 8008db2:	697b      	ldr	r3, [r7, #20]
 8008db4:	2200      	movs	r2, #0
 8008db6:	2140      	movs	r1, #64	@ 0x40
 8008db8:	68f8      	ldr	r0, [r7, #12]
 8008dba:	f000 faef 	bl	800939c <UART_WaitOnFlagUntilTimeout>
 8008dbe:	4603      	mov	r3, r0
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d001      	beq.n	8008dc8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8008dc4:	2303      	movs	r3, #3
 8008dc6:	e006      	b.n	8008dd6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	2220      	movs	r2, #32
 8008dcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8008dd0:	2300      	movs	r3, #0
 8008dd2:	e000      	b.n	8008dd6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8008dd4:	2302      	movs	r3, #2
  }
}
 8008dd6:	4618      	mov	r0, r3
 8008dd8:	3720      	adds	r7, #32
 8008dda:	46bd      	mov	sp, r7
 8008ddc:	bd80      	pop	{r7, pc}

08008dde <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008dde:	b580      	push	{r7, lr}
 8008de0:	b084      	sub	sp, #16
 8008de2:	af00      	add	r7, sp, #0
 8008de4:	60f8      	str	r0, [r7, #12]
 8008de6:	60b9      	str	r1, [r7, #8]
 8008de8:	4613      	mov	r3, r2
 8008dea:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008df2:	b2db      	uxtb	r3, r3
 8008df4:	2b20      	cmp	r3, #32
 8008df6:	d11d      	bne.n	8008e34 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8008df8:	68bb      	ldr	r3, [r7, #8]
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d002      	beq.n	8008e04 <HAL_UART_Receive_IT+0x26>
 8008dfe:	88fb      	ldrh	r3, [r7, #6]
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d101      	bne.n	8008e08 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008e04:	2301      	movs	r3, #1
 8008e06:	e016      	b.n	8008e36 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008e0e:	2b01      	cmp	r3, #1
 8008e10:	d101      	bne.n	8008e16 <HAL_UART_Receive_IT+0x38>
 8008e12:	2302      	movs	r3, #2
 8008e14:	e00f      	b.n	8008e36 <HAL_UART_Receive_IT+0x58>
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	2201      	movs	r2, #1
 8008e1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	2200      	movs	r2, #0
 8008e22:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008e24:	88fb      	ldrh	r3, [r7, #6]
 8008e26:	461a      	mov	r2, r3
 8008e28:	68b9      	ldr	r1, [r7, #8]
 8008e2a:	68f8      	ldr	r0, [r7, #12]
 8008e2c:	f000 fb24 	bl	8009478 <UART_Start_Receive_IT>
 8008e30:	4603      	mov	r3, r0
 8008e32:	e000      	b.n	8008e36 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8008e34:	2302      	movs	r3, #2
  }
}
 8008e36:	4618      	mov	r0, r3
 8008e38:	3710      	adds	r7, #16
 8008e3a:	46bd      	mov	sp, r7
 8008e3c:	bd80      	pop	{r7, pc}
	...

08008e40 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008e40:	b580      	push	{r7, lr}
 8008e42:	b0ba      	sub	sp, #232	@ 0xe8
 8008e44:	af00      	add	r7, sp, #0
 8008e46:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	68db      	ldr	r3, [r3, #12]
 8008e58:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	695b      	ldr	r3, [r3, #20]
 8008e62:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8008e66:	2300      	movs	r3, #0
 8008e68:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8008e6c:	2300      	movs	r3, #0
 8008e6e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008e72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e76:	f003 030f 	and.w	r3, r3, #15
 8008e7a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8008e7e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d10f      	bne.n	8008ea6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008e86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e8a:	f003 0320 	and.w	r3, r3, #32
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d009      	beq.n	8008ea6 <HAL_UART_IRQHandler+0x66>
 8008e92:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e96:	f003 0320 	and.w	r3, r3, #32
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d003      	beq.n	8008ea6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008e9e:	6878      	ldr	r0, [r7, #4]
 8008ea0:	f000 fc07 	bl	80096b2 <UART_Receive_IT>
      return;
 8008ea4:	e256      	b.n	8009354 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008ea6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	f000 80de 	beq.w	800906c <HAL_UART_IRQHandler+0x22c>
 8008eb0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008eb4:	f003 0301 	and.w	r3, r3, #1
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d106      	bne.n	8008eca <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008ebc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008ec0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	f000 80d1 	beq.w	800906c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008eca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ece:	f003 0301 	and.w	r3, r3, #1
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d00b      	beq.n	8008eee <HAL_UART_IRQHandler+0xae>
 8008ed6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008eda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d005      	beq.n	8008eee <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ee6:	f043 0201 	orr.w	r2, r3, #1
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008eee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ef2:	f003 0304 	and.w	r3, r3, #4
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d00b      	beq.n	8008f12 <HAL_UART_IRQHandler+0xd2>
 8008efa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008efe:	f003 0301 	and.w	r3, r3, #1
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d005      	beq.n	8008f12 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f0a:	f043 0202 	orr.w	r2, r3, #2
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008f12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008f16:	f003 0302 	and.w	r3, r3, #2
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d00b      	beq.n	8008f36 <HAL_UART_IRQHandler+0xf6>
 8008f1e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008f22:	f003 0301 	and.w	r3, r3, #1
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d005      	beq.n	8008f36 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f2e:	f043 0204 	orr.w	r2, r3, #4
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008f36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008f3a:	f003 0308 	and.w	r3, r3, #8
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d011      	beq.n	8008f66 <HAL_UART_IRQHandler+0x126>
 8008f42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008f46:	f003 0320 	and.w	r3, r3, #32
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d105      	bne.n	8008f5a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008f4e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008f52:	f003 0301 	and.w	r3, r3, #1
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d005      	beq.n	8008f66 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f5e:	f043 0208 	orr.w	r2, r3, #8
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	f000 81ed 	beq.w	800934a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008f70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008f74:	f003 0320 	and.w	r3, r3, #32
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d008      	beq.n	8008f8e <HAL_UART_IRQHandler+0x14e>
 8008f7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008f80:	f003 0320 	and.w	r3, r3, #32
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d002      	beq.n	8008f8e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008f88:	6878      	ldr	r0, [r7, #4]
 8008f8a:	f000 fb92 	bl	80096b2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	695b      	ldr	r3, [r3, #20]
 8008f94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f98:	2b40      	cmp	r3, #64	@ 0x40
 8008f9a:	bf0c      	ite	eq
 8008f9c:	2301      	moveq	r3, #1
 8008f9e:	2300      	movne	r3, #0
 8008fa0:	b2db      	uxtb	r3, r3
 8008fa2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008faa:	f003 0308 	and.w	r3, r3, #8
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d103      	bne.n	8008fba <HAL_UART_IRQHandler+0x17a>
 8008fb2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d04f      	beq.n	800905a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008fba:	6878      	ldr	r0, [r7, #4]
 8008fbc:	f000 fa9a 	bl	80094f4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	695b      	ldr	r3, [r3, #20]
 8008fc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008fca:	2b40      	cmp	r3, #64	@ 0x40
 8008fcc:	d141      	bne.n	8009052 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	3314      	adds	r3, #20
 8008fd4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fd8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008fdc:	e853 3f00 	ldrex	r3, [r3]
 8008fe0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008fe4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008fe8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008fec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	3314      	adds	r3, #20
 8008ff6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008ffa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008ffe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009002:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009006:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800900a:	e841 2300 	strex	r3, r2, [r1]
 800900e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8009012:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009016:	2b00      	cmp	r3, #0
 8009018:	d1d9      	bne.n	8008fce <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800901e:	2b00      	cmp	r3, #0
 8009020:	d013      	beq.n	800904a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009026:	4a7d      	ldr	r2, [pc, #500]	@ (800921c <HAL_UART_IRQHandler+0x3dc>)
 8009028:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800902e:	4618      	mov	r0, r3
 8009030:	f7fa fee2 	bl	8003df8 <HAL_DMA_Abort_IT>
 8009034:	4603      	mov	r3, r0
 8009036:	2b00      	cmp	r3, #0
 8009038:	d016      	beq.n	8009068 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800903e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009040:	687a      	ldr	r2, [r7, #4]
 8009042:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8009044:	4610      	mov	r0, r2
 8009046:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009048:	e00e      	b.n	8009068 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800904a:	6878      	ldr	r0, [r7, #4]
 800904c:	f000 f990 	bl	8009370 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009050:	e00a      	b.n	8009068 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009052:	6878      	ldr	r0, [r7, #4]
 8009054:	f000 f98c 	bl	8009370 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009058:	e006      	b.n	8009068 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800905a:	6878      	ldr	r0, [r7, #4]
 800905c:	f000 f988 	bl	8009370 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	2200      	movs	r2, #0
 8009064:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    return;
 8009066:	e170      	b.n	800934a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009068:	bf00      	nop
    return;
 800906a:	e16e      	b.n	800934a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009070:	2b01      	cmp	r3, #1
 8009072:	f040 814a 	bne.w	800930a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009076:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800907a:	f003 0310 	and.w	r3, r3, #16
 800907e:	2b00      	cmp	r3, #0
 8009080:	f000 8143 	beq.w	800930a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8009084:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009088:	f003 0310 	and.w	r3, r3, #16
 800908c:	2b00      	cmp	r3, #0
 800908e:	f000 813c 	beq.w	800930a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009092:	2300      	movs	r3, #0
 8009094:	60bb      	str	r3, [r7, #8]
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	60bb      	str	r3, [r7, #8]
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	685b      	ldr	r3, [r3, #4]
 80090a4:	60bb      	str	r3, [r7, #8]
 80090a6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	695b      	ldr	r3, [r3, #20]
 80090ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80090b2:	2b40      	cmp	r3, #64	@ 0x40
 80090b4:	f040 80b4 	bne.w	8009220 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	685b      	ldr	r3, [r3, #4]
 80090c0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80090c4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	f000 8140 	beq.w	800934e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80090d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80090d6:	429a      	cmp	r2, r3
 80090d8:	f080 8139 	bcs.w	800934e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80090e2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090e8:	69db      	ldr	r3, [r3, #28]
 80090ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80090ee:	f000 8088 	beq.w	8009202 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	330c      	adds	r3, #12
 80090f8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090fc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009100:	e853 3f00 	ldrex	r3, [r3]
 8009104:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009108:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800910c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009110:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	330c      	adds	r3, #12
 800911a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800911e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009122:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009126:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800912a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800912e:	e841 2300 	strex	r3, r2, [r1]
 8009132:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8009136:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800913a:	2b00      	cmp	r3, #0
 800913c:	d1d9      	bne.n	80090f2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	3314      	adds	r3, #20
 8009144:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009146:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009148:	e853 3f00 	ldrex	r3, [r3]
 800914c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800914e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009150:	f023 0301 	bic.w	r3, r3, #1
 8009154:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	3314      	adds	r3, #20
 800915e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009162:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8009166:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009168:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800916a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800916e:	e841 2300 	strex	r3, r2, [r1]
 8009172:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009174:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009176:	2b00      	cmp	r3, #0
 8009178:	d1e1      	bne.n	800913e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	3314      	adds	r3, #20
 8009180:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009182:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009184:	e853 3f00 	ldrex	r3, [r3]
 8009188:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800918a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800918c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009190:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	3314      	adds	r3, #20
 800919a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800919e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80091a0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091a2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80091a4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80091a6:	e841 2300 	strex	r3, r2, [r1]
 80091aa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80091ac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d1e3      	bne.n	800917a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	2220      	movs	r2, #32
 80091b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	2200      	movs	r2, #0
 80091be:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	330c      	adds	r3, #12
 80091c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80091ca:	e853 3f00 	ldrex	r3, [r3]
 80091ce:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80091d0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80091d2:	f023 0310 	bic.w	r3, r3, #16
 80091d6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	330c      	adds	r3, #12
 80091e0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80091e4:	65ba      	str	r2, [r7, #88]	@ 0x58
 80091e6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091e8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80091ea:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80091ec:	e841 2300 	strex	r3, r2, [r1]
 80091f0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80091f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d1e3      	bne.n	80091c0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091fc:	4618      	mov	r0, r3
 80091fe:	f7fa fd8b 	bl	8003d18 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800920a:	b29b      	uxth	r3, r3
 800920c:	1ad3      	subs	r3, r2, r3
 800920e:	b29b      	uxth	r3, r3
 8009210:	4619      	mov	r1, r3
 8009212:	6878      	ldr	r0, [r7, #4]
 8009214:	f000 f8b6 	bl	8009384 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009218:	e099      	b.n	800934e <HAL_UART_IRQHandler+0x50e>
 800921a:	bf00      	nop
 800921c:	080095bb 	.word	0x080095bb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009228:	b29b      	uxth	r3, r3
 800922a:	1ad3      	subs	r3, r2, r3
 800922c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009234:	b29b      	uxth	r3, r3
 8009236:	2b00      	cmp	r3, #0
 8009238:	f000 808b 	beq.w	8009352 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800923c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009240:	2b00      	cmp	r3, #0
 8009242:	f000 8086 	beq.w	8009352 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	330c      	adds	r3, #12
 800924c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800924e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009250:	e853 3f00 	ldrex	r3, [r3]
 8009254:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009256:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009258:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800925c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	330c      	adds	r3, #12
 8009266:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800926a:	647a      	str	r2, [r7, #68]	@ 0x44
 800926c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800926e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009270:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009272:	e841 2300 	strex	r3, r2, [r1]
 8009276:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009278:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800927a:	2b00      	cmp	r3, #0
 800927c:	d1e3      	bne.n	8009246 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	3314      	adds	r3, #20
 8009284:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009288:	e853 3f00 	ldrex	r3, [r3]
 800928c:	623b      	str	r3, [r7, #32]
   return(result);
 800928e:	6a3b      	ldr	r3, [r7, #32]
 8009290:	f023 0301 	bic.w	r3, r3, #1
 8009294:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	3314      	adds	r3, #20
 800929e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80092a2:	633a      	str	r2, [r7, #48]	@ 0x30
 80092a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80092a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80092aa:	e841 2300 	strex	r3, r2, [r1]
 80092ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80092b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d1e3      	bne.n	800927e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	2220      	movs	r2, #32
 80092ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	2200      	movs	r2, #0
 80092c2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	330c      	adds	r3, #12
 80092ca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092cc:	693b      	ldr	r3, [r7, #16]
 80092ce:	e853 3f00 	ldrex	r3, [r3]
 80092d2:	60fb      	str	r3, [r7, #12]
   return(result);
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	f023 0310 	bic.w	r3, r3, #16
 80092da:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	330c      	adds	r3, #12
 80092e4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80092e8:	61fa      	str	r2, [r7, #28]
 80092ea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092ec:	69b9      	ldr	r1, [r7, #24]
 80092ee:	69fa      	ldr	r2, [r7, #28]
 80092f0:	e841 2300 	strex	r3, r2, [r1]
 80092f4:	617b      	str	r3, [r7, #20]
   return(result);
 80092f6:	697b      	ldr	r3, [r7, #20]
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d1e3      	bne.n	80092c4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80092fc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009300:	4619      	mov	r1, r3
 8009302:	6878      	ldr	r0, [r7, #4]
 8009304:	f000 f83e 	bl	8009384 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009308:	e023      	b.n	8009352 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800930a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800930e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009312:	2b00      	cmp	r3, #0
 8009314:	d009      	beq.n	800932a <HAL_UART_IRQHandler+0x4ea>
 8009316:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800931a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800931e:	2b00      	cmp	r3, #0
 8009320:	d003      	beq.n	800932a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8009322:	6878      	ldr	r0, [r7, #4]
 8009324:	f000 f95d 	bl	80095e2 <UART_Transmit_IT>
    return;
 8009328:	e014      	b.n	8009354 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800932a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800932e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009332:	2b00      	cmp	r3, #0
 8009334:	d00e      	beq.n	8009354 <HAL_UART_IRQHandler+0x514>
 8009336:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800933a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800933e:	2b00      	cmp	r3, #0
 8009340:	d008      	beq.n	8009354 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8009342:	6878      	ldr	r0, [r7, #4]
 8009344:	f000 f99d 	bl	8009682 <UART_EndTransmit_IT>
    return;
 8009348:	e004      	b.n	8009354 <HAL_UART_IRQHandler+0x514>
    return;
 800934a:	bf00      	nop
 800934c:	e002      	b.n	8009354 <HAL_UART_IRQHandler+0x514>
      return;
 800934e:	bf00      	nop
 8009350:	e000      	b.n	8009354 <HAL_UART_IRQHandler+0x514>
      return;
 8009352:	bf00      	nop
  }
}
 8009354:	37e8      	adds	r7, #232	@ 0xe8
 8009356:	46bd      	mov	sp, r7
 8009358:	bd80      	pop	{r7, pc}
 800935a:	bf00      	nop

0800935c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800935c:	b480      	push	{r7}
 800935e:	b083      	sub	sp, #12
 8009360:	af00      	add	r7, sp, #0
 8009362:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009364:	bf00      	nop
 8009366:	370c      	adds	r7, #12
 8009368:	46bd      	mov	sp, r7
 800936a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800936e:	4770      	bx	lr

08009370 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009370:	b480      	push	{r7}
 8009372:	b083      	sub	sp, #12
 8009374:	af00      	add	r7, sp, #0
 8009376:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009378:	bf00      	nop
 800937a:	370c      	adds	r7, #12
 800937c:	46bd      	mov	sp, r7
 800937e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009382:	4770      	bx	lr

08009384 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009384:	b480      	push	{r7}
 8009386:	b083      	sub	sp, #12
 8009388:	af00      	add	r7, sp, #0
 800938a:	6078      	str	r0, [r7, #4]
 800938c:	460b      	mov	r3, r1
 800938e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009390:	bf00      	nop
 8009392:	370c      	adds	r7, #12
 8009394:	46bd      	mov	sp, r7
 8009396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800939a:	4770      	bx	lr

0800939c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800939c:	b580      	push	{r7, lr}
 800939e:	b090      	sub	sp, #64	@ 0x40
 80093a0:	af00      	add	r7, sp, #0
 80093a2:	60f8      	str	r0, [r7, #12]
 80093a4:	60b9      	str	r1, [r7, #8]
 80093a6:	603b      	str	r3, [r7, #0]
 80093a8:	4613      	mov	r3, r2
 80093aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80093ac:	e050      	b.n	8009450 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80093ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80093b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093b4:	d04c      	beq.n	8009450 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80093b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d007      	beq.n	80093cc <UART_WaitOnFlagUntilTimeout+0x30>
 80093bc:	f7fa fa64 	bl	8003888 <HAL_GetTick>
 80093c0:	4602      	mov	r2, r0
 80093c2:	683b      	ldr	r3, [r7, #0]
 80093c4:	1ad3      	subs	r3, r2, r3
 80093c6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80093c8:	429a      	cmp	r2, r3
 80093ca:	d241      	bcs.n	8009450 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	330c      	adds	r3, #12
 80093d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093d6:	e853 3f00 	ldrex	r3, [r3]
 80093da:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80093dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093de:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 80093e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	330c      	adds	r3, #12
 80093ea:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80093ec:	637a      	str	r2, [r7, #52]	@ 0x34
 80093ee:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093f0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80093f2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80093f4:	e841 2300 	strex	r3, r2, [r1]
 80093f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80093fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d1e5      	bne.n	80093cc <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	3314      	adds	r3, #20
 8009406:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009408:	697b      	ldr	r3, [r7, #20]
 800940a:	e853 3f00 	ldrex	r3, [r3]
 800940e:	613b      	str	r3, [r7, #16]
   return(result);
 8009410:	693b      	ldr	r3, [r7, #16]
 8009412:	f023 0301 	bic.w	r3, r3, #1
 8009416:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	3314      	adds	r3, #20
 800941e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009420:	623a      	str	r2, [r7, #32]
 8009422:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009424:	69f9      	ldr	r1, [r7, #28]
 8009426:	6a3a      	ldr	r2, [r7, #32]
 8009428:	e841 2300 	strex	r3, r2, [r1]
 800942c:	61bb      	str	r3, [r7, #24]
   return(result);
 800942e:	69bb      	ldr	r3, [r7, #24]
 8009430:	2b00      	cmp	r3, #0
 8009432:	d1e5      	bne.n	8009400 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	2220      	movs	r2, #32
 8009438:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	2220      	movs	r2, #32
 8009440:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	2200      	movs	r2, #0
 8009448:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_TIMEOUT;
 800944c:	2303      	movs	r3, #3
 800944e:	e00f      	b.n	8009470 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	681a      	ldr	r2, [r3, #0]
 8009456:	68bb      	ldr	r3, [r7, #8]
 8009458:	4013      	ands	r3, r2
 800945a:	68ba      	ldr	r2, [r7, #8]
 800945c:	429a      	cmp	r2, r3
 800945e:	bf0c      	ite	eq
 8009460:	2301      	moveq	r3, #1
 8009462:	2300      	movne	r3, #0
 8009464:	b2db      	uxtb	r3, r3
 8009466:	461a      	mov	r2, r3
 8009468:	79fb      	ldrb	r3, [r7, #7]
 800946a:	429a      	cmp	r2, r3
 800946c:	d09f      	beq.n	80093ae <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800946e:	2300      	movs	r3, #0
}
 8009470:	4618      	mov	r0, r3
 8009472:	3740      	adds	r7, #64	@ 0x40
 8009474:	46bd      	mov	sp, r7
 8009476:	bd80      	pop	{r7, pc}

08009478 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009478:	b480      	push	{r7}
 800947a:	b085      	sub	sp, #20
 800947c:	af00      	add	r7, sp, #0
 800947e:	60f8      	str	r0, [r7, #12]
 8009480:	60b9      	str	r1, [r7, #8]
 8009482:	4613      	mov	r3, r2
 8009484:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	68ba      	ldr	r2, [r7, #8]
 800948a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	88fa      	ldrh	r2, [r7, #6]
 8009490:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	88fa      	ldrh	r2, [r7, #6]
 8009496:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	2200      	movs	r2, #0
 800949c:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	2222      	movs	r2, #34	@ 0x22
 80094a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	2200      	movs	r2, #0
 80094aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	691b      	ldr	r3, [r3, #16]
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d007      	beq.n	80094c6 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	68da      	ldr	r2, [r3, #12]
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80094c4:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	695a      	ldr	r2, [r3, #20]
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	f042 0201 	orr.w	r2, r2, #1
 80094d4:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	68da      	ldr	r2, [r3, #12]
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	f042 0220 	orr.w	r2, r2, #32
 80094e4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80094e6:	2300      	movs	r3, #0
}
 80094e8:	4618      	mov	r0, r3
 80094ea:	3714      	adds	r7, #20
 80094ec:	46bd      	mov	sp, r7
 80094ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094f2:	4770      	bx	lr

080094f4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80094f4:	b480      	push	{r7}
 80094f6:	b095      	sub	sp, #84	@ 0x54
 80094f8:	af00      	add	r7, sp, #0
 80094fa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	330c      	adds	r3, #12
 8009502:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009504:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009506:	e853 3f00 	ldrex	r3, [r3]
 800950a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800950c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800950e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009512:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	330c      	adds	r3, #12
 800951a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800951c:	643a      	str	r2, [r7, #64]	@ 0x40
 800951e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009520:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009522:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009524:	e841 2300 	strex	r3, r2, [r1]
 8009528:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800952a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800952c:	2b00      	cmp	r3, #0
 800952e:	d1e5      	bne.n	80094fc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	3314      	adds	r3, #20
 8009536:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009538:	6a3b      	ldr	r3, [r7, #32]
 800953a:	e853 3f00 	ldrex	r3, [r3]
 800953e:	61fb      	str	r3, [r7, #28]
   return(result);
 8009540:	69fb      	ldr	r3, [r7, #28]
 8009542:	f023 0301 	bic.w	r3, r3, #1
 8009546:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	3314      	adds	r3, #20
 800954e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009550:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009552:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009554:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009556:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009558:	e841 2300 	strex	r3, r2, [r1]
 800955c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800955e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009560:	2b00      	cmp	r3, #0
 8009562:	d1e5      	bne.n	8009530 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009568:	2b01      	cmp	r3, #1
 800956a:	d119      	bne.n	80095a0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	330c      	adds	r3, #12
 8009572:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	e853 3f00 	ldrex	r3, [r3]
 800957a:	60bb      	str	r3, [r7, #8]
   return(result);
 800957c:	68bb      	ldr	r3, [r7, #8]
 800957e:	f023 0310 	bic.w	r3, r3, #16
 8009582:	647b      	str	r3, [r7, #68]	@ 0x44
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	330c      	adds	r3, #12
 800958a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800958c:	61ba      	str	r2, [r7, #24]
 800958e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009590:	6979      	ldr	r1, [r7, #20]
 8009592:	69ba      	ldr	r2, [r7, #24]
 8009594:	e841 2300 	strex	r3, r2, [r1]
 8009598:	613b      	str	r3, [r7, #16]
   return(result);
 800959a:	693b      	ldr	r3, [r7, #16]
 800959c:	2b00      	cmp	r3, #0
 800959e:	d1e5      	bne.n	800956c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	2220      	movs	r2, #32
 80095a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	2200      	movs	r2, #0
 80095ac:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80095ae:	bf00      	nop
 80095b0:	3754      	adds	r7, #84	@ 0x54
 80095b2:	46bd      	mov	sp, r7
 80095b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b8:	4770      	bx	lr

080095ba <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80095ba:	b580      	push	{r7, lr}
 80095bc:	b084      	sub	sp, #16
 80095be:	af00      	add	r7, sp, #0
 80095c0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095c6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	2200      	movs	r2, #0
 80095cc:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	2200      	movs	r2, #0
 80095d2:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80095d4:	68f8      	ldr	r0, [r7, #12]
 80095d6:	f7ff fecb 	bl	8009370 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80095da:	bf00      	nop
 80095dc:	3710      	adds	r7, #16
 80095de:	46bd      	mov	sp, r7
 80095e0:	bd80      	pop	{r7, pc}

080095e2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80095e2:	b480      	push	{r7}
 80095e4:	b085      	sub	sp, #20
 80095e6:	af00      	add	r7, sp, #0
 80095e8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80095f0:	b2db      	uxtb	r3, r3
 80095f2:	2b21      	cmp	r3, #33	@ 0x21
 80095f4:	d13e      	bne.n	8009674 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	689b      	ldr	r3, [r3, #8]
 80095fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80095fe:	d114      	bne.n	800962a <UART_Transmit_IT+0x48>
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	691b      	ldr	r3, [r3, #16]
 8009604:	2b00      	cmp	r3, #0
 8009606:	d110      	bne.n	800962a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	6a1b      	ldr	r3, [r3, #32]
 800960c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	881b      	ldrh	r3, [r3, #0]
 8009612:	461a      	mov	r2, r3
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800961c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	6a1b      	ldr	r3, [r3, #32]
 8009622:	1c9a      	adds	r2, r3, #2
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	621a      	str	r2, [r3, #32]
 8009628:	e008      	b.n	800963c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	6a1b      	ldr	r3, [r3, #32]
 800962e:	1c59      	adds	r1, r3, #1
 8009630:	687a      	ldr	r2, [r7, #4]
 8009632:	6211      	str	r1, [r2, #32]
 8009634:	781a      	ldrb	r2, [r3, #0]
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009640:	b29b      	uxth	r3, r3
 8009642:	3b01      	subs	r3, #1
 8009644:	b29b      	uxth	r3, r3
 8009646:	687a      	ldr	r2, [r7, #4]
 8009648:	4619      	mov	r1, r3
 800964a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800964c:	2b00      	cmp	r3, #0
 800964e:	d10f      	bne.n	8009670 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	68da      	ldr	r2, [r3, #12]
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800965e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	68da      	ldr	r2, [r3, #12]
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800966e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009670:	2300      	movs	r3, #0
 8009672:	e000      	b.n	8009676 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009674:	2302      	movs	r3, #2
  }
}
 8009676:	4618      	mov	r0, r3
 8009678:	3714      	adds	r7, #20
 800967a:	46bd      	mov	sp, r7
 800967c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009680:	4770      	bx	lr

08009682 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009682:	b580      	push	{r7, lr}
 8009684:	b082      	sub	sp, #8
 8009686:	af00      	add	r7, sp, #0
 8009688:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	68da      	ldr	r2, [r3, #12]
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009698:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	2220      	movs	r2, #32
 800969e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80096a2:	6878      	ldr	r0, [r7, #4]
 80096a4:	f7ff fe5a 	bl	800935c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80096a8:	2300      	movs	r3, #0
}
 80096aa:	4618      	mov	r0, r3
 80096ac:	3708      	adds	r7, #8
 80096ae:	46bd      	mov	sp, r7
 80096b0:	bd80      	pop	{r7, pc}

080096b2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80096b2:	b580      	push	{r7, lr}
 80096b4:	b08c      	sub	sp, #48	@ 0x30
 80096b6:	af00      	add	r7, sp, #0
 80096b8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80096c0:	b2db      	uxtb	r3, r3
 80096c2:	2b22      	cmp	r3, #34	@ 0x22
 80096c4:	f040 80ab 	bne.w	800981e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	689b      	ldr	r3, [r3, #8]
 80096cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80096d0:	d117      	bne.n	8009702 <UART_Receive_IT+0x50>
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	691b      	ldr	r3, [r3, #16]
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d113      	bne.n	8009702 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80096da:	2300      	movs	r3, #0
 80096dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096e2:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	685b      	ldr	r3, [r3, #4]
 80096ea:	b29b      	uxth	r3, r3
 80096ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80096f0:	b29a      	uxth	r2, r3
 80096f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096f4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096fa:	1c9a      	adds	r2, r3, #2
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	629a      	str	r2, [r3, #40]	@ 0x28
 8009700:	e026      	b.n	8009750 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009706:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8009708:	2300      	movs	r3, #0
 800970a:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	689b      	ldr	r3, [r3, #8]
 8009710:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009714:	d007      	beq.n	8009726 <UART_Receive_IT+0x74>
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	689b      	ldr	r3, [r3, #8]
 800971a:	2b00      	cmp	r3, #0
 800971c:	d10a      	bne.n	8009734 <UART_Receive_IT+0x82>
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	691b      	ldr	r3, [r3, #16]
 8009722:	2b00      	cmp	r3, #0
 8009724:	d106      	bne.n	8009734 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	685b      	ldr	r3, [r3, #4]
 800972c:	b2da      	uxtb	r2, r3
 800972e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009730:	701a      	strb	r2, [r3, #0]
 8009732:	e008      	b.n	8009746 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	685b      	ldr	r3, [r3, #4]
 800973a:	b2db      	uxtb	r3, r3
 800973c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009740:	b2da      	uxtb	r2, r3
 8009742:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009744:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800974a:	1c5a      	adds	r2, r3, #1
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009754:	b29b      	uxth	r3, r3
 8009756:	3b01      	subs	r3, #1
 8009758:	b29b      	uxth	r3, r3
 800975a:	687a      	ldr	r2, [r7, #4]
 800975c:	4619      	mov	r1, r3
 800975e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8009760:	2b00      	cmp	r3, #0
 8009762:	d15a      	bne.n	800981a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	68da      	ldr	r2, [r3, #12]
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	f022 0220 	bic.w	r2, r2, #32
 8009772:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	68da      	ldr	r2, [r3, #12]
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009782:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	695a      	ldr	r2, [r3, #20]
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	f022 0201 	bic.w	r2, r2, #1
 8009792:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	2220      	movs	r2, #32
 8009798:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097a0:	2b01      	cmp	r3, #1
 80097a2:	d135      	bne.n	8009810 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	2200      	movs	r2, #0
 80097a8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	330c      	adds	r3, #12
 80097b0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097b2:	697b      	ldr	r3, [r7, #20]
 80097b4:	e853 3f00 	ldrex	r3, [r3]
 80097b8:	613b      	str	r3, [r7, #16]
   return(result);
 80097ba:	693b      	ldr	r3, [r7, #16]
 80097bc:	f023 0310 	bic.w	r3, r3, #16
 80097c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	330c      	adds	r3, #12
 80097c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80097ca:	623a      	str	r2, [r7, #32]
 80097cc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097ce:	69f9      	ldr	r1, [r7, #28]
 80097d0:	6a3a      	ldr	r2, [r7, #32]
 80097d2:	e841 2300 	strex	r3, r2, [r1]
 80097d6:	61bb      	str	r3, [r7, #24]
   return(result);
 80097d8:	69bb      	ldr	r3, [r7, #24]
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d1e5      	bne.n	80097aa <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	f003 0310 	and.w	r3, r3, #16
 80097e8:	2b10      	cmp	r3, #16
 80097ea:	d10a      	bne.n	8009802 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80097ec:	2300      	movs	r3, #0
 80097ee:	60fb      	str	r3, [r7, #12]
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	60fb      	str	r3, [r7, #12]
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	685b      	ldr	r3, [r3, #4]
 80097fe:	60fb      	str	r3, [r7, #12]
 8009800:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009806:	4619      	mov	r1, r3
 8009808:	6878      	ldr	r0, [r7, #4]
 800980a:	f7ff fdbb 	bl	8009384 <HAL_UARTEx_RxEventCallback>
 800980e:	e002      	b.n	8009816 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009810:	6878      	ldr	r0, [r7, #4]
 8009812:	f7f8 ff8b 	bl	800272c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009816:	2300      	movs	r3, #0
 8009818:	e002      	b.n	8009820 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800981a:	2300      	movs	r3, #0
 800981c:	e000      	b.n	8009820 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800981e:	2302      	movs	r3, #2
  }
}
 8009820:	4618      	mov	r0, r3
 8009822:	3730      	adds	r7, #48	@ 0x30
 8009824:	46bd      	mov	sp, r7
 8009826:	bd80      	pop	{r7, pc}

08009828 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009828:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800982c:	b0c0      	sub	sp, #256	@ 0x100
 800982e:	af00      	add	r7, sp, #0
 8009830:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009834:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	691b      	ldr	r3, [r3, #16]
 800983c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009840:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009844:	68d9      	ldr	r1, [r3, #12]
 8009846:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800984a:	681a      	ldr	r2, [r3, #0]
 800984c:	ea40 0301 	orr.w	r3, r0, r1
 8009850:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009852:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009856:	689a      	ldr	r2, [r3, #8]
 8009858:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800985c:	691b      	ldr	r3, [r3, #16]
 800985e:	431a      	orrs	r2, r3
 8009860:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009864:	695b      	ldr	r3, [r3, #20]
 8009866:	431a      	orrs	r2, r3
 8009868:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800986c:	69db      	ldr	r3, [r3, #28]
 800986e:	4313      	orrs	r3, r2
 8009870:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009874:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	68db      	ldr	r3, [r3, #12]
 800987c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8009880:	f021 010c 	bic.w	r1, r1, #12
 8009884:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009888:	681a      	ldr	r2, [r3, #0]
 800988a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800988e:	430b      	orrs	r3, r1
 8009890:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009892:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	695b      	ldr	r3, [r3, #20]
 800989a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800989e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80098a2:	6999      	ldr	r1, [r3, #24]
 80098a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80098a8:	681a      	ldr	r2, [r3, #0]
 80098aa:	ea40 0301 	orr.w	r3, r0, r1
 80098ae:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80098b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80098b4:	681a      	ldr	r2, [r3, #0]
 80098b6:	4b8f      	ldr	r3, [pc, #572]	@ (8009af4 <UART_SetConfig+0x2cc>)
 80098b8:	429a      	cmp	r2, r3
 80098ba:	d005      	beq.n	80098c8 <UART_SetConfig+0xa0>
 80098bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80098c0:	681a      	ldr	r2, [r3, #0]
 80098c2:	4b8d      	ldr	r3, [pc, #564]	@ (8009af8 <UART_SetConfig+0x2d0>)
 80098c4:	429a      	cmp	r2, r3
 80098c6:	d104      	bne.n	80098d2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80098c8:	f7fe f8ce 	bl	8007a68 <HAL_RCC_GetPCLK2Freq>
 80098cc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80098d0:	e003      	b.n	80098da <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80098d2:	f7fe f8b5 	bl	8007a40 <HAL_RCC_GetPCLK1Freq>
 80098d6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80098da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80098de:	69db      	ldr	r3, [r3, #28]
 80098e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80098e4:	f040 810c 	bne.w	8009b00 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80098e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80098ec:	2200      	movs	r2, #0
 80098ee:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80098f2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80098f6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80098fa:	4622      	mov	r2, r4
 80098fc:	462b      	mov	r3, r5
 80098fe:	1891      	adds	r1, r2, r2
 8009900:	65b9      	str	r1, [r7, #88]	@ 0x58
 8009902:	415b      	adcs	r3, r3
 8009904:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009906:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800990a:	4621      	mov	r1, r4
 800990c:	eb12 0801 	adds.w	r8, r2, r1
 8009910:	4629      	mov	r1, r5
 8009912:	eb43 0901 	adc.w	r9, r3, r1
 8009916:	f04f 0200 	mov.w	r2, #0
 800991a:	f04f 0300 	mov.w	r3, #0
 800991e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009922:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009926:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800992a:	4690      	mov	r8, r2
 800992c:	4699      	mov	r9, r3
 800992e:	4623      	mov	r3, r4
 8009930:	eb18 0303 	adds.w	r3, r8, r3
 8009934:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009938:	462b      	mov	r3, r5
 800993a:	eb49 0303 	adc.w	r3, r9, r3
 800993e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009942:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009946:	685b      	ldr	r3, [r3, #4]
 8009948:	2200      	movs	r2, #0
 800994a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800994e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8009952:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009956:	460b      	mov	r3, r1
 8009958:	18db      	adds	r3, r3, r3
 800995a:	653b      	str	r3, [r7, #80]	@ 0x50
 800995c:	4613      	mov	r3, r2
 800995e:	eb42 0303 	adc.w	r3, r2, r3
 8009962:	657b      	str	r3, [r7, #84]	@ 0x54
 8009964:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009968:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800996c:	f7f6 fc88 	bl	8000280 <__aeabi_uldivmod>
 8009970:	4602      	mov	r2, r0
 8009972:	460b      	mov	r3, r1
 8009974:	4b61      	ldr	r3, [pc, #388]	@ (8009afc <UART_SetConfig+0x2d4>)
 8009976:	fba3 2302 	umull	r2, r3, r3, r2
 800997a:	095b      	lsrs	r3, r3, #5
 800997c:	011c      	lsls	r4, r3, #4
 800997e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009982:	2200      	movs	r2, #0
 8009984:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009988:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800998c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009990:	4642      	mov	r2, r8
 8009992:	464b      	mov	r3, r9
 8009994:	1891      	adds	r1, r2, r2
 8009996:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009998:	415b      	adcs	r3, r3
 800999a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800999c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80099a0:	4641      	mov	r1, r8
 80099a2:	eb12 0a01 	adds.w	sl, r2, r1
 80099a6:	4649      	mov	r1, r9
 80099a8:	eb43 0b01 	adc.w	fp, r3, r1
 80099ac:	f04f 0200 	mov.w	r2, #0
 80099b0:	f04f 0300 	mov.w	r3, #0
 80099b4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80099b8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80099bc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80099c0:	4692      	mov	sl, r2
 80099c2:	469b      	mov	fp, r3
 80099c4:	4643      	mov	r3, r8
 80099c6:	eb1a 0303 	adds.w	r3, sl, r3
 80099ca:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80099ce:	464b      	mov	r3, r9
 80099d0:	eb4b 0303 	adc.w	r3, fp, r3
 80099d4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80099d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099dc:	685b      	ldr	r3, [r3, #4]
 80099de:	2200      	movs	r2, #0
 80099e0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80099e4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80099e8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80099ec:	460b      	mov	r3, r1
 80099ee:	18db      	adds	r3, r3, r3
 80099f0:	643b      	str	r3, [r7, #64]	@ 0x40
 80099f2:	4613      	mov	r3, r2
 80099f4:	eb42 0303 	adc.w	r3, r2, r3
 80099f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80099fa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80099fe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8009a02:	f7f6 fc3d 	bl	8000280 <__aeabi_uldivmod>
 8009a06:	4602      	mov	r2, r0
 8009a08:	460b      	mov	r3, r1
 8009a0a:	4611      	mov	r1, r2
 8009a0c:	4b3b      	ldr	r3, [pc, #236]	@ (8009afc <UART_SetConfig+0x2d4>)
 8009a0e:	fba3 2301 	umull	r2, r3, r3, r1
 8009a12:	095b      	lsrs	r3, r3, #5
 8009a14:	2264      	movs	r2, #100	@ 0x64
 8009a16:	fb02 f303 	mul.w	r3, r2, r3
 8009a1a:	1acb      	subs	r3, r1, r3
 8009a1c:	00db      	lsls	r3, r3, #3
 8009a1e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8009a22:	4b36      	ldr	r3, [pc, #216]	@ (8009afc <UART_SetConfig+0x2d4>)
 8009a24:	fba3 2302 	umull	r2, r3, r3, r2
 8009a28:	095b      	lsrs	r3, r3, #5
 8009a2a:	005b      	lsls	r3, r3, #1
 8009a2c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009a30:	441c      	add	r4, r3
 8009a32:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009a36:	2200      	movs	r2, #0
 8009a38:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009a3c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009a40:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009a44:	4642      	mov	r2, r8
 8009a46:	464b      	mov	r3, r9
 8009a48:	1891      	adds	r1, r2, r2
 8009a4a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009a4c:	415b      	adcs	r3, r3
 8009a4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009a50:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009a54:	4641      	mov	r1, r8
 8009a56:	1851      	adds	r1, r2, r1
 8009a58:	6339      	str	r1, [r7, #48]	@ 0x30
 8009a5a:	4649      	mov	r1, r9
 8009a5c:	414b      	adcs	r3, r1
 8009a5e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009a60:	f04f 0200 	mov.w	r2, #0
 8009a64:	f04f 0300 	mov.w	r3, #0
 8009a68:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009a6c:	4659      	mov	r1, fp
 8009a6e:	00cb      	lsls	r3, r1, #3
 8009a70:	4651      	mov	r1, sl
 8009a72:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009a76:	4651      	mov	r1, sl
 8009a78:	00ca      	lsls	r2, r1, #3
 8009a7a:	4610      	mov	r0, r2
 8009a7c:	4619      	mov	r1, r3
 8009a7e:	4603      	mov	r3, r0
 8009a80:	4642      	mov	r2, r8
 8009a82:	189b      	adds	r3, r3, r2
 8009a84:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009a88:	464b      	mov	r3, r9
 8009a8a:	460a      	mov	r2, r1
 8009a8c:	eb42 0303 	adc.w	r3, r2, r3
 8009a90:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009a94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a98:	685b      	ldr	r3, [r3, #4]
 8009a9a:	2200      	movs	r2, #0
 8009a9c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009aa0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009aa4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009aa8:	460b      	mov	r3, r1
 8009aaa:	18db      	adds	r3, r3, r3
 8009aac:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009aae:	4613      	mov	r3, r2
 8009ab0:	eb42 0303 	adc.w	r3, r2, r3
 8009ab4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009ab6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009aba:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8009abe:	f7f6 fbdf 	bl	8000280 <__aeabi_uldivmod>
 8009ac2:	4602      	mov	r2, r0
 8009ac4:	460b      	mov	r3, r1
 8009ac6:	4b0d      	ldr	r3, [pc, #52]	@ (8009afc <UART_SetConfig+0x2d4>)
 8009ac8:	fba3 1302 	umull	r1, r3, r3, r2
 8009acc:	095b      	lsrs	r3, r3, #5
 8009ace:	2164      	movs	r1, #100	@ 0x64
 8009ad0:	fb01 f303 	mul.w	r3, r1, r3
 8009ad4:	1ad3      	subs	r3, r2, r3
 8009ad6:	00db      	lsls	r3, r3, #3
 8009ad8:	3332      	adds	r3, #50	@ 0x32
 8009ada:	4a08      	ldr	r2, [pc, #32]	@ (8009afc <UART_SetConfig+0x2d4>)
 8009adc:	fba2 2303 	umull	r2, r3, r2, r3
 8009ae0:	095b      	lsrs	r3, r3, #5
 8009ae2:	f003 0207 	and.w	r2, r3, #7
 8009ae6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	4422      	add	r2, r4
 8009aee:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009af0:	e106      	b.n	8009d00 <UART_SetConfig+0x4d8>
 8009af2:	bf00      	nop
 8009af4:	40011000 	.word	0x40011000
 8009af8:	40011400 	.word	0x40011400
 8009afc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009b00:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009b04:	2200      	movs	r2, #0
 8009b06:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009b0a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8009b0e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8009b12:	4642      	mov	r2, r8
 8009b14:	464b      	mov	r3, r9
 8009b16:	1891      	adds	r1, r2, r2
 8009b18:	6239      	str	r1, [r7, #32]
 8009b1a:	415b      	adcs	r3, r3
 8009b1c:	627b      	str	r3, [r7, #36]	@ 0x24
 8009b1e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009b22:	4641      	mov	r1, r8
 8009b24:	1854      	adds	r4, r2, r1
 8009b26:	4649      	mov	r1, r9
 8009b28:	eb43 0501 	adc.w	r5, r3, r1
 8009b2c:	f04f 0200 	mov.w	r2, #0
 8009b30:	f04f 0300 	mov.w	r3, #0
 8009b34:	00eb      	lsls	r3, r5, #3
 8009b36:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009b3a:	00e2      	lsls	r2, r4, #3
 8009b3c:	4614      	mov	r4, r2
 8009b3e:	461d      	mov	r5, r3
 8009b40:	4643      	mov	r3, r8
 8009b42:	18e3      	adds	r3, r4, r3
 8009b44:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009b48:	464b      	mov	r3, r9
 8009b4a:	eb45 0303 	adc.w	r3, r5, r3
 8009b4e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009b52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b56:	685b      	ldr	r3, [r3, #4]
 8009b58:	2200      	movs	r2, #0
 8009b5a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009b5e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009b62:	f04f 0200 	mov.w	r2, #0
 8009b66:	f04f 0300 	mov.w	r3, #0
 8009b6a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8009b6e:	4629      	mov	r1, r5
 8009b70:	008b      	lsls	r3, r1, #2
 8009b72:	4621      	mov	r1, r4
 8009b74:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009b78:	4621      	mov	r1, r4
 8009b7a:	008a      	lsls	r2, r1, #2
 8009b7c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009b80:	f7f6 fb7e 	bl	8000280 <__aeabi_uldivmod>
 8009b84:	4602      	mov	r2, r0
 8009b86:	460b      	mov	r3, r1
 8009b88:	4b60      	ldr	r3, [pc, #384]	@ (8009d0c <UART_SetConfig+0x4e4>)
 8009b8a:	fba3 2302 	umull	r2, r3, r3, r2
 8009b8e:	095b      	lsrs	r3, r3, #5
 8009b90:	011c      	lsls	r4, r3, #4
 8009b92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009b96:	2200      	movs	r2, #0
 8009b98:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009b9c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009ba0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009ba4:	4642      	mov	r2, r8
 8009ba6:	464b      	mov	r3, r9
 8009ba8:	1891      	adds	r1, r2, r2
 8009baa:	61b9      	str	r1, [r7, #24]
 8009bac:	415b      	adcs	r3, r3
 8009bae:	61fb      	str	r3, [r7, #28]
 8009bb0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009bb4:	4641      	mov	r1, r8
 8009bb6:	1851      	adds	r1, r2, r1
 8009bb8:	6139      	str	r1, [r7, #16]
 8009bba:	4649      	mov	r1, r9
 8009bbc:	414b      	adcs	r3, r1
 8009bbe:	617b      	str	r3, [r7, #20]
 8009bc0:	f04f 0200 	mov.w	r2, #0
 8009bc4:	f04f 0300 	mov.w	r3, #0
 8009bc8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009bcc:	4659      	mov	r1, fp
 8009bce:	00cb      	lsls	r3, r1, #3
 8009bd0:	4651      	mov	r1, sl
 8009bd2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009bd6:	4651      	mov	r1, sl
 8009bd8:	00ca      	lsls	r2, r1, #3
 8009bda:	4610      	mov	r0, r2
 8009bdc:	4619      	mov	r1, r3
 8009bde:	4603      	mov	r3, r0
 8009be0:	4642      	mov	r2, r8
 8009be2:	189b      	adds	r3, r3, r2
 8009be4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009be8:	464b      	mov	r3, r9
 8009bea:	460a      	mov	r2, r1
 8009bec:	eb42 0303 	adc.w	r3, r2, r3
 8009bf0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009bf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009bf8:	685b      	ldr	r3, [r3, #4]
 8009bfa:	2200      	movs	r2, #0
 8009bfc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009bfe:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009c00:	f04f 0200 	mov.w	r2, #0
 8009c04:	f04f 0300 	mov.w	r3, #0
 8009c08:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8009c0c:	4649      	mov	r1, r9
 8009c0e:	008b      	lsls	r3, r1, #2
 8009c10:	4641      	mov	r1, r8
 8009c12:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009c16:	4641      	mov	r1, r8
 8009c18:	008a      	lsls	r2, r1, #2
 8009c1a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8009c1e:	f7f6 fb2f 	bl	8000280 <__aeabi_uldivmod>
 8009c22:	4602      	mov	r2, r0
 8009c24:	460b      	mov	r3, r1
 8009c26:	4611      	mov	r1, r2
 8009c28:	4b38      	ldr	r3, [pc, #224]	@ (8009d0c <UART_SetConfig+0x4e4>)
 8009c2a:	fba3 2301 	umull	r2, r3, r3, r1
 8009c2e:	095b      	lsrs	r3, r3, #5
 8009c30:	2264      	movs	r2, #100	@ 0x64
 8009c32:	fb02 f303 	mul.w	r3, r2, r3
 8009c36:	1acb      	subs	r3, r1, r3
 8009c38:	011b      	lsls	r3, r3, #4
 8009c3a:	3332      	adds	r3, #50	@ 0x32
 8009c3c:	4a33      	ldr	r2, [pc, #204]	@ (8009d0c <UART_SetConfig+0x4e4>)
 8009c3e:	fba2 2303 	umull	r2, r3, r2, r3
 8009c42:	095b      	lsrs	r3, r3, #5
 8009c44:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009c48:	441c      	add	r4, r3
 8009c4a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009c4e:	2200      	movs	r2, #0
 8009c50:	673b      	str	r3, [r7, #112]	@ 0x70
 8009c52:	677a      	str	r2, [r7, #116]	@ 0x74
 8009c54:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009c58:	4642      	mov	r2, r8
 8009c5a:	464b      	mov	r3, r9
 8009c5c:	1891      	adds	r1, r2, r2
 8009c5e:	60b9      	str	r1, [r7, #8]
 8009c60:	415b      	adcs	r3, r3
 8009c62:	60fb      	str	r3, [r7, #12]
 8009c64:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009c68:	4641      	mov	r1, r8
 8009c6a:	1851      	adds	r1, r2, r1
 8009c6c:	6039      	str	r1, [r7, #0]
 8009c6e:	4649      	mov	r1, r9
 8009c70:	414b      	adcs	r3, r1
 8009c72:	607b      	str	r3, [r7, #4]
 8009c74:	f04f 0200 	mov.w	r2, #0
 8009c78:	f04f 0300 	mov.w	r3, #0
 8009c7c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009c80:	4659      	mov	r1, fp
 8009c82:	00cb      	lsls	r3, r1, #3
 8009c84:	4651      	mov	r1, sl
 8009c86:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009c8a:	4651      	mov	r1, sl
 8009c8c:	00ca      	lsls	r2, r1, #3
 8009c8e:	4610      	mov	r0, r2
 8009c90:	4619      	mov	r1, r3
 8009c92:	4603      	mov	r3, r0
 8009c94:	4642      	mov	r2, r8
 8009c96:	189b      	adds	r3, r3, r2
 8009c98:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009c9a:	464b      	mov	r3, r9
 8009c9c:	460a      	mov	r2, r1
 8009c9e:	eb42 0303 	adc.w	r3, r2, r3
 8009ca2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009ca4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ca8:	685b      	ldr	r3, [r3, #4]
 8009caa:	2200      	movs	r2, #0
 8009cac:	663b      	str	r3, [r7, #96]	@ 0x60
 8009cae:	667a      	str	r2, [r7, #100]	@ 0x64
 8009cb0:	f04f 0200 	mov.w	r2, #0
 8009cb4:	f04f 0300 	mov.w	r3, #0
 8009cb8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009cbc:	4649      	mov	r1, r9
 8009cbe:	008b      	lsls	r3, r1, #2
 8009cc0:	4641      	mov	r1, r8
 8009cc2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009cc6:	4641      	mov	r1, r8
 8009cc8:	008a      	lsls	r2, r1, #2
 8009cca:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009cce:	f7f6 fad7 	bl	8000280 <__aeabi_uldivmod>
 8009cd2:	4602      	mov	r2, r0
 8009cd4:	460b      	mov	r3, r1
 8009cd6:	4b0d      	ldr	r3, [pc, #52]	@ (8009d0c <UART_SetConfig+0x4e4>)
 8009cd8:	fba3 1302 	umull	r1, r3, r3, r2
 8009cdc:	095b      	lsrs	r3, r3, #5
 8009cde:	2164      	movs	r1, #100	@ 0x64
 8009ce0:	fb01 f303 	mul.w	r3, r1, r3
 8009ce4:	1ad3      	subs	r3, r2, r3
 8009ce6:	011b      	lsls	r3, r3, #4
 8009ce8:	3332      	adds	r3, #50	@ 0x32
 8009cea:	4a08      	ldr	r2, [pc, #32]	@ (8009d0c <UART_SetConfig+0x4e4>)
 8009cec:	fba2 2303 	umull	r2, r3, r2, r3
 8009cf0:	095b      	lsrs	r3, r3, #5
 8009cf2:	f003 020f 	and.w	r2, r3, #15
 8009cf6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	4422      	add	r2, r4
 8009cfe:	609a      	str	r2, [r3, #8]
}
 8009d00:	bf00      	nop
 8009d02:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8009d06:	46bd      	mov	sp, r7
 8009d08:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009d0c:	51eb851f 	.word	0x51eb851f

08009d10 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8009d10:	b084      	sub	sp, #16
 8009d12:	b480      	push	{r7}
 8009d14:	b085      	sub	sp, #20
 8009d16:	af00      	add	r7, sp, #0
 8009d18:	6078      	str	r0, [r7, #4]
 8009d1a:	f107 001c 	add.w	r0, r7, #28
 8009d1e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8009d22:	2300      	movs	r3, #0
 8009d24:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8009d26:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8009d28:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8009d2a:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8009d2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 8009d2e:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8009d30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 8009d32:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8009d34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 8009d36:	431a      	orrs	r2, r3
             Init.ClockDiv
 8009d38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 8009d3a:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8009d3c:	68fa      	ldr	r2, [r7, #12]
 8009d3e:	4313      	orrs	r3, r2
 8009d40:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	685b      	ldr	r3, [r3, #4]
 8009d46:	f423 43fd 	bic.w	r3, r3, #32384	@ 0x7e80
 8009d4a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009d4e:	68fa      	ldr	r2, [r7, #12]
 8009d50:	431a      	orrs	r2, r3
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8009d56:	2300      	movs	r3, #0
}
 8009d58:	4618      	mov	r0, r3
 8009d5a:	3714      	adds	r7, #20
 8009d5c:	46bd      	mov	sp, r7
 8009d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d62:	b004      	add	sp, #16
 8009d64:	4770      	bx	lr

08009d66 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8009d66:	b480      	push	{r7}
 8009d68:	b083      	sub	sp, #12
 8009d6a:	af00      	add	r7, sp, #0
 8009d6c:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 8009d74:	4618      	mov	r0, r3
 8009d76:	370c      	adds	r7, #12
 8009d78:	46bd      	mov	sp, r7
 8009d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d7e:	4770      	bx	lr

08009d80 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8009d80:	b480      	push	{r7}
 8009d82:	b083      	sub	sp, #12
 8009d84:	af00      	add	r7, sp, #0
 8009d86:	6078      	str	r0, [r7, #4]
 8009d88:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8009d8a:	683b      	ldr	r3, [r7, #0]
 8009d8c:	681a      	ldr	r2, [r3, #0]
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8009d94:	2300      	movs	r3, #0
}
 8009d96:	4618      	mov	r0, r3
 8009d98:	370c      	adds	r7, #12
 8009d9a:	46bd      	mov	sp, r7
 8009d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009da0:	4770      	bx	lr

08009da2 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8009da2:	b480      	push	{r7}
 8009da4:	b083      	sub	sp, #12
 8009da6:	af00      	add	r7, sp, #0
 8009da8:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	2203      	movs	r2, #3
 8009dae:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8009db0:	2300      	movs	r3, #0
}
 8009db2:	4618      	mov	r0, r3
 8009db4:	370c      	adds	r7, #12
 8009db6:	46bd      	mov	sp, r7
 8009db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dbc:	4770      	bx	lr

08009dbe <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8009dbe:	b480      	push	{r7}
 8009dc0:	b083      	sub	sp, #12
 8009dc2:	af00      	add	r7, sp, #0
 8009dc4:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	f003 0303 	and.w	r3, r3, #3
}
 8009dce:	4618      	mov	r0, r3
 8009dd0:	370c      	adds	r7, #12
 8009dd2:	46bd      	mov	sp, r7
 8009dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd8:	4770      	bx	lr

08009dda <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8009dda:	b480      	push	{r7}
 8009ddc:	b085      	sub	sp, #20
 8009dde:	af00      	add	r7, sp, #0
 8009de0:	6078      	str	r0, [r7, #4]
 8009de2:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8009de4:	2300      	movs	r3, #0
 8009de6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8009de8:	683b      	ldr	r3, [r7, #0]
 8009dea:	681a      	ldr	r2, [r3, #0]
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009df0:	683b      	ldr	r3, [r7, #0]
 8009df2:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8009df4:	683b      	ldr	r3, [r7, #0]
 8009df6:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009df8:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8009dfa:	683b      	ldr	r3, [r7, #0]
 8009dfc:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8009dfe:	431a      	orrs	r2, r3
                       Command->CPSM);
 8009e00:	683b      	ldr	r3, [r7, #0]
 8009e02:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8009e04:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009e06:	68fa      	ldr	r2, [r7, #12]
 8009e08:	4313      	orrs	r3, r2
 8009e0a:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	68db      	ldr	r3, [r3, #12]
 8009e10:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8009e14:	f023 030f 	bic.w	r3, r3, #15
 8009e18:	68fa      	ldr	r2, [r7, #12]
 8009e1a:	431a      	orrs	r2, r3
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8009e20:	2300      	movs	r3, #0
}
 8009e22:	4618      	mov	r0, r3
 8009e24:	3714      	adds	r7, #20
 8009e26:	46bd      	mov	sp, r7
 8009e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e2c:	4770      	bx	lr

08009e2e <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8009e2e:	b480      	push	{r7}
 8009e30:	b083      	sub	sp, #12
 8009e32:	af00      	add	r7, sp, #0
 8009e34:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	691b      	ldr	r3, [r3, #16]
 8009e3a:	b2db      	uxtb	r3, r3
}
 8009e3c:	4618      	mov	r0, r3
 8009e3e:	370c      	adds	r7, #12
 8009e40:	46bd      	mov	sp, r7
 8009e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e46:	4770      	bx	lr

08009e48 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8009e48:	b480      	push	{r7}
 8009e4a:	b085      	sub	sp, #20
 8009e4c:	af00      	add	r7, sp, #0
 8009e4e:	6078      	str	r0, [r7, #4]
 8009e50:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	3314      	adds	r3, #20
 8009e56:	461a      	mov	r2, r3
 8009e58:	683b      	ldr	r3, [r7, #0]
 8009e5a:	4413      	add	r3, r2
 8009e5c:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	681b      	ldr	r3, [r3, #0]
}  
 8009e62:	4618      	mov	r0, r3
 8009e64:	3714      	adds	r7, #20
 8009e66:	46bd      	mov	sp, r7
 8009e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e6c:	4770      	bx	lr

08009e6e <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8009e6e:	b480      	push	{r7}
 8009e70:	b085      	sub	sp, #20
 8009e72:	af00      	add	r7, sp, #0
 8009e74:	6078      	str	r0, [r7, #4]
 8009e76:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8009e78:	2300      	movs	r3, #0
 8009e7a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8009e7c:	683b      	ldr	r3, [r7, #0]
 8009e7e:	681a      	ldr	r2, [r3, #0]
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8009e84:	683b      	ldr	r3, [r7, #0]
 8009e86:	685a      	ldr	r2, [r3, #4]
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009e8c:	683b      	ldr	r3, [r7, #0]
 8009e8e:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8009e90:	683b      	ldr	r3, [r7, #0]
 8009e92:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009e94:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8009e96:	683b      	ldr	r3, [r7, #0]
 8009e98:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8009e9a:	431a      	orrs	r2, r3
                       Data->DPSM);
 8009e9c:	683b      	ldr	r3, [r7, #0]
 8009e9e:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8009ea0:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009ea2:	68fa      	ldr	r2, [r7, #12]
 8009ea4:	4313      	orrs	r3, r2
 8009ea6:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009eac:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	431a      	orrs	r2, r3
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8009eb8:	2300      	movs	r3, #0

}
 8009eba:	4618      	mov	r0, r3
 8009ebc:	3714      	adds	r7, #20
 8009ebe:	46bd      	mov	sp, r7
 8009ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ec4:	4770      	bx	lr

08009ec6 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8009ec6:	b580      	push	{r7, lr}
 8009ec8:	b088      	sub	sp, #32
 8009eca:	af00      	add	r7, sp, #0
 8009ecc:	6078      	str	r0, [r7, #4]
 8009ece:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8009ed0:	683b      	ldr	r3, [r7, #0]
 8009ed2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8009ed4:	2310      	movs	r3, #16
 8009ed6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009ed8:	2340      	movs	r3, #64	@ 0x40
 8009eda:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009edc:	2300      	movs	r3, #0
 8009ede:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009ee0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009ee4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009ee6:	f107 0308 	add.w	r3, r7, #8
 8009eea:	4619      	mov	r1, r3
 8009eec:	6878      	ldr	r0, [r7, #4]
 8009eee:	f7ff ff74 	bl	8009dda <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8009ef2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009ef6:	2110      	movs	r1, #16
 8009ef8:	6878      	ldr	r0, [r7, #4]
 8009efa:	f000 f9d7 	bl	800a2ac <SDMMC_GetCmdResp1>
 8009efe:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009f00:	69fb      	ldr	r3, [r7, #28]
}
 8009f02:	4618      	mov	r0, r3
 8009f04:	3720      	adds	r7, #32
 8009f06:	46bd      	mov	sp, r7
 8009f08:	bd80      	pop	{r7, pc}

08009f0a <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8009f0a:	b580      	push	{r7, lr}
 8009f0c:	b088      	sub	sp, #32
 8009f0e:	af00      	add	r7, sp, #0
 8009f10:	6078      	str	r0, [r7, #4]
 8009f12:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8009f14:	683b      	ldr	r3, [r7, #0]
 8009f16:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8009f18:	2311      	movs	r3, #17
 8009f1a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009f1c:	2340      	movs	r3, #64	@ 0x40
 8009f1e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009f20:	2300      	movs	r3, #0
 8009f22:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009f24:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009f28:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009f2a:	f107 0308 	add.w	r3, r7, #8
 8009f2e:	4619      	mov	r1, r3
 8009f30:	6878      	ldr	r0, [r7, #4]
 8009f32:	f7ff ff52 	bl	8009dda <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8009f36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009f3a:	2111      	movs	r1, #17
 8009f3c:	6878      	ldr	r0, [r7, #4]
 8009f3e:	f000 f9b5 	bl	800a2ac <SDMMC_GetCmdResp1>
 8009f42:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009f44:	69fb      	ldr	r3, [r7, #28]
}
 8009f46:	4618      	mov	r0, r3
 8009f48:	3720      	adds	r7, #32
 8009f4a:	46bd      	mov	sp, r7
 8009f4c:	bd80      	pop	{r7, pc}

08009f4e <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8009f4e:	b580      	push	{r7, lr}
 8009f50:	b088      	sub	sp, #32
 8009f52:	af00      	add	r7, sp, #0
 8009f54:	6078      	str	r0, [r7, #4]
 8009f56:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8009f58:	683b      	ldr	r3, [r7, #0]
 8009f5a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8009f5c:	2312      	movs	r3, #18
 8009f5e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009f60:	2340      	movs	r3, #64	@ 0x40
 8009f62:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009f64:	2300      	movs	r3, #0
 8009f66:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009f68:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009f6c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009f6e:	f107 0308 	add.w	r3, r7, #8
 8009f72:	4619      	mov	r1, r3
 8009f74:	6878      	ldr	r0, [r7, #4]
 8009f76:	f7ff ff30 	bl	8009dda <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8009f7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009f7e:	2112      	movs	r1, #18
 8009f80:	6878      	ldr	r0, [r7, #4]
 8009f82:	f000 f993 	bl	800a2ac <SDMMC_GetCmdResp1>
 8009f86:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009f88:	69fb      	ldr	r3, [r7, #28]
}
 8009f8a:	4618      	mov	r0, r3
 8009f8c:	3720      	adds	r7, #32
 8009f8e:	46bd      	mov	sp, r7
 8009f90:	bd80      	pop	{r7, pc}

08009f92 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8009f92:	b580      	push	{r7, lr}
 8009f94:	b088      	sub	sp, #32
 8009f96:	af00      	add	r7, sp, #0
 8009f98:	6078      	str	r0, [r7, #4]
 8009f9a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8009f9c:	683b      	ldr	r3, [r7, #0]
 8009f9e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8009fa0:	2318      	movs	r3, #24
 8009fa2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009fa4:	2340      	movs	r3, #64	@ 0x40
 8009fa6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009fa8:	2300      	movs	r3, #0
 8009faa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009fac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009fb0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009fb2:	f107 0308 	add.w	r3, r7, #8
 8009fb6:	4619      	mov	r1, r3
 8009fb8:	6878      	ldr	r0, [r7, #4]
 8009fba:	f7ff ff0e 	bl	8009dda <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8009fbe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009fc2:	2118      	movs	r1, #24
 8009fc4:	6878      	ldr	r0, [r7, #4]
 8009fc6:	f000 f971 	bl	800a2ac <SDMMC_GetCmdResp1>
 8009fca:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009fcc:	69fb      	ldr	r3, [r7, #28]
}
 8009fce:	4618      	mov	r0, r3
 8009fd0:	3720      	adds	r7, #32
 8009fd2:	46bd      	mov	sp, r7
 8009fd4:	bd80      	pop	{r7, pc}

08009fd6 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8009fd6:	b580      	push	{r7, lr}
 8009fd8:	b088      	sub	sp, #32
 8009fda:	af00      	add	r7, sp, #0
 8009fdc:	6078      	str	r0, [r7, #4]
 8009fde:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8009fe0:	683b      	ldr	r3, [r7, #0]
 8009fe2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8009fe4:	2319      	movs	r3, #25
 8009fe6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009fe8:	2340      	movs	r3, #64	@ 0x40
 8009fea:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009fec:	2300      	movs	r3, #0
 8009fee:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009ff0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009ff4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009ff6:	f107 0308 	add.w	r3, r7, #8
 8009ffa:	4619      	mov	r1, r3
 8009ffc:	6878      	ldr	r0, [r7, #4]
 8009ffe:	f7ff feec 	bl	8009dda <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800a002:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a006:	2119      	movs	r1, #25
 800a008:	6878      	ldr	r0, [r7, #4]
 800a00a:	f000 f94f 	bl	800a2ac <SDMMC_GetCmdResp1>
 800a00e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a010:	69fb      	ldr	r3, [r7, #28]
}
 800a012:	4618      	mov	r0, r3
 800a014:	3720      	adds	r7, #32
 800a016:	46bd      	mov	sp, r7
 800a018:	bd80      	pop	{r7, pc}
	...

0800a01c <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800a01c:	b580      	push	{r7, lr}
 800a01e:	b088      	sub	sp, #32
 800a020:	af00      	add	r7, sp, #0
 800a022:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800a024:	2300      	movs	r3, #0
 800a026:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800a028:	230c      	movs	r3, #12
 800a02a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a02c:	2340      	movs	r3, #64	@ 0x40
 800a02e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a030:	2300      	movs	r3, #0
 800a032:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a034:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a038:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a03a:	f107 0308 	add.w	r3, r7, #8
 800a03e:	4619      	mov	r1, r3
 800a040:	6878      	ldr	r0, [r7, #4]
 800a042:	f7ff feca 	bl	8009dda <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800a046:	4a05      	ldr	r2, [pc, #20]	@ (800a05c <SDMMC_CmdStopTransfer+0x40>)
 800a048:	210c      	movs	r1, #12
 800a04a:	6878      	ldr	r0, [r7, #4]
 800a04c:	f000 f92e 	bl	800a2ac <SDMMC_GetCmdResp1>
 800a050:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a052:	69fb      	ldr	r3, [r7, #28]
}
 800a054:	4618      	mov	r0, r3
 800a056:	3720      	adds	r7, #32
 800a058:	46bd      	mov	sp, r7
 800a05a:	bd80      	pop	{r7, pc}
 800a05c:	05f5e100 	.word	0x05f5e100

0800a060 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800a060:	b580      	push	{r7, lr}
 800a062:	b08a      	sub	sp, #40	@ 0x28
 800a064:	af00      	add	r7, sp, #0
 800a066:	60f8      	str	r0, [r7, #12]
 800a068:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800a06c:	683b      	ldr	r3, [r7, #0]
 800a06e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800a070:	2307      	movs	r3, #7
 800a072:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a074:	2340      	movs	r3, #64	@ 0x40
 800a076:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a078:	2300      	movs	r3, #0
 800a07a:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a07c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a080:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a082:	f107 0310 	add.w	r3, r7, #16
 800a086:	4619      	mov	r1, r3
 800a088:	68f8      	ldr	r0, [r7, #12]
 800a08a:	f7ff fea6 	bl	8009dda <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800a08e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a092:	2107      	movs	r1, #7
 800a094:	68f8      	ldr	r0, [r7, #12]
 800a096:	f000 f909 	bl	800a2ac <SDMMC_GetCmdResp1>
 800a09a:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 800a09c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a09e:	4618      	mov	r0, r3
 800a0a0:	3728      	adds	r7, #40	@ 0x28
 800a0a2:	46bd      	mov	sp, r7
 800a0a4:	bd80      	pop	{r7, pc}

0800a0a6 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800a0a6:	b580      	push	{r7, lr}
 800a0a8:	b088      	sub	sp, #32
 800a0aa:	af00      	add	r7, sp, #0
 800a0ac:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800a0ae:	2300      	movs	r3, #0
 800a0b0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800a0b2:	2300      	movs	r3, #0
 800a0b4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800a0b6:	2300      	movs	r3, #0
 800a0b8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a0ba:	2300      	movs	r3, #0
 800a0bc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a0be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a0c2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a0c4:	f107 0308 	add.w	r3, r7, #8
 800a0c8:	4619      	mov	r1, r3
 800a0ca:	6878      	ldr	r0, [r7, #4]
 800a0cc:	f7ff fe85 	bl	8009dda <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800a0d0:	6878      	ldr	r0, [r7, #4]
 800a0d2:	f000 fb23 	bl	800a71c <SDMMC_GetCmdError>
 800a0d6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a0d8:	69fb      	ldr	r3, [r7, #28]
}
 800a0da:	4618      	mov	r0, r3
 800a0dc:	3720      	adds	r7, #32
 800a0de:	46bd      	mov	sp, r7
 800a0e0:	bd80      	pop	{r7, pc}

0800a0e2 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800a0e2:	b580      	push	{r7, lr}
 800a0e4:	b088      	sub	sp, #32
 800a0e6:	af00      	add	r7, sp, #0
 800a0e8:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800a0ea:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800a0ee:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800a0f0:	2308      	movs	r3, #8
 800a0f2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a0f4:	2340      	movs	r3, #64	@ 0x40
 800a0f6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a0f8:	2300      	movs	r3, #0
 800a0fa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a0fc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a100:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a102:	f107 0308 	add.w	r3, r7, #8
 800a106:	4619      	mov	r1, r3
 800a108:	6878      	ldr	r0, [r7, #4]
 800a10a:	f7ff fe66 	bl	8009dda <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800a10e:	6878      	ldr	r0, [r7, #4]
 800a110:	f000 fab6 	bl	800a680 <SDMMC_GetCmdResp7>
 800a114:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a116:	69fb      	ldr	r3, [r7, #28]
}
 800a118:	4618      	mov	r0, r3
 800a11a:	3720      	adds	r7, #32
 800a11c:	46bd      	mov	sp, r7
 800a11e:	bd80      	pop	{r7, pc}

0800a120 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800a120:	b580      	push	{r7, lr}
 800a122:	b088      	sub	sp, #32
 800a124:	af00      	add	r7, sp, #0
 800a126:	6078      	str	r0, [r7, #4]
 800a128:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800a12a:	683b      	ldr	r3, [r7, #0]
 800a12c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800a12e:	2337      	movs	r3, #55	@ 0x37
 800a130:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a132:	2340      	movs	r3, #64	@ 0x40
 800a134:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a136:	2300      	movs	r3, #0
 800a138:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a13a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a13e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a140:	f107 0308 	add.w	r3, r7, #8
 800a144:	4619      	mov	r1, r3
 800a146:	6878      	ldr	r0, [r7, #4]
 800a148:	f7ff fe47 	bl	8009dda <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800a14c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a150:	2137      	movs	r1, #55	@ 0x37
 800a152:	6878      	ldr	r0, [r7, #4]
 800a154:	f000 f8aa 	bl	800a2ac <SDMMC_GetCmdResp1>
 800a158:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a15a:	69fb      	ldr	r3, [r7, #28]
}
 800a15c:	4618      	mov	r0, r3
 800a15e:	3720      	adds	r7, #32
 800a160:	46bd      	mov	sp, r7
 800a162:	bd80      	pop	{r7, pc}

0800a164 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800a164:	b580      	push	{r7, lr}
 800a166:	b088      	sub	sp, #32
 800a168:	af00      	add	r7, sp, #0
 800a16a:	6078      	str	r0, [r7, #4]
 800a16c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800a16e:	683b      	ldr	r3, [r7, #0]
 800a170:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a174:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a178:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800a17a:	2329      	movs	r3, #41	@ 0x29
 800a17c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a17e:	2340      	movs	r3, #64	@ 0x40
 800a180:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a182:	2300      	movs	r3, #0
 800a184:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a186:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a18a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a18c:	f107 0308 	add.w	r3, r7, #8
 800a190:	4619      	mov	r1, r3
 800a192:	6878      	ldr	r0, [r7, #4]
 800a194:	f7ff fe21 	bl	8009dda <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800a198:	6878      	ldr	r0, [r7, #4]
 800a19a:	f000 f9bd 	bl	800a518 <SDMMC_GetCmdResp3>
 800a19e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a1a0:	69fb      	ldr	r3, [r7, #28]
}
 800a1a2:	4618      	mov	r0, r3
 800a1a4:	3720      	adds	r7, #32
 800a1a6:	46bd      	mov	sp, r7
 800a1a8:	bd80      	pop	{r7, pc}

0800a1aa <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800a1aa:	b580      	push	{r7, lr}
 800a1ac:	b088      	sub	sp, #32
 800a1ae:	af00      	add	r7, sp, #0
 800a1b0:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800a1b2:	2300      	movs	r3, #0
 800a1b4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800a1b6:	2302      	movs	r3, #2
 800a1b8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800a1ba:	23c0      	movs	r3, #192	@ 0xc0
 800a1bc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a1be:	2300      	movs	r3, #0
 800a1c0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a1c2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a1c6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a1c8:	f107 0308 	add.w	r3, r7, #8
 800a1cc:	4619      	mov	r1, r3
 800a1ce:	6878      	ldr	r0, [r7, #4]
 800a1d0:	f7ff fe03 	bl	8009dda <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800a1d4:	6878      	ldr	r0, [r7, #4]
 800a1d6:	f000 f957 	bl	800a488 <SDMMC_GetCmdResp2>
 800a1da:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a1dc:	69fb      	ldr	r3, [r7, #28]
}
 800a1de:	4618      	mov	r0, r3
 800a1e0:	3720      	adds	r7, #32
 800a1e2:	46bd      	mov	sp, r7
 800a1e4:	bd80      	pop	{r7, pc}

0800a1e6 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800a1e6:	b580      	push	{r7, lr}
 800a1e8:	b088      	sub	sp, #32
 800a1ea:	af00      	add	r7, sp, #0
 800a1ec:	6078      	str	r0, [r7, #4]
 800a1ee:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800a1f0:	683b      	ldr	r3, [r7, #0]
 800a1f2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800a1f4:	2309      	movs	r3, #9
 800a1f6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800a1f8:	23c0      	movs	r3, #192	@ 0xc0
 800a1fa:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a1fc:	2300      	movs	r3, #0
 800a1fe:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a200:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a204:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a206:	f107 0308 	add.w	r3, r7, #8
 800a20a:	4619      	mov	r1, r3
 800a20c:	6878      	ldr	r0, [r7, #4]
 800a20e:	f7ff fde4 	bl	8009dda <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800a212:	6878      	ldr	r0, [r7, #4]
 800a214:	f000 f938 	bl	800a488 <SDMMC_GetCmdResp2>
 800a218:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a21a:	69fb      	ldr	r3, [r7, #28]
}
 800a21c:	4618      	mov	r0, r3
 800a21e:	3720      	adds	r7, #32
 800a220:	46bd      	mov	sp, r7
 800a222:	bd80      	pop	{r7, pc}

0800a224 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800a224:	b580      	push	{r7, lr}
 800a226:	b088      	sub	sp, #32
 800a228:	af00      	add	r7, sp, #0
 800a22a:	6078      	str	r0, [r7, #4]
 800a22c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800a22e:	2300      	movs	r3, #0
 800a230:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800a232:	2303      	movs	r3, #3
 800a234:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a236:	2340      	movs	r3, #64	@ 0x40
 800a238:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a23a:	2300      	movs	r3, #0
 800a23c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a23e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a242:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a244:	f107 0308 	add.w	r3, r7, #8
 800a248:	4619      	mov	r1, r3
 800a24a:	6878      	ldr	r0, [r7, #4]
 800a24c:	f7ff fdc5 	bl	8009dda <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800a250:	683a      	ldr	r2, [r7, #0]
 800a252:	2103      	movs	r1, #3
 800a254:	6878      	ldr	r0, [r7, #4]
 800a256:	f000 f99d 	bl	800a594 <SDMMC_GetCmdResp6>
 800a25a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a25c:	69fb      	ldr	r3, [r7, #28]
}
 800a25e:	4618      	mov	r0, r3
 800a260:	3720      	adds	r7, #32
 800a262:	46bd      	mov	sp, r7
 800a264:	bd80      	pop	{r7, pc}

0800a266 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800a266:	b580      	push	{r7, lr}
 800a268:	b088      	sub	sp, #32
 800a26a:	af00      	add	r7, sp, #0
 800a26c:	6078      	str	r0, [r7, #4]
 800a26e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800a270:	683b      	ldr	r3, [r7, #0]
 800a272:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800a274:	230d      	movs	r3, #13
 800a276:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a278:	2340      	movs	r3, #64	@ 0x40
 800a27a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a27c:	2300      	movs	r3, #0
 800a27e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a280:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a284:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a286:	f107 0308 	add.w	r3, r7, #8
 800a28a:	4619      	mov	r1, r3
 800a28c:	6878      	ldr	r0, [r7, #4]
 800a28e:	f7ff fda4 	bl	8009dda <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800a292:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a296:	210d      	movs	r1, #13
 800a298:	6878      	ldr	r0, [r7, #4]
 800a29a:	f000 f807 	bl	800a2ac <SDMMC_GetCmdResp1>
 800a29e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a2a0:	69fb      	ldr	r3, [r7, #28]
}
 800a2a2:	4618      	mov	r0, r3
 800a2a4:	3720      	adds	r7, #32
 800a2a6:	46bd      	mov	sp, r7
 800a2a8:	bd80      	pop	{r7, pc}
	...

0800a2ac <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800a2ac:	b580      	push	{r7, lr}
 800a2ae:	b088      	sub	sp, #32
 800a2b0:	af00      	add	r7, sp, #0
 800a2b2:	60f8      	str	r0, [r7, #12]
 800a2b4:	460b      	mov	r3, r1
 800a2b6:	607a      	str	r2, [r7, #4]
 800a2b8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800a2ba:	4b70      	ldr	r3, [pc, #448]	@ (800a47c <SDMMC_GetCmdResp1+0x1d0>)
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	4a70      	ldr	r2, [pc, #448]	@ (800a480 <SDMMC_GetCmdResp1+0x1d4>)
 800a2c0:	fba2 2303 	umull	r2, r3, r2, r3
 800a2c4:	0a5a      	lsrs	r2, r3, #9
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	fb02 f303 	mul.w	r3, r2, r3
 800a2cc:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800a2ce:	69fb      	ldr	r3, [r7, #28]
 800a2d0:	1e5a      	subs	r2, r3, #1
 800a2d2:	61fa      	str	r2, [r7, #28]
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d102      	bne.n	800a2de <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a2d8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a2dc:	e0c9      	b.n	800a472 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 800a2de:	68fb      	ldr	r3, [r7, #12]
 800a2e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a2e2:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a2e4:	69bb      	ldr	r3, [r7, #24]
 800a2e6:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d0ef      	beq.n	800a2ce <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a2ee:	69bb      	ldr	r3, [r7, #24]
 800a2f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d1ea      	bne.n	800a2ce <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a2fc:	f003 0304 	and.w	r3, r3, #4
 800a300:	2b00      	cmp	r3, #0
 800a302:	d004      	beq.n	800a30e <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	2204      	movs	r2, #4
 800a308:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a30a:	2304      	movs	r3, #4
 800a30c:	e0b1      	b.n	800a472 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a312:	f003 0301 	and.w	r3, r3, #1
 800a316:	2b00      	cmp	r3, #0
 800a318:	d004      	beq.n	800a324 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	2201      	movs	r2, #1
 800a31e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a320:	2301      	movs	r3, #1
 800a322:	e0a6      	b.n	800a472 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	22c5      	movs	r2, #197	@ 0xc5
 800a328:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800a32a:	68f8      	ldr	r0, [r7, #12]
 800a32c:	f7ff fd7f 	bl	8009e2e <SDIO_GetCommandResponse>
 800a330:	4603      	mov	r3, r0
 800a332:	461a      	mov	r2, r3
 800a334:	7afb      	ldrb	r3, [r7, #11]
 800a336:	4293      	cmp	r3, r2
 800a338:	d001      	beq.n	800a33e <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a33a:	2301      	movs	r3, #1
 800a33c:	e099      	b.n	800a472 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800a33e:	2100      	movs	r1, #0
 800a340:	68f8      	ldr	r0, [r7, #12]
 800a342:	f7ff fd81 	bl	8009e48 <SDIO_GetResponse>
 800a346:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800a348:	697a      	ldr	r2, [r7, #20]
 800a34a:	4b4e      	ldr	r3, [pc, #312]	@ (800a484 <SDMMC_GetCmdResp1+0x1d8>)
 800a34c:	4013      	ands	r3, r2
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d101      	bne.n	800a356 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800a352:	2300      	movs	r3, #0
 800a354:	e08d      	b.n	800a472 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800a356:	697b      	ldr	r3, [r7, #20]
 800a358:	2b00      	cmp	r3, #0
 800a35a:	da02      	bge.n	800a362 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800a35c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a360:	e087      	b.n	800a472 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800a362:	697b      	ldr	r3, [r7, #20]
 800a364:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a368:	2b00      	cmp	r3, #0
 800a36a:	d001      	beq.n	800a370 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800a36c:	2340      	movs	r3, #64	@ 0x40
 800a36e:	e080      	b.n	800a472 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800a370:	697b      	ldr	r3, [r7, #20]
 800a372:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a376:	2b00      	cmp	r3, #0
 800a378:	d001      	beq.n	800a37e <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800a37a:	2380      	movs	r3, #128	@ 0x80
 800a37c:	e079      	b.n	800a472 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800a37e:	697b      	ldr	r3, [r7, #20]
 800a380:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a384:	2b00      	cmp	r3, #0
 800a386:	d002      	beq.n	800a38e <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800a388:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a38c:	e071      	b.n	800a472 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800a38e:	697b      	ldr	r3, [r7, #20]
 800a390:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a394:	2b00      	cmp	r3, #0
 800a396:	d002      	beq.n	800a39e <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800a398:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a39c:	e069      	b.n	800a472 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800a39e:	697b      	ldr	r3, [r7, #20]
 800a3a0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d002      	beq.n	800a3ae <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800a3a8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a3ac:	e061      	b.n	800a472 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800a3ae:	697b      	ldr	r3, [r7, #20]
 800a3b0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d002      	beq.n	800a3be <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800a3b8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a3bc:	e059      	b.n	800a472 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800a3be:	697b      	ldr	r3, [r7, #20]
 800a3c0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	d002      	beq.n	800a3ce <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800a3c8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a3cc:	e051      	b.n	800a472 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800a3ce:	697b      	ldr	r3, [r7, #20]
 800a3d0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	d002      	beq.n	800a3de <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800a3d8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a3dc:	e049      	b.n	800a472 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800a3de:	697b      	ldr	r3, [r7, #20]
 800a3e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d002      	beq.n	800a3ee <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800a3e8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800a3ec:	e041      	b.n	800a472 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800a3ee:	697b      	ldr	r3, [r7, #20]
 800a3f0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d002      	beq.n	800a3fe <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800a3f8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a3fc:	e039      	b.n	800a472 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800a3fe:	697b      	ldr	r3, [r7, #20]
 800a400:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a404:	2b00      	cmp	r3, #0
 800a406:	d002      	beq.n	800a40e <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800a408:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800a40c:	e031      	b.n	800a472 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800a40e:	697b      	ldr	r3, [r7, #20]
 800a410:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a414:	2b00      	cmp	r3, #0
 800a416:	d002      	beq.n	800a41e <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800a418:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800a41c:	e029      	b.n	800a472 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800a41e:	697b      	ldr	r3, [r7, #20]
 800a420:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a424:	2b00      	cmp	r3, #0
 800a426:	d002      	beq.n	800a42e <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800a428:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800a42c:	e021      	b.n	800a472 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800a42e:	697b      	ldr	r3, [r7, #20]
 800a430:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a434:	2b00      	cmp	r3, #0
 800a436:	d002      	beq.n	800a43e <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800a438:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800a43c:	e019      	b.n	800a472 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800a43e:	697b      	ldr	r3, [r7, #20]
 800a440:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a444:	2b00      	cmp	r3, #0
 800a446:	d002      	beq.n	800a44e <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800a448:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800a44c:	e011      	b.n	800a472 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800a44e:	697b      	ldr	r3, [r7, #20]
 800a450:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a454:	2b00      	cmp	r3, #0
 800a456:	d002      	beq.n	800a45e <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800a458:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800a45c:	e009      	b.n	800a472 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800a45e:	697b      	ldr	r3, [r7, #20]
 800a460:	f003 0308 	and.w	r3, r3, #8
 800a464:	2b00      	cmp	r3, #0
 800a466:	d002      	beq.n	800a46e <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800a468:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800a46c:	e001      	b.n	800a472 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800a46e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800a472:	4618      	mov	r0, r3
 800a474:	3720      	adds	r7, #32
 800a476:	46bd      	mov	sp, r7
 800a478:	bd80      	pop	{r7, pc}
 800a47a:	bf00      	nop
 800a47c:	20000020 	.word	0x20000020
 800a480:	10624dd3 	.word	0x10624dd3
 800a484:	fdffe008 	.word	0xfdffe008

0800a488 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800a488:	b480      	push	{r7}
 800a48a:	b085      	sub	sp, #20
 800a48c:	af00      	add	r7, sp, #0
 800a48e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a490:	4b1f      	ldr	r3, [pc, #124]	@ (800a510 <SDMMC_GetCmdResp2+0x88>)
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	4a1f      	ldr	r2, [pc, #124]	@ (800a514 <SDMMC_GetCmdResp2+0x8c>)
 800a496:	fba2 2303 	umull	r2, r3, r2, r3
 800a49a:	0a5b      	lsrs	r3, r3, #9
 800a49c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a4a0:	fb02 f303 	mul.w	r3, r2, r3
 800a4a4:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	1e5a      	subs	r2, r3, #1
 800a4aa:	60fa      	str	r2, [r7, #12]
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d102      	bne.n	800a4b6 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a4b0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a4b4:	e026      	b.n	800a504 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a4ba:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a4bc:	68bb      	ldr	r3, [r7, #8]
 800a4be:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a4c2:	2b00      	cmp	r3, #0
 800a4c4:	d0ef      	beq.n	800a4a6 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a4c6:	68bb      	ldr	r3, [r7, #8]
 800a4c8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d1ea      	bne.n	800a4a6 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a4d4:	f003 0304 	and.w	r3, r3, #4
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	d004      	beq.n	800a4e6 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	2204      	movs	r2, #4
 800a4e0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a4e2:	2304      	movs	r3, #4
 800a4e4:	e00e      	b.n	800a504 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a4ea:	f003 0301 	and.w	r3, r3, #1
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d004      	beq.n	800a4fc <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	2201      	movs	r2, #1
 800a4f6:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a4f8:	2301      	movs	r3, #1
 800a4fa:	e003      	b.n	800a504 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	22c5      	movs	r2, #197	@ 0xc5
 800a500:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800a502:	2300      	movs	r3, #0
}
 800a504:	4618      	mov	r0, r3
 800a506:	3714      	adds	r7, #20
 800a508:	46bd      	mov	sp, r7
 800a50a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a50e:	4770      	bx	lr
 800a510:	20000020 	.word	0x20000020
 800a514:	10624dd3 	.word	0x10624dd3

0800a518 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800a518:	b480      	push	{r7}
 800a51a:	b085      	sub	sp, #20
 800a51c:	af00      	add	r7, sp, #0
 800a51e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a520:	4b1a      	ldr	r3, [pc, #104]	@ (800a58c <SDMMC_GetCmdResp3+0x74>)
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	4a1a      	ldr	r2, [pc, #104]	@ (800a590 <SDMMC_GetCmdResp3+0x78>)
 800a526:	fba2 2303 	umull	r2, r3, r2, r3
 800a52a:	0a5b      	lsrs	r3, r3, #9
 800a52c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a530:	fb02 f303 	mul.w	r3, r2, r3
 800a534:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	1e5a      	subs	r2, r3, #1
 800a53a:	60fa      	str	r2, [r7, #12]
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d102      	bne.n	800a546 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a540:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a544:	e01b      	b.n	800a57e <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a54a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a54c:	68bb      	ldr	r3, [r7, #8]
 800a54e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a552:	2b00      	cmp	r3, #0
 800a554:	d0ef      	beq.n	800a536 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a556:	68bb      	ldr	r3, [r7, #8]
 800a558:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d1ea      	bne.n	800a536 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a564:	f003 0304 	and.w	r3, r3, #4
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d004      	beq.n	800a576 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	2204      	movs	r2, #4
 800a570:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a572:	2304      	movs	r3, #4
 800a574:	e003      	b.n	800a57e <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	22c5      	movs	r2, #197	@ 0xc5
 800a57a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800a57c:	2300      	movs	r3, #0
}
 800a57e:	4618      	mov	r0, r3
 800a580:	3714      	adds	r7, #20
 800a582:	46bd      	mov	sp, r7
 800a584:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a588:	4770      	bx	lr
 800a58a:	bf00      	nop
 800a58c:	20000020 	.word	0x20000020
 800a590:	10624dd3 	.word	0x10624dd3

0800a594 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800a594:	b580      	push	{r7, lr}
 800a596:	b088      	sub	sp, #32
 800a598:	af00      	add	r7, sp, #0
 800a59a:	60f8      	str	r0, [r7, #12]
 800a59c:	460b      	mov	r3, r1
 800a59e:	607a      	str	r2, [r7, #4]
 800a5a0:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a5a2:	4b35      	ldr	r3, [pc, #212]	@ (800a678 <SDMMC_GetCmdResp6+0xe4>)
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	4a35      	ldr	r2, [pc, #212]	@ (800a67c <SDMMC_GetCmdResp6+0xe8>)
 800a5a8:	fba2 2303 	umull	r2, r3, r2, r3
 800a5ac:	0a5b      	lsrs	r3, r3, #9
 800a5ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a5b2:	fb02 f303 	mul.w	r3, r2, r3
 800a5b6:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800a5b8:	69fb      	ldr	r3, [r7, #28]
 800a5ba:	1e5a      	subs	r2, r3, #1
 800a5bc:	61fa      	str	r2, [r7, #28]
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d102      	bne.n	800a5c8 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a5c2:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a5c6:	e052      	b.n	800a66e <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a5cc:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a5ce:	69bb      	ldr	r3, [r7, #24]
 800a5d0:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d0ef      	beq.n	800a5b8 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a5d8:	69bb      	ldr	r3, [r7, #24]
 800a5da:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d1ea      	bne.n	800a5b8 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a5e6:	f003 0304 	and.w	r3, r3, #4
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d004      	beq.n	800a5f8 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	2204      	movs	r2, #4
 800a5f2:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a5f4:	2304      	movs	r3, #4
 800a5f6:	e03a      	b.n	800a66e <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a5fc:	f003 0301 	and.w	r3, r3, #1
 800a600:	2b00      	cmp	r3, #0
 800a602:	d004      	beq.n	800a60e <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	2201      	movs	r2, #1
 800a608:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a60a:	2301      	movs	r3, #1
 800a60c:	e02f      	b.n	800a66e <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800a60e:	68f8      	ldr	r0, [r7, #12]
 800a610:	f7ff fc0d 	bl	8009e2e <SDIO_GetCommandResponse>
 800a614:	4603      	mov	r3, r0
 800a616:	461a      	mov	r2, r3
 800a618:	7afb      	ldrb	r3, [r7, #11]
 800a61a:	4293      	cmp	r3, r2
 800a61c:	d001      	beq.n	800a622 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a61e:	2301      	movs	r3, #1
 800a620:	e025      	b.n	800a66e <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	22c5      	movs	r2, #197	@ 0xc5
 800a626:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800a628:	2100      	movs	r1, #0
 800a62a:	68f8      	ldr	r0, [r7, #12]
 800a62c:	f7ff fc0c 	bl	8009e48 <SDIO_GetResponse>
 800a630:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800a632:	697b      	ldr	r3, [r7, #20]
 800a634:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d106      	bne.n	800a64a <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800a63c:	697b      	ldr	r3, [r7, #20]
 800a63e:	0c1b      	lsrs	r3, r3, #16
 800a640:	b29a      	uxth	r2, r3
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800a646:	2300      	movs	r3, #0
 800a648:	e011      	b.n	800a66e <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800a64a:	697b      	ldr	r3, [r7, #20]
 800a64c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a650:	2b00      	cmp	r3, #0
 800a652:	d002      	beq.n	800a65a <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800a654:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a658:	e009      	b.n	800a66e <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800a65a:	697b      	ldr	r3, [r7, #20]
 800a65c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a660:	2b00      	cmp	r3, #0
 800a662:	d002      	beq.n	800a66a <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800a664:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a668:	e001      	b.n	800a66e <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800a66a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800a66e:	4618      	mov	r0, r3
 800a670:	3720      	adds	r7, #32
 800a672:	46bd      	mov	sp, r7
 800a674:	bd80      	pop	{r7, pc}
 800a676:	bf00      	nop
 800a678:	20000020 	.word	0x20000020
 800a67c:	10624dd3 	.word	0x10624dd3

0800a680 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800a680:	b480      	push	{r7}
 800a682:	b085      	sub	sp, #20
 800a684:	af00      	add	r7, sp, #0
 800a686:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a688:	4b22      	ldr	r3, [pc, #136]	@ (800a714 <SDMMC_GetCmdResp7+0x94>)
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	4a22      	ldr	r2, [pc, #136]	@ (800a718 <SDMMC_GetCmdResp7+0x98>)
 800a68e:	fba2 2303 	umull	r2, r3, r2, r3
 800a692:	0a5b      	lsrs	r3, r3, #9
 800a694:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a698:	fb02 f303 	mul.w	r3, r2, r3
 800a69c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	1e5a      	subs	r2, r3, #1
 800a6a2:	60fa      	str	r2, [r7, #12]
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d102      	bne.n	800a6ae <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a6a8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a6ac:	e02c      	b.n	800a708 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a6b2:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a6b4:	68bb      	ldr	r3, [r7, #8]
 800a6b6:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d0ef      	beq.n	800a69e <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a6be:	68bb      	ldr	r3, [r7, #8]
 800a6c0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d1ea      	bne.n	800a69e <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a6cc:	f003 0304 	and.w	r3, r3, #4
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d004      	beq.n	800a6de <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	2204      	movs	r2, #4
 800a6d8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a6da:	2304      	movs	r3, #4
 800a6dc:	e014      	b.n	800a708 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a6e2:	f003 0301 	and.w	r3, r3, #1
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d004      	beq.n	800a6f4 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	2201      	movs	r2, #1
 800a6ee:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a6f0:	2301      	movs	r3, #1
 800a6f2:	e009      	b.n	800a708 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a6f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	d002      	beq.n	800a706 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	2240      	movs	r2, #64	@ 0x40
 800a704:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800a706:	2300      	movs	r3, #0
  
}
 800a708:	4618      	mov	r0, r3
 800a70a:	3714      	adds	r7, #20
 800a70c:	46bd      	mov	sp, r7
 800a70e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a712:	4770      	bx	lr
 800a714:	20000020 	.word	0x20000020
 800a718:	10624dd3 	.word	0x10624dd3

0800a71c <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800a71c:	b480      	push	{r7}
 800a71e:	b085      	sub	sp, #20
 800a720:	af00      	add	r7, sp, #0
 800a722:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a724:	4b11      	ldr	r3, [pc, #68]	@ (800a76c <SDMMC_GetCmdError+0x50>)
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	4a11      	ldr	r2, [pc, #68]	@ (800a770 <SDMMC_GetCmdError+0x54>)
 800a72a:	fba2 2303 	umull	r2, r3, r2, r3
 800a72e:	0a5b      	lsrs	r3, r3, #9
 800a730:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a734:	fb02 f303 	mul.w	r3, r2, r3
 800a738:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	1e5a      	subs	r2, r3, #1
 800a73e:	60fa      	str	r2, [r7, #12]
 800a740:	2b00      	cmp	r3, #0
 800a742:	d102      	bne.n	800a74a <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a744:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a748:	e009      	b.n	800a75e <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a74e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a752:	2b00      	cmp	r3, #0
 800a754:	d0f1      	beq.n	800a73a <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	22c5      	movs	r2, #197	@ 0xc5
 800a75a:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 800a75c:	2300      	movs	r3, #0
}
 800a75e:	4618      	mov	r0, r3
 800a760:	3714      	adds	r7, #20
 800a762:	46bd      	mov	sp, r7
 800a764:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a768:	4770      	bx	lr
 800a76a:	bf00      	nop
 800a76c:	20000020 	.word	0x20000020
 800a770:	10624dd3 	.word	0x10624dd3

0800a774 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800a774:	b580      	push	{r7, lr}
 800a776:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800a778:	4904      	ldr	r1, [pc, #16]	@ (800a78c <MX_FATFS_Init+0x18>)
 800a77a:	4805      	ldr	r0, [pc, #20]	@ (800a790 <MX_FATFS_Init+0x1c>)
 800a77c:	f003 f81e 	bl	800d7bc <FATFS_LinkDriver>
 800a780:	4603      	mov	r3, r0
 800a782:	461a      	mov	r2, r3
 800a784:	4b03      	ldr	r3, [pc, #12]	@ (800a794 <MX_FATFS_Init+0x20>)
 800a786:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800a788:	bf00      	nop
 800a78a:	bd80      	pop	{r7, pc}
 800a78c:	20005680 	.word	0x20005680
 800a790:	080104b8 	.word	0x080104b8
 800a794:	2000567c 	.word	0x2000567c

0800a798 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800a798:	b480      	push	{r7}
 800a79a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800a79c:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800a79e:	4618      	mov	r0, r3
 800a7a0:	46bd      	mov	sp, r7
 800a7a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7a6:	4770      	bx	lr

0800a7a8 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800a7a8:	b580      	push	{r7, lr}
 800a7aa:	b082      	sub	sp, #8
 800a7ac:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800a7ae:	2300      	movs	r3, #0
 800a7b0:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800a7b2:	f000 f86b 	bl	800a88c <BSP_SD_IsDetected>
 800a7b6:	4603      	mov	r3, r0
 800a7b8:	2b01      	cmp	r3, #1
 800a7ba:	d001      	beq.n	800a7c0 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800a7bc:	2301      	movs	r3, #1
 800a7be:	e005      	b.n	800a7cc <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800a7c0:	4804      	ldr	r0, [pc, #16]	@ (800a7d4 <BSP_SD_Init+0x2c>)
 800a7c2:	f7fd faa5 	bl	8007d10 <HAL_SD_Init>
 800a7c6:	4603      	mov	r3, r0
 800a7c8:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 800a7ca:	79fb      	ldrb	r3, [r7, #7]
}
 800a7cc:	4618      	mov	r0, r3
 800a7ce:	3708      	adds	r7, #8
 800a7d0:	46bd      	mov	sp, r7
 800a7d2:	bd80      	pop	{r7, pc}
 800a7d4:	200002ac 	.word	0x200002ac

0800a7d8 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800a7d8:	b580      	push	{r7, lr}
 800a7da:	b088      	sub	sp, #32
 800a7dc:	af02      	add	r7, sp, #8
 800a7de:	60f8      	str	r0, [r7, #12]
 800a7e0:	60b9      	str	r1, [r7, #8]
 800a7e2:	607a      	str	r2, [r7, #4]
 800a7e4:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800a7e6:	2300      	movs	r3, #0
 800a7e8:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800a7ea:	683b      	ldr	r3, [r7, #0]
 800a7ec:	9300      	str	r3, [sp, #0]
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	68ba      	ldr	r2, [r7, #8]
 800a7f2:	68f9      	ldr	r1, [r7, #12]
 800a7f4:	4806      	ldr	r0, [pc, #24]	@ (800a810 <BSP_SD_ReadBlocks+0x38>)
 800a7f6:	f7fd fb3b 	bl	8007e70 <HAL_SD_ReadBlocks>
 800a7fa:	4603      	mov	r3, r0
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d001      	beq.n	800a804 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800a800:	2301      	movs	r3, #1
 800a802:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800a804:	7dfb      	ldrb	r3, [r7, #23]
}
 800a806:	4618      	mov	r0, r3
 800a808:	3718      	adds	r7, #24
 800a80a:	46bd      	mov	sp, r7
 800a80c:	bd80      	pop	{r7, pc}
 800a80e:	bf00      	nop
 800a810:	200002ac 	.word	0x200002ac

0800a814 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800a814:	b580      	push	{r7, lr}
 800a816:	b088      	sub	sp, #32
 800a818:	af02      	add	r7, sp, #8
 800a81a:	60f8      	str	r0, [r7, #12]
 800a81c:	60b9      	str	r1, [r7, #8]
 800a81e:	607a      	str	r2, [r7, #4]
 800a820:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800a822:	2300      	movs	r3, #0
 800a824:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 800a826:	683b      	ldr	r3, [r7, #0]
 800a828:	9300      	str	r3, [sp, #0]
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	68ba      	ldr	r2, [r7, #8]
 800a82e:	68f9      	ldr	r1, [r7, #12]
 800a830:	4806      	ldr	r0, [pc, #24]	@ (800a84c <BSP_SD_WriteBlocks+0x38>)
 800a832:	f7fd fcfb 	bl	800822c <HAL_SD_WriteBlocks>
 800a836:	4603      	mov	r3, r0
 800a838:	2b00      	cmp	r3, #0
 800a83a:	d001      	beq.n	800a840 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800a83c:	2301      	movs	r3, #1
 800a83e:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800a840:	7dfb      	ldrb	r3, [r7, #23]
}
 800a842:	4618      	mov	r0, r3
 800a844:	3718      	adds	r7, #24
 800a846:	46bd      	mov	sp, r7
 800a848:	bd80      	pop	{r7, pc}
 800a84a:	bf00      	nop
 800a84c:	200002ac 	.word	0x200002ac

0800a850 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800a850:	b580      	push	{r7, lr}
 800a852:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800a854:	4805      	ldr	r0, [pc, #20]	@ (800a86c <BSP_SD_GetCardState+0x1c>)
 800a856:	f7fe f83f 	bl	80088d8 <HAL_SD_GetCardState>
 800a85a:	4603      	mov	r3, r0
 800a85c:	2b04      	cmp	r3, #4
 800a85e:	bf14      	ite	ne
 800a860:	2301      	movne	r3, #1
 800a862:	2300      	moveq	r3, #0
 800a864:	b2db      	uxtb	r3, r3
}
 800a866:	4618      	mov	r0, r3
 800a868:	bd80      	pop	{r7, pc}
 800a86a:	bf00      	nop
 800a86c:	200002ac 	.word	0x200002ac

0800a870 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800a870:	b580      	push	{r7, lr}
 800a872:	b082      	sub	sp, #8
 800a874:	af00      	add	r7, sp, #0
 800a876:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800a878:	6879      	ldr	r1, [r7, #4]
 800a87a:	4803      	ldr	r0, [pc, #12]	@ (800a888 <BSP_SD_GetCardInfo+0x18>)
 800a87c:	f7fe f800 	bl	8008880 <HAL_SD_GetCardInfo>
}
 800a880:	bf00      	nop
 800a882:	3708      	adds	r7, #8
 800a884:	46bd      	mov	sp, r7
 800a886:	bd80      	pop	{r7, pc}
 800a888:	200002ac 	.word	0x200002ac

0800a88c <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800a88c:	b480      	push	{r7}
 800a88e:	b083      	sub	sp, #12
 800a890:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800a892:	2301      	movs	r3, #1
 800a894:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 800a896:	79fb      	ldrb	r3, [r7, #7]
 800a898:	b2db      	uxtb	r3, r3
}
 800a89a:	4618      	mov	r0, r3
 800a89c:	370c      	adds	r7, #12
 800a89e:	46bd      	mov	sp, r7
 800a8a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8a4:	4770      	bx	lr
	...

0800a8a8 <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800a8a8:	b580      	push	{r7, lr}
 800a8aa:	b082      	sub	sp, #8
 800a8ac:	af00      	add	r7, sp, #0
 800a8ae:	4603      	mov	r3, r0
 800a8b0:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800a8b2:	4b0b      	ldr	r3, [pc, #44]	@ (800a8e0 <SD_CheckStatus+0x38>)
 800a8b4:	2201      	movs	r2, #1
 800a8b6:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800a8b8:	f7ff ffca 	bl	800a850 <BSP_SD_GetCardState>
 800a8bc:	4603      	mov	r3, r0
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	d107      	bne.n	800a8d2 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800a8c2:	4b07      	ldr	r3, [pc, #28]	@ (800a8e0 <SD_CheckStatus+0x38>)
 800a8c4:	781b      	ldrb	r3, [r3, #0]
 800a8c6:	b2db      	uxtb	r3, r3
 800a8c8:	f023 0301 	bic.w	r3, r3, #1
 800a8cc:	b2da      	uxtb	r2, r3
 800a8ce:	4b04      	ldr	r3, [pc, #16]	@ (800a8e0 <SD_CheckStatus+0x38>)
 800a8d0:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800a8d2:	4b03      	ldr	r3, [pc, #12]	@ (800a8e0 <SD_CheckStatus+0x38>)
 800a8d4:	781b      	ldrb	r3, [r3, #0]
 800a8d6:	b2db      	uxtb	r3, r3
}
 800a8d8:	4618      	mov	r0, r3
 800a8da:	3708      	adds	r7, #8
 800a8dc:	46bd      	mov	sp, r7
 800a8de:	bd80      	pop	{r7, pc}
 800a8e0:	20000029 	.word	0x20000029

0800a8e4 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800a8e4:	b580      	push	{r7, lr}
 800a8e6:	b082      	sub	sp, #8
 800a8e8:	af00      	add	r7, sp, #0
 800a8ea:	4603      	mov	r3, r0
 800a8ec:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800a8ee:	4b0b      	ldr	r3, [pc, #44]	@ (800a91c <SD_initialize+0x38>)
 800a8f0:	2201      	movs	r2, #1
 800a8f2:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800a8f4:	f7ff ff58 	bl	800a7a8 <BSP_SD_Init>
 800a8f8:	4603      	mov	r3, r0
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d107      	bne.n	800a90e <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 800a8fe:	79fb      	ldrb	r3, [r7, #7]
 800a900:	4618      	mov	r0, r3
 800a902:	f7ff ffd1 	bl	800a8a8 <SD_CheckStatus>
 800a906:	4603      	mov	r3, r0
 800a908:	461a      	mov	r2, r3
 800a90a:	4b04      	ldr	r3, [pc, #16]	@ (800a91c <SD_initialize+0x38>)
 800a90c:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800a90e:	4b03      	ldr	r3, [pc, #12]	@ (800a91c <SD_initialize+0x38>)
 800a910:	781b      	ldrb	r3, [r3, #0]
 800a912:	b2db      	uxtb	r3, r3
}
 800a914:	4618      	mov	r0, r3
 800a916:	3708      	adds	r7, #8
 800a918:	46bd      	mov	sp, r7
 800a91a:	bd80      	pop	{r7, pc}
 800a91c:	20000029 	.word	0x20000029

0800a920 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800a920:	b580      	push	{r7, lr}
 800a922:	b082      	sub	sp, #8
 800a924:	af00      	add	r7, sp, #0
 800a926:	4603      	mov	r3, r0
 800a928:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800a92a:	79fb      	ldrb	r3, [r7, #7]
 800a92c:	4618      	mov	r0, r3
 800a92e:	f7ff ffbb 	bl	800a8a8 <SD_CheckStatus>
 800a932:	4603      	mov	r3, r0
}
 800a934:	4618      	mov	r0, r3
 800a936:	3708      	adds	r7, #8
 800a938:	46bd      	mov	sp, r7
 800a93a:	bd80      	pop	{r7, pc}

0800a93c <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800a93c:	b580      	push	{r7, lr}
 800a93e:	b086      	sub	sp, #24
 800a940:	af00      	add	r7, sp, #0
 800a942:	60b9      	str	r1, [r7, #8]
 800a944:	607a      	str	r2, [r7, #4]
 800a946:	603b      	str	r3, [r7, #0]
 800a948:	4603      	mov	r3, r0
 800a94a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800a94c:	2301      	movs	r3, #1
 800a94e:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 800a950:	f04f 33ff 	mov.w	r3, #4294967295
 800a954:	683a      	ldr	r2, [r7, #0]
 800a956:	6879      	ldr	r1, [r7, #4]
 800a958:	68b8      	ldr	r0, [r7, #8]
 800a95a:	f7ff ff3d 	bl	800a7d8 <BSP_SD_ReadBlocks>
 800a95e:	4603      	mov	r3, r0
 800a960:	2b00      	cmp	r3, #0
 800a962:	d107      	bne.n	800a974 <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 800a964:	bf00      	nop
 800a966:	f7ff ff73 	bl	800a850 <BSP_SD_GetCardState>
 800a96a:	4603      	mov	r3, r0
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d1fa      	bne.n	800a966 <SD_read+0x2a>
    {
    }
    res = RES_OK;
 800a970:	2300      	movs	r3, #0
 800a972:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800a974:	7dfb      	ldrb	r3, [r7, #23]
}
 800a976:	4618      	mov	r0, r3
 800a978:	3718      	adds	r7, #24
 800a97a:	46bd      	mov	sp, r7
 800a97c:	bd80      	pop	{r7, pc}

0800a97e <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800a97e:	b580      	push	{r7, lr}
 800a980:	b086      	sub	sp, #24
 800a982:	af00      	add	r7, sp, #0
 800a984:	60b9      	str	r1, [r7, #8]
 800a986:	607a      	str	r2, [r7, #4]
 800a988:	603b      	str	r3, [r7, #0]
 800a98a:	4603      	mov	r3, r0
 800a98c:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800a98e:	2301      	movs	r3, #1
 800a990:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 800a992:	f04f 33ff 	mov.w	r3, #4294967295
 800a996:	683a      	ldr	r2, [r7, #0]
 800a998:	6879      	ldr	r1, [r7, #4]
 800a99a:	68b8      	ldr	r0, [r7, #8]
 800a99c:	f7ff ff3a 	bl	800a814 <BSP_SD_WriteBlocks>
 800a9a0:	4603      	mov	r3, r0
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	d107      	bne.n	800a9b6 <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 800a9a6:	bf00      	nop
 800a9a8:	f7ff ff52 	bl	800a850 <BSP_SD_GetCardState>
 800a9ac:	4603      	mov	r3, r0
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	d1fa      	bne.n	800a9a8 <SD_write+0x2a>
    {
    }
    res = RES_OK;
 800a9b2:	2300      	movs	r3, #0
 800a9b4:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800a9b6:	7dfb      	ldrb	r3, [r7, #23]
}
 800a9b8:	4618      	mov	r0, r3
 800a9ba:	3718      	adds	r7, #24
 800a9bc:	46bd      	mov	sp, r7
 800a9be:	bd80      	pop	{r7, pc}

0800a9c0 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800a9c0:	b580      	push	{r7, lr}
 800a9c2:	b08c      	sub	sp, #48	@ 0x30
 800a9c4:	af00      	add	r7, sp, #0
 800a9c6:	4603      	mov	r3, r0
 800a9c8:	603a      	str	r2, [r7, #0]
 800a9ca:	71fb      	strb	r3, [r7, #7]
 800a9cc:	460b      	mov	r3, r1
 800a9ce:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800a9d0:	2301      	movs	r3, #1
 800a9d2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800a9d6:	4b25      	ldr	r3, [pc, #148]	@ (800aa6c <SD_ioctl+0xac>)
 800a9d8:	781b      	ldrb	r3, [r3, #0]
 800a9da:	b2db      	uxtb	r3, r3
 800a9dc:	f003 0301 	and.w	r3, r3, #1
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d001      	beq.n	800a9e8 <SD_ioctl+0x28>
 800a9e4:	2303      	movs	r3, #3
 800a9e6:	e03c      	b.n	800aa62 <SD_ioctl+0xa2>

  switch (cmd)
 800a9e8:	79bb      	ldrb	r3, [r7, #6]
 800a9ea:	2b03      	cmp	r3, #3
 800a9ec:	d834      	bhi.n	800aa58 <SD_ioctl+0x98>
 800a9ee:	a201      	add	r2, pc, #4	@ (adr r2, 800a9f4 <SD_ioctl+0x34>)
 800a9f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9f4:	0800aa05 	.word	0x0800aa05
 800a9f8:	0800aa0d 	.word	0x0800aa0d
 800a9fc:	0800aa25 	.word	0x0800aa25
 800aa00:	0800aa3f 	.word	0x0800aa3f
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800aa04:	2300      	movs	r3, #0
 800aa06:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800aa0a:	e028      	b.n	800aa5e <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800aa0c:	f107 030c 	add.w	r3, r7, #12
 800aa10:	4618      	mov	r0, r3
 800aa12:	f7ff ff2d 	bl	800a870 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800aa16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aa18:	683b      	ldr	r3, [r7, #0]
 800aa1a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800aa1c:	2300      	movs	r3, #0
 800aa1e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800aa22:	e01c      	b.n	800aa5e <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800aa24:	f107 030c 	add.w	r3, r7, #12
 800aa28:	4618      	mov	r0, r3
 800aa2a:	f7ff ff21 	bl	800a870 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800aa2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa30:	b29a      	uxth	r2, r3
 800aa32:	683b      	ldr	r3, [r7, #0]
 800aa34:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800aa36:	2300      	movs	r3, #0
 800aa38:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800aa3c:	e00f      	b.n	800aa5e <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800aa3e:	f107 030c 	add.w	r3, r7, #12
 800aa42:	4618      	mov	r0, r3
 800aa44:	f7ff ff14 	bl	800a870 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800aa48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa4a:	0a5a      	lsrs	r2, r3, #9
 800aa4c:	683b      	ldr	r3, [r7, #0]
 800aa4e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800aa50:	2300      	movs	r3, #0
 800aa52:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800aa56:	e002      	b.n	800aa5e <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800aa58:	2304      	movs	r3, #4
 800aa5a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 800aa5e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800aa62:	4618      	mov	r0, r3
 800aa64:	3730      	adds	r7, #48	@ 0x30
 800aa66:	46bd      	mov	sp, r7
 800aa68:	bd80      	pop	{r7, pc}
 800aa6a:	bf00      	nop
 800aa6c:	20000029 	.word	0x20000029

0800aa70 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800aa70:	b580      	push	{r7, lr}
 800aa72:	b084      	sub	sp, #16
 800aa74:	af00      	add	r7, sp, #0
 800aa76:	4603      	mov	r3, r0
 800aa78:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800aa7a:	79fb      	ldrb	r3, [r7, #7]
 800aa7c:	4a08      	ldr	r2, [pc, #32]	@ (800aaa0 <disk_status+0x30>)
 800aa7e:	009b      	lsls	r3, r3, #2
 800aa80:	4413      	add	r3, r2
 800aa82:	685b      	ldr	r3, [r3, #4]
 800aa84:	685b      	ldr	r3, [r3, #4]
 800aa86:	79fa      	ldrb	r2, [r7, #7]
 800aa88:	4905      	ldr	r1, [pc, #20]	@ (800aaa0 <disk_status+0x30>)
 800aa8a:	440a      	add	r2, r1
 800aa8c:	7a12      	ldrb	r2, [r2, #8]
 800aa8e:	4610      	mov	r0, r2
 800aa90:	4798      	blx	r3
 800aa92:	4603      	mov	r3, r0
 800aa94:	73fb      	strb	r3, [r7, #15]
  return stat;
 800aa96:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa98:	4618      	mov	r0, r3
 800aa9a:	3710      	adds	r7, #16
 800aa9c:	46bd      	mov	sp, r7
 800aa9e:	bd80      	pop	{r7, pc}
 800aaa0:	200056ac 	.word	0x200056ac

0800aaa4 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800aaa4:	b580      	push	{r7, lr}
 800aaa6:	b084      	sub	sp, #16
 800aaa8:	af00      	add	r7, sp, #0
 800aaaa:	4603      	mov	r3, r0
 800aaac:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800aaae:	2300      	movs	r3, #0
 800aab0:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800aab2:	79fb      	ldrb	r3, [r7, #7]
 800aab4:	4a0d      	ldr	r2, [pc, #52]	@ (800aaec <disk_initialize+0x48>)
 800aab6:	5cd3      	ldrb	r3, [r2, r3]
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d111      	bne.n	800aae0 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800aabc:	79fb      	ldrb	r3, [r7, #7]
 800aabe:	4a0b      	ldr	r2, [pc, #44]	@ (800aaec <disk_initialize+0x48>)
 800aac0:	2101      	movs	r1, #1
 800aac2:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800aac4:	79fb      	ldrb	r3, [r7, #7]
 800aac6:	4a09      	ldr	r2, [pc, #36]	@ (800aaec <disk_initialize+0x48>)
 800aac8:	009b      	lsls	r3, r3, #2
 800aaca:	4413      	add	r3, r2
 800aacc:	685b      	ldr	r3, [r3, #4]
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	79fa      	ldrb	r2, [r7, #7]
 800aad2:	4906      	ldr	r1, [pc, #24]	@ (800aaec <disk_initialize+0x48>)
 800aad4:	440a      	add	r2, r1
 800aad6:	7a12      	ldrb	r2, [r2, #8]
 800aad8:	4610      	mov	r0, r2
 800aada:	4798      	blx	r3
 800aadc:	4603      	mov	r3, r0
 800aade:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800aae0:	7bfb      	ldrb	r3, [r7, #15]
}
 800aae2:	4618      	mov	r0, r3
 800aae4:	3710      	adds	r7, #16
 800aae6:	46bd      	mov	sp, r7
 800aae8:	bd80      	pop	{r7, pc}
 800aaea:	bf00      	nop
 800aaec:	200056ac 	.word	0x200056ac

0800aaf0 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800aaf0:	b590      	push	{r4, r7, lr}
 800aaf2:	b087      	sub	sp, #28
 800aaf4:	af00      	add	r7, sp, #0
 800aaf6:	60b9      	str	r1, [r7, #8]
 800aaf8:	607a      	str	r2, [r7, #4]
 800aafa:	603b      	str	r3, [r7, #0]
 800aafc:	4603      	mov	r3, r0
 800aafe:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800ab00:	7bfb      	ldrb	r3, [r7, #15]
 800ab02:	4a0a      	ldr	r2, [pc, #40]	@ (800ab2c <disk_read+0x3c>)
 800ab04:	009b      	lsls	r3, r3, #2
 800ab06:	4413      	add	r3, r2
 800ab08:	685b      	ldr	r3, [r3, #4]
 800ab0a:	689c      	ldr	r4, [r3, #8]
 800ab0c:	7bfb      	ldrb	r3, [r7, #15]
 800ab0e:	4a07      	ldr	r2, [pc, #28]	@ (800ab2c <disk_read+0x3c>)
 800ab10:	4413      	add	r3, r2
 800ab12:	7a18      	ldrb	r0, [r3, #8]
 800ab14:	683b      	ldr	r3, [r7, #0]
 800ab16:	687a      	ldr	r2, [r7, #4]
 800ab18:	68b9      	ldr	r1, [r7, #8]
 800ab1a:	47a0      	blx	r4
 800ab1c:	4603      	mov	r3, r0
 800ab1e:	75fb      	strb	r3, [r7, #23]
  return res;
 800ab20:	7dfb      	ldrb	r3, [r7, #23]
}
 800ab22:	4618      	mov	r0, r3
 800ab24:	371c      	adds	r7, #28
 800ab26:	46bd      	mov	sp, r7
 800ab28:	bd90      	pop	{r4, r7, pc}
 800ab2a:	bf00      	nop
 800ab2c:	200056ac 	.word	0x200056ac

0800ab30 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800ab30:	b590      	push	{r4, r7, lr}
 800ab32:	b087      	sub	sp, #28
 800ab34:	af00      	add	r7, sp, #0
 800ab36:	60b9      	str	r1, [r7, #8]
 800ab38:	607a      	str	r2, [r7, #4]
 800ab3a:	603b      	str	r3, [r7, #0]
 800ab3c:	4603      	mov	r3, r0
 800ab3e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800ab40:	7bfb      	ldrb	r3, [r7, #15]
 800ab42:	4a0a      	ldr	r2, [pc, #40]	@ (800ab6c <disk_write+0x3c>)
 800ab44:	009b      	lsls	r3, r3, #2
 800ab46:	4413      	add	r3, r2
 800ab48:	685b      	ldr	r3, [r3, #4]
 800ab4a:	68dc      	ldr	r4, [r3, #12]
 800ab4c:	7bfb      	ldrb	r3, [r7, #15]
 800ab4e:	4a07      	ldr	r2, [pc, #28]	@ (800ab6c <disk_write+0x3c>)
 800ab50:	4413      	add	r3, r2
 800ab52:	7a18      	ldrb	r0, [r3, #8]
 800ab54:	683b      	ldr	r3, [r7, #0]
 800ab56:	687a      	ldr	r2, [r7, #4]
 800ab58:	68b9      	ldr	r1, [r7, #8]
 800ab5a:	47a0      	blx	r4
 800ab5c:	4603      	mov	r3, r0
 800ab5e:	75fb      	strb	r3, [r7, #23]
  return res;
 800ab60:	7dfb      	ldrb	r3, [r7, #23]
}
 800ab62:	4618      	mov	r0, r3
 800ab64:	371c      	adds	r7, #28
 800ab66:	46bd      	mov	sp, r7
 800ab68:	bd90      	pop	{r4, r7, pc}
 800ab6a:	bf00      	nop
 800ab6c:	200056ac 	.word	0x200056ac

0800ab70 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800ab70:	b580      	push	{r7, lr}
 800ab72:	b084      	sub	sp, #16
 800ab74:	af00      	add	r7, sp, #0
 800ab76:	4603      	mov	r3, r0
 800ab78:	603a      	str	r2, [r7, #0]
 800ab7a:	71fb      	strb	r3, [r7, #7]
 800ab7c:	460b      	mov	r3, r1
 800ab7e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800ab80:	79fb      	ldrb	r3, [r7, #7]
 800ab82:	4a09      	ldr	r2, [pc, #36]	@ (800aba8 <disk_ioctl+0x38>)
 800ab84:	009b      	lsls	r3, r3, #2
 800ab86:	4413      	add	r3, r2
 800ab88:	685b      	ldr	r3, [r3, #4]
 800ab8a:	691b      	ldr	r3, [r3, #16]
 800ab8c:	79fa      	ldrb	r2, [r7, #7]
 800ab8e:	4906      	ldr	r1, [pc, #24]	@ (800aba8 <disk_ioctl+0x38>)
 800ab90:	440a      	add	r2, r1
 800ab92:	7a10      	ldrb	r0, [r2, #8]
 800ab94:	79b9      	ldrb	r1, [r7, #6]
 800ab96:	683a      	ldr	r2, [r7, #0]
 800ab98:	4798      	blx	r3
 800ab9a:	4603      	mov	r3, r0
 800ab9c:	73fb      	strb	r3, [r7, #15]
  return res;
 800ab9e:	7bfb      	ldrb	r3, [r7, #15]
}
 800aba0:	4618      	mov	r0, r3
 800aba2:	3710      	adds	r7, #16
 800aba4:	46bd      	mov	sp, r7
 800aba6:	bd80      	pop	{r7, pc}
 800aba8:	200056ac 	.word	0x200056ac

0800abac <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800abac:	b480      	push	{r7}
 800abae:	b085      	sub	sp, #20
 800abb0:	af00      	add	r7, sp, #0
 800abb2:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	3301      	adds	r3, #1
 800abb8:	781b      	ldrb	r3, [r3, #0]
 800abba:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800abbc:	89fb      	ldrh	r3, [r7, #14]
 800abbe:	021b      	lsls	r3, r3, #8
 800abc0:	b21a      	sxth	r2, r3
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	781b      	ldrb	r3, [r3, #0]
 800abc6:	b21b      	sxth	r3, r3
 800abc8:	4313      	orrs	r3, r2
 800abca:	b21b      	sxth	r3, r3
 800abcc:	81fb      	strh	r3, [r7, #14]
	return rv;
 800abce:	89fb      	ldrh	r3, [r7, #14]
}
 800abd0:	4618      	mov	r0, r3
 800abd2:	3714      	adds	r7, #20
 800abd4:	46bd      	mov	sp, r7
 800abd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abda:	4770      	bx	lr

0800abdc <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800abdc:	b480      	push	{r7}
 800abde:	b085      	sub	sp, #20
 800abe0:	af00      	add	r7, sp, #0
 800abe2:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	3303      	adds	r3, #3
 800abe8:	781b      	ldrb	r3, [r3, #0]
 800abea:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	021b      	lsls	r3, r3, #8
 800abf0:	687a      	ldr	r2, [r7, #4]
 800abf2:	3202      	adds	r2, #2
 800abf4:	7812      	ldrb	r2, [r2, #0]
 800abf6:	4313      	orrs	r3, r2
 800abf8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	021b      	lsls	r3, r3, #8
 800abfe:	687a      	ldr	r2, [r7, #4]
 800ac00:	3201      	adds	r2, #1
 800ac02:	7812      	ldrb	r2, [r2, #0]
 800ac04:	4313      	orrs	r3, r2
 800ac06:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800ac08:	68fb      	ldr	r3, [r7, #12]
 800ac0a:	021b      	lsls	r3, r3, #8
 800ac0c:	687a      	ldr	r2, [r7, #4]
 800ac0e:	7812      	ldrb	r2, [r2, #0]
 800ac10:	4313      	orrs	r3, r2
 800ac12:	60fb      	str	r3, [r7, #12]
	return rv;
 800ac14:	68fb      	ldr	r3, [r7, #12]
}
 800ac16:	4618      	mov	r0, r3
 800ac18:	3714      	adds	r7, #20
 800ac1a:	46bd      	mov	sp, r7
 800ac1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac20:	4770      	bx	lr

0800ac22 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800ac22:	b480      	push	{r7}
 800ac24:	b083      	sub	sp, #12
 800ac26:	af00      	add	r7, sp, #0
 800ac28:	6078      	str	r0, [r7, #4]
 800ac2a:	460b      	mov	r3, r1
 800ac2c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	1c5a      	adds	r2, r3, #1
 800ac32:	607a      	str	r2, [r7, #4]
 800ac34:	887a      	ldrh	r2, [r7, #2]
 800ac36:	b2d2      	uxtb	r2, r2
 800ac38:	701a      	strb	r2, [r3, #0]
 800ac3a:	887b      	ldrh	r3, [r7, #2]
 800ac3c:	0a1b      	lsrs	r3, r3, #8
 800ac3e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	1c5a      	adds	r2, r3, #1
 800ac44:	607a      	str	r2, [r7, #4]
 800ac46:	887a      	ldrh	r2, [r7, #2]
 800ac48:	b2d2      	uxtb	r2, r2
 800ac4a:	701a      	strb	r2, [r3, #0]
}
 800ac4c:	bf00      	nop
 800ac4e:	370c      	adds	r7, #12
 800ac50:	46bd      	mov	sp, r7
 800ac52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac56:	4770      	bx	lr

0800ac58 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800ac58:	b480      	push	{r7}
 800ac5a:	b083      	sub	sp, #12
 800ac5c:	af00      	add	r7, sp, #0
 800ac5e:	6078      	str	r0, [r7, #4]
 800ac60:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	1c5a      	adds	r2, r3, #1
 800ac66:	607a      	str	r2, [r7, #4]
 800ac68:	683a      	ldr	r2, [r7, #0]
 800ac6a:	b2d2      	uxtb	r2, r2
 800ac6c:	701a      	strb	r2, [r3, #0]
 800ac6e:	683b      	ldr	r3, [r7, #0]
 800ac70:	0a1b      	lsrs	r3, r3, #8
 800ac72:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	1c5a      	adds	r2, r3, #1
 800ac78:	607a      	str	r2, [r7, #4]
 800ac7a:	683a      	ldr	r2, [r7, #0]
 800ac7c:	b2d2      	uxtb	r2, r2
 800ac7e:	701a      	strb	r2, [r3, #0]
 800ac80:	683b      	ldr	r3, [r7, #0]
 800ac82:	0a1b      	lsrs	r3, r3, #8
 800ac84:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	1c5a      	adds	r2, r3, #1
 800ac8a:	607a      	str	r2, [r7, #4]
 800ac8c:	683a      	ldr	r2, [r7, #0]
 800ac8e:	b2d2      	uxtb	r2, r2
 800ac90:	701a      	strb	r2, [r3, #0]
 800ac92:	683b      	ldr	r3, [r7, #0]
 800ac94:	0a1b      	lsrs	r3, r3, #8
 800ac96:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	1c5a      	adds	r2, r3, #1
 800ac9c:	607a      	str	r2, [r7, #4]
 800ac9e:	683a      	ldr	r2, [r7, #0]
 800aca0:	b2d2      	uxtb	r2, r2
 800aca2:	701a      	strb	r2, [r3, #0]
}
 800aca4:	bf00      	nop
 800aca6:	370c      	adds	r7, #12
 800aca8:	46bd      	mov	sp, r7
 800acaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acae:	4770      	bx	lr

0800acb0 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800acb0:	b480      	push	{r7}
 800acb2:	b087      	sub	sp, #28
 800acb4:	af00      	add	r7, sp, #0
 800acb6:	60f8      	str	r0, [r7, #12]
 800acb8:	60b9      	str	r1, [r7, #8]
 800acba:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800acbc:	68fb      	ldr	r3, [r7, #12]
 800acbe:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800acc0:	68bb      	ldr	r3, [r7, #8]
 800acc2:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d00d      	beq.n	800ace6 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800acca:	693a      	ldr	r2, [r7, #16]
 800accc:	1c53      	adds	r3, r2, #1
 800acce:	613b      	str	r3, [r7, #16]
 800acd0:	697b      	ldr	r3, [r7, #20]
 800acd2:	1c59      	adds	r1, r3, #1
 800acd4:	6179      	str	r1, [r7, #20]
 800acd6:	7812      	ldrb	r2, [r2, #0]
 800acd8:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	3b01      	subs	r3, #1
 800acde:	607b      	str	r3, [r7, #4]
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d1f1      	bne.n	800acca <mem_cpy+0x1a>
	}
}
 800ace6:	bf00      	nop
 800ace8:	371c      	adds	r7, #28
 800acea:	46bd      	mov	sp, r7
 800acec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acf0:	4770      	bx	lr

0800acf2 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800acf2:	b480      	push	{r7}
 800acf4:	b087      	sub	sp, #28
 800acf6:	af00      	add	r7, sp, #0
 800acf8:	60f8      	str	r0, [r7, #12]
 800acfa:	60b9      	str	r1, [r7, #8]
 800acfc:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800acfe:	68fb      	ldr	r3, [r7, #12]
 800ad00:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800ad02:	697b      	ldr	r3, [r7, #20]
 800ad04:	1c5a      	adds	r2, r3, #1
 800ad06:	617a      	str	r2, [r7, #20]
 800ad08:	68ba      	ldr	r2, [r7, #8]
 800ad0a:	b2d2      	uxtb	r2, r2
 800ad0c:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	3b01      	subs	r3, #1
 800ad12:	607b      	str	r3, [r7, #4]
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	2b00      	cmp	r3, #0
 800ad18:	d1f3      	bne.n	800ad02 <mem_set+0x10>
}
 800ad1a:	bf00      	nop
 800ad1c:	bf00      	nop
 800ad1e:	371c      	adds	r7, #28
 800ad20:	46bd      	mov	sp, r7
 800ad22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad26:	4770      	bx	lr

0800ad28 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800ad28:	b480      	push	{r7}
 800ad2a:	b089      	sub	sp, #36	@ 0x24
 800ad2c:	af00      	add	r7, sp, #0
 800ad2e:	60f8      	str	r0, [r7, #12]
 800ad30:	60b9      	str	r1, [r7, #8]
 800ad32:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800ad34:	68fb      	ldr	r3, [r7, #12]
 800ad36:	61fb      	str	r3, [r7, #28]
 800ad38:	68bb      	ldr	r3, [r7, #8]
 800ad3a:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800ad3c:	2300      	movs	r3, #0
 800ad3e:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800ad40:	69fb      	ldr	r3, [r7, #28]
 800ad42:	1c5a      	adds	r2, r3, #1
 800ad44:	61fa      	str	r2, [r7, #28]
 800ad46:	781b      	ldrb	r3, [r3, #0]
 800ad48:	4619      	mov	r1, r3
 800ad4a:	69bb      	ldr	r3, [r7, #24]
 800ad4c:	1c5a      	adds	r2, r3, #1
 800ad4e:	61ba      	str	r2, [r7, #24]
 800ad50:	781b      	ldrb	r3, [r3, #0]
 800ad52:	1acb      	subs	r3, r1, r3
 800ad54:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	3b01      	subs	r3, #1
 800ad5a:	607b      	str	r3, [r7, #4]
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d002      	beq.n	800ad68 <mem_cmp+0x40>
 800ad62:	697b      	ldr	r3, [r7, #20]
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	d0eb      	beq.n	800ad40 <mem_cmp+0x18>

	return r;
 800ad68:	697b      	ldr	r3, [r7, #20]
}
 800ad6a:	4618      	mov	r0, r3
 800ad6c:	3724      	adds	r7, #36	@ 0x24
 800ad6e:	46bd      	mov	sp, r7
 800ad70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad74:	4770      	bx	lr

0800ad76 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800ad76:	b480      	push	{r7}
 800ad78:	b083      	sub	sp, #12
 800ad7a:	af00      	add	r7, sp, #0
 800ad7c:	6078      	str	r0, [r7, #4]
 800ad7e:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800ad80:	e002      	b.n	800ad88 <chk_chr+0x12>
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	3301      	adds	r3, #1
 800ad86:	607b      	str	r3, [r7, #4]
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	781b      	ldrb	r3, [r3, #0]
 800ad8c:	2b00      	cmp	r3, #0
 800ad8e:	d005      	beq.n	800ad9c <chk_chr+0x26>
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	781b      	ldrb	r3, [r3, #0]
 800ad94:	461a      	mov	r2, r3
 800ad96:	683b      	ldr	r3, [r7, #0]
 800ad98:	4293      	cmp	r3, r2
 800ad9a:	d1f2      	bne.n	800ad82 <chk_chr+0xc>
	return *str;
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	781b      	ldrb	r3, [r3, #0]
}
 800ada0:	4618      	mov	r0, r3
 800ada2:	370c      	adds	r7, #12
 800ada4:	46bd      	mov	sp, r7
 800ada6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adaa:	4770      	bx	lr

0800adac <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800adac:	b480      	push	{r7}
 800adae:	b085      	sub	sp, #20
 800adb0:	af00      	add	r7, sp, #0
 800adb2:	6078      	str	r0, [r7, #4]
 800adb4:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800adb6:	2300      	movs	r3, #0
 800adb8:	60bb      	str	r3, [r7, #8]
 800adba:	68bb      	ldr	r3, [r7, #8]
 800adbc:	60fb      	str	r3, [r7, #12]
 800adbe:	e029      	b.n	800ae14 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800adc0:	4a27      	ldr	r2, [pc, #156]	@ (800ae60 <chk_lock+0xb4>)
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	011b      	lsls	r3, r3, #4
 800adc6:	4413      	add	r3, r2
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	2b00      	cmp	r3, #0
 800adcc:	d01d      	beq.n	800ae0a <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800adce:	4a24      	ldr	r2, [pc, #144]	@ (800ae60 <chk_lock+0xb4>)
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	011b      	lsls	r3, r3, #4
 800add4:	4413      	add	r3, r2
 800add6:	681a      	ldr	r2, [r3, #0]
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	429a      	cmp	r2, r3
 800adde:	d116      	bne.n	800ae0e <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800ade0:	4a1f      	ldr	r2, [pc, #124]	@ (800ae60 <chk_lock+0xb4>)
 800ade2:	68fb      	ldr	r3, [r7, #12]
 800ade4:	011b      	lsls	r3, r3, #4
 800ade6:	4413      	add	r3, r2
 800ade8:	3304      	adds	r3, #4
 800adea:	681a      	ldr	r2, [r3, #0]
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800adf0:	429a      	cmp	r2, r3
 800adf2:	d10c      	bne.n	800ae0e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800adf4:	4a1a      	ldr	r2, [pc, #104]	@ (800ae60 <chk_lock+0xb4>)
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	011b      	lsls	r3, r3, #4
 800adfa:	4413      	add	r3, r2
 800adfc:	3308      	adds	r3, #8
 800adfe:	681a      	ldr	r2, [r3, #0]
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800ae04:	429a      	cmp	r2, r3
 800ae06:	d102      	bne.n	800ae0e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800ae08:	e007      	b.n	800ae1a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800ae0a:	2301      	movs	r3, #1
 800ae0c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	3301      	adds	r3, #1
 800ae12:	60fb      	str	r3, [r7, #12]
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	2b01      	cmp	r3, #1
 800ae18:	d9d2      	bls.n	800adc0 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800ae1a:	68fb      	ldr	r3, [r7, #12]
 800ae1c:	2b02      	cmp	r3, #2
 800ae1e:	d109      	bne.n	800ae34 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800ae20:	68bb      	ldr	r3, [r7, #8]
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d102      	bne.n	800ae2c <chk_lock+0x80>
 800ae26:	683b      	ldr	r3, [r7, #0]
 800ae28:	2b02      	cmp	r3, #2
 800ae2a:	d101      	bne.n	800ae30 <chk_lock+0x84>
 800ae2c:	2300      	movs	r3, #0
 800ae2e:	e010      	b.n	800ae52 <chk_lock+0xa6>
 800ae30:	2312      	movs	r3, #18
 800ae32:	e00e      	b.n	800ae52 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800ae34:	683b      	ldr	r3, [r7, #0]
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d108      	bne.n	800ae4c <chk_lock+0xa0>
 800ae3a:	4a09      	ldr	r2, [pc, #36]	@ (800ae60 <chk_lock+0xb4>)
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	011b      	lsls	r3, r3, #4
 800ae40:	4413      	add	r3, r2
 800ae42:	330c      	adds	r3, #12
 800ae44:	881b      	ldrh	r3, [r3, #0]
 800ae46:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ae4a:	d101      	bne.n	800ae50 <chk_lock+0xa4>
 800ae4c:	2310      	movs	r3, #16
 800ae4e:	e000      	b.n	800ae52 <chk_lock+0xa6>
 800ae50:	2300      	movs	r3, #0
}
 800ae52:	4618      	mov	r0, r3
 800ae54:	3714      	adds	r7, #20
 800ae56:	46bd      	mov	sp, r7
 800ae58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae5c:	4770      	bx	lr
 800ae5e:	bf00      	nop
 800ae60:	2000568c 	.word	0x2000568c

0800ae64 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800ae64:	b480      	push	{r7}
 800ae66:	b083      	sub	sp, #12
 800ae68:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800ae6a:	2300      	movs	r3, #0
 800ae6c:	607b      	str	r3, [r7, #4]
 800ae6e:	e002      	b.n	800ae76 <enq_lock+0x12>
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	3301      	adds	r3, #1
 800ae74:	607b      	str	r3, [r7, #4]
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	2b01      	cmp	r3, #1
 800ae7a:	d806      	bhi.n	800ae8a <enq_lock+0x26>
 800ae7c:	4a09      	ldr	r2, [pc, #36]	@ (800aea4 <enq_lock+0x40>)
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	011b      	lsls	r3, r3, #4
 800ae82:	4413      	add	r3, r2
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	2b00      	cmp	r3, #0
 800ae88:	d1f2      	bne.n	800ae70 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	2b02      	cmp	r3, #2
 800ae8e:	bf14      	ite	ne
 800ae90:	2301      	movne	r3, #1
 800ae92:	2300      	moveq	r3, #0
 800ae94:	b2db      	uxtb	r3, r3
}
 800ae96:	4618      	mov	r0, r3
 800ae98:	370c      	adds	r7, #12
 800ae9a:	46bd      	mov	sp, r7
 800ae9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aea0:	4770      	bx	lr
 800aea2:	bf00      	nop
 800aea4:	2000568c 	.word	0x2000568c

0800aea8 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800aea8:	b480      	push	{r7}
 800aeaa:	b085      	sub	sp, #20
 800aeac:	af00      	add	r7, sp, #0
 800aeae:	6078      	str	r0, [r7, #4]
 800aeb0:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800aeb2:	2300      	movs	r3, #0
 800aeb4:	60fb      	str	r3, [r7, #12]
 800aeb6:	e01f      	b.n	800aef8 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800aeb8:	4a41      	ldr	r2, [pc, #260]	@ (800afc0 <inc_lock+0x118>)
 800aeba:	68fb      	ldr	r3, [r7, #12]
 800aebc:	011b      	lsls	r3, r3, #4
 800aebe:	4413      	add	r3, r2
 800aec0:	681a      	ldr	r2, [r3, #0]
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	429a      	cmp	r2, r3
 800aec8:	d113      	bne.n	800aef2 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800aeca:	4a3d      	ldr	r2, [pc, #244]	@ (800afc0 <inc_lock+0x118>)
 800aecc:	68fb      	ldr	r3, [r7, #12]
 800aece:	011b      	lsls	r3, r3, #4
 800aed0:	4413      	add	r3, r2
 800aed2:	3304      	adds	r3, #4
 800aed4:	681a      	ldr	r2, [r3, #0]
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800aeda:	429a      	cmp	r2, r3
 800aedc:	d109      	bne.n	800aef2 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800aede:	4a38      	ldr	r2, [pc, #224]	@ (800afc0 <inc_lock+0x118>)
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	011b      	lsls	r3, r3, #4
 800aee4:	4413      	add	r3, r2
 800aee6:	3308      	adds	r3, #8
 800aee8:	681a      	ldr	r2, [r3, #0]
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800aeee:	429a      	cmp	r2, r3
 800aef0:	d006      	beq.n	800af00 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800aef2:	68fb      	ldr	r3, [r7, #12]
 800aef4:	3301      	adds	r3, #1
 800aef6:	60fb      	str	r3, [r7, #12]
 800aef8:	68fb      	ldr	r3, [r7, #12]
 800aefa:	2b01      	cmp	r3, #1
 800aefc:	d9dc      	bls.n	800aeb8 <inc_lock+0x10>
 800aefe:	e000      	b.n	800af02 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800af00:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800af02:	68fb      	ldr	r3, [r7, #12]
 800af04:	2b02      	cmp	r3, #2
 800af06:	d132      	bne.n	800af6e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800af08:	2300      	movs	r3, #0
 800af0a:	60fb      	str	r3, [r7, #12]
 800af0c:	e002      	b.n	800af14 <inc_lock+0x6c>
 800af0e:	68fb      	ldr	r3, [r7, #12]
 800af10:	3301      	adds	r3, #1
 800af12:	60fb      	str	r3, [r7, #12]
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	2b01      	cmp	r3, #1
 800af18:	d806      	bhi.n	800af28 <inc_lock+0x80>
 800af1a:	4a29      	ldr	r2, [pc, #164]	@ (800afc0 <inc_lock+0x118>)
 800af1c:	68fb      	ldr	r3, [r7, #12]
 800af1e:	011b      	lsls	r3, r3, #4
 800af20:	4413      	add	r3, r2
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	2b00      	cmp	r3, #0
 800af26:	d1f2      	bne.n	800af0e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800af28:	68fb      	ldr	r3, [r7, #12]
 800af2a:	2b02      	cmp	r3, #2
 800af2c:	d101      	bne.n	800af32 <inc_lock+0x8a>
 800af2e:	2300      	movs	r3, #0
 800af30:	e040      	b.n	800afb4 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	681a      	ldr	r2, [r3, #0]
 800af36:	4922      	ldr	r1, [pc, #136]	@ (800afc0 <inc_lock+0x118>)
 800af38:	68fb      	ldr	r3, [r7, #12]
 800af3a:	011b      	lsls	r3, r3, #4
 800af3c:	440b      	add	r3, r1
 800af3e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	689a      	ldr	r2, [r3, #8]
 800af44:	491e      	ldr	r1, [pc, #120]	@ (800afc0 <inc_lock+0x118>)
 800af46:	68fb      	ldr	r3, [r7, #12]
 800af48:	011b      	lsls	r3, r3, #4
 800af4a:	440b      	add	r3, r1
 800af4c:	3304      	adds	r3, #4
 800af4e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	695a      	ldr	r2, [r3, #20]
 800af54:	491a      	ldr	r1, [pc, #104]	@ (800afc0 <inc_lock+0x118>)
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	011b      	lsls	r3, r3, #4
 800af5a:	440b      	add	r3, r1
 800af5c:	3308      	adds	r3, #8
 800af5e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800af60:	4a17      	ldr	r2, [pc, #92]	@ (800afc0 <inc_lock+0x118>)
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	011b      	lsls	r3, r3, #4
 800af66:	4413      	add	r3, r2
 800af68:	330c      	adds	r3, #12
 800af6a:	2200      	movs	r2, #0
 800af6c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800af6e:	683b      	ldr	r3, [r7, #0]
 800af70:	2b00      	cmp	r3, #0
 800af72:	d009      	beq.n	800af88 <inc_lock+0xe0>
 800af74:	4a12      	ldr	r2, [pc, #72]	@ (800afc0 <inc_lock+0x118>)
 800af76:	68fb      	ldr	r3, [r7, #12]
 800af78:	011b      	lsls	r3, r3, #4
 800af7a:	4413      	add	r3, r2
 800af7c:	330c      	adds	r3, #12
 800af7e:	881b      	ldrh	r3, [r3, #0]
 800af80:	2b00      	cmp	r3, #0
 800af82:	d001      	beq.n	800af88 <inc_lock+0xe0>
 800af84:	2300      	movs	r3, #0
 800af86:	e015      	b.n	800afb4 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800af88:	683b      	ldr	r3, [r7, #0]
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d108      	bne.n	800afa0 <inc_lock+0xf8>
 800af8e:	4a0c      	ldr	r2, [pc, #48]	@ (800afc0 <inc_lock+0x118>)
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	011b      	lsls	r3, r3, #4
 800af94:	4413      	add	r3, r2
 800af96:	330c      	adds	r3, #12
 800af98:	881b      	ldrh	r3, [r3, #0]
 800af9a:	3301      	adds	r3, #1
 800af9c:	b29a      	uxth	r2, r3
 800af9e:	e001      	b.n	800afa4 <inc_lock+0xfc>
 800afa0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800afa4:	4906      	ldr	r1, [pc, #24]	@ (800afc0 <inc_lock+0x118>)
 800afa6:	68fb      	ldr	r3, [r7, #12]
 800afa8:	011b      	lsls	r3, r3, #4
 800afaa:	440b      	add	r3, r1
 800afac:	330c      	adds	r3, #12
 800afae:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800afb0:	68fb      	ldr	r3, [r7, #12]
 800afb2:	3301      	adds	r3, #1
}
 800afb4:	4618      	mov	r0, r3
 800afb6:	3714      	adds	r7, #20
 800afb8:	46bd      	mov	sp, r7
 800afba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afbe:	4770      	bx	lr
 800afc0:	2000568c 	.word	0x2000568c

0800afc4 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800afc4:	b480      	push	{r7}
 800afc6:	b085      	sub	sp, #20
 800afc8:	af00      	add	r7, sp, #0
 800afca:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	3b01      	subs	r3, #1
 800afd0:	607b      	str	r3, [r7, #4]
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	2b01      	cmp	r3, #1
 800afd6:	d825      	bhi.n	800b024 <dec_lock+0x60>
		n = Files[i].ctr;
 800afd8:	4a17      	ldr	r2, [pc, #92]	@ (800b038 <dec_lock+0x74>)
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	011b      	lsls	r3, r3, #4
 800afde:	4413      	add	r3, r2
 800afe0:	330c      	adds	r3, #12
 800afe2:	881b      	ldrh	r3, [r3, #0]
 800afe4:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800afe6:	89fb      	ldrh	r3, [r7, #14]
 800afe8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800afec:	d101      	bne.n	800aff2 <dec_lock+0x2e>
 800afee:	2300      	movs	r3, #0
 800aff0:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800aff2:	89fb      	ldrh	r3, [r7, #14]
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	d002      	beq.n	800affe <dec_lock+0x3a>
 800aff8:	89fb      	ldrh	r3, [r7, #14]
 800affa:	3b01      	subs	r3, #1
 800affc:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800affe:	4a0e      	ldr	r2, [pc, #56]	@ (800b038 <dec_lock+0x74>)
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	011b      	lsls	r3, r3, #4
 800b004:	4413      	add	r3, r2
 800b006:	330c      	adds	r3, #12
 800b008:	89fa      	ldrh	r2, [r7, #14]
 800b00a:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800b00c:	89fb      	ldrh	r3, [r7, #14]
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d105      	bne.n	800b01e <dec_lock+0x5a>
 800b012:	4a09      	ldr	r2, [pc, #36]	@ (800b038 <dec_lock+0x74>)
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	011b      	lsls	r3, r3, #4
 800b018:	4413      	add	r3, r2
 800b01a:	2200      	movs	r2, #0
 800b01c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800b01e:	2300      	movs	r3, #0
 800b020:	737b      	strb	r3, [r7, #13]
 800b022:	e001      	b.n	800b028 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800b024:	2302      	movs	r3, #2
 800b026:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800b028:	7b7b      	ldrb	r3, [r7, #13]
}
 800b02a:	4618      	mov	r0, r3
 800b02c:	3714      	adds	r7, #20
 800b02e:	46bd      	mov	sp, r7
 800b030:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b034:	4770      	bx	lr
 800b036:	bf00      	nop
 800b038:	2000568c 	.word	0x2000568c

0800b03c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800b03c:	b480      	push	{r7}
 800b03e:	b085      	sub	sp, #20
 800b040:	af00      	add	r7, sp, #0
 800b042:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800b044:	2300      	movs	r3, #0
 800b046:	60fb      	str	r3, [r7, #12]
 800b048:	e010      	b.n	800b06c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800b04a:	4a0d      	ldr	r2, [pc, #52]	@ (800b080 <clear_lock+0x44>)
 800b04c:	68fb      	ldr	r3, [r7, #12]
 800b04e:	011b      	lsls	r3, r3, #4
 800b050:	4413      	add	r3, r2
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	687a      	ldr	r2, [r7, #4]
 800b056:	429a      	cmp	r2, r3
 800b058:	d105      	bne.n	800b066 <clear_lock+0x2a>
 800b05a:	4a09      	ldr	r2, [pc, #36]	@ (800b080 <clear_lock+0x44>)
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	011b      	lsls	r3, r3, #4
 800b060:	4413      	add	r3, r2
 800b062:	2200      	movs	r2, #0
 800b064:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800b066:	68fb      	ldr	r3, [r7, #12]
 800b068:	3301      	adds	r3, #1
 800b06a:	60fb      	str	r3, [r7, #12]
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	2b01      	cmp	r3, #1
 800b070:	d9eb      	bls.n	800b04a <clear_lock+0xe>
	}
}
 800b072:	bf00      	nop
 800b074:	bf00      	nop
 800b076:	3714      	adds	r7, #20
 800b078:	46bd      	mov	sp, r7
 800b07a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b07e:	4770      	bx	lr
 800b080:	2000568c 	.word	0x2000568c

0800b084 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800b084:	b580      	push	{r7, lr}
 800b086:	b086      	sub	sp, #24
 800b088:	af00      	add	r7, sp, #0
 800b08a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800b08c:	2300      	movs	r3, #0
 800b08e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	78db      	ldrb	r3, [r3, #3]
 800b094:	2b00      	cmp	r3, #0
 800b096:	d034      	beq.n	800b102 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b09c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	7858      	ldrb	r0, [r3, #1]
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800b0a8:	2301      	movs	r3, #1
 800b0aa:	697a      	ldr	r2, [r7, #20]
 800b0ac:	f7ff fd40 	bl	800ab30 <disk_write>
 800b0b0:	4603      	mov	r3, r0
 800b0b2:	2b00      	cmp	r3, #0
 800b0b4:	d002      	beq.n	800b0bc <sync_window+0x38>
			res = FR_DISK_ERR;
 800b0b6:	2301      	movs	r3, #1
 800b0b8:	73fb      	strb	r3, [r7, #15]
 800b0ba:	e022      	b.n	800b102 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	2200      	movs	r2, #0
 800b0c0:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b0c6:	697a      	ldr	r2, [r7, #20]
 800b0c8:	1ad2      	subs	r2, r2, r3
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	69db      	ldr	r3, [r3, #28]
 800b0ce:	429a      	cmp	r2, r3
 800b0d0:	d217      	bcs.n	800b102 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	789b      	ldrb	r3, [r3, #2]
 800b0d6:	613b      	str	r3, [r7, #16]
 800b0d8:	e010      	b.n	800b0fc <sync_window+0x78>
					wsect += fs->fsize;
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	69db      	ldr	r3, [r3, #28]
 800b0de:	697a      	ldr	r2, [r7, #20]
 800b0e0:	4413      	add	r3, r2
 800b0e2:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	7858      	ldrb	r0, [r3, #1]
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800b0ee:	2301      	movs	r3, #1
 800b0f0:	697a      	ldr	r2, [r7, #20]
 800b0f2:	f7ff fd1d 	bl	800ab30 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800b0f6:	693b      	ldr	r3, [r7, #16]
 800b0f8:	3b01      	subs	r3, #1
 800b0fa:	613b      	str	r3, [r7, #16]
 800b0fc:	693b      	ldr	r3, [r7, #16]
 800b0fe:	2b01      	cmp	r3, #1
 800b100:	d8eb      	bhi.n	800b0da <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800b102:	7bfb      	ldrb	r3, [r7, #15]
}
 800b104:	4618      	mov	r0, r3
 800b106:	3718      	adds	r7, #24
 800b108:	46bd      	mov	sp, r7
 800b10a:	bd80      	pop	{r7, pc}

0800b10c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800b10c:	b580      	push	{r7, lr}
 800b10e:	b084      	sub	sp, #16
 800b110:	af00      	add	r7, sp, #0
 800b112:	6078      	str	r0, [r7, #4]
 800b114:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800b116:	2300      	movs	r3, #0
 800b118:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b11e:	683a      	ldr	r2, [r7, #0]
 800b120:	429a      	cmp	r2, r3
 800b122:	d01b      	beq.n	800b15c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800b124:	6878      	ldr	r0, [r7, #4]
 800b126:	f7ff ffad 	bl	800b084 <sync_window>
 800b12a:	4603      	mov	r3, r0
 800b12c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800b12e:	7bfb      	ldrb	r3, [r7, #15]
 800b130:	2b00      	cmp	r3, #0
 800b132:	d113      	bne.n	800b15c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	7858      	ldrb	r0, [r3, #1]
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800b13e:	2301      	movs	r3, #1
 800b140:	683a      	ldr	r2, [r7, #0]
 800b142:	f7ff fcd5 	bl	800aaf0 <disk_read>
 800b146:	4603      	mov	r3, r0
 800b148:	2b00      	cmp	r3, #0
 800b14a:	d004      	beq.n	800b156 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800b14c:	f04f 33ff 	mov.w	r3, #4294967295
 800b150:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800b152:	2301      	movs	r3, #1
 800b154:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	683a      	ldr	r2, [r7, #0]
 800b15a:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 800b15c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b15e:	4618      	mov	r0, r3
 800b160:	3710      	adds	r7, #16
 800b162:	46bd      	mov	sp, r7
 800b164:	bd80      	pop	{r7, pc}
	...

0800b168 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800b168:	b580      	push	{r7, lr}
 800b16a:	b084      	sub	sp, #16
 800b16c:	af00      	add	r7, sp, #0
 800b16e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800b170:	6878      	ldr	r0, [r7, #4]
 800b172:	f7ff ff87 	bl	800b084 <sync_window>
 800b176:	4603      	mov	r3, r0
 800b178:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800b17a:	7bfb      	ldrb	r3, [r7, #15]
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d159      	bne.n	800b234 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	781b      	ldrb	r3, [r3, #0]
 800b184:	2b03      	cmp	r3, #3
 800b186:	d149      	bne.n	800b21c <sync_fs+0xb4>
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	791b      	ldrb	r3, [r3, #4]
 800b18c:	2b01      	cmp	r3, #1
 800b18e:	d145      	bne.n	800b21c <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	f103 0034 	add.w	r0, r3, #52	@ 0x34
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	899b      	ldrh	r3, [r3, #12]
 800b19a:	461a      	mov	r2, r3
 800b19c:	2100      	movs	r1, #0
 800b19e:	f7ff fda8 	bl	800acf2 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	3334      	adds	r3, #52	@ 0x34
 800b1a6:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800b1aa:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800b1ae:	4618      	mov	r0, r3
 800b1b0:	f7ff fd37 	bl	800ac22 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	3334      	adds	r3, #52	@ 0x34
 800b1b8:	4921      	ldr	r1, [pc, #132]	@ (800b240 <sync_fs+0xd8>)
 800b1ba:	4618      	mov	r0, r3
 800b1bc:	f7ff fd4c 	bl	800ac58 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	3334      	adds	r3, #52	@ 0x34
 800b1c4:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800b1c8:	491e      	ldr	r1, [pc, #120]	@ (800b244 <sync_fs+0xdc>)
 800b1ca:	4618      	mov	r0, r3
 800b1cc:	f7ff fd44 	bl	800ac58 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	3334      	adds	r3, #52	@ 0x34
 800b1d4:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	695b      	ldr	r3, [r3, #20]
 800b1dc:	4619      	mov	r1, r3
 800b1de:	4610      	mov	r0, r2
 800b1e0:	f7ff fd3a 	bl	800ac58 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	3334      	adds	r3, #52	@ 0x34
 800b1e8:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	691b      	ldr	r3, [r3, #16]
 800b1f0:	4619      	mov	r1, r3
 800b1f2:	4610      	mov	r0, r2
 800b1f4:	f7ff fd30 	bl	800ac58 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	6a1b      	ldr	r3, [r3, #32]
 800b1fc:	1c5a      	adds	r2, r3, #1
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	7858      	ldrb	r0, [r3, #1]
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b210:	2301      	movs	r3, #1
 800b212:	f7ff fc8d 	bl	800ab30 <disk_write>
			fs->fsi_flag = 0;
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	2200      	movs	r2, #0
 800b21a:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	785b      	ldrb	r3, [r3, #1]
 800b220:	2200      	movs	r2, #0
 800b222:	2100      	movs	r1, #0
 800b224:	4618      	mov	r0, r3
 800b226:	f7ff fca3 	bl	800ab70 <disk_ioctl>
 800b22a:	4603      	mov	r3, r0
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	d001      	beq.n	800b234 <sync_fs+0xcc>
 800b230:	2301      	movs	r3, #1
 800b232:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800b234:	7bfb      	ldrb	r3, [r7, #15]
}
 800b236:	4618      	mov	r0, r3
 800b238:	3710      	adds	r7, #16
 800b23a:	46bd      	mov	sp, r7
 800b23c:	bd80      	pop	{r7, pc}
 800b23e:	bf00      	nop
 800b240:	41615252 	.word	0x41615252
 800b244:	61417272 	.word	0x61417272

0800b248 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800b248:	b480      	push	{r7}
 800b24a:	b083      	sub	sp, #12
 800b24c:	af00      	add	r7, sp, #0
 800b24e:	6078      	str	r0, [r7, #4]
 800b250:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800b252:	683b      	ldr	r3, [r7, #0]
 800b254:	3b02      	subs	r3, #2
 800b256:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	699b      	ldr	r3, [r3, #24]
 800b25c:	3b02      	subs	r3, #2
 800b25e:	683a      	ldr	r2, [r7, #0]
 800b260:	429a      	cmp	r2, r3
 800b262:	d301      	bcc.n	800b268 <clust2sect+0x20>
 800b264:	2300      	movs	r3, #0
 800b266:	e008      	b.n	800b27a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	895b      	ldrh	r3, [r3, #10]
 800b26c:	461a      	mov	r2, r3
 800b26e:	683b      	ldr	r3, [r7, #0]
 800b270:	fb03 f202 	mul.w	r2, r3, r2
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b278:	4413      	add	r3, r2
}
 800b27a:	4618      	mov	r0, r3
 800b27c:	370c      	adds	r7, #12
 800b27e:	46bd      	mov	sp, r7
 800b280:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b284:	4770      	bx	lr

0800b286 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800b286:	b580      	push	{r7, lr}
 800b288:	b086      	sub	sp, #24
 800b28a:	af00      	add	r7, sp, #0
 800b28c:	6078      	str	r0, [r7, #4]
 800b28e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	681b      	ldr	r3, [r3, #0]
 800b294:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800b296:	683b      	ldr	r3, [r7, #0]
 800b298:	2b01      	cmp	r3, #1
 800b29a:	d904      	bls.n	800b2a6 <get_fat+0x20>
 800b29c:	693b      	ldr	r3, [r7, #16]
 800b29e:	699b      	ldr	r3, [r3, #24]
 800b2a0:	683a      	ldr	r2, [r7, #0]
 800b2a2:	429a      	cmp	r2, r3
 800b2a4:	d302      	bcc.n	800b2ac <get_fat+0x26>
		val = 1;	/* Internal error */
 800b2a6:	2301      	movs	r3, #1
 800b2a8:	617b      	str	r3, [r7, #20]
 800b2aa:	e0ba      	b.n	800b422 <get_fat+0x19c>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800b2ac:	f04f 33ff 	mov.w	r3, #4294967295
 800b2b0:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800b2b2:	693b      	ldr	r3, [r7, #16]
 800b2b4:	781b      	ldrb	r3, [r3, #0]
 800b2b6:	2b03      	cmp	r3, #3
 800b2b8:	f000 8082 	beq.w	800b3c0 <get_fat+0x13a>
 800b2bc:	2b03      	cmp	r3, #3
 800b2be:	f300 80a6 	bgt.w	800b40e <get_fat+0x188>
 800b2c2:	2b01      	cmp	r3, #1
 800b2c4:	d002      	beq.n	800b2cc <get_fat+0x46>
 800b2c6:	2b02      	cmp	r3, #2
 800b2c8:	d055      	beq.n	800b376 <get_fat+0xf0>
 800b2ca:	e0a0      	b.n	800b40e <get_fat+0x188>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800b2cc:	683b      	ldr	r3, [r7, #0]
 800b2ce:	60fb      	str	r3, [r7, #12]
 800b2d0:	68fb      	ldr	r3, [r7, #12]
 800b2d2:	085b      	lsrs	r3, r3, #1
 800b2d4:	68fa      	ldr	r2, [r7, #12]
 800b2d6:	4413      	add	r3, r2
 800b2d8:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b2da:	693b      	ldr	r3, [r7, #16]
 800b2dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b2de:	693b      	ldr	r3, [r7, #16]
 800b2e0:	899b      	ldrh	r3, [r3, #12]
 800b2e2:	4619      	mov	r1, r3
 800b2e4:	68fb      	ldr	r3, [r7, #12]
 800b2e6:	fbb3 f3f1 	udiv	r3, r3, r1
 800b2ea:	4413      	add	r3, r2
 800b2ec:	4619      	mov	r1, r3
 800b2ee:	6938      	ldr	r0, [r7, #16]
 800b2f0:	f7ff ff0c 	bl	800b10c <move_window>
 800b2f4:	4603      	mov	r3, r0
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	f040 808c 	bne.w	800b414 <get_fat+0x18e>
			wc = fs->win[bc++ % SS(fs)];
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	1c5a      	adds	r2, r3, #1
 800b300:	60fa      	str	r2, [r7, #12]
 800b302:	693a      	ldr	r2, [r7, #16]
 800b304:	8992      	ldrh	r2, [r2, #12]
 800b306:	fbb3 f1f2 	udiv	r1, r3, r2
 800b30a:	fb01 f202 	mul.w	r2, r1, r2
 800b30e:	1a9b      	subs	r3, r3, r2
 800b310:	693a      	ldr	r2, [r7, #16]
 800b312:	4413      	add	r3, r2
 800b314:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800b318:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b31a:	693b      	ldr	r3, [r7, #16]
 800b31c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b31e:	693b      	ldr	r3, [r7, #16]
 800b320:	899b      	ldrh	r3, [r3, #12]
 800b322:	4619      	mov	r1, r3
 800b324:	68fb      	ldr	r3, [r7, #12]
 800b326:	fbb3 f3f1 	udiv	r3, r3, r1
 800b32a:	4413      	add	r3, r2
 800b32c:	4619      	mov	r1, r3
 800b32e:	6938      	ldr	r0, [r7, #16]
 800b330:	f7ff feec 	bl	800b10c <move_window>
 800b334:	4603      	mov	r3, r0
 800b336:	2b00      	cmp	r3, #0
 800b338:	d16e      	bne.n	800b418 <get_fat+0x192>
			wc |= fs->win[bc % SS(fs)] << 8;
 800b33a:	693b      	ldr	r3, [r7, #16]
 800b33c:	899b      	ldrh	r3, [r3, #12]
 800b33e:	461a      	mov	r2, r3
 800b340:	68fb      	ldr	r3, [r7, #12]
 800b342:	fbb3 f1f2 	udiv	r1, r3, r2
 800b346:	fb01 f202 	mul.w	r2, r1, r2
 800b34a:	1a9b      	subs	r3, r3, r2
 800b34c:	693a      	ldr	r2, [r7, #16]
 800b34e:	4413      	add	r3, r2
 800b350:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800b354:	021b      	lsls	r3, r3, #8
 800b356:	68ba      	ldr	r2, [r7, #8]
 800b358:	4313      	orrs	r3, r2
 800b35a:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800b35c:	683b      	ldr	r3, [r7, #0]
 800b35e:	f003 0301 	and.w	r3, r3, #1
 800b362:	2b00      	cmp	r3, #0
 800b364:	d002      	beq.n	800b36c <get_fat+0xe6>
 800b366:	68bb      	ldr	r3, [r7, #8]
 800b368:	091b      	lsrs	r3, r3, #4
 800b36a:	e002      	b.n	800b372 <get_fat+0xec>
 800b36c:	68bb      	ldr	r3, [r7, #8]
 800b36e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b372:	617b      	str	r3, [r7, #20]
			break;
 800b374:	e055      	b.n	800b422 <get_fat+0x19c>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800b376:	693b      	ldr	r3, [r7, #16]
 800b378:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b37a:	693b      	ldr	r3, [r7, #16]
 800b37c:	899b      	ldrh	r3, [r3, #12]
 800b37e:	085b      	lsrs	r3, r3, #1
 800b380:	b29b      	uxth	r3, r3
 800b382:	4619      	mov	r1, r3
 800b384:	683b      	ldr	r3, [r7, #0]
 800b386:	fbb3 f3f1 	udiv	r3, r3, r1
 800b38a:	4413      	add	r3, r2
 800b38c:	4619      	mov	r1, r3
 800b38e:	6938      	ldr	r0, [r7, #16]
 800b390:	f7ff febc 	bl	800b10c <move_window>
 800b394:	4603      	mov	r3, r0
 800b396:	2b00      	cmp	r3, #0
 800b398:	d140      	bne.n	800b41c <get_fat+0x196>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800b39a:	693b      	ldr	r3, [r7, #16]
 800b39c:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800b3a0:	683b      	ldr	r3, [r7, #0]
 800b3a2:	005b      	lsls	r3, r3, #1
 800b3a4:	693a      	ldr	r2, [r7, #16]
 800b3a6:	8992      	ldrh	r2, [r2, #12]
 800b3a8:	fbb3 f0f2 	udiv	r0, r3, r2
 800b3ac:	fb00 f202 	mul.w	r2, r0, r2
 800b3b0:	1a9b      	subs	r3, r3, r2
 800b3b2:	440b      	add	r3, r1
 800b3b4:	4618      	mov	r0, r3
 800b3b6:	f7ff fbf9 	bl	800abac <ld_word>
 800b3ba:	4603      	mov	r3, r0
 800b3bc:	617b      	str	r3, [r7, #20]
			break;
 800b3be:	e030      	b.n	800b422 <get_fat+0x19c>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800b3c0:	693b      	ldr	r3, [r7, #16]
 800b3c2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b3c4:	693b      	ldr	r3, [r7, #16]
 800b3c6:	899b      	ldrh	r3, [r3, #12]
 800b3c8:	089b      	lsrs	r3, r3, #2
 800b3ca:	b29b      	uxth	r3, r3
 800b3cc:	4619      	mov	r1, r3
 800b3ce:	683b      	ldr	r3, [r7, #0]
 800b3d0:	fbb3 f3f1 	udiv	r3, r3, r1
 800b3d4:	4413      	add	r3, r2
 800b3d6:	4619      	mov	r1, r3
 800b3d8:	6938      	ldr	r0, [r7, #16]
 800b3da:	f7ff fe97 	bl	800b10c <move_window>
 800b3de:	4603      	mov	r3, r0
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	d11d      	bne.n	800b420 <get_fat+0x19a>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800b3e4:	693b      	ldr	r3, [r7, #16]
 800b3e6:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800b3ea:	683b      	ldr	r3, [r7, #0]
 800b3ec:	009b      	lsls	r3, r3, #2
 800b3ee:	693a      	ldr	r2, [r7, #16]
 800b3f0:	8992      	ldrh	r2, [r2, #12]
 800b3f2:	fbb3 f0f2 	udiv	r0, r3, r2
 800b3f6:	fb00 f202 	mul.w	r2, r0, r2
 800b3fa:	1a9b      	subs	r3, r3, r2
 800b3fc:	440b      	add	r3, r1
 800b3fe:	4618      	mov	r0, r3
 800b400:	f7ff fbec 	bl	800abdc <ld_dword>
 800b404:	4603      	mov	r3, r0
 800b406:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800b40a:	617b      	str	r3, [r7, #20]
			break;
 800b40c:	e009      	b.n	800b422 <get_fat+0x19c>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800b40e:	2301      	movs	r3, #1
 800b410:	617b      	str	r3, [r7, #20]
 800b412:	e006      	b.n	800b422 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b414:	bf00      	nop
 800b416:	e004      	b.n	800b422 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b418:	bf00      	nop
 800b41a:	e002      	b.n	800b422 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800b41c:	bf00      	nop
 800b41e:	e000      	b.n	800b422 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800b420:	bf00      	nop
		}
	}

	return val;
 800b422:	697b      	ldr	r3, [r7, #20]
}
 800b424:	4618      	mov	r0, r3
 800b426:	3718      	adds	r7, #24
 800b428:	46bd      	mov	sp, r7
 800b42a:	bd80      	pop	{r7, pc}

0800b42c <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800b42c:	b590      	push	{r4, r7, lr}
 800b42e:	b089      	sub	sp, #36	@ 0x24
 800b430:	af00      	add	r7, sp, #0
 800b432:	60f8      	str	r0, [r7, #12]
 800b434:	60b9      	str	r1, [r7, #8]
 800b436:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800b438:	2302      	movs	r3, #2
 800b43a:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800b43c:	68bb      	ldr	r3, [r7, #8]
 800b43e:	2b01      	cmp	r3, #1
 800b440:	f240 8109 	bls.w	800b656 <put_fat+0x22a>
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	699b      	ldr	r3, [r3, #24]
 800b448:	68ba      	ldr	r2, [r7, #8]
 800b44a:	429a      	cmp	r2, r3
 800b44c:	f080 8103 	bcs.w	800b656 <put_fat+0x22a>
		switch (fs->fs_type) {
 800b450:	68fb      	ldr	r3, [r7, #12]
 800b452:	781b      	ldrb	r3, [r3, #0]
 800b454:	2b03      	cmp	r3, #3
 800b456:	f000 80b6 	beq.w	800b5c6 <put_fat+0x19a>
 800b45a:	2b03      	cmp	r3, #3
 800b45c:	f300 80fb 	bgt.w	800b656 <put_fat+0x22a>
 800b460:	2b01      	cmp	r3, #1
 800b462:	d003      	beq.n	800b46c <put_fat+0x40>
 800b464:	2b02      	cmp	r3, #2
 800b466:	f000 8083 	beq.w	800b570 <put_fat+0x144>
 800b46a:	e0f4      	b.n	800b656 <put_fat+0x22a>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800b46c:	68bb      	ldr	r3, [r7, #8]
 800b46e:	61bb      	str	r3, [r7, #24]
 800b470:	69bb      	ldr	r3, [r7, #24]
 800b472:	085b      	lsrs	r3, r3, #1
 800b474:	69ba      	ldr	r2, [r7, #24]
 800b476:	4413      	add	r3, r2
 800b478:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800b47a:	68fb      	ldr	r3, [r7, #12]
 800b47c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b47e:	68fb      	ldr	r3, [r7, #12]
 800b480:	899b      	ldrh	r3, [r3, #12]
 800b482:	4619      	mov	r1, r3
 800b484:	69bb      	ldr	r3, [r7, #24]
 800b486:	fbb3 f3f1 	udiv	r3, r3, r1
 800b48a:	4413      	add	r3, r2
 800b48c:	4619      	mov	r1, r3
 800b48e:	68f8      	ldr	r0, [r7, #12]
 800b490:	f7ff fe3c 	bl	800b10c <move_window>
 800b494:	4603      	mov	r3, r0
 800b496:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b498:	7ffb      	ldrb	r3, [r7, #31]
 800b49a:	2b00      	cmp	r3, #0
 800b49c:	f040 80d4 	bne.w	800b648 <put_fat+0x21c>
			p = fs->win + bc++ % SS(fs);
 800b4a0:	68fb      	ldr	r3, [r7, #12]
 800b4a2:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800b4a6:	69bb      	ldr	r3, [r7, #24]
 800b4a8:	1c5a      	adds	r2, r3, #1
 800b4aa:	61ba      	str	r2, [r7, #24]
 800b4ac:	68fa      	ldr	r2, [r7, #12]
 800b4ae:	8992      	ldrh	r2, [r2, #12]
 800b4b0:	fbb3 f0f2 	udiv	r0, r3, r2
 800b4b4:	fb00 f202 	mul.w	r2, r0, r2
 800b4b8:	1a9b      	subs	r3, r3, r2
 800b4ba:	440b      	add	r3, r1
 800b4bc:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800b4be:	68bb      	ldr	r3, [r7, #8]
 800b4c0:	f003 0301 	and.w	r3, r3, #1
 800b4c4:	2b00      	cmp	r3, #0
 800b4c6:	d00d      	beq.n	800b4e4 <put_fat+0xb8>
 800b4c8:	697b      	ldr	r3, [r7, #20]
 800b4ca:	781b      	ldrb	r3, [r3, #0]
 800b4cc:	b25b      	sxtb	r3, r3
 800b4ce:	f003 030f 	and.w	r3, r3, #15
 800b4d2:	b25a      	sxtb	r2, r3
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	b2db      	uxtb	r3, r3
 800b4d8:	011b      	lsls	r3, r3, #4
 800b4da:	b25b      	sxtb	r3, r3
 800b4dc:	4313      	orrs	r3, r2
 800b4de:	b25b      	sxtb	r3, r3
 800b4e0:	b2db      	uxtb	r3, r3
 800b4e2:	e001      	b.n	800b4e8 <put_fat+0xbc>
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	b2db      	uxtb	r3, r3
 800b4e8:	697a      	ldr	r2, [r7, #20]
 800b4ea:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800b4ec:	68fb      	ldr	r3, [r7, #12]
 800b4ee:	2201      	movs	r2, #1
 800b4f0:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800b4f2:	68fb      	ldr	r3, [r7, #12]
 800b4f4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b4f6:	68fb      	ldr	r3, [r7, #12]
 800b4f8:	899b      	ldrh	r3, [r3, #12]
 800b4fa:	4619      	mov	r1, r3
 800b4fc:	69bb      	ldr	r3, [r7, #24]
 800b4fe:	fbb3 f3f1 	udiv	r3, r3, r1
 800b502:	4413      	add	r3, r2
 800b504:	4619      	mov	r1, r3
 800b506:	68f8      	ldr	r0, [r7, #12]
 800b508:	f7ff fe00 	bl	800b10c <move_window>
 800b50c:	4603      	mov	r3, r0
 800b50e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b510:	7ffb      	ldrb	r3, [r7, #31]
 800b512:	2b00      	cmp	r3, #0
 800b514:	f040 809a 	bne.w	800b64c <put_fat+0x220>
			p = fs->win + bc % SS(fs);
 800b518:	68fb      	ldr	r3, [r7, #12]
 800b51a:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800b51e:	68fb      	ldr	r3, [r7, #12]
 800b520:	899b      	ldrh	r3, [r3, #12]
 800b522:	461a      	mov	r2, r3
 800b524:	69bb      	ldr	r3, [r7, #24]
 800b526:	fbb3 f0f2 	udiv	r0, r3, r2
 800b52a:	fb00 f202 	mul.w	r2, r0, r2
 800b52e:	1a9b      	subs	r3, r3, r2
 800b530:	440b      	add	r3, r1
 800b532:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800b534:	68bb      	ldr	r3, [r7, #8]
 800b536:	f003 0301 	and.w	r3, r3, #1
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	d003      	beq.n	800b546 <put_fat+0x11a>
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	091b      	lsrs	r3, r3, #4
 800b542:	b2db      	uxtb	r3, r3
 800b544:	e00e      	b.n	800b564 <put_fat+0x138>
 800b546:	697b      	ldr	r3, [r7, #20]
 800b548:	781b      	ldrb	r3, [r3, #0]
 800b54a:	b25b      	sxtb	r3, r3
 800b54c:	f023 030f 	bic.w	r3, r3, #15
 800b550:	b25a      	sxtb	r2, r3
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	0a1b      	lsrs	r3, r3, #8
 800b556:	b25b      	sxtb	r3, r3
 800b558:	f003 030f 	and.w	r3, r3, #15
 800b55c:	b25b      	sxtb	r3, r3
 800b55e:	4313      	orrs	r3, r2
 800b560:	b25b      	sxtb	r3, r3
 800b562:	b2db      	uxtb	r3, r3
 800b564:	697a      	ldr	r2, [r7, #20]
 800b566:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800b568:	68fb      	ldr	r3, [r7, #12]
 800b56a:	2201      	movs	r2, #1
 800b56c:	70da      	strb	r2, [r3, #3]
			break;
 800b56e:	e072      	b.n	800b656 <put_fat+0x22a>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800b570:	68fb      	ldr	r3, [r7, #12]
 800b572:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b574:	68fb      	ldr	r3, [r7, #12]
 800b576:	899b      	ldrh	r3, [r3, #12]
 800b578:	085b      	lsrs	r3, r3, #1
 800b57a:	b29b      	uxth	r3, r3
 800b57c:	4619      	mov	r1, r3
 800b57e:	68bb      	ldr	r3, [r7, #8]
 800b580:	fbb3 f3f1 	udiv	r3, r3, r1
 800b584:	4413      	add	r3, r2
 800b586:	4619      	mov	r1, r3
 800b588:	68f8      	ldr	r0, [r7, #12]
 800b58a:	f7ff fdbf 	bl	800b10c <move_window>
 800b58e:	4603      	mov	r3, r0
 800b590:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b592:	7ffb      	ldrb	r3, [r7, #31]
 800b594:	2b00      	cmp	r3, #0
 800b596:	d15b      	bne.n	800b650 <put_fat+0x224>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800b598:	68fb      	ldr	r3, [r7, #12]
 800b59a:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800b59e:	68bb      	ldr	r3, [r7, #8]
 800b5a0:	005b      	lsls	r3, r3, #1
 800b5a2:	68fa      	ldr	r2, [r7, #12]
 800b5a4:	8992      	ldrh	r2, [r2, #12]
 800b5a6:	fbb3 f0f2 	udiv	r0, r3, r2
 800b5aa:	fb00 f202 	mul.w	r2, r0, r2
 800b5ae:	1a9b      	subs	r3, r3, r2
 800b5b0:	440b      	add	r3, r1
 800b5b2:	687a      	ldr	r2, [r7, #4]
 800b5b4:	b292      	uxth	r2, r2
 800b5b6:	4611      	mov	r1, r2
 800b5b8:	4618      	mov	r0, r3
 800b5ba:	f7ff fb32 	bl	800ac22 <st_word>
			fs->wflag = 1;
 800b5be:	68fb      	ldr	r3, [r7, #12]
 800b5c0:	2201      	movs	r2, #1
 800b5c2:	70da      	strb	r2, [r3, #3]
			break;
 800b5c4:	e047      	b.n	800b656 <put_fat+0x22a>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800b5c6:	68fb      	ldr	r3, [r7, #12]
 800b5c8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b5ca:	68fb      	ldr	r3, [r7, #12]
 800b5cc:	899b      	ldrh	r3, [r3, #12]
 800b5ce:	089b      	lsrs	r3, r3, #2
 800b5d0:	b29b      	uxth	r3, r3
 800b5d2:	4619      	mov	r1, r3
 800b5d4:	68bb      	ldr	r3, [r7, #8]
 800b5d6:	fbb3 f3f1 	udiv	r3, r3, r1
 800b5da:	4413      	add	r3, r2
 800b5dc:	4619      	mov	r1, r3
 800b5de:	68f8      	ldr	r0, [r7, #12]
 800b5e0:	f7ff fd94 	bl	800b10c <move_window>
 800b5e4:	4603      	mov	r3, r0
 800b5e6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b5e8:	7ffb      	ldrb	r3, [r7, #31]
 800b5ea:	2b00      	cmp	r3, #0
 800b5ec:	d132      	bne.n	800b654 <put_fat+0x228>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800b5f4:	68fb      	ldr	r3, [r7, #12]
 800b5f6:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800b5fa:	68bb      	ldr	r3, [r7, #8]
 800b5fc:	009b      	lsls	r3, r3, #2
 800b5fe:	68fa      	ldr	r2, [r7, #12]
 800b600:	8992      	ldrh	r2, [r2, #12]
 800b602:	fbb3 f0f2 	udiv	r0, r3, r2
 800b606:	fb00 f202 	mul.w	r2, r0, r2
 800b60a:	1a9b      	subs	r3, r3, r2
 800b60c:	440b      	add	r3, r1
 800b60e:	4618      	mov	r0, r3
 800b610:	f7ff fae4 	bl	800abdc <ld_dword>
 800b614:	4603      	mov	r3, r0
 800b616:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800b61a:	4323      	orrs	r3, r4
 800b61c:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800b61e:	68fb      	ldr	r3, [r7, #12]
 800b620:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800b624:	68bb      	ldr	r3, [r7, #8]
 800b626:	009b      	lsls	r3, r3, #2
 800b628:	68fa      	ldr	r2, [r7, #12]
 800b62a:	8992      	ldrh	r2, [r2, #12]
 800b62c:	fbb3 f0f2 	udiv	r0, r3, r2
 800b630:	fb00 f202 	mul.w	r2, r0, r2
 800b634:	1a9b      	subs	r3, r3, r2
 800b636:	440b      	add	r3, r1
 800b638:	6879      	ldr	r1, [r7, #4]
 800b63a:	4618      	mov	r0, r3
 800b63c:	f7ff fb0c 	bl	800ac58 <st_dword>
			fs->wflag = 1;
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	2201      	movs	r2, #1
 800b644:	70da      	strb	r2, [r3, #3]
			break;
 800b646:	e006      	b.n	800b656 <put_fat+0x22a>
			if (res != FR_OK) break;
 800b648:	bf00      	nop
 800b64a:	e004      	b.n	800b656 <put_fat+0x22a>
			if (res != FR_OK) break;
 800b64c:	bf00      	nop
 800b64e:	e002      	b.n	800b656 <put_fat+0x22a>
			if (res != FR_OK) break;
 800b650:	bf00      	nop
 800b652:	e000      	b.n	800b656 <put_fat+0x22a>
			if (res != FR_OK) break;
 800b654:	bf00      	nop
		}
	}
	return res;
 800b656:	7ffb      	ldrb	r3, [r7, #31]
}
 800b658:	4618      	mov	r0, r3
 800b65a:	3724      	adds	r7, #36	@ 0x24
 800b65c:	46bd      	mov	sp, r7
 800b65e:	bd90      	pop	{r4, r7, pc}

0800b660 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800b660:	b580      	push	{r7, lr}
 800b662:	b088      	sub	sp, #32
 800b664:	af00      	add	r7, sp, #0
 800b666:	60f8      	str	r0, [r7, #12]
 800b668:	60b9      	str	r1, [r7, #8]
 800b66a:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800b66c:	2300      	movs	r3, #0
 800b66e:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800b670:	68fb      	ldr	r3, [r7, #12]
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800b676:	68bb      	ldr	r3, [r7, #8]
 800b678:	2b01      	cmp	r3, #1
 800b67a:	d904      	bls.n	800b686 <remove_chain+0x26>
 800b67c:	69bb      	ldr	r3, [r7, #24]
 800b67e:	699b      	ldr	r3, [r3, #24]
 800b680:	68ba      	ldr	r2, [r7, #8]
 800b682:	429a      	cmp	r2, r3
 800b684:	d301      	bcc.n	800b68a <remove_chain+0x2a>
 800b686:	2302      	movs	r3, #2
 800b688:	e04b      	b.n	800b722 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d00c      	beq.n	800b6aa <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800b690:	f04f 32ff 	mov.w	r2, #4294967295
 800b694:	6879      	ldr	r1, [r7, #4]
 800b696:	69b8      	ldr	r0, [r7, #24]
 800b698:	f7ff fec8 	bl	800b42c <put_fat>
 800b69c:	4603      	mov	r3, r0
 800b69e:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800b6a0:	7ffb      	ldrb	r3, [r7, #31]
 800b6a2:	2b00      	cmp	r3, #0
 800b6a4:	d001      	beq.n	800b6aa <remove_chain+0x4a>
 800b6a6:	7ffb      	ldrb	r3, [r7, #31]
 800b6a8:	e03b      	b.n	800b722 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800b6aa:	68b9      	ldr	r1, [r7, #8]
 800b6ac:	68f8      	ldr	r0, [r7, #12]
 800b6ae:	f7ff fdea 	bl	800b286 <get_fat>
 800b6b2:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800b6b4:	697b      	ldr	r3, [r7, #20]
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	d031      	beq.n	800b71e <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800b6ba:	697b      	ldr	r3, [r7, #20]
 800b6bc:	2b01      	cmp	r3, #1
 800b6be:	d101      	bne.n	800b6c4 <remove_chain+0x64>
 800b6c0:	2302      	movs	r3, #2
 800b6c2:	e02e      	b.n	800b722 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800b6c4:	697b      	ldr	r3, [r7, #20]
 800b6c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b6ca:	d101      	bne.n	800b6d0 <remove_chain+0x70>
 800b6cc:	2301      	movs	r3, #1
 800b6ce:	e028      	b.n	800b722 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800b6d0:	2200      	movs	r2, #0
 800b6d2:	68b9      	ldr	r1, [r7, #8]
 800b6d4:	69b8      	ldr	r0, [r7, #24]
 800b6d6:	f7ff fea9 	bl	800b42c <put_fat>
 800b6da:	4603      	mov	r3, r0
 800b6dc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800b6de:	7ffb      	ldrb	r3, [r7, #31]
 800b6e0:	2b00      	cmp	r3, #0
 800b6e2:	d001      	beq.n	800b6e8 <remove_chain+0x88>
 800b6e4:	7ffb      	ldrb	r3, [r7, #31]
 800b6e6:	e01c      	b.n	800b722 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800b6e8:	69bb      	ldr	r3, [r7, #24]
 800b6ea:	695a      	ldr	r2, [r3, #20]
 800b6ec:	69bb      	ldr	r3, [r7, #24]
 800b6ee:	699b      	ldr	r3, [r3, #24]
 800b6f0:	3b02      	subs	r3, #2
 800b6f2:	429a      	cmp	r2, r3
 800b6f4:	d20b      	bcs.n	800b70e <remove_chain+0xae>
			fs->free_clst++;
 800b6f6:	69bb      	ldr	r3, [r7, #24]
 800b6f8:	695b      	ldr	r3, [r3, #20]
 800b6fa:	1c5a      	adds	r2, r3, #1
 800b6fc:	69bb      	ldr	r3, [r7, #24]
 800b6fe:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800b700:	69bb      	ldr	r3, [r7, #24]
 800b702:	791b      	ldrb	r3, [r3, #4]
 800b704:	f043 0301 	orr.w	r3, r3, #1
 800b708:	b2da      	uxtb	r2, r3
 800b70a:	69bb      	ldr	r3, [r7, #24]
 800b70c:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800b70e:	697b      	ldr	r3, [r7, #20]
 800b710:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800b712:	69bb      	ldr	r3, [r7, #24]
 800b714:	699b      	ldr	r3, [r3, #24]
 800b716:	68ba      	ldr	r2, [r7, #8]
 800b718:	429a      	cmp	r2, r3
 800b71a:	d3c6      	bcc.n	800b6aa <remove_chain+0x4a>
 800b71c:	e000      	b.n	800b720 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800b71e:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800b720:	2300      	movs	r3, #0
}
 800b722:	4618      	mov	r0, r3
 800b724:	3720      	adds	r7, #32
 800b726:	46bd      	mov	sp, r7
 800b728:	bd80      	pop	{r7, pc}

0800b72a <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800b72a:	b580      	push	{r7, lr}
 800b72c:	b088      	sub	sp, #32
 800b72e:	af00      	add	r7, sp, #0
 800b730:	6078      	str	r0, [r7, #4]
 800b732:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	681b      	ldr	r3, [r3, #0]
 800b738:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800b73a:	683b      	ldr	r3, [r7, #0]
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d10d      	bne.n	800b75c <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800b740:	693b      	ldr	r3, [r7, #16]
 800b742:	691b      	ldr	r3, [r3, #16]
 800b744:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800b746:	69bb      	ldr	r3, [r7, #24]
 800b748:	2b00      	cmp	r3, #0
 800b74a:	d004      	beq.n	800b756 <create_chain+0x2c>
 800b74c:	693b      	ldr	r3, [r7, #16]
 800b74e:	699b      	ldr	r3, [r3, #24]
 800b750:	69ba      	ldr	r2, [r7, #24]
 800b752:	429a      	cmp	r2, r3
 800b754:	d31b      	bcc.n	800b78e <create_chain+0x64>
 800b756:	2301      	movs	r3, #1
 800b758:	61bb      	str	r3, [r7, #24]
 800b75a:	e018      	b.n	800b78e <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800b75c:	6839      	ldr	r1, [r7, #0]
 800b75e:	6878      	ldr	r0, [r7, #4]
 800b760:	f7ff fd91 	bl	800b286 <get_fat>
 800b764:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800b766:	68fb      	ldr	r3, [r7, #12]
 800b768:	2b01      	cmp	r3, #1
 800b76a:	d801      	bhi.n	800b770 <create_chain+0x46>
 800b76c:	2301      	movs	r3, #1
 800b76e:	e070      	b.n	800b852 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800b770:	68fb      	ldr	r3, [r7, #12]
 800b772:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b776:	d101      	bne.n	800b77c <create_chain+0x52>
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	e06a      	b.n	800b852 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800b77c:	693b      	ldr	r3, [r7, #16]
 800b77e:	699b      	ldr	r3, [r3, #24]
 800b780:	68fa      	ldr	r2, [r7, #12]
 800b782:	429a      	cmp	r2, r3
 800b784:	d201      	bcs.n	800b78a <create_chain+0x60>
 800b786:	68fb      	ldr	r3, [r7, #12]
 800b788:	e063      	b.n	800b852 <create_chain+0x128>
		scl = clst;
 800b78a:	683b      	ldr	r3, [r7, #0]
 800b78c:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800b78e:	69bb      	ldr	r3, [r7, #24]
 800b790:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800b792:	69fb      	ldr	r3, [r7, #28]
 800b794:	3301      	adds	r3, #1
 800b796:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800b798:	693b      	ldr	r3, [r7, #16]
 800b79a:	699b      	ldr	r3, [r3, #24]
 800b79c:	69fa      	ldr	r2, [r7, #28]
 800b79e:	429a      	cmp	r2, r3
 800b7a0:	d307      	bcc.n	800b7b2 <create_chain+0x88>
				ncl = 2;
 800b7a2:	2302      	movs	r3, #2
 800b7a4:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800b7a6:	69fa      	ldr	r2, [r7, #28]
 800b7a8:	69bb      	ldr	r3, [r7, #24]
 800b7aa:	429a      	cmp	r2, r3
 800b7ac:	d901      	bls.n	800b7b2 <create_chain+0x88>
 800b7ae:	2300      	movs	r3, #0
 800b7b0:	e04f      	b.n	800b852 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800b7b2:	69f9      	ldr	r1, [r7, #28]
 800b7b4:	6878      	ldr	r0, [r7, #4]
 800b7b6:	f7ff fd66 	bl	800b286 <get_fat>
 800b7ba:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800b7bc:	68fb      	ldr	r3, [r7, #12]
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d00e      	beq.n	800b7e0 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800b7c2:	68fb      	ldr	r3, [r7, #12]
 800b7c4:	2b01      	cmp	r3, #1
 800b7c6:	d003      	beq.n	800b7d0 <create_chain+0xa6>
 800b7c8:	68fb      	ldr	r3, [r7, #12]
 800b7ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b7ce:	d101      	bne.n	800b7d4 <create_chain+0xaa>
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	e03e      	b.n	800b852 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800b7d4:	69fa      	ldr	r2, [r7, #28]
 800b7d6:	69bb      	ldr	r3, [r7, #24]
 800b7d8:	429a      	cmp	r2, r3
 800b7da:	d1da      	bne.n	800b792 <create_chain+0x68>
 800b7dc:	2300      	movs	r3, #0
 800b7de:	e038      	b.n	800b852 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800b7e0:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800b7e2:	f04f 32ff 	mov.w	r2, #4294967295
 800b7e6:	69f9      	ldr	r1, [r7, #28]
 800b7e8:	6938      	ldr	r0, [r7, #16]
 800b7ea:	f7ff fe1f 	bl	800b42c <put_fat>
 800b7ee:	4603      	mov	r3, r0
 800b7f0:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800b7f2:	7dfb      	ldrb	r3, [r7, #23]
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	d109      	bne.n	800b80c <create_chain+0xe2>
 800b7f8:	683b      	ldr	r3, [r7, #0]
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	d006      	beq.n	800b80c <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800b7fe:	69fa      	ldr	r2, [r7, #28]
 800b800:	6839      	ldr	r1, [r7, #0]
 800b802:	6938      	ldr	r0, [r7, #16]
 800b804:	f7ff fe12 	bl	800b42c <put_fat>
 800b808:	4603      	mov	r3, r0
 800b80a:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800b80c:	7dfb      	ldrb	r3, [r7, #23]
 800b80e:	2b00      	cmp	r3, #0
 800b810:	d116      	bne.n	800b840 <create_chain+0x116>
		fs->last_clst = ncl;
 800b812:	693b      	ldr	r3, [r7, #16]
 800b814:	69fa      	ldr	r2, [r7, #28]
 800b816:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800b818:	693b      	ldr	r3, [r7, #16]
 800b81a:	695a      	ldr	r2, [r3, #20]
 800b81c:	693b      	ldr	r3, [r7, #16]
 800b81e:	699b      	ldr	r3, [r3, #24]
 800b820:	3b02      	subs	r3, #2
 800b822:	429a      	cmp	r2, r3
 800b824:	d804      	bhi.n	800b830 <create_chain+0x106>
 800b826:	693b      	ldr	r3, [r7, #16]
 800b828:	695b      	ldr	r3, [r3, #20]
 800b82a:	1e5a      	subs	r2, r3, #1
 800b82c:	693b      	ldr	r3, [r7, #16]
 800b82e:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800b830:	693b      	ldr	r3, [r7, #16]
 800b832:	791b      	ldrb	r3, [r3, #4]
 800b834:	f043 0301 	orr.w	r3, r3, #1
 800b838:	b2da      	uxtb	r2, r3
 800b83a:	693b      	ldr	r3, [r7, #16]
 800b83c:	711a      	strb	r2, [r3, #4]
 800b83e:	e007      	b.n	800b850 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800b840:	7dfb      	ldrb	r3, [r7, #23]
 800b842:	2b01      	cmp	r3, #1
 800b844:	d102      	bne.n	800b84c <create_chain+0x122>
 800b846:	f04f 33ff 	mov.w	r3, #4294967295
 800b84a:	e000      	b.n	800b84e <create_chain+0x124>
 800b84c:	2301      	movs	r3, #1
 800b84e:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800b850:	69fb      	ldr	r3, [r7, #28]
}
 800b852:	4618      	mov	r0, r3
 800b854:	3720      	adds	r7, #32
 800b856:	46bd      	mov	sp, r7
 800b858:	bd80      	pop	{r7, pc}

0800b85a <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800b85a:	b480      	push	{r7}
 800b85c:	b087      	sub	sp, #28
 800b85e:	af00      	add	r7, sp, #0
 800b860:	6078      	str	r0, [r7, #4]
 800b862:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b86e:	3304      	adds	r3, #4
 800b870:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800b872:	68fb      	ldr	r3, [r7, #12]
 800b874:	899b      	ldrh	r3, [r3, #12]
 800b876:	461a      	mov	r2, r3
 800b878:	683b      	ldr	r3, [r7, #0]
 800b87a:	fbb3 f3f2 	udiv	r3, r3, r2
 800b87e:	68fa      	ldr	r2, [r7, #12]
 800b880:	8952      	ldrh	r2, [r2, #10]
 800b882:	fbb3 f3f2 	udiv	r3, r3, r2
 800b886:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800b888:	693b      	ldr	r3, [r7, #16]
 800b88a:	1d1a      	adds	r2, r3, #4
 800b88c:	613a      	str	r2, [r7, #16]
 800b88e:	681b      	ldr	r3, [r3, #0]
 800b890:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800b892:	68bb      	ldr	r3, [r7, #8]
 800b894:	2b00      	cmp	r3, #0
 800b896:	d101      	bne.n	800b89c <clmt_clust+0x42>
 800b898:	2300      	movs	r3, #0
 800b89a:	e010      	b.n	800b8be <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 800b89c:	697a      	ldr	r2, [r7, #20]
 800b89e:	68bb      	ldr	r3, [r7, #8]
 800b8a0:	429a      	cmp	r2, r3
 800b8a2:	d307      	bcc.n	800b8b4 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 800b8a4:	697a      	ldr	r2, [r7, #20]
 800b8a6:	68bb      	ldr	r3, [r7, #8]
 800b8a8:	1ad3      	subs	r3, r2, r3
 800b8aa:	617b      	str	r3, [r7, #20]
 800b8ac:	693b      	ldr	r3, [r7, #16]
 800b8ae:	3304      	adds	r3, #4
 800b8b0:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800b8b2:	e7e9      	b.n	800b888 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 800b8b4:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800b8b6:	693b      	ldr	r3, [r7, #16]
 800b8b8:	681a      	ldr	r2, [r3, #0]
 800b8ba:	697b      	ldr	r3, [r7, #20]
 800b8bc:	4413      	add	r3, r2
}
 800b8be:	4618      	mov	r0, r3
 800b8c0:	371c      	adds	r7, #28
 800b8c2:	46bd      	mov	sp, r7
 800b8c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8c8:	4770      	bx	lr

0800b8ca <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800b8ca:	b580      	push	{r7, lr}
 800b8cc:	b086      	sub	sp, #24
 800b8ce:	af00      	add	r7, sp, #0
 800b8d0:	6078      	str	r0, [r7, #4]
 800b8d2:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	681b      	ldr	r3, [r3, #0]
 800b8d8:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800b8da:	683b      	ldr	r3, [r7, #0]
 800b8dc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b8e0:	d204      	bcs.n	800b8ec <dir_sdi+0x22>
 800b8e2:	683b      	ldr	r3, [r7, #0]
 800b8e4:	f003 031f 	and.w	r3, r3, #31
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	d001      	beq.n	800b8f0 <dir_sdi+0x26>
		return FR_INT_ERR;
 800b8ec:	2302      	movs	r3, #2
 800b8ee:	e071      	b.n	800b9d4 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	683a      	ldr	r2, [r7, #0]
 800b8f4:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	689b      	ldr	r3, [r3, #8]
 800b8fa:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800b8fc:	697b      	ldr	r3, [r7, #20]
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	d106      	bne.n	800b910 <dir_sdi+0x46>
 800b902:	693b      	ldr	r3, [r7, #16]
 800b904:	781b      	ldrb	r3, [r3, #0]
 800b906:	2b02      	cmp	r3, #2
 800b908:	d902      	bls.n	800b910 <dir_sdi+0x46>
		clst = fs->dirbase;
 800b90a:	693b      	ldr	r3, [r7, #16]
 800b90c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b90e:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800b910:	697b      	ldr	r3, [r7, #20]
 800b912:	2b00      	cmp	r3, #0
 800b914:	d10c      	bne.n	800b930 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800b916:	683b      	ldr	r3, [r7, #0]
 800b918:	095b      	lsrs	r3, r3, #5
 800b91a:	693a      	ldr	r2, [r7, #16]
 800b91c:	8912      	ldrh	r2, [r2, #8]
 800b91e:	4293      	cmp	r3, r2
 800b920:	d301      	bcc.n	800b926 <dir_sdi+0x5c>
 800b922:	2302      	movs	r3, #2
 800b924:	e056      	b.n	800b9d4 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 800b926:	693b      	ldr	r3, [r7, #16]
 800b928:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	61da      	str	r2, [r3, #28]
 800b92e:	e02d      	b.n	800b98c <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800b930:	693b      	ldr	r3, [r7, #16]
 800b932:	895b      	ldrh	r3, [r3, #10]
 800b934:	461a      	mov	r2, r3
 800b936:	693b      	ldr	r3, [r7, #16]
 800b938:	899b      	ldrh	r3, [r3, #12]
 800b93a:	fb02 f303 	mul.w	r3, r2, r3
 800b93e:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800b940:	e019      	b.n	800b976 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	6979      	ldr	r1, [r7, #20]
 800b946:	4618      	mov	r0, r3
 800b948:	f7ff fc9d 	bl	800b286 <get_fat>
 800b94c:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800b94e:	697b      	ldr	r3, [r7, #20]
 800b950:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b954:	d101      	bne.n	800b95a <dir_sdi+0x90>
 800b956:	2301      	movs	r3, #1
 800b958:	e03c      	b.n	800b9d4 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800b95a:	697b      	ldr	r3, [r7, #20]
 800b95c:	2b01      	cmp	r3, #1
 800b95e:	d904      	bls.n	800b96a <dir_sdi+0xa0>
 800b960:	693b      	ldr	r3, [r7, #16]
 800b962:	699b      	ldr	r3, [r3, #24]
 800b964:	697a      	ldr	r2, [r7, #20]
 800b966:	429a      	cmp	r2, r3
 800b968:	d301      	bcc.n	800b96e <dir_sdi+0xa4>
 800b96a:	2302      	movs	r3, #2
 800b96c:	e032      	b.n	800b9d4 <dir_sdi+0x10a>
			ofs -= csz;
 800b96e:	683a      	ldr	r2, [r7, #0]
 800b970:	68fb      	ldr	r3, [r7, #12]
 800b972:	1ad3      	subs	r3, r2, r3
 800b974:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800b976:	683a      	ldr	r2, [r7, #0]
 800b978:	68fb      	ldr	r3, [r7, #12]
 800b97a:	429a      	cmp	r2, r3
 800b97c:	d2e1      	bcs.n	800b942 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800b97e:	6979      	ldr	r1, [r7, #20]
 800b980:	6938      	ldr	r0, [r7, #16]
 800b982:	f7ff fc61 	bl	800b248 <clust2sect>
 800b986:	4602      	mov	r2, r0
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	697a      	ldr	r2, [r7, #20]
 800b990:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	69db      	ldr	r3, [r3, #28]
 800b996:	2b00      	cmp	r3, #0
 800b998:	d101      	bne.n	800b99e <dir_sdi+0xd4>
 800b99a:	2302      	movs	r3, #2
 800b99c:	e01a      	b.n	800b9d4 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	69da      	ldr	r2, [r3, #28]
 800b9a2:	693b      	ldr	r3, [r7, #16]
 800b9a4:	899b      	ldrh	r3, [r3, #12]
 800b9a6:	4619      	mov	r1, r3
 800b9a8:	683b      	ldr	r3, [r7, #0]
 800b9aa:	fbb3 f3f1 	udiv	r3, r3, r1
 800b9ae:	441a      	add	r2, r3
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800b9b4:	693b      	ldr	r3, [r7, #16]
 800b9b6:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800b9ba:	693b      	ldr	r3, [r7, #16]
 800b9bc:	899b      	ldrh	r3, [r3, #12]
 800b9be:	461a      	mov	r2, r3
 800b9c0:	683b      	ldr	r3, [r7, #0]
 800b9c2:	fbb3 f0f2 	udiv	r0, r3, r2
 800b9c6:	fb00 f202 	mul.w	r2, r0, r2
 800b9ca:	1a9b      	subs	r3, r3, r2
 800b9cc:	18ca      	adds	r2, r1, r3
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800b9d2:	2300      	movs	r3, #0
}
 800b9d4:	4618      	mov	r0, r3
 800b9d6:	3718      	adds	r7, #24
 800b9d8:	46bd      	mov	sp, r7
 800b9da:	bd80      	pop	{r7, pc}

0800b9dc <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800b9dc:	b580      	push	{r7, lr}
 800b9de:	b086      	sub	sp, #24
 800b9e0:	af00      	add	r7, sp, #0
 800b9e2:	6078      	str	r0, [r7, #4]
 800b9e4:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	681b      	ldr	r3, [r3, #0]
 800b9ea:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	695b      	ldr	r3, [r3, #20]
 800b9f0:	3320      	adds	r3, #32
 800b9f2:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	69db      	ldr	r3, [r3, #28]
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d003      	beq.n	800ba04 <dir_next+0x28>
 800b9fc:	68bb      	ldr	r3, [r7, #8]
 800b9fe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ba02:	d301      	bcc.n	800ba08 <dir_next+0x2c>
 800ba04:	2304      	movs	r3, #4
 800ba06:	e0bb      	b.n	800bb80 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800ba08:	68fb      	ldr	r3, [r7, #12]
 800ba0a:	899b      	ldrh	r3, [r3, #12]
 800ba0c:	461a      	mov	r2, r3
 800ba0e:	68bb      	ldr	r3, [r7, #8]
 800ba10:	fbb3 f1f2 	udiv	r1, r3, r2
 800ba14:	fb01 f202 	mul.w	r2, r1, r2
 800ba18:	1a9b      	subs	r3, r3, r2
 800ba1a:	2b00      	cmp	r3, #0
 800ba1c:	f040 809d 	bne.w	800bb5a <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	69db      	ldr	r3, [r3, #28]
 800ba24:	1c5a      	adds	r2, r3, #1
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	699b      	ldr	r3, [r3, #24]
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	d10b      	bne.n	800ba4a <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800ba32:	68bb      	ldr	r3, [r7, #8]
 800ba34:	095b      	lsrs	r3, r3, #5
 800ba36:	68fa      	ldr	r2, [r7, #12]
 800ba38:	8912      	ldrh	r2, [r2, #8]
 800ba3a:	4293      	cmp	r3, r2
 800ba3c:	f0c0 808d 	bcc.w	800bb5a <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	2200      	movs	r2, #0
 800ba44:	61da      	str	r2, [r3, #28]
 800ba46:	2304      	movs	r3, #4
 800ba48:	e09a      	b.n	800bb80 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800ba4a:	68fb      	ldr	r3, [r7, #12]
 800ba4c:	899b      	ldrh	r3, [r3, #12]
 800ba4e:	461a      	mov	r2, r3
 800ba50:	68bb      	ldr	r3, [r7, #8]
 800ba52:	fbb3 f3f2 	udiv	r3, r3, r2
 800ba56:	68fa      	ldr	r2, [r7, #12]
 800ba58:	8952      	ldrh	r2, [r2, #10]
 800ba5a:	3a01      	subs	r2, #1
 800ba5c:	4013      	ands	r3, r2
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	d17b      	bne.n	800bb5a <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800ba62:	687a      	ldr	r2, [r7, #4]
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	699b      	ldr	r3, [r3, #24]
 800ba68:	4619      	mov	r1, r3
 800ba6a:	4610      	mov	r0, r2
 800ba6c:	f7ff fc0b 	bl	800b286 <get_fat>
 800ba70:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800ba72:	697b      	ldr	r3, [r7, #20]
 800ba74:	2b01      	cmp	r3, #1
 800ba76:	d801      	bhi.n	800ba7c <dir_next+0xa0>
 800ba78:	2302      	movs	r3, #2
 800ba7a:	e081      	b.n	800bb80 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800ba7c:	697b      	ldr	r3, [r7, #20]
 800ba7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba82:	d101      	bne.n	800ba88 <dir_next+0xac>
 800ba84:	2301      	movs	r3, #1
 800ba86:	e07b      	b.n	800bb80 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800ba88:	68fb      	ldr	r3, [r7, #12]
 800ba8a:	699b      	ldr	r3, [r3, #24]
 800ba8c:	697a      	ldr	r2, [r7, #20]
 800ba8e:	429a      	cmp	r2, r3
 800ba90:	d359      	bcc.n	800bb46 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800ba92:	683b      	ldr	r3, [r7, #0]
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	d104      	bne.n	800baa2 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	2200      	movs	r2, #0
 800ba9c:	61da      	str	r2, [r3, #28]
 800ba9e:	2304      	movs	r3, #4
 800baa0:	e06e      	b.n	800bb80 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800baa2:	687a      	ldr	r2, [r7, #4]
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	699b      	ldr	r3, [r3, #24]
 800baa8:	4619      	mov	r1, r3
 800baaa:	4610      	mov	r0, r2
 800baac:	f7ff fe3d 	bl	800b72a <create_chain>
 800bab0:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800bab2:	697b      	ldr	r3, [r7, #20]
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	d101      	bne.n	800babc <dir_next+0xe0>
 800bab8:	2307      	movs	r3, #7
 800baba:	e061      	b.n	800bb80 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800babc:	697b      	ldr	r3, [r7, #20]
 800babe:	2b01      	cmp	r3, #1
 800bac0:	d101      	bne.n	800bac6 <dir_next+0xea>
 800bac2:	2302      	movs	r3, #2
 800bac4:	e05c      	b.n	800bb80 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800bac6:	697b      	ldr	r3, [r7, #20]
 800bac8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bacc:	d101      	bne.n	800bad2 <dir_next+0xf6>
 800bace:	2301      	movs	r3, #1
 800bad0:	e056      	b.n	800bb80 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800bad2:	68f8      	ldr	r0, [r7, #12]
 800bad4:	f7ff fad6 	bl	800b084 <sync_window>
 800bad8:	4603      	mov	r3, r0
 800bada:	2b00      	cmp	r3, #0
 800badc:	d001      	beq.n	800bae2 <dir_next+0x106>
 800bade:	2301      	movs	r3, #1
 800bae0:	e04e      	b.n	800bb80 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800bae2:	68fb      	ldr	r3, [r7, #12]
 800bae4:	f103 0034 	add.w	r0, r3, #52	@ 0x34
 800bae8:	68fb      	ldr	r3, [r7, #12]
 800baea:	899b      	ldrh	r3, [r3, #12]
 800baec:	461a      	mov	r2, r3
 800baee:	2100      	movs	r1, #0
 800baf0:	f7ff f8ff 	bl	800acf2 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800baf4:	2300      	movs	r3, #0
 800baf6:	613b      	str	r3, [r7, #16]
 800baf8:	6979      	ldr	r1, [r7, #20]
 800bafa:	68f8      	ldr	r0, [r7, #12]
 800bafc:	f7ff fba4 	bl	800b248 <clust2sect>
 800bb00:	4602      	mov	r2, r0
 800bb02:	68fb      	ldr	r3, [r7, #12]
 800bb04:	631a      	str	r2, [r3, #48]	@ 0x30
 800bb06:	e012      	b.n	800bb2e <dir_next+0x152>
						fs->wflag = 1;
 800bb08:	68fb      	ldr	r3, [r7, #12]
 800bb0a:	2201      	movs	r2, #1
 800bb0c:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800bb0e:	68f8      	ldr	r0, [r7, #12]
 800bb10:	f7ff fab8 	bl	800b084 <sync_window>
 800bb14:	4603      	mov	r3, r0
 800bb16:	2b00      	cmp	r3, #0
 800bb18:	d001      	beq.n	800bb1e <dir_next+0x142>
 800bb1a:	2301      	movs	r3, #1
 800bb1c:	e030      	b.n	800bb80 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800bb1e:	693b      	ldr	r3, [r7, #16]
 800bb20:	3301      	adds	r3, #1
 800bb22:	613b      	str	r3, [r7, #16]
 800bb24:	68fb      	ldr	r3, [r7, #12]
 800bb26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bb28:	1c5a      	adds	r2, r3, #1
 800bb2a:	68fb      	ldr	r3, [r7, #12]
 800bb2c:	631a      	str	r2, [r3, #48]	@ 0x30
 800bb2e:	68fb      	ldr	r3, [r7, #12]
 800bb30:	895b      	ldrh	r3, [r3, #10]
 800bb32:	461a      	mov	r2, r3
 800bb34:	693b      	ldr	r3, [r7, #16]
 800bb36:	4293      	cmp	r3, r2
 800bb38:	d3e6      	bcc.n	800bb08 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800bb3a:	68fb      	ldr	r3, [r7, #12]
 800bb3c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800bb3e:	693b      	ldr	r3, [r7, #16]
 800bb40:	1ad2      	subs	r2, r2, r3
 800bb42:	68fb      	ldr	r3, [r7, #12]
 800bb44:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	697a      	ldr	r2, [r7, #20]
 800bb4a:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800bb4c:	6979      	ldr	r1, [r7, #20]
 800bb4e:	68f8      	ldr	r0, [r7, #12]
 800bb50:	f7ff fb7a 	bl	800b248 <clust2sect>
 800bb54:	4602      	mov	r2, r0
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	68ba      	ldr	r2, [r7, #8]
 800bb5e:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800bb60:	68fb      	ldr	r3, [r7, #12]
 800bb62:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800bb66:	68fb      	ldr	r3, [r7, #12]
 800bb68:	899b      	ldrh	r3, [r3, #12]
 800bb6a:	461a      	mov	r2, r3
 800bb6c:	68bb      	ldr	r3, [r7, #8]
 800bb6e:	fbb3 f0f2 	udiv	r0, r3, r2
 800bb72:	fb00 f202 	mul.w	r2, r0, r2
 800bb76:	1a9b      	subs	r3, r3, r2
 800bb78:	18ca      	adds	r2, r1, r3
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800bb7e:	2300      	movs	r3, #0
}
 800bb80:	4618      	mov	r0, r3
 800bb82:	3718      	adds	r7, #24
 800bb84:	46bd      	mov	sp, r7
 800bb86:	bd80      	pop	{r7, pc}

0800bb88 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800bb88:	b580      	push	{r7, lr}
 800bb8a:	b086      	sub	sp, #24
 800bb8c:	af00      	add	r7, sp, #0
 800bb8e:	6078      	str	r0, [r7, #4]
 800bb90:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	681b      	ldr	r3, [r3, #0]
 800bb96:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800bb98:	2100      	movs	r1, #0
 800bb9a:	6878      	ldr	r0, [r7, #4]
 800bb9c:	f7ff fe95 	bl	800b8ca <dir_sdi>
 800bba0:	4603      	mov	r3, r0
 800bba2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800bba4:	7dfb      	ldrb	r3, [r7, #23]
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	d12b      	bne.n	800bc02 <dir_alloc+0x7a>
		n = 0;
 800bbaa:	2300      	movs	r3, #0
 800bbac:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	69db      	ldr	r3, [r3, #28]
 800bbb2:	4619      	mov	r1, r3
 800bbb4:	68f8      	ldr	r0, [r7, #12]
 800bbb6:	f7ff faa9 	bl	800b10c <move_window>
 800bbba:	4603      	mov	r3, r0
 800bbbc:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800bbbe:	7dfb      	ldrb	r3, [r7, #23]
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	d11d      	bne.n	800bc00 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	6a1b      	ldr	r3, [r3, #32]
 800bbc8:	781b      	ldrb	r3, [r3, #0]
 800bbca:	2be5      	cmp	r3, #229	@ 0xe5
 800bbcc:	d004      	beq.n	800bbd8 <dir_alloc+0x50>
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	6a1b      	ldr	r3, [r3, #32]
 800bbd2:	781b      	ldrb	r3, [r3, #0]
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	d107      	bne.n	800bbe8 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800bbd8:	693b      	ldr	r3, [r7, #16]
 800bbda:	3301      	adds	r3, #1
 800bbdc:	613b      	str	r3, [r7, #16]
 800bbde:	693a      	ldr	r2, [r7, #16]
 800bbe0:	683b      	ldr	r3, [r7, #0]
 800bbe2:	429a      	cmp	r2, r3
 800bbe4:	d102      	bne.n	800bbec <dir_alloc+0x64>
 800bbe6:	e00c      	b.n	800bc02 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800bbe8:	2300      	movs	r3, #0
 800bbea:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800bbec:	2101      	movs	r1, #1
 800bbee:	6878      	ldr	r0, [r7, #4]
 800bbf0:	f7ff fef4 	bl	800b9dc <dir_next>
 800bbf4:	4603      	mov	r3, r0
 800bbf6:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800bbf8:	7dfb      	ldrb	r3, [r7, #23]
 800bbfa:	2b00      	cmp	r3, #0
 800bbfc:	d0d7      	beq.n	800bbae <dir_alloc+0x26>
 800bbfe:	e000      	b.n	800bc02 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800bc00:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800bc02:	7dfb      	ldrb	r3, [r7, #23]
 800bc04:	2b04      	cmp	r3, #4
 800bc06:	d101      	bne.n	800bc0c <dir_alloc+0x84>
 800bc08:	2307      	movs	r3, #7
 800bc0a:	75fb      	strb	r3, [r7, #23]
	return res;
 800bc0c:	7dfb      	ldrb	r3, [r7, #23]
}
 800bc0e:	4618      	mov	r0, r3
 800bc10:	3718      	adds	r7, #24
 800bc12:	46bd      	mov	sp, r7
 800bc14:	bd80      	pop	{r7, pc}

0800bc16 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800bc16:	b580      	push	{r7, lr}
 800bc18:	b084      	sub	sp, #16
 800bc1a:	af00      	add	r7, sp, #0
 800bc1c:	6078      	str	r0, [r7, #4]
 800bc1e:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800bc20:	683b      	ldr	r3, [r7, #0]
 800bc22:	331a      	adds	r3, #26
 800bc24:	4618      	mov	r0, r3
 800bc26:	f7fe ffc1 	bl	800abac <ld_word>
 800bc2a:	4603      	mov	r3, r0
 800bc2c:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	781b      	ldrb	r3, [r3, #0]
 800bc32:	2b03      	cmp	r3, #3
 800bc34:	d109      	bne.n	800bc4a <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800bc36:	683b      	ldr	r3, [r7, #0]
 800bc38:	3314      	adds	r3, #20
 800bc3a:	4618      	mov	r0, r3
 800bc3c:	f7fe ffb6 	bl	800abac <ld_word>
 800bc40:	4603      	mov	r3, r0
 800bc42:	041b      	lsls	r3, r3, #16
 800bc44:	68fa      	ldr	r2, [r7, #12]
 800bc46:	4313      	orrs	r3, r2
 800bc48:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800bc4a:	68fb      	ldr	r3, [r7, #12]
}
 800bc4c:	4618      	mov	r0, r3
 800bc4e:	3710      	adds	r7, #16
 800bc50:	46bd      	mov	sp, r7
 800bc52:	bd80      	pop	{r7, pc}

0800bc54 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800bc54:	b580      	push	{r7, lr}
 800bc56:	b084      	sub	sp, #16
 800bc58:	af00      	add	r7, sp, #0
 800bc5a:	60f8      	str	r0, [r7, #12]
 800bc5c:	60b9      	str	r1, [r7, #8]
 800bc5e:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800bc60:	68bb      	ldr	r3, [r7, #8]
 800bc62:	331a      	adds	r3, #26
 800bc64:	687a      	ldr	r2, [r7, #4]
 800bc66:	b292      	uxth	r2, r2
 800bc68:	4611      	mov	r1, r2
 800bc6a:	4618      	mov	r0, r3
 800bc6c:	f7fe ffd9 	bl	800ac22 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800bc70:	68fb      	ldr	r3, [r7, #12]
 800bc72:	781b      	ldrb	r3, [r3, #0]
 800bc74:	2b03      	cmp	r3, #3
 800bc76:	d109      	bne.n	800bc8c <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800bc78:	68bb      	ldr	r3, [r7, #8]
 800bc7a:	f103 0214 	add.w	r2, r3, #20
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	0c1b      	lsrs	r3, r3, #16
 800bc82:	b29b      	uxth	r3, r3
 800bc84:	4619      	mov	r1, r3
 800bc86:	4610      	mov	r0, r2
 800bc88:	f7fe ffcb 	bl	800ac22 <st_word>
	}
}
 800bc8c:	bf00      	nop
 800bc8e:	3710      	adds	r7, #16
 800bc90:	46bd      	mov	sp, r7
 800bc92:	bd80      	pop	{r7, pc}

0800bc94 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800bc94:	b580      	push	{r7, lr}
 800bc96:	b086      	sub	sp, #24
 800bc98:	af00      	add	r7, sp, #0
 800bc9a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	681b      	ldr	r3, [r3, #0]
 800bca0:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800bca2:	2100      	movs	r1, #0
 800bca4:	6878      	ldr	r0, [r7, #4]
 800bca6:	f7ff fe10 	bl	800b8ca <dir_sdi>
 800bcaa:	4603      	mov	r3, r0
 800bcac:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800bcae:	7dfb      	ldrb	r3, [r7, #23]
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d001      	beq.n	800bcb8 <dir_find+0x24>
 800bcb4:	7dfb      	ldrb	r3, [r7, #23]
 800bcb6:	e03e      	b.n	800bd36 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	69db      	ldr	r3, [r3, #28]
 800bcbc:	4619      	mov	r1, r3
 800bcbe:	6938      	ldr	r0, [r7, #16]
 800bcc0:	f7ff fa24 	bl	800b10c <move_window>
 800bcc4:	4603      	mov	r3, r0
 800bcc6:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800bcc8:	7dfb      	ldrb	r3, [r7, #23]
 800bcca:	2b00      	cmp	r3, #0
 800bccc:	d12f      	bne.n	800bd2e <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	6a1b      	ldr	r3, [r3, #32]
 800bcd2:	781b      	ldrb	r3, [r3, #0]
 800bcd4:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800bcd6:	7bfb      	ldrb	r3, [r7, #15]
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	d102      	bne.n	800bce2 <dir_find+0x4e>
 800bcdc:	2304      	movs	r3, #4
 800bcde:	75fb      	strb	r3, [r7, #23]
 800bce0:	e028      	b.n	800bd34 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	6a1b      	ldr	r3, [r3, #32]
 800bce6:	330b      	adds	r3, #11
 800bce8:	781b      	ldrb	r3, [r3, #0]
 800bcea:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bcee:	b2da      	uxtb	r2, r3
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	6a1b      	ldr	r3, [r3, #32]
 800bcf8:	330b      	adds	r3, #11
 800bcfa:	781b      	ldrb	r3, [r3, #0]
 800bcfc:	f003 0308 	and.w	r3, r3, #8
 800bd00:	2b00      	cmp	r3, #0
 800bd02:	d10a      	bne.n	800bd1a <dir_find+0x86>
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	6a18      	ldr	r0, [r3, #32]
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	3324      	adds	r3, #36	@ 0x24
 800bd0c:	220b      	movs	r2, #11
 800bd0e:	4619      	mov	r1, r3
 800bd10:	f7ff f80a 	bl	800ad28 <mem_cmp>
 800bd14:	4603      	mov	r3, r0
 800bd16:	2b00      	cmp	r3, #0
 800bd18:	d00b      	beq.n	800bd32 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800bd1a:	2100      	movs	r1, #0
 800bd1c:	6878      	ldr	r0, [r7, #4]
 800bd1e:	f7ff fe5d 	bl	800b9dc <dir_next>
 800bd22:	4603      	mov	r3, r0
 800bd24:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800bd26:	7dfb      	ldrb	r3, [r7, #23]
 800bd28:	2b00      	cmp	r3, #0
 800bd2a:	d0c5      	beq.n	800bcb8 <dir_find+0x24>
 800bd2c:	e002      	b.n	800bd34 <dir_find+0xa0>
		if (res != FR_OK) break;
 800bd2e:	bf00      	nop
 800bd30:	e000      	b.n	800bd34 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800bd32:	bf00      	nop

	return res;
 800bd34:	7dfb      	ldrb	r3, [r7, #23]
}
 800bd36:	4618      	mov	r0, r3
 800bd38:	3718      	adds	r7, #24
 800bd3a:	46bd      	mov	sp, r7
 800bd3c:	bd80      	pop	{r7, pc}

0800bd3e <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800bd3e:	b580      	push	{r7, lr}
 800bd40:	b084      	sub	sp, #16
 800bd42:	af00      	add	r7, sp, #0
 800bd44:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	681b      	ldr	r3, [r3, #0]
 800bd4a:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800bd4c:	2101      	movs	r1, #1
 800bd4e:	6878      	ldr	r0, [r7, #4]
 800bd50:	f7ff ff1a 	bl	800bb88 <dir_alloc>
 800bd54:	4603      	mov	r3, r0
 800bd56:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800bd58:	7bfb      	ldrb	r3, [r7, #15]
 800bd5a:	2b00      	cmp	r3, #0
 800bd5c:	d11c      	bne.n	800bd98 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	69db      	ldr	r3, [r3, #28]
 800bd62:	4619      	mov	r1, r3
 800bd64:	68b8      	ldr	r0, [r7, #8]
 800bd66:	f7ff f9d1 	bl	800b10c <move_window>
 800bd6a:	4603      	mov	r3, r0
 800bd6c:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800bd6e:	7bfb      	ldrb	r3, [r7, #15]
 800bd70:	2b00      	cmp	r3, #0
 800bd72:	d111      	bne.n	800bd98 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	6a1b      	ldr	r3, [r3, #32]
 800bd78:	2220      	movs	r2, #32
 800bd7a:	2100      	movs	r1, #0
 800bd7c:	4618      	mov	r0, r3
 800bd7e:	f7fe ffb8 	bl	800acf2 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	6a18      	ldr	r0, [r3, #32]
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	3324      	adds	r3, #36	@ 0x24
 800bd8a:	220b      	movs	r2, #11
 800bd8c:	4619      	mov	r1, r3
 800bd8e:	f7fe ff8f 	bl	800acb0 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800bd92:	68bb      	ldr	r3, [r7, #8]
 800bd94:	2201      	movs	r2, #1
 800bd96:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800bd98:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd9a:	4618      	mov	r0, r3
 800bd9c:	3710      	adds	r7, #16
 800bd9e:	46bd      	mov	sp, r7
 800bda0:	bd80      	pop	{r7, pc}

0800bda2 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 800bda2:	b580      	push	{r7, lr}
 800bda4:	b086      	sub	sp, #24
 800bda6:	af00      	add	r7, sp, #0
 800bda8:	6078      	str	r0, [r7, #4]
 800bdaa:	6039      	str	r1, [r7, #0]
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 800bdac:	683b      	ldr	r3, [r7, #0]
 800bdae:	2200      	movs	r2, #0
 800bdb0:	725a      	strb	r2, [r3, #9]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	69db      	ldr	r3, [r3, #28]
 800bdb6:	2b00      	cmp	r3, #0
 800bdb8:	d04f      	beq.n	800be5a <get_fileinfo+0xb8>
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
	}
	fno->altname[j] = 0;	/* Terminate the SFN */

#else	/* Non-LFN configuration */
	i = j = 0;
 800bdba:	2300      	movs	r3, #0
 800bdbc:	613b      	str	r3, [r7, #16]
 800bdbe:	693b      	ldr	r3, [r7, #16]
 800bdc0:	617b      	str	r3, [r7, #20]
	while (i < 11) {		/* Copy name body and extension */
 800bdc2:	e022      	b.n	800be0a <get_fileinfo+0x68>
		c = (TCHAR)dp->dir[i++];
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	6a1a      	ldr	r2, [r3, #32]
 800bdc8:	697b      	ldr	r3, [r7, #20]
 800bdca:	1c59      	adds	r1, r3, #1
 800bdcc:	6179      	str	r1, [r7, #20]
 800bdce:	4413      	add	r3, r2
 800bdd0:	781b      	ldrb	r3, [r3, #0]
 800bdd2:	73fb      	strb	r3, [r7, #15]
		if (c == ' ') continue;				/* Skip padding spaces */
 800bdd4:	7bfb      	ldrb	r3, [r7, #15]
 800bdd6:	2b20      	cmp	r3, #32
 800bdd8:	d016      	beq.n	800be08 <get_fileinfo+0x66>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 800bdda:	7bfb      	ldrb	r3, [r7, #15]
 800bddc:	2b05      	cmp	r3, #5
 800bdde:	d101      	bne.n	800bde4 <get_fileinfo+0x42>
 800bde0:	23e5      	movs	r3, #229	@ 0xe5
 800bde2:	73fb      	strb	r3, [r7, #15]
		if (i == 9) fno->fname[j++] = '.';	/* Insert a . if extension is exist */
 800bde4:	697b      	ldr	r3, [r7, #20]
 800bde6:	2b09      	cmp	r3, #9
 800bde8:	d106      	bne.n	800bdf8 <get_fileinfo+0x56>
 800bdea:	693b      	ldr	r3, [r7, #16]
 800bdec:	1c5a      	adds	r2, r3, #1
 800bdee:	613a      	str	r2, [r7, #16]
 800bdf0:	683a      	ldr	r2, [r7, #0]
 800bdf2:	4413      	add	r3, r2
 800bdf4:	222e      	movs	r2, #46	@ 0x2e
 800bdf6:	725a      	strb	r2, [r3, #9]
		fno->fname[j++] = c;
 800bdf8:	693b      	ldr	r3, [r7, #16]
 800bdfa:	1c5a      	adds	r2, r3, #1
 800bdfc:	613a      	str	r2, [r7, #16]
 800bdfe:	683a      	ldr	r2, [r7, #0]
 800be00:	4413      	add	r3, r2
 800be02:	7bfa      	ldrb	r2, [r7, #15]
 800be04:	725a      	strb	r2, [r3, #9]
 800be06:	e000      	b.n	800be0a <get_fileinfo+0x68>
		if (c == ' ') continue;				/* Skip padding spaces */
 800be08:	bf00      	nop
	while (i < 11) {		/* Copy name body and extension */
 800be0a:	697b      	ldr	r3, [r7, #20]
 800be0c:	2b0a      	cmp	r3, #10
 800be0e:	d9d9      	bls.n	800bdc4 <get_fileinfo+0x22>
	}
	fno->fname[j] = 0;
 800be10:	683a      	ldr	r2, [r7, #0]
 800be12:	693b      	ldr	r3, [r7, #16]
 800be14:	4413      	add	r3, r2
 800be16:	3309      	adds	r3, #9
 800be18:	2200      	movs	r2, #0
 800be1a:	701a      	strb	r2, [r3, #0]
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	6a1b      	ldr	r3, [r3, #32]
 800be20:	7ada      	ldrb	r2, [r3, #11]
 800be22:	683b      	ldr	r3, [r7, #0]
 800be24:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	6a1b      	ldr	r3, [r3, #32]
 800be2a:	331c      	adds	r3, #28
 800be2c:	4618      	mov	r0, r3
 800be2e:	f7fe fed5 	bl	800abdc <ld_dword>
 800be32:	4602      	mov	r2, r0
 800be34:	683b      	ldr	r3, [r7, #0]
 800be36:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	6a1b      	ldr	r3, [r3, #32]
 800be3c:	3316      	adds	r3, #22
 800be3e:	4618      	mov	r0, r3
 800be40:	f7fe fecc 	bl	800abdc <ld_dword>
 800be44:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 800be46:	68bb      	ldr	r3, [r7, #8]
 800be48:	b29a      	uxth	r2, r3
 800be4a:	683b      	ldr	r3, [r7, #0]
 800be4c:	80da      	strh	r2, [r3, #6]
 800be4e:	68bb      	ldr	r3, [r7, #8]
 800be50:	0c1b      	lsrs	r3, r3, #16
 800be52:	b29a      	uxth	r2, r3
 800be54:	683b      	ldr	r3, [r7, #0]
 800be56:	809a      	strh	r2, [r3, #4]
 800be58:	e000      	b.n	800be5c <get_fileinfo+0xba>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800be5a:	bf00      	nop
}
 800be5c:	3718      	adds	r7, #24
 800be5e:	46bd      	mov	sp, r7
 800be60:	bd80      	pop	{r7, pc}
	...

0800be64 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800be64:	b580      	push	{r7, lr}
 800be66:	b088      	sub	sp, #32
 800be68:	af00      	add	r7, sp, #0
 800be6a:	6078      	str	r0, [r7, #4]
 800be6c:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800be6e:	683b      	ldr	r3, [r7, #0]
 800be70:	681b      	ldr	r3, [r3, #0]
 800be72:	60fb      	str	r3, [r7, #12]
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	3324      	adds	r3, #36	@ 0x24
 800be78:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800be7a:	220b      	movs	r2, #11
 800be7c:	2120      	movs	r1, #32
 800be7e:	68b8      	ldr	r0, [r7, #8]
 800be80:	f7fe ff37 	bl	800acf2 <mem_set>
	si = i = 0; ni = 8;
 800be84:	2300      	movs	r3, #0
 800be86:	613b      	str	r3, [r7, #16]
 800be88:	693b      	ldr	r3, [r7, #16]
 800be8a:	61fb      	str	r3, [r7, #28]
 800be8c:	2308      	movs	r3, #8
 800be8e:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800be90:	69fb      	ldr	r3, [r7, #28]
 800be92:	1c5a      	adds	r2, r3, #1
 800be94:	61fa      	str	r2, [r7, #28]
 800be96:	68fa      	ldr	r2, [r7, #12]
 800be98:	4413      	add	r3, r2
 800be9a:	781b      	ldrb	r3, [r3, #0]
 800be9c:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800be9e:	7efb      	ldrb	r3, [r7, #27]
 800bea0:	2b20      	cmp	r3, #32
 800bea2:	d94e      	bls.n	800bf42 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800bea4:	7efb      	ldrb	r3, [r7, #27]
 800bea6:	2b2f      	cmp	r3, #47	@ 0x2f
 800bea8:	d006      	beq.n	800beb8 <create_name+0x54>
 800beaa:	7efb      	ldrb	r3, [r7, #27]
 800beac:	2b5c      	cmp	r3, #92	@ 0x5c
 800beae:	d110      	bne.n	800bed2 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800beb0:	e002      	b.n	800beb8 <create_name+0x54>
 800beb2:	69fb      	ldr	r3, [r7, #28]
 800beb4:	3301      	adds	r3, #1
 800beb6:	61fb      	str	r3, [r7, #28]
 800beb8:	68fa      	ldr	r2, [r7, #12]
 800beba:	69fb      	ldr	r3, [r7, #28]
 800bebc:	4413      	add	r3, r2
 800bebe:	781b      	ldrb	r3, [r3, #0]
 800bec0:	2b2f      	cmp	r3, #47	@ 0x2f
 800bec2:	d0f6      	beq.n	800beb2 <create_name+0x4e>
 800bec4:	68fa      	ldr	r2, [r7, #12]
 800bec6:	69fb      	ldr	r3, [r7, #28]
 800bec8:	4413      	add	r3, r2
 800beca:	781b      	ldrb	r3, [r3, #0]
 800becc:	2b5c      	cmp	r3, #92	@ 0x5c
 800bece:	d0f0      	beq.n	800beb2 <create_name+0x4e>
			break;
 800bed0:	e038      	b.n	800bf44 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800bed2:	7efb      	ldrb	r3, [r7, #27]
 800bed4:	2b2e      	cmp	r3, #46	@ 0x2e
 800bed6:	d003      	beq.n	800bee0 <create_name+0x7c>
 800bed8:	693a      	ldr	r2, [r7, #16]
 800beda:	697b      	ldr	r3, [r7, #20]
 800bedc:	429a      	cmp	r2, r3
 800bede:	d30c      	bcc.n	800befa <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800bee0:	697b      	ldr	r3, [r7, #20]
 800bee2:	2b0b      	cmp	r3, #11
 800bee4:	d002      	beq.n	800beec <create_name+0x88>
 800bee6:	7efb      	ldrb	r3, [r7, #27]
 800bee8:	2b2e      	cmp	r3, #46	@ 0x2e
 800beea:	d001      	beq.n	800bef0 <create_name+0x8c>
 800beec:	2306      	movs	r3, #6
 800beee:	e044      	b.n	800bf7a <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800bef0:	2308      	movs	r3, #8
 800bef2:	613b      	str	r3, [r7, #16]
 800bef4:	230b      	movs	r3, #11
 800bef6:	617b      	str	r3, [r7, #20]
			continue;
 800bef8:	e022      	b.n	800bf40 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800befa:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800befe:	2b00      	cmp	r3, #0
 800bf00:	da04      	bge.n	800bf0c <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800bf02:	7efb      	ldrb	r3, [r7, #27]
 800bf04:	3b80      	subs	r3, #128	@ 0x80
 800bf06:	4a1f      	ldr	r2, [pc, #124]	@ (800bf84 <create_name+0x120>)
 800bf08:	5cd3      	ldrb	r3, [r2, r3]
 800bf0a:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800bf0c:	7efb      	ldrb	r3, [r7, #27]
 800bf0e:	4619      	mov	r1, r3
 800bf10:	481d      	ldr	r0, [pc, #116]	@ (800bf88 <create_name+0x124>)
 800bf12:	f7fe ff30 	bl	800ad76 <chk_chr>
 800bf16:	4603      	mov	r3, r0
 800bf18:	2b00      	cmp	r3, #0
 800bf1a:	d001      	beq.n	800bf20 <create_name+0xbc>
 800bf1c:	2306      	movs	r3, #6
 800bf1e:	e02c      	b.n	800bf7a <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800bf20:	7efb      	ldrb	r3, [r7, #27]
 800bf22:	2b60      	cmp	r3, #96	@ 0x60
 800bf24:	d905      	bls.n	800bf32 <create_name+0xce>
 800bf26:	7efb      	ldrb	r3, [r7, #27]
 800bf28:	2b7a      	cmp	r3, #122	@ 0x7a
 800bf2a:	d802      	bhi.n	800bf32 <create_name+0xce>
 800bf2c:	7efb      	ldrb	r3, [r7, #27]
 800bf2e:	3b20      	subs	r3, #32
 800bf30:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800bf32:	693b      	ldr	r3, [r7, #16]
 800bf34:	1c5a      	adds	r2, r3, #1
 800bf36:	613a      	str	r2, [r7, #16]
 800bf38:	68ba      	ldr	r2, [r7, #8]
 800bf3a:	4413      	add	r3, r2
 800bf3c:	7efa      	ldrb	r2, [r7, #27]
 800bf3e:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800bf40:	e7a6      	b.n	800be90 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800bf42:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800bf44:	68fa      	ldr	r2, [r7, #12]
 800bf46:	69fb      	ldr	r3, [r7, #28]
 800bf48:	441a      	add	r2, r3
 800bf4a:	683b      	ldr	r3, [r7, #0]
 800bf4c:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800bf4e:	693b      	ldr	r3, [r7, #16]
 800bf50:	2b00      	cmp	r3, #0
 800bf52:	d101      	bne.n	800bf58 <create_name+0xf4>
 800bf54:	2306      	movs	r3, #6
 800bf56:	e010      	b.n	800bf7a <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800bf58:	68bb      	ldr	r3, [r7, #8]
 800bf5a:	781b      	ldrb	r3, [r3, #0]
 800bf5c:	2be5      	cmp	r3, #229	@ 0xe5
 800bf5e:	d102      	bne.n	800bf66 <create_name+0x102>
 800bf60:	68bb      	ldr	r3, [r7, #8]
 800bf62:	2205      	movs	r2, #5
 800bf64:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800bf66:	7efb      	ldrb	r3, [r7, #27]
 800bf68:	2b20      	cmp	r3, #32
 800bf6a:	d801      	bhi.n	800bf70 <create_name+0x10c>
 800bf6c:	2204      	movs	r2, #4
 800bf6e:	e000      	b.n	800bf72 <create_name+0x10e>
 800bf70:	2200      	movs	r2, #0
 800bf72:	68bb      	ldr	r3, [r7, #8]
 800bf74:	330b      	adds	r3, #11
 800bf76:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800bf78:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800bf7a:	4618      	mov	r0, r3
 800bf7c:	3720      	adds	r7, #32
 800bf7e:	46bd      	mov	sp, r7
 800bf80:	bd80      	pop	{r7, pc}
 800bf82:	bf00      	nop
 800bf84:	080104cc 	.word	0x080104cc
 800bf88:	08010448 	.word	0x08010448

0800bf8c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800bf8c:	b580      	push	{r7, lr}
 800bf8e:	b086      	sub	sp, #24
 800bf90:	af00      	add	r7, sp, #0
 800bf92:	6078      	str	r0, [r7, #4]
 800bf94:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800bf9a:	693b      	ldr	r3, [r7, #16]
 800bf9c:	681b      	ldr	r3, [r3, #0]
 800bf9e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800bfa0:	e002      	b.n	800bfa8 <follow_path+0x1c>
 800bfa2:	683b      	ldr	r3, [r7, #0]
 800bfa4:	3301      	adds	r3, #1
 800bfa6:	603b      	str	r3, [r7, #0]
 800bfa8:	683b      	ldr	r3, [r7, #0]
 800bfaa:	781b      	ldrb	r3, [r3, #0]
 800bfac:	2b2f      	cmp	r3, #47	@ 0x2f
 800bfae:	d0f8      	beq.n	800bfa2 <follow_path+0x16>
 800bfb0:	683b      	ldr	r3, [r7, #0]
 800bfb2:	781b      	ldrb	r3, [r3, #0]
 800bfb4:	2b5c      	cmp	r3, #92	@ 0x5c
 800bfb6:	d0f4      	beq.n	800bfa2 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800bfb8:	693b      	ldr	r3, [r7, #16]
 800bfba:	2200      	movs	r2, #0
 800bfbc:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800bfbe:	683b      	ldr	r3, [r7, #0]
 800bfc0:	781b      	ldrb	r3, [r3, #0]
 800bfc2:	2b1f      	cmp	r3, #31
 800bfc4:	d80a      	bhi.n	800bfdc <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	2280      	movs	r2, #128	@ 0x80
 800bfca:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800bfce:	2100      	movs	r1, #0
 800bfd0:	6878      	ldr	r0, [r7, #4]
 800bfd2:	f7ff fc7a 	bl	800b8ca <dir_sdi>
 800bfd6:	4603      	mov	r3, r0
 800bfd8:	75fb      	strb	r3, [r7, #23]
 800bfda:	e048      	b.n	800c06e <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800bfdc:	463b      	mov	r3, r7
 800bfde:	4619      	mov	r1, r3
 800bfe0:	6878      	ldr	r0, [r7, #4]
 800bfe2:	f7ff ff3f 	bl	800be64 <create_name>
 800bfe6:	4603      	mov	r3, r0
 800bfe8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800bfea:	7dfb      	ldrb	r3, [r7, #23]
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	d139      	bne.n	800c064 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 800bff0:	6878      	ldr	r0, [r7, #4]
 800bff2:	f7ff fe4f 	bl	800bc94 <dir_find>
 800bff6:	4603      	mov	r3, r0
 800bff8:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800c000:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800c002:	7dfb      	ldrb	r3, [r7, #23]
 800c004:	2b00      	cmp	r3, #0
 800c006:	d00a      	beq.n	800c01e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800c008:	7dfb      	ldrb	r3, [r7, #23]
 800c00a:	2b04      	cmp	r3, #4
 800c00c:	d12c      	bne.n	800c068 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800c00e:	7afb      	ldrb	r3, [r7, #11]
 800c010:	f003 0304 	and.w	r3, r3, #4
 800c014:	2b00      	cmp	r3, #0
 800c016:	d127      	bne.n	800c068 <follow_path+0xdc>
 800c018:	2305      	movs	r3, #5
 800c01a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800c01c:	e024      	b.n	800c068 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800c01e:	7afb      	ldrb	r3, [r7, #11]
 800c020:	f003 0304 	and.w	r3, r3, #4
 800c024:	2b00      	cmp	r3, #0
 800c026:	d121      	bne.n	800c06c <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800c028:	693b      	ldr	r3, [r7, #16]
 800c02a:	799b      	ldrb	r3, [r3, #6]
 800c02c:	f003 0310 	and.w	r3, r3, #16
 800c030:	2b00      	cmp	r3, #0
 800c032:	d102      	bne.n	800c03a <follow_path+0xae>
				res = FR_NO_PATH; break;
 800c034:	2305      	movs	r3, #5
 800c036:	75fb      	strb	r3, [r7, #23]
 800c038:	e019      	b.n	800c06e <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800c03a:	68fb      	ldr	r3, [r7, #12]
 800c03c:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	695b      	ldr	r3, [r3, #20]
 800c044:	68fa      	ldr	r2, [r7, #12]
 800c046:	8992      	ldrh	r2, [r2, #12]
 800c048:	fbb3 f0f2 	udiv	r0, r3, r2
 800c04c:	fb00 f202 	mul.w	r2, r0, r2
 800c050:	1a9b      	subs	r3, r3, r2
 800c052:	440b      	add	r3, r1
 800c054:	4619      	mov	r1, r3
 800c056:	68f8      	ldr	r0, [r7, #12]
 800c058:	f7ff fddd 	bl	800bc16 <ld_clust>
 800c05c:	4602      	mov	r2, r0
 800c05e:	693b      	ldr	r3, [r7, #16]
 800c060:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800c062:	e7bb      	b.n	800bfdc <follow_path+0x50>
			if (res != FR_OK) break;
 800c064:	bf00      	nop
 800c066:	e002      	b.n	800c06e <follow_path+0xe2>
				break;
 800c068:	bf00      	nop
 800c06a:	e000      	b.n	800c06e <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800c06c:	bf00      	nop
			}
		}
	}

	return res;
 800c06e:	7dfb      	ldrb	r3, [r7, #23]
}
 800c070:	4618      	mov	r0, r3
 800c072:	3718      	adds	r7, #24
 800c074:	46bd      	mov	sp, r7
 800c076:	bd80      	pop	{r7, pc}

0800c078 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800c078:	b480      	push	{r7}
 800c07a:	b087      	sub	sp, #28
 800c07c:	af00      	add	r7, sp, #0
 800c07e:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800c080:	f04f 33ff 	mov.w	r3, #4294967295
 800c084:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	681b      	ldr	r3, [r3, #0]
 800c08a:	2b00      	cmp	r3, #0
 800c08c:	d031      	beq.n	800c0f2 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	681b      	ldr	r3, [r3, #0]
 800c092:	617b      	str	r3, [r7, #20]
 800c094:	e002      	b.n	800c09c <get_ldnumber+0x24>
 800c096:	697b      	ldr	r3, [r7, #20]
 800c098:	3301      	adds	r3, #1
 800c09a:	617b      	str	r3, [r7, #20]
 800c09c:	697b      	ldr	r3, [r7, #20]
 800c09e:	781b      	ldrb	r3, [r3, #0]
 800c0a0:	2b20      	cmp	r3, #32
 800c0a2:	d903      	bls.n	800c0ac <get_ldnumber+0x34>
 800c0a4:	697b      	ldr	r3, [r7, #20]
 800c0a6:	781b      	ldrb	r3, [r3, #0]
 800c0a8:	2b3a      	cmp	r3, #58	@ 0x3a
 800c0aa:	d1f4      	bne.n	800c096 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800c0ac:	697b      	ldr	r3, [r7, #20]
 800c0ae:	781b      	ldrb	r3, [r3, #0]
 800c0b0:	2b3a      	cmp	r3, #58	@ 0x3a
 800c0b2:	d11c      	bne.n	800c0ee <get_ldnumber+0x76>
			tp = *path;
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	681b      	ldr	r3, [r3, #0]
 800c0b8:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800c0ba:	68fb      	ldr	r3, [r7, #12]
 800c0bc:	1c5a      	adds	r2, r3, #1
 800c0be:	60fa      	str	r2, [r7, #12]
 800c0c0:	781b      	ldrb	r3, [r3, #0]
 800c0c2:	3b30      	subs	r3, #48	@ 0x30
 800c0c4:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800c0c6:	68bb      	ldr	r3, [r7, #8]
 800c0c8:	2b09      	cmp	r3, #9
 800c0ca:	d80e      	bhi.n	800c0ea <get_ldnumber+0x72>
 800c0cc:	68fa      	ldr	r2, [r7, #12]
 800c0ce:	697b      	ldr	r3, [r7, #20]
 800c0d0:	429a      	cmp	r2, r3
 800c0d2:	d10a      	bne.n	800c0ea <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800c0d4:	68bb      	ldr	r3, [r7, #8]
 800c0d6:	2b00      	cmp	r3, #0
 800c0d8:	d107      	bne.n	800c0ea <get_ldnumber+0x72>
					vol = (int)i;
 800c0da:	68bb      	ldr	r3, [r7, #8]
 800c0dc:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800c0de:	697b      	ldr	r3, [r7, #20]
 800c0e0:	3301      	adds	r3, #1
 800c0e2:	617b      	str	r3, [r7, #20]
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	697a      	ldr	r2, [r7, #20]
 800c0e8:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800c0ea:	693b      	ldr	r3, [r7, #16]
 800c0ec:	e002      	b.n	800c0f4 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800c0ee:	2300      	movs	r3, #0
 800c0f0:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800c0f2:	693b      	ldr	r3, [r7, #16]
}
 800c0f4:	4618      	mov	r0, r3
 800c0f6:	371c      	adds	r7, #28
 800c0f8:	46bd      	mov	sp, r7
 800c0fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0fe:	4770      	bx	lr

0800c100 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800c100:	b580      	push	{r7, lr}
 800c102:	b082      	sub	sp, #8
 800c104:	af00      	add	r7, sp, #0
 800c106:	6078      	str	r0, [r7, #4]
 800c108:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	2200      	movs	r2, #0
 800c10e:	70da      	strb	r2, [r3, #3]
 800c110:	687b      	ldr	r3, [r7, #4]
 800c112:	f04f 32ff 	mov.w	r2, #4294967295
 800c116:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800c118:	6839      	ldr	r1, [r7, #0]
 800c11a:	6878      	ldr	r0, [r7, #4]
 800c11c:	f7fe fff6 	bl	800b10c <move_window>
 800c120:	4603      	mov	r3, r0
 800c122:	2b00      	cmp	r3, #0
 800c124:	d001      	beq.n	800c12a <check_fs+0x2a>
 800c126:	2304      	movs	r3, #4
 800c128:	e038      	b.n	800c19c <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	3334      	adds	r3, #52	@ 0x34
 800c12e:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800c132:	4618      	mov	r0, r3
 800c134:	f7fe fd3a 	bl	800abac <ld_word>
 800c138:	4603      	mov	r3, r0
 800c13a:	461a      	mov	r2, r3
 800c13c:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800c140:	429a      	cmp	r2, r3
 800c142:	d001      	beq.n	800c148 <check_fs+0x48>
 800c144:	2303      	movs	r3, #3
 800c146:	e029      	b.n	800c19c <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800c14e:	2be9      	cmp	r3, #233	@ 0xe9
 800c150:	d009      	beq.n	800c166 <check_fs+0x66>
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800c158:	2beb      	cmp	r3, #235	@ 0xeb
 800c15a:	d11e      	bne.n	800c19a <check_fs+0x9a>
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800c162:	2b90      	cmp	r3, #144	@ 0x90
 800c164:	d119      	bne.n	800c19a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	3334      	adds	r3, #52	@ 0x34
 800c16a:	3336      	adds	r3, #54	@ 0x36
 800c16c:	4618      	mov	r0, r3
 800c16e:	f7fe fd35 	bl	800abdc <ld_dword>
 800c172:	4603      	mov	r3, r0
 800c174:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800c178:	4a0a      	ldr	r2, [pc, #40]	@ (800c1a4 <check_fs+0xa4>)
 800c17a:	4293      	cmp	r3, r2
 800c17c:	d101      	bne.n	800c182 <check_fs+0x82>
 800c17e:	2300      	movs	r3, #0
 800c180:	e00c      	b.n	800c19c <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	3334      	adds	r3, #52	@ 0x34
 800c186:	3352      	adds	r3, #82	@ 0x52
 800c188:	4618      	mov	r0, r3
 800c18a:	f7fe fd27 	bl	800abdc <ld_dword>
 800c18e:	4603      	mov	r3, r0
 800c190:	4a05      	ldr	r2, [pc, #20]	@ (800c1a8 <check_fs+0xa8>)
 800c192:	4293      	cmp	r3, r2
 800c194:	d101      	bne.n	800c19a <check_fs+0x9a>
 800c196:	2300      	movs	r3, #0
 800c198:	e000      	b.n	800c19c <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800c19a:	2302      	movs	r3, #2
}
 800c19c:	4618      	mov	r0, r3
 800c19e:	3708      	adds	r7, #8
 800c1a0:	46bd      	mov	sp, r7
 800c1a2:	bd80      	pop	{r7, pc}
 800c1a4:	00544146 	.word	0x00544146
 800c1a8:	33544146 	.word	0x33544146

0800c1ac <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800c1ac:	b580      	push	{r7, lr}
 800c1ae:	b096      	sub	sp, #88	@ 0x58
 800c1b0:	af00      	add	r7, sp, #0
 800c1b2:	60f8      	str	r0, [r7, #12]
 800c1b4:	60b9      	str	r1, [r7, #8]
 800c1b6:	4613      	mov	r3, r2
 800c1b8:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800c1ba:	68bb      	ldr	r3, [r7, #8]
 800c1bc:	2200      	movs	r2, #0
 800c1be:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800c1c0:	68f8      	ldr	r0, [r7, #12]
 800c1c2:	f7ff ff59 	bl	800c078 <get_ldnumber>
 800c1c6:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800c1c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c1ca:	2b00      	cmp	r3, #0
 800c1cc:	da01      	bge.n	800c1d2 <find_volume+0x26>
 800c1ce:	230b      	movs	r3, #11
 800c1d0:	e262      	b.n	800c698 <find_volume+0x4ec>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800c1d2:	4a9f      	ldr	r2, [pc, #636]	@ (800c450 <find_volume+0x2a4>)
 800c1d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c1d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c1da:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800c1dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d101      	bne.n	800c1e6 <find_volume+0x3a>
 800c1e2:	230c      	movs	r3, #12
 800c1e4:	e258      	b.n	800c698 <find_volume+0x4ec>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800c1e6:	68bb      	ldr	r3, [r7, #8]
 800c1e8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c1ea:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800c1ec:	79fb      	ldrb	r3, [r7, #7]
 800c1ee:	f023 0301 	bic.w	r3, r3, #1
 800c1f2:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800c1f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c1f6:	781b      	ldrb	r3, [r3, #0]
 800c1f8:	2b00      	cmp	r3, #0
 800c1fa:	d01a      	beq.n	800c232 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800c1fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c1fe:	785b      	ldrb	r3, [r3, #1]
 800c200:	4618      	mov	r0, r3
 800c202:	f7fe fc35 	bl	800aa70 <disk_status>
 800c206:	4603      	mov	r3, r0
 800c208:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800c20c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c210:	f003 0301 	and.w	r3, r3, #1
 800c214:	2b00      	cmp	r3, #0
 800c216:	d10c      	bne.n	800c232 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800c218:	79fb      	ldrb	r3, [r7, #7]
 800c21a:	2b00      	cmp	r3, #0
 800c21c:	d007      	beq.n	800c22e <find_volume+0x82>
 800c21e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c222:	f003 0304 	and.w	r3, r3, #4
 800c226:	2b00      	cmp	r3, #0
 800c228:	d001      	beq.n	800c22e <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800c22a:	230a      	movs	r3, #10
 800c22c:	e234      	b.n	800c698 <find_volume+0x4ec>
			}
			return FR_OK;				/* The file system object is valid */
 800c22e:	2300      	movs	r3, #0
 800c230:	e232      	b.n	800c698 <find_volume+0x4ec>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800c232:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c234:	2200      	movs	r2, #0
 800c236:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800c238:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c23a:	b2da      	uxtb	r2, r3
 800c23c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c23e:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800c240:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c242:	785b      	ldrb	r3, [r3, #1]
 800c244:	4618      	mov	r0, r3
 800c246:	f7fe fc2d 	bl	800aaa4 <disk_initialize>
 800c24a:	4603      	mov	r3, r0
 800c24c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800c250:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c254:	f003 0301 	and.w	r3, r3, #1
 800c258:	2b00      	cmp	r3, #0
 800c25a:	d001      	beq.n	800c260 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800c25c:	2303      	movs	r3, #3
 800c25e:	e21b      	b.n	800c698 <find_volume+0x4ec>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800c260:	79fb      	ldrb	r3, [r7, #7]
 800c262:	2b00      	cmp	r3, #0
 800c264:	d007      	beq.n	800c276 <find_volume+0xca>
 800c266:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c26a:	f003 0304 	and.w	r3, r3, #4
 800c26e:	2b00      	cmp	r3, #0
 800c270:	d001      	beq.n	800c276 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800c272:	230a      	movs	r3, #10
 800c274:	e210      	b.n	800c698 <find_volume+0x4ec>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800c276:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c278:	7858      	ldrb	r0, [r3, #1]
 800c27a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c27c:	330c      	adds	r3, #12
 800c27e:	461a      	mov	r2, r3
 800c280:	2102      	movs	r1, #2
 800c282:	f7fe fc75 	bl	800ab70 <disk_ioctl>
 800c286:	4603      	mov	r3, r0
 800c288:	2b00      	cmp	r3, #0
 800c28a:	d001      	beq.n	800c290 <find_volume+0xe4>
 800c28c:	2301      	movs	r3, #1
 800c28e:	e203      	b.n	800c698 <find_volume+0x4ec>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800c290:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c292:	899b      	ldrh	r3, [r3, #12]
 800c294:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c298:	d80d      	bhi.n	800c2b6 <find_volume+0x10a>
 800c29a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c29c:	899b      	ldrh	r3, [r3, #12]
 800c29e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c2a2:	d308      	bcc.n	800c2b6 <find_volume+0x10a>
 800c2a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2a6:	899b      	ldrh	r3, [r3, #12]
 800c2a8:	461a      	mov	r2, r3
 800c2aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2ac:	899b      	ldrh	r3, [r3, #12]
 800c2ae:	3b01      	subs	r3, #1
 800c2b0:	4013      	ands	r3, r2
 800c2b2:	2b00      	cmp	r3, #0
 800c2b4:	d001      	beq.n	800c2ba <find_volume+0x10e>
 800c2b6:	2301      	movs	r3, #1
 800c2b8:	e1ee      	b.n	800c698 <find_volume+0x4ec>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800c2ba:	2300      	movs	r3, #0
 800c2bc:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800c2be:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c2c0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c2c2:	f7ff ff1d 	bl	800c100 <check_fs>
 800c2c6:	4603      	mov	r3, r0
 800c2c8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800c2cc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c2d0:	2b02      	cmp	r3, #2
 800c2d2:	d149      	bne.n	800c368 <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800c2d4:	2300      	movs	r3, #0
 800c2d6:	643b      	str	r3, [r7, #64]	@ 0x40
 800c2d8:	e01e      	b.n	800c318 <find_volume+0x16c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800c2da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2dc:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800c2e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c2e2:	011b      	lsls	r3, r3, #4
 800c2e4:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800c2e8:	4413      	add	r3, r2
 800c2ea:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800c2ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c2ee:	3304      	adds	r3, #4
 800c2f0:	781b      	ldrb	r3, [r3, #0]
 800c2f2:	2b00      	cmp	r3, #0
 800c2f4:	d006      	beq.n	800c304 <find_volume+0x158>
 800c2f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c2f8:	3308      	adds	r3, #8
 800c2fa:	4618      	mov	r0, r3
 800c2fc:	f7fe fc6e 	bl	800abdc <ld_dword>
 800c300:	4602      	mov	r2, r0
 800c302:	e000      	b.n	800c306 <find_volume+0x15a>
 800c304:	2200      	movs	r2, #0
 800c306:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c308:	009b      	lsls	r3, r3, #2
 800c30a:	3358      	adds	r3, #88	@ 0x58
 800c30c:	443b      	add	r3, r7
 800c30e:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800c312:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c314:	3301      	adds	r3, #1
 800c316:	643b      	str	r3, [r7, #64]	@ 0x40
 800c318:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c31a:	2b03      	cmp	r3, #3
 800c31c:	d9dd      	bls.n	800c2da <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800c31e:	2300      	movs	r3, #0
 800c320:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800c322:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c324:	2b00      	cmp	r3, #0
 800c326:	d002      	beq.n	800c32e <find_volume+0x182>
 800c328:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c32a:	3b01      	subs	r3, #1
 800c32c:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800c32e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c330:	009b      	lsls	r3, r3, #2
 800c332:	3358      	adds	r3, #88	@ 0x58
 800c334:	443b      	add	r3, r7
 800c336:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800c33a:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800c33c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c33e:	2b00      	cmp	r3, #0
 800c340:	d005      	beq.n	800c34e <find_volume+0x1a2>
 800c342:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c344:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c346:	f7ff fedb 	bl	800c100 <check_fs>
 800c34a:	4603      	mov	r3, r0
 800c34c:	e000      	b.n	800c350 <find_volume+0x1a4>
 800c34e:	2303      	movs	r3, #3
 800c350:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800c354:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c358:	2b01      	cmp	r3, #1
 800c35a:	d905      	bls.n	800c368 <find_volume+0x1bc>
 800c35c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c35e:	3301      	adds	r3, #1
 800c360:	643b      	str	r3, [r7, #64]	@ 0x40
 800c362:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c364:	2b03      	cmp	r3, #3
 800c366:	d9e2      	bls.n	800c32e <find_volume+0x182>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800c368:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c36c:	2b04      	cmp	r3, #4
 800c36e:	d101      	bne.n	800c374 <find_volume+0x1c8>
 800c370:	2301      	movs	r3, #1
 800c372:	e191      	b.n	800c698 <find_volume+0x4ec>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800c374:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c378:	2b01      	cmp	r3, #1
 800c37a:	d901      	bls.n	800c380 <find_volume+0x1d4>
 800c37c:	230d      	movs	r3, #13
 800c37e:	e18b      	b.n	800c698 <find_volume+0x4ec>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800c380:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c382:	3334      	adds	r3, #52	@ 0x34
 800c384:	330b      	adds	r3, #11
 800c386:	4618      	mov	r0, r3
 800c388:	f7fe fc10 	bl	800abac <ld_word>
 800c38c:	4603      	mov	r3, r0
 800c38e:	461a      	mov	r2, r3
 800c390:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c392:	899b      	ldrh	r3, [r3, #12]
 800c394:	429a      	cmp	r2, r3
 800c396:	d001      	beq.n	800c39c <find_volume+0x1f0>
 800c398:	230d      	movs	r3, #13
 800c39a:	e17d      	b.n	800c698 <find_volume+0x4ec>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800c39c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c39e:	3334      	adds	r3, #52	@ 0x34
 800c3a0:	3316      	adds	r3, #22
 800c3a2:	4618      	mov	r0, r3
 800c3a4:	f7fe fc02 	bl	800abac <ld_word>
 800c3a8:	4603      	mov	r3, r0
 800c3aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800c3ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c3ae:	2b00      	cmp	r3, #0
 800c3b0:	d106      	bne.n	800c3c0 <find_volume+0x214>
 800c3b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3b4:	3334      	adds	r3, #52	@ 0x34
 800c3b6:	3324      	adds	r3, #36	@ 0x24
 800c3b8:	4618      	mov	r0, r3
 800c3ba:	f7fe fc0f 	bl	800abdc <ld_dword>
 800c3be:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800c3c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3c2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c3c4:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800c3c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3c8:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800c3cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3ce:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800c3d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3d2:	789b      	ldrb	r3, [r3, #2]
 800c3d4:	2b01      	cmp	r3, #1
 800c3d6:	d005      	beq.n	800c3e4 <find_volume+0x238>
 800c3d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3da:	789b      	ldrb	r3, [r3, #2]
 800c3dc:	2b02      	cmp	r3, #2
 800c3de:	d001      	beq.n	800c3e4 <find_volume+0x238>
 800c3e0:	230d      	movs	r3, #13
 800c3e2:	e159      	b.n	800c698 <find_volume+0x4ec>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800c3e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3e6:	789b      	ldrb	r3, [r3, #2]
 800c3e8:	461a      	mov	r2, r3
 800c3ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c3ec:	fb02 f303 	mul.w	r3, r2, r3
 800c3f0:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800c3f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c3f8:	461a      	mov	r2, r3
 800c3fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3fc:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800c3fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c400:	895b      	ldrh	r3, [r3, #10]
 800c402:	2b00      	cmp	r3, #0
 800c404:	d008      	beq.n	800c418 <find_volume+0x26c>
 800c406:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c408:	895b      	ldrh	r3, [r3, #10]
 800c40a:	461a      	mov	r2, r3
 800c40c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c40e:	895b      	ldrh	r3, [r3, #10]
 800c410:	3b01      	subs	r3, #1
 800c412:	4013      	ands	r3, r2
 800c414:	2b00      	cmp	r3, #0
 800c416:	d001      	beq.n	800c41c <find_volume+0x270>
 800c418:	230d      	movs	r3, #13
 800c41a:	e13d      	b.n	800c698 <find_volume+0x4ec>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800c41c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c41e:	3334      	adds	r3, #52	@ 0x34
 800c420:	3311      	adds	r3, #17
 800c422:	4618      	mov	r0, r3
 800c424:	f7fe fbc2 	bl	800abac <ld_word>
 800c428:	4603      	mov	r3, r0
 800c42a:	461a      	mov	r2, r3
 800c42c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c42e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800c430:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c432:	891b      	ldrh	r3, [r3, #8]
 800c434:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c436:	8992      	ldrh	r2, [r2, #12]
 800c438:	0952      	lsrs	r2, r2, #5
 800c43a:	b292      	uxth	r2, r2
 800c43c:	fbb3 f1f2 	udiv	r1, r3, r2
 800c440:	fb01 f202 	mul.w	r2, r1, r2
 800c444:	1a9b      	subs	r3, r3, r2
 800c446:	b29b      	uxth	r3, r3
 800c448:	2b00      	cmp	r3, #0
 800c44a:	d003      	beq.n	800c454 <find_volume+0x2a8>
 800c44c:	230d      	movs	r3, #13
 800c44e:	e123      	b.n	800c698 <find_volume+0x4ec>
 800c450:	20005684 	.word	0x20005684

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800c454:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c456:	3334      	adds	r3, #52	@ 0x34
 800c458:	3313      	adds	r3, #19
 800c45a:	4618      	mov	r0, r3
 800c45c:	f7fe fba6 	bl	800abac <ld_word>
 800c460:	4603      	mov	r3, r0
 800c462:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800c464:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c466:	2b00      	cmp	r3, #0
 800c468:	d106      	bne.n	800c478 <find_volume+0x2cc>
 800c46a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c46c:	3334      	adds	r3, #52	@ 0x34
 800c46e:	3320      	adds	r3, #32
 800c470:	4618      	mov	r0, r3
 800c472:	f7fe fbb3 	bl	800abdc <ld_dword>
 800c476:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800c478:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c47a:	3334      	adds	r3, #52	@ 0x34
 800c47c:	330e      	adds	r3, #14
 800c47e:	4618      	mov	r0, r3
 800c480:	f7fe fb94 	bl	800abac <ld_word>
 800c484:	4603      	mov	r3, r0
 800c486:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800c488:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800c48a:	2b00      	cmp	r3, #0
 800c48c:	d101      	bne.n	800c492 <find_volume+0x2e6>
 800c48e:	230d      	movs	r3, #13
 800c490:	e102      	b.n	800c698 <find_volume+0x4ec>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800c492:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800c494:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c496:	4413      	add	r3, r2
 800c498:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c49a:	8911      	ldrh	r1, [r2, #8]
 800c49c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c49e:	8992      	ldrh	r2, [r2, #12]
 800c4a0:	0952      	lsrs	r2, r2, #5
 800c4a2:	b292      	uxth	r2, r2
 800c4a4:	fbb1 f2f2 	udiv	r2, r1, r2
 800c4a8:	b292      	uxth	r2, r2
 800c4aa:	4413      	add	r3, r2
 800c4ac:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800c4ae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c4b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c4b2:	429a      	cmp	r2, r3
 800c4b4:	d201      	bcs.n	800c4ba <find_volume+0x30e>
 800c4b6:	230d      	movs	r3, #13
 800c4b8:	e0ee      	b.n	800c698 <find_volume+0x4ec>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800c4ba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c4bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c4be:	1ad3      	subs	r3, r2, r3
 800c4c0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c4c2:	8952      	ldrh	r2, [r2, #10]
 800c4c4:	fbb3 f3f2 	udiv	r3, r3, r2
 800c4c8:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800c4ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4cc:	2b00      	cmp	r3, #0
 800c4ce:	d101      	bne.n	800c4d4 <find_volume+0x328>
 800c4d0:	230d      	movs	r3, #13
 800c4d2:	e0e1      	b.n	800c698 <find_volume+0x4ec>
		fmt = FS_FAT32;
 800c4d4:	2303      	movs	r3, #3
 800c4d6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800c4da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4dc:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800c4e0:	4293      	cmp	r3, r2
 800c4e2:	d802      	bhi.n	800c4ea <find_volume+0x33e>
 800c4e4:	2302      	movs	r3, #2
 800c4e6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800c4ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4ec:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800c4f0:	4293      	cmp	r3, r2
 800c4f2:	d802      	bhi.n	800c4fa <find_volume+0x34e>
 800c4f4:	2301      	movs	r3, #1
 800c4f6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800c4fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4fc:	1c9a      	adds	r2, r3, #2
 800c4fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c500:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800c502:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c504:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c506:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800c508:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800c50a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c50c:	441a      	add	r2, r3
 800c50e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c510:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800c512:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c514:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c516:	441a      	add	r2, r3
 800c518:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c51a:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 800c51c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c520:	2b03      	cmp	r3, #3
 800c522:	d11e      	bne.n	800c562 <find_volume+0x3b6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800c524:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c526:	3334      	adds	r3, #52	@ 0x34
 800c528:	332a      	adds	r3, #42	@ 0x2a
 800c52a:	4618      	mov	r0, r3
 800c52c:	f7fe fb3e 	bl	800abac <ld_word>
 800c530:	4603      	mov	r3, r0
 800c532:	2b00      	cmp	r3, #0
 800c534:	d001      	beq.n	800c53a <find_volume+0x38e>
 800c536:	230d      	movs	r3, #13
 800c538:	e0ae      	b.n	800c698 <find_volume+0x4ec>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800c53a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c53c:	891b      	ldrh	r3, [r3, #8]
 800c53e:	2b00      	cmp	r3, #0
 800c540:	d001      	beq.n	800c546 <find_volume+0x39a>
 800c542:	230d      	movs	r3, #13
 800c544:	e0a8      	b.n	800c698 <find_volume+0x4ec>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800c546:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c548:	3334      	adds	r3, #52	@ 0x34
 800c54a:	332c      	adds	r3, #44	@ 0x2c
 800c54c:	4618      	mov	r0, r3
 800c54e:	f7fe fb45 	bl	800abdc <ld_dword>
 800c552:	4602      	mov	r2, r0
 800c554:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c556:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800c558:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c55a:	699b      	ldr	r3, [r3, #24]
 800c55c:	009b      	lsls	r3, r3, #2
 800c55e:	647b      	str	r3, [r7, #68]	@ 0x44
 800c560:	e01f      	b.n	800c5a2 <find_volume+0x3f6>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800c562:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c564:	891b      	ldrh	r3, [r3, #8]
 800c566:	2b00      	cmp	r3, #0
 800c568:	d101      	bne.n	800c56e <find_volume+0x3c2>
 800c56a:	230d      	movs	r3, #13
 800c56c:	e094      	b.n	800c698 <find_volume+0x4ec>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800c56e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c570:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c572:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c574:	441a      	add	r2, r3
 800c576:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c578:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800c57a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c57e:	2b02      	cmp	r3, #2
 800c580:	d103      	bne.n	800c58a <find_volume+0x3de>
 800c582:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c584:	699b      	ldr	r3, [r3, #24]
 800c586:	005b      	lsls	r3, r3, #1
 800c588:	e00a      	b.n	800c5a0 <find_volume+0x3f4>
 800c58a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c58c:	699a      	ldr	r2, [r3, #24]
 800c58e:	4613      	mov	r3, r2
 800c590:	005b      	lsls	r3, r3, #1
 800c592:	4413      	add	r3, r2
 800c594:	085a      	lsrs	r2, r3, #1
 800c596:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c598:	699b      	ldr	r3, [r3, #24]
 800c59a:	f003 0301 	and.w	r3, r3, #1
 800c59e:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800c5a0:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800c5a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5a4:	69da      	ldr	r2, [r3, #28]
 800c5a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5a8:	899b      	ldrh	r3, [r3, #12]
 800c5aa:	4619      	mov	r1, r3
 800c5ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c5ae:	440b      	add	r3, r1
 800c5b0:	3b01      	subs	r3, #1
 800c5b2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800c5b4:	8989      	ldrh	r1, [r1, #12]
 800c5b6:	fbb3 f3f1 	udiv	r3, r3, r1
 800c5ba:	429a      	cmp	r2, r3
 800c5bc:	d201      	bcs.n	800c5c2 <find_volume+0x416>
 800c5be:	230d      	movs	r3, #13
 800c5c0:	e06a      	b.n	800c698 <find_volume+0x4ec>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800c5c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5c4:	f04f 32ff 	mov.w	r2, #4294967295
 800c5c8:	615a      	str	r2, [r3, #20]
 800c5ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5cc:	695a      	ldr	r2, [r3, #20]
 800c5ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5d0:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800c5d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5d4:	2280      	movs	r2, #128	@ 0x80
 800c5d6:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800c5d8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c5dc:	2b03      	cmp	r3, #3
 800c5de:	d149      	bne.n	800c674 <find_volume+0x4c8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800c5e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5e2:	3334      	adds	r3, #52	@ 0x34
 800c5e4:	3330      	adds	r3, #48	@ 0x30
 800c5e6:	4618      	mov	r0, r3
 800c5e8:	f7fe fae0 	bl	800abac <ld_word>
 800c5ec:	4603      	mov	r3, r0
 800c5ee:	2b01      	cmp	r3, #1
 800c5f0:	d140      	bne.n	800c674 <find_volume+0x4c8>
			&& move_window(fs, bsect + 1) == FR_OK)
 800c5f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c5f4:	3301      	adds	r3, #1
 800c5f6:	4619      	mov	r1, r3
 800c5f8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c5fa:	f7fe fd87 	bl	800b10c <move_window>
 800c5fe:	4603      	mov	r3, r0
 800c600:	2b00      	cmp	r3, #0
 800c602:	d137      	bne.n	800c674 <find_volume+0x4c8>
		{
			fs->fsi_flag = 0;
 800c604:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c606:	2200      	movs	r2, #0
 800c608:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800c60a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c60c:	3334      	adds	r3, #52	@ 0x34
 800c60e:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800c612:	4618      	mov	r0, r3
 800c614:	f7fe faca 	bl	800abac <ld_word>
 800c618:	4603      	mov	r3, r0
 800c61a:	461a      	mov	r2, r3
 800c61c:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800c620:	429a      	cmp	r2, r3
 800c622:	d127      	bne.n	800c674 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800c624:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c626:	3334      	adds	r3, #52	@ 0x34
 800c628:	4618      	mov	r0, r3
 800c62a:	f7fe fad7 	bl	800abdc <ld_dword>
 800c62e:	4603      	mov	r3, r0
 800c630:	4a1b      	ldr	r2, [pc, #108]	@ (800c6a0 <find_volume+0x4f4>)
 800c632:	4293      	cmp	r3, r2
 800c634:	d11e      	bne.n	800c674 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800c636:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c638:	3334      	adds	r3, #52	@ 0x34
 800c63a:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800c63e:	4618      	mov	r0, r3
 800c640:	f7fe facc 	bl	800abdc <ld_dword>
 800c644:	4603      	mov	r3, r0
 800c646:	4a17      	ldr	r2, [pc, #92]	@ (800c6a4 <find_volume+0x4f8>)
 800c648:	4293      	cmp	r3, r2
 800c64a:	d113      	bne.n	800c674 <find_volume+0x4c8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800c64c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c64e:	3334      	adds	r3, #52	@ 0x34
 800c650:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800c654:	4618      	mov	r0, r3
 800c656:	f7fe fac1 	bl	800abdc <ld_dword>
 800c65a:	4602      	mov	r2, r0
 800c65c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c65e:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800c660:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c662:	3334      	adds	r3, #52	@ 0x34
 800c664:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800c668:	4618      	mov	r0, r3
 800c66a:	f7fe fab7 	bl	800abdc <ld_dword>
 800c66e:	4602      	mov	r2, r0
 800c670:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c672:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800c674:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c676:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800c67a:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800c67c:	4b0a      	ldr	r3, [pc, #40]	@ (800c6a8 <find_volume+0x4fc>)
 800c67e:	881b      	ldrh	r3, [r3, #0]
 800c680:	3301      	adds	r3, #1
 800c682:	b29a      	uxth	r2, r3
 800c684:	4b08      	ldr	r3, [pc, #32]	@ (800c6a8 <find_volume+0x4fc>)
 800c686:	801a      	strh	r2, [r3, #0]
 800c688:	4b07      	ldr	r3, [pc, #28]	@ (800c6a8 <find_volume+0x4fc>)
 800c68a:	881a      	ldrh	r2, [r3, #0]
 800c68c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c68e:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800c690:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c692:	f7fe fcd3 	bl	800b03c <clear_lock>
#endif
	return FR_OK;
 800c696:	2300      	movs	r3, #0
}
 800c698:	4618      	mov	r0, r3
 800c69a:	3758      	adds	r7, #88	@ 0x58
 800c69c:	46bd      	mov	sp, r7
 800c69e:	bd80      	pop	{r7, pc}
 800c6a0:	41615252 	.word	0x41615252
 800c6a4:	61417272 	.word	0x61417272
 800c6a8:	20005688 	.word	0x20005688

0800c6ac <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800c6ac:	b580      	push	{r7, lr}
 800c6ae:	b084      	sub	sp, #16
 800c6b0:	af00      	add	r7, sp, #0
 800c6b2:	6078      	str	r0, [r7, #4]
 800c6b4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800c6b6:	2309      	movs	r3, #9
 800c6b8:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	2b00      	cmp	r3, #0
 800c6be:	d01c      	beq.n	800c6fa <validate+0x4e>
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	681b      	ldr	r3, [r3, #0]
 800c6c4:	2b00      	cmp	r3, #0
 800c6c6:	d018      	beq.n	800c6fa <validate+0x4e>
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	681b      	ldr	r3, [r3, #0]
 800c6cc:	781b      	ldrb	r3, [r3, #0]
 800c6ce:	2b00      	cmp	r3, #0
 800c6d0:	d013      	beq.n	800c6fa <validate+0x4e>
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	889a      	ldrh	r2, [r3, #4]
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	681b      	ldr	r3, [r3, #0]
 800c6da:	88db      	ldrh	r3, [r3, #6]
 800c6dc:	429a      	cmp	r2, r3
 800c6de:	d10c      	bne.n	800c6fa <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	681b      	ldr	r3, [r3, #0]
 800c6e4:	785b      	ldrb	r3, [r3, #1]
 800c6e6:	4618      	mov	r0, r3
 800c6e8:	f7fe f9c2 	bl	800aa70 <disk_status>
 800c6ec:	4603      	mov	r3, r0
 800c6ee:	f003 0301 	and.w	r3, r3, #1
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	d101      	bne.n	800c6fa <validate+0x4e>
			res = FR_OK;
 800c6f6:	2300      	movs	r3, #0
 800c6f8:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800c6fa:	7bfb      	ldrb	r3, [r7, #15]
 800c6fc:	2b00      	cmp	r3, #0
 800c6fe:	d102      	bne.n	800c706 <validate+0x5a>
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	681b      	ldr	r3, [r3, #0]
 800c704:	e000      	b.n	800c708 <validate+0x5c>
 800c706:	2300      	movs	r3, #0
 800c708:	683a      	ldr	r2, [r7, #0]
 800c70a:	6013      	str	r3, [r2, #0]
	return res;
 800c70c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c70e:	4618      	mov	r0, r3
 800c710:	3710      	adds	r7, #16
 800c712:	46bd      	mov	sp, r7
 800c714:	bd80      	pop	{r7, pc}
	...

0800c718 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800c718:	b580      	push	{r7, lr}
 800c71a:	b088      	sub	sp, #32
 800c71c:	af00      	add	r7, sp, #0
 800c71e:	60f8      	str	r0, [r7, #12]
 800c720:	60b9      	str	r1, [r7, #8]
 800c722:	4613      	mov	r3, r2
 800c724:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800c726:	68bb      	ldr	r3, [r7, #8]
 800c728:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800c72a:	f107 0310 	add.w	r3, r7, #16
 800c72e:	4618      	mov	r0, r3
 800c730:	f7ff fca2 	bl	800c078 <get_ldnumber>
 800c734:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800c736:	69fb      	ldr	r3, [r7, #28]
 800c738:	2b00      	cmp	r3, #0
 800c73a:	da01      	bge.n	800c740 <f_mount+0x28>
 800c73c:	230b      	movs	r3, #11
 800c73e:	e02b      	b.n	800c798 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800c740:	4a17      	ldr	r2, [pc, #92]	@ (800c7a0 <f_mount+0x88>)
 800c742:	69fb      	ldr	r3, [r7, #28]
 800c744:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c748:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800c74a:	69bb      	ldr	r3, [r7, #24]
 800c74c:	2b00      	cmp	r3, #0
 800c74e:	d005      	beq.n	800c75c <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800c750:	69b8      	ldr	r0, [r7, #24]
 800c752:	f7fe fc73 	bl	800b03c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800c756:	69bb      	ldr	r3, [r7, #24]
 800c758:	2200      	movs	r2, #0
 800c75a:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800c75c:	68fb      	ldr	r3, [r7, #12]
 800c75e:	2b00      	cmp	r3, #0
 800c760:	d002      	beq.n	800c768 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800c762:	68fb      	ldr	r3, [r7, #12]
 800c764:	2200      	movs	r2, #0
 800c766:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800c768:	68fa      	ldr	r2, [r7, #12]
 800c76a:	490d      	ldr	r1, [pc, #52]	@ (800c7a0 <f_mount+0x88>)
 800c76c:	69fb      	ldr	r3, [r7, #28]
 800c76e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800c772:	68fb      	ldr	r3, [r7, #12]
 800c774:	2b00      	cmp	r3, #0
 800c776:	d002      	beq.n	800c77e <f_mount+0x66>
 800c778:	79fb      	ldrb	r3, [r7, #7]
 800c77a:	2b01      	cmp	r3, #1
 800c77c:	d001      	beq.n	800c782 <f_mount+0x6a>
 800c77e:	2300      	movs	r3, #0
 800c780:	e00a      	b.n	800c798 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800c782:	f107 010c 	add.w	r1, r7, #12
 800c786:	f107 0308 	add.w	r3, r7, #8
 800c78a:	2200      	movs	r2, #0
 800c78c:	4618      	mov	r0, r3
 800c78e:	f7ff fd0d 	bl	800c1ac <find_volume>
 800c792:	4603      	mov	r3, r0
 800c794:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800c796:	7dfb      	ldrb	r3, [r7, #23]
}
 800c798:	4618      	mov	r0, r3
 800c79a:	3720      	adds	r7, #32
 800c79c:	46bd      	mov	sp, r7
 800c79e:	bd80      	pop	{r7, pc}
 800c7a0:	20005684 	.word	0x20005684

0800c7a4 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800c7a4:	b580      	push	{r7, lr}
 800c7a6:	b098      	sub	sp, #96	@ 0x60
 800c7a8:	af00      	add	r7, sp, #0
 800c7aa:	60f8      	str	r0, [r7, #12]
 800c7ac:	60b9      	str	r1, [r7, #8]
 800c7ae:	4613      	mov	r3, r2
 800c7b0:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800c7b2:	68fb      	ldr	r3, [r7, #12]
 800c7b4:	2b00      	cmp	r3, #0
 800c7b6:	d101      	bne.n	800c7bc <f_open+0x18>
 800c7b8:	2309      	movs	r3, #9
 800c7ba:	e1b7      	b.n	800cb2c <f_open+0x388>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800c7bc:	79fb      	ldrb	r3, [r7, #7]
 800c7be:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c7c2:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800c7c4:	79fa      	ldrb	r2, [r7, #7]
 800c7c6:	f107 0110 	add.w	r1, r7, #16
 800c7ca:	f107 0308 	add.w	r3, r7, #8
 800c7ce:	4618      	mov	r0, r3
 800c7d0:	f7ff fcec 	bl	800c1ac <find_volume>
 800c7d4:	4603      	mov	r3, r0
 800c7d6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800c7da:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	f040 819b 	bne.w	800cb1a <f_open+0x376>
		dj.obj.fs = fs;
 800c7e4:	693b      	ldr	r3, [r7, #16]
 800c7e6:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800c7e8:	68ba      	ldr	r2, [r7, #8]
 800c7ea:	f107 0314 	add.w	r3, r7, #20
 800c7ee:	4611      	mov	r1, r2
 800c7f0:	4618      	mov	r0, r3
 800c7f2:	f7ff fbcb 	bl	800bf8c <follow_path>
 800c7f6:	4603      	mov	r3, r0
 800c7f8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800c7fc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c800:	2b00      	cmp	r3, #0
 800c802:	d118      	bne.n	800c836 <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800c804:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800c808:	b25b      	sxtb	r3, r3
 800c80a:	2b00      	cmp	r3, #0
 800c80c:	da03      	bge.n	800c816 <f_open+0x72>
				res = FR_INVALID_NAME;
 800c80e:	2306      	movs	r3, #6
 800c810:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800c814:	e00f      	b.n	800c836 <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800c816:	79fb      	ldrb	r3, [r7, #7]
 800c818:	2b01      	cmp	r3, #1
 800c81a:	bf8c      	ite	hi
 800c81c:	2301      	movhi	r3, #1
 800c81e:	2300      	movls	r3, #0
 800c820:	b2db      	uxtb	r3, r3
 800c822:	461a      	mov	r2, r3
 800c824:	f107 0314 	add.w	r3, r7, #20
 800c828:	4611      	mov	r1, r2
 800c82a:	4618      	mov	r0, r3
 800c82c:	f7fe fabe 	bl	800adac <chk_lock>
 800c830:	4603      	mov	r3, r0
 800c832:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800c836:	79fb      	ldrb	r3, [r7, #7]
 800c838:	f003 031c 	and.w	r3, r3, #28
 800c83c:	2b00      	cmp	r3, #0
 800c83e:	d07f      	beq.n	800c940 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 800c840:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c844:	2b00      	cmp	r3, #0
 800c846:	d017      	beq.n	800c878 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800c848:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c84c:	2b04      	cmp	r3, #4
 800c84e:	d10e      	bne.n	800c86e <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800c850:	f7fe fb08 	bl	800ae64 <enq_lock>
 800c854:	4603      	mov	r3, r0
 800c856:	2b00      	cmp	r3, #0
 800c858:	d006      	beq.n	800c868 <f_open+0xc4>
 800c85a:	f107 0314 	add.w	r3, r7, #20
 800c85e:	4618      	mov	r0, r3
 800c860:	f7ff fa6d 	bl	800bd3e <dir_register>
 800c864:	4603      	mov	r3, r0
 800c866:	e000      	b.n	800c86a <f_open+0xc6>
 800c868:	2312      	movs	r3, #18
 800c86a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800c86e:	79fb      	ldrb	r3, [r7, #7]
 800c870:	f043 0308 	orr.w	r3, r3, #8
 800c874:	71fb      	strb	r3, [r7, #7]
 800c876:	e010      	b.n	800c89a <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800c878:	7ebb      	ldrb	r3, [r7, #26]
 800c87a:	f003 0311 	and.w	r3, r3, #17
 800c87e:	2b00      	cmp	r3, #0
 800c880:	d003      	beq.n	800c88a <f_open+0xe6>
					res = FR_DENIED;
 800c882:	2307      	movs	r3, #7
 800c884:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800c888:	e007      	b.n	800c89a <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800c88a:	79fb      	ldrb	r3, [r7, #7]
 800c88c:	f003 0304 	and.w	r3, r3, #4
 800c890:	2b00      	cmp	r3, #0
 800c892:	d002      	beq.n	800c89a <f_open+0xf6>
 800c894:	2308      	movs	r3, #8
 800c896:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800c89a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c89e:	2b00      	cmp	r3, #0
 800c8a0:	d168      	bne.n	800c974 <f_open+0x1d0>
 800c8a2:	79fb      	ldrb	r3, [r7, #7]
 800c8a4:	f003 0308 	and.w	r3, r3, #8
 800c8a8:	2b00      	cmp	r3, #0
 800c8aa:	d063      	beq.n	800c974 <f_open+0x1d0>
				dw = GET_FATTIME();
 800c8ac:	f7fd ff74 	bl	800a798 <get_fattime>
 800c8b0:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800c8b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c8b4:	330e      	adds	r3, #14
 800c8b6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c8b8:	4618      	mov	r0, r3
 800c8ba:	f7fe f9cd 	bl	800ac58 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800c8be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c8c0:	3316      	adds	r3, #22
 800c8c2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c8c4:	4618      	mov	r0, r3
 800c8c6:	f7fe f9c7 	bl	800ac58 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800c8ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c8cc:	330b      	adds	r3, #11
 800c8ce:	2220      	movs	r2, #32
 800c8d0:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800c8d2:	693b      	ldr	r3, [r7, #16]
 800c8d4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c8d6:	4611      	mov	r1, r2
 800c8d8:	4618      	mov	r0, r3
 800c8da:	f7ff f99c 	bl	800bc16 <ld_clust>
 800c8de:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800c8e0:	693b      	ldr	r3, [r7, #16]
 800c8e2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800c8e4:	2200      	movs	r2, #0
 800c8e6:	4618      	mov	r0, r3
 800c8e8:	f7ff f9b4 	bl	800bc54 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800c8ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c8ee:	331c      	adds	r3, #28
 800c8f0:	2100      	movs	r1, #0
 800c8f2:	4618      	mov	r0, r3
 800c8f4:	f7fe f9b0 	bl	800ac58 <st_dword>
					fs->wflag = 1;
 800c8f8:	693b      	ldr	r3, [r7, #16]
 800c8fa:	2201      	movs	r2, #1
 800c8fc:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800c8fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c900:	2b00      	cmp	r3, #0
 800c902:	d037      	beq.n	800c974 <f_open+0x1d0>
						dw = fs->winsect;
 800c904:	693b      	ldr	r3, [r7, #16]
 800c906:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c908:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800c90a:	f107 0314 	add.w	r3, r7, #20
 800c90e:	2200      	movs	r2, #0
 800c910:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800c912:	4618      	mov	r0, r3
 800c914:	f7fe fea4 	bl	800b660 <remove_chain>
 800c918:	4603      	mov	r3, r0
 800c91a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 800c91e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c922:	2b00      	cmp	r3, #0
 800c924:	d126      	bne.n	800c974 <f_open+0x1d0>
							res = move_window(fs, dw);
 800c926:	693b      	ldr	r3, [r7, #16]
 800c928:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c92a:	4618      	mov	r0, r3
 800c92c:	f7fe fbee 	bl	800b10c <move_window>
 800c930:	4603      	mov	r3, r0
 800c932:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800c936:	693b      	ldr	r3, [r7, #16]
 800c938:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c93a:	3a01      	subs	r2, #1
 800c93c:	611a      	str	r2, [r3, #16]
 800c93e:	e019      	b.n	800c974 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800c940:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c944:	2b00      	cmp	r3, #0
 800c946:	d115      	bne.n	800c974 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800c948:	7ebb      	ldrb	r3, [r7, #26]
 800c94a:	f003 0310 	and.w	r3, r3, #16
 800c94e:	2b00      	cmp	r3, #0
 800c950:	d003      	beq.n	800c95a <f_open+0x1b6>
					res = FR_NO_FILE;
 800c952:	2304      	movs	r3, #4
 800c954:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800c958:	e00c      	b.n	800c974 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800c95a:	79fb      	ldrb	r3, [r7, #7]
 800c95c:	f003 0302 	and.w	r3, r3, #2
 800c960:	2b00      	cmp	r3, #0
 800c962:	d007      	beq.n	800c974 <f_open+0x1d0>
 800c964:	7ebb      	ldrb	r3, [r7, #26]
 800c966:	f003 0301 	and.w	r3, r3, #1
 800c96a:	2b00      	cmp	r3, #0
 800c96c:	d002      	beq.n	800c974 <f_open+0x1d0>
						res = FR_DENIED;
 800c96e:	2307      	movs	r3, #7
 800c970:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800c974:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c978:	2b00      	cmp	r3, #0
 800c97a:	d126      	bne.n	800c9ca <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800c97c:	79fb      	ldrb	r3, [r7, #7]
 800c97e:	f003 0308 	and.w	r3, r3, #8
 800c982:	2b00      	cmp	r3, #0
 800c984:	d003      	beq.n	800c98e <f_open+0x1ea>
				mode |= FA_MODIFIED;
 800c986:	79fb      	ldrb	r3, [r7, #7]
 800c988:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c98c:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800c98e:	693b      	ldr	r3, [r7, #16]
 800c990:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c992:	68fb      	ldr	r3, [r7, #12]
 800c994:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800c996:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c998:	68fb      	ldr	r3, [r7, #12]
 800c99a:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800c99c:	79fb      	ldrb	r3, [r7, #7]
 800c99e:	2b01      	cmp	r3, #1
 800c9a0:	bf8c      	ite	hi
 800c9a2:	2301      	movhi	r3, #1
 800c9a4:	2300      	movls	r3, #0
 800c9a6:	b2db      	uxtb	r3, r3
 800c9a8:	461a      	mov	r2, r3
 800c9aa:	f107 0314 	add.w	r3, r7, #20
 800c9ae:	4611      	mov	r1, r2
 800c9b0:	4618      	mov	r0, r3
 800c9b2:	f7fe fa79 	bl	800aea8 <inc_lock>
 800c9b6:	4602      	mov	r2, r0
 800c9b8:	68fb      	ldr	r3, [r7, #12]
 800c9ba:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800c9bc:	68fb      	ldr	r3, [r7, #12]
 800c9be:	691b      	ldr	r3, [r3, #16]
 800c9c0:	2b00      	cmp	r3, #0
 800c9c2:	d102      	bne.n	800c9ca <f_open+0x226>
 800c9c4:	2302      	movs	r3, #2
 800c9c6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800c9ca:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c9ce:	2b00      	cmp	r3, #0
 800c9d0:	f040 80a3 	bne.w	800cb1a <f_open+0x376>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800c9d4:	693b      	ldr	r3, [r7, #16]
 800c9d6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c9d8:	4611      	mov	r1, r2
 800c9da:	4618      	mov	r0, r3
 800c9dc:	f7ff f91b 	bl	800bc16 <ld_clust>
 800c9e0:	4602      	mov	r2, r0
 800c9e2:	68fb      	ldr	r3, [r7, #12]
 800c9e4:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800c9e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c9e8:	331c      	adds	r3, #28
 800c9ea:	4618      	mov	r0, r3
 800c9ec:	f7fe f8f6 	bl	800abdc <ld_dword>
 800c9f0:	4602      	mov	r2, r0
 800c9f2:	68fb      	ldr	r3, [r7, #12]
 800c9f4:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800c9f6:	68fb      	ldr	r3, [r7, #12]
 800c9f8:	2200      	movs	r2, #0
 800c9fa:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800c9fc:	693a      	ldr	r2, [r7, #16]
 800c9fe:	68fb      	ldr	r3, [r7, #12]
 800ca00:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800ca02:	693b      	ldr	r3, [r7, #16]
 800ca04:	88da      	ldrh	r2, [r3, #6]
 800ca06:	68fb      	ldr	r3, [r7, #12]
 800ca08:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800ca0a:	68fb      	ldr	r3, [r7, #12]
 800ca0c:	79fa      	ldrb	r2, [r7, #7]
 800ca0e:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800ca10:	68fb      	ldr	r3, [r7, #12]
 800ca12:	2200      	movs	r2, #0
 800ca14:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800ca16:	68fb      	ldr	r3, [r7, #12]
 800ca18:	2200      	movs	r2, #0
 800ca1a:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800ca1c:	68fb      	ldr	r3, [r7, #12]
 800ca1e:	2200      	movs	r2, #0
 800ca20:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800ca22:	68fb      	ldr	r3, [r7, #12]
 800ca24:	3330      	adds	r3, #48	@ 0x30
 800ca26:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800ca2a:	2100      	movs	r1, #0
 800ca2c:	4618      	mov	r0, r3
 800ca2e:	f7fe f960 	bl	800acf2 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800ca32:	79fb      	ldrb	r3, [r7, #7]
 800ca34:	f003 0320 	and.w	r3, r3, #32
 800ca38:	2b00      	cmp	r3, #0
 800ca3a:	d06e      	beq.n	800cb1a <f_open+0x376>
 800ca3c:	68fb      	ldr	r3, [r7, #12]
 800ca3e:	68db      	ldr	r3, [r3, #12]
 800ca40:	2b00      	cmp	r3, #0
 800ca42:	d06a      	beq.n	800cb1a <f_open+0x376>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800ca44:	68fb      	ldr	r3, [r7, #12]
 800ca46:	68da      	ldr	r2, [r3, #12]
 800ca48:	68fb      	ldr	r3, [r7, #12]
 800ca4a:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800ca4c:	693b      	ldr	r3, [r7, #16]
 800ca4e:	895b      	ldrh	r3, [r3, #10]
 800ca50:	461a      	mov	r2, r3
 800ca52:	693b      	ldr	r3, [r7, #16]
 800ca54:	899b      	ldrh	r3, [r3, #12]
 800ca56:	fb02 f303 	mul.w	r3, r2, r3
 800ca5a:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800ca5c:	68fb      	ldr	r3, [r7, #12]
 800ca5e:	689b      	ldr	r3, [r3, #8]
 800ca60:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800ca62:	68fb      	ldr	r3, [r7, #12]
 800ca64:	68db      	ldr	r3, [r3, #12]
 800ca66:	657b      	str	r3, [r7, #84]	@ 0x54
 800ca68:	e016      	b.n	800ca98 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 800ca6a:	68fb      	ldr	r3, [r7, #12]
 800ca6c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800ca6e:	4618      	mov	r0, r3
 800ca70:	f7fe fc09 	bl	800b286 <get_fat>
 800ca74:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800ca76:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ca78:	2b01      	cmp	r3, #1
 800ca7a:	d802      	bhi.n	800ca82 <f_open+0x2de>
 800ca7c:	2302      	movs	r3, #2
 800ca7e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800ca82:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ca84:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca88:	d102      	bne.n	800ca90 <f_open+0x2ec>
 800ca8a:	2301      	movs	r3, #1
 800ca8c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800ca90:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800ca92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ca94:	1ad3      	subs	r3, r2, r3
 800ca96:	657b      	str	r3, [r7, #84]	@ 0x54
 800ca98:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ca9c:	2b00      	cmp	r3, #0
 800ca9e:	d103      	bne.n	800caa8 <f_open+0x304>
 800caa0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800caa2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800caa4:	429a      	cmp	r2, r3
 800caa6:	d8e0      	bhi.n	800ca6a <f_open+0x2c6>
				}
				fp->clust = clst;
 800caa8:	68fb      	ldr	r3, [r7, #12]
 800caaa:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800caac:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800caae:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cab2:	2b00      	cmp	r3, #0
 800cab4:	d131      	bne.n	800cb1a <f_open+0x376>
 800cab6:	693b      	ldr	r3, [r7, #16]
 800cab8:	899b      	ldrh	r3, [r3, #12]
 800caba:	461a      	mov	r2, r3
 800cabc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cabe:	fbb3 f1f2 	udiv	r1, r3, r2
 800cac2:	fb01 f202 	mul.w	r2, r1, r2
 800cac6:	1a9b      	subs	r3, r3, r2
 800cac8:	2b00      	cmp	r3, #0
 800caca:	d026      	beq.n	800cb1a <f_open+0x376>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800cacc:	693b      	ldr	r3, [r7, #16]
 800cace:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800cad0:	4618      	mov	r0, r3
 800cad2:	f7fe fbb9 	bl	800b248 <clust2sect>
 800cad6:	6478      	str	r0, [r7, #68]	@ 0x44
 800cad8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cada:	2b00      	cmp	r3, #0
 800cadc:	d103      	bne.n	800cae6 <f_open+0x342>
						res = FR_INT_ERR;
 800cade:	2302      	movs	r3, #2
 800cae0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800cae4:	e019      	b.n	800cb1a <f_open+0x376>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800cae6:	693b      	ldr	r3, [r7, #16]
 800cae8:	899b      	ldrh	r3, [r3, #12]
 800caea:	461a      	mov	r2, r3
 800caec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800caee:	fbb3 f2f2 	udiv	r2, r3, r2
 800caf2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800caf4:	441a      	add	r2, r3
 800caf6:	68fb      	ldr	r3, [r7, #12]
 800caf8:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800cafa:	693b      	ldr	r3, [r7, #16]
 800cafc:	7858      	ldrb	r0, [r3, #1]
 800cafe:	68fb      	ldr	r3, [r7, #12]
 800cb00:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800cb04:	68fb      	ldr	r3, [r7, #12]
 800cb06:	6a1a      	ldr	r2, [r3, #32]
 800cb08:	2301      	movs	r3, #1
 800cb0a:	f7fd fff1 	bl	800aaf0 <disk_read>
 800cb0e:	4603      	mov	r3, r0
 800cb10:	2b00      	cmp	r3, #0
 800cb12:	d002      	beq.n	800cb1a <f_open+0x376>
 800cb14:	2301      	movs	r3, #1
 800cb16:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800cb1a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cb1e:	2b00      	cmp	r3, #0
 800cb20:	d002      	beq.n	800cb28 <f_open+0x384>
 800cb22:	68fb      	ldr	r3, [r7, #12]
 800cb24:	2200      	movs	r2, #0
 800cb26:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800cb28:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800cb2c:	4618      	mov	r0, r3
 800cb2e:	3760      	adds	r7, #96	@ 0x60
 800cb30:	46bd      	mov	sp, r7
 800cb32:	bd80      	pop	{r7, pc}

0800cb34 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800cb34:	b580      	push	{r7, lr}
 800cb36:	b08e      	sub	sp, #56	@ 0x38
 800cb38:	af00      	add	r7, sp, #0
 800cb3a:	60f8      	str	r0, [r7, #12]
 800cb3c:	60b9      	str	r1, [r7, #8]
 800cb3e:	607a      	str	r2, [r7, #4]
 800cb40:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800cb42:	68bb      	ldr	r3, [r7, #8]
 800cb44:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 800cb46:	683b      	ldr	r3, [r7, #0]
 800cb48:	2200      	movs	r2, #0
 800cb4a:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800cb4c:	68fb      	ldr	r3, [r7, #12]
 800cb4e:	f107 0214 	add.w	r2, r7, #20
 800cb52:	4611      	mov	r1, r2
 800cb54:	4618      	mov	r0, r3
 800cb56:	f7ff fda9 	bl	800c6ac <validate>
 800cb5a:	4603      	mov	r3, r0
 800cb5c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800cb60:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800cb64:	2b00      	cmp	r3, #0
 800cb66:	d107      	bne.n	800cb78 <f_read+0x44>
 800cb68:	68fb      	ldr	r3, [r7, #12]
 800cb6a:	7d5b      	ldrb	r3, [r3, #21]
 800cb6c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800cb70:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800cb74:	2b00      	cmp	r3, #0
 800cb76:	d002      	beq.n	800cb7e <f_read+0x4a>
 800cb78:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800cb7c:	e135      	b.n	800cdea <f_read+0x2b6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800cb7e:	68fb      	ldr	r3, [r7, #12]
 800cb80:	7d1b      	ldrb	r3, [r3, #20]
 800cb82:	f003 0301 	and.w	r3, r3, #1
 800cb86:	2b00      	cmp	r3, #0
 800cb88:	d101      	bne.n	800cb8e <f_read+0x5a>
 800cb8a:	2307      	movs	r3, #7
 800cb8c:	e12d      	b.n	800cdea <f_read+0x2b6>
	remain = fp->obj.objsize - fp->fptr;
 800cb8e:	68fb      	ldr	r3, [r7, #12]
 800cb90:	68da      	ldr	r2, [r3, #12]
 800cb92:	68fb      	ldr	r3, [r7, #12]
 800cb94:	699b      	ldr	r3, [r3, #24]
 800cb96:	1ad3      	subs	r3, r2, r3
 800cb98:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800cb9a:	687a      	ldr	r2, [r7, #4]
 800cb9c:	6a3b      	ldr	r3, [r7, #32]
 800cb9e:	429a      	cmp	r2, r3
 800cba0:	f240 811e 	bls.w	800cde0 <f_read+0x2ac>
 800cba4:	6a3b      	ldr	r3, [r7, #32]
 800cba6:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800cba8:	e11a      	b.n	800cde0 <f_read+0x2ac>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800cbaa:	68fb      	ldr	r3, [r7, #12]
 800cbac:	699b      	ldr	r3, [r3, #24]
 800cbae:	697a      	ldr	r2, [r7, #20]
 800cbb0:	8992      	ldrh	r2, [r2, #12]
 800cbb2:	fbb3 f1f2 	udiv	r1, r3, r2
 800cbb6:	fb01 f202 	mul.w	r2, r1, r2
 800cbba:	1a9b      	subs	r3, r3, r2
 800cbbc:	2b00      	cmp	r3, #0
 800cbbe:	f040 80d5 	bne.w	800cd6c <f_read+0x238>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800cbc2:	68fb      	ldr	r3, [r7, #12]
 800cbc4:	699b      	ldr	r3, [r3, #24]
 800cbc6:	697a      	ldr	r2, [r7, #20]
 800cbc8:	8992      	ldrh	r2, [r2, #12]
 800cbca:	fbb3 f3f2 	udiv	r3, r3, r2
 800cbce:	697a      	ldr	r2, [r7, #20]
 800cbd0:	8952      	ldrh	r2, [r2, #10]
 800cbd2:	3a01      	subs	r2, #1
 800cbd4:	4013      	ands	r3, r2
 800cbd6:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800cbd8:	69fb      	ldr	r3, [r7, #28]
 800cbda:	2b00      	cmp	r3, #0
 800cbdc:	d12f      	bne.n	800cc3e <f_read+0x10a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800cbde:	68fb      	ldr	r3, [r7, #12]
 800cbe0:	699b      	ldr	r3, [r3, #24]
 800cbe2:	2b00      	cmp	r3, #0
 800cbe4:	d103      	bne.n	800cbee <f_read+0xba>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800cbe6:	68fb      	ldr	r3, [r7, #12]
 800cbe8:	689b      	ldr	r3, [r3, #8]
 800cbea:	633b      	str	r3, [r7, #48]	@ 0x30
 800cbec:	e013      	b.n	800cc16 <f_read+0xe2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800cbee:	68fb      	ldr	r3, [r7, #12]
 800cbf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cbf2:	2b00      	cmp	r3, #0
 800cbf4:	d007      	beq.n	800cc06 <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800cbf6:	68fb      	ldr	r3, [r7, #12]
 800cbf8:	699b      	ldr	r3, [r3, #24]
 800cbfa:	4619      	mov	r1, r3
 800cbfc:	68f8      	ldr	r0, [r7, #12]
 800cbfe:	f7fe fe2c 	bl	800b85a <clmt_clust>
 800cc02:	6338      	str	r0, [r7, #48]	@ 0x30
 800cc04:	e007      	b.n	800cc16 <f_read+0xe2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800cc06:	68fa      	ldr	r2, [r7, #12]
 800cc08:	68fb      	ldr	r3, [r7, #12]
 800cc0a:	69db      	ldr	r3, [r3, #28]
 800cc0c:	4619      	mov	r1, r3
 800cc0e:	4610      	mov	r0, r2
 800cc10:	f7fe fb39 	bl	800b286 <get_fat>
 800cc14:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800cc16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc18:	2b01      	cmp	r3, #1
 800cc1a:	d804      	bhi.n	800cc26 <f_read+0xf2>
 800cc1c:	68fb      	ldr	r3, [r7, #12]
 800cc1e:	2202      	movs	r2, #2
 800cc20:	755a      	strb	r2, [r3, #21]
 800cc22:	2302      	movs	r3, #2
 800cc24:	e0e1      	b.n	800cdea <f_read+0x2b6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800cc26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc28:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cc2c:	d104      	bne.n	800cc38 <f_read+0x104>
 800cc2e:	68fb      	ldr	r3, [r7, #12]
 800cc30:	2201      	movs	r2, #1
 800cc32:	755a      	strb	r2, [r3, #21]
 800cc34:	2301      	movs	r3, #1
 800cc36:	e0d8      	b.n	800cdea <f_read+0x2b6>
				fp->clust = clst;				/* Update current cluster */
 800cc38:	68fb      	ldr	r3, [r7, #12]
 800cc3a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cc3c:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800cc3e:	697a      	ldr	r2, [r7, #20]
 800cc40:	68fb      	ldr	r3, [r7, #12]
 800cc42:	69db      	ldr	r3, [r3, #28]
 800cc44:	4619      	mov	r1, r3
 800cc46:	4610      	mov	r0, r2
 800cc48:	f7fe fafe 	bl	800b248 <clust2sect>
 800cc4c:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800cc4e:	69bb      	ldr	r3, [r7, #24]
 800cc50:	2b00      	cmp	r3, #0
 800cc52:	d104      	bne.n	800cc5e <f_read+0x12a>
 800cc54:	68fb      	ldr	r3, [r7, #12]
 800cc56:	2202      	movs	r2, #2
 800cc58:	755a      	strb	r2, [r3, #21]
 800cc5a:	2302      	movs	r3, #2
 800cc5c:	e0c5      	b.n	800cdea <f_read+0x2b6>
			sect += csect;
 800cc5e:	69ba      	ldr	r2, [r7, #24]
 800cc60:	69fb      	ldr	r3, [r7, #28]
 800cc62:	4413      	add	r3, r2
 800cc64:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800cc66:	697b      	ldr	r3, [r7, #20]
 800cc68:	899b      	ldrh	r3, [r3, #12]
 800cc6a:	461a      	mov	r2, r3
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	fbb3 f3f2 	udiv	r3, r3, r2
 800cc72:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800cc74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc76:	2b00      	cmp	r3, #0
 800cc78:	d041      	beq.n	800ccfe <f_read+0x1ca>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800cc7a:	69fa      	ldr	r2, [r7, #28]
 800cc7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc7e:	4413      	add	r3, r2
 800cc80:	697a      	ldr	r2, [r7, #20]
 800cc82:	8952      	ldrh	r2, [r2, #10]
 800cc84:	4293      	cmp	r3, r2
 800cc86:	d905      	bls.n	800cc94 <f_read+0x160>
					cc = fs->csize - csect;
 800cc88:	697b      	ldr	r3, [r7, #20]
 800cc8a:	895b      	ldrh	r3, [r3, #10]
 800cc8c:	461a      	mov	r2, r3
 800cc8e:	69fb      	ldr	r3, [r7, #28]
 800cc90:	1ad3      	subs	r3, r2, r3
 800cc92:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800cc94:	697b      	ldr	r3, [r7, #20]
 800cc96:	7858      	ldrb	r0, [r3, #1]
 800cc98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc9a:	69ba      	ldr	r2, [r7, #24]
 800cc9c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800cc9e:	f7fd ff27 	bl	800aaf0 <disk_read>
 800cca2:	4603      	mov	r3, r0
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	d004      	beq.n	800ccb2 <f_read+0x17e>
 800cca8:	68fb      	ldr	r3, [r7, #12]
 800ccaa:	2201      	movs	r2, #1
 800ccac:	755a      	strb	r2, [r3, #21]
 800ccae:	2301      	movs	r3, #1
 800ccb0:	e09b      	b.n	800cdea <f_read+0x2b6>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800ccb2:	68fb      	ldr	r3, [r7, #12]
 800ccb4:	7d1b      	ldrb	r3, [r3, #20]
 800ccb6:	b25b      	sxtb	r3, r3
 800ccb8:	2b00      	cmp	r3, #0
 800ccba:	da18      	bge.n	800ccee <f_read+0x1ba>
 800ccbc:	68fb      	ldr	r3, [r7, #12]
 800ccbe:	6a1a      	ldr	r2, [r3, #32]
 800ccc0:	69bb      	ldr	r3, [r7, #24]
 800ccc2:	1ad3      	subs	r3, r2, r3
 800ccc4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ccc6:	429a      	cmp	r2, r3
 800ccc8:	d911      	bls.n	800ccee <f_read+0x1ba>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800ccca:	68fb      	ldr	r3, [r7, #12]
 800cccc:	6a1a      	ldr	r2, [r3, #32]
 800ccce:	69bb      	ldr	r3, [r7, #24]
 800ccd0:	1ad3      	subs	r3, r2, r3
 800ccd2:	697a      	ldr	r2, [r7, #20]
 800ccd4:	8992      	ldrh	r2, [r2, #12]
 800ccd6:	fb02 f303 	mul.w	r3, r2, r3
 800ccda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ccdc:	18d0      	adds	r0, r2, r3
 800ccde:	68fb      	ldr	r3, [r7, #12]
 800cce0:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800cce4:	697b      	ldr	r3, [r7, #20]
 800cce6:	899b      	ldrh	r3, [r3, #12]
 800cce8:	461a      	mov	r2, r3
 800ccea:	f7fd ffe1 	bl	800acb0 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800ccee:	697b      	ldr	r3, [r7, #20]
 800ccf0:	899b      	ldrh	r3, [r3, #12]
 800ccf2:	461a      	mov	r2, r3
 800ccf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ccf6:	fb02 f303 	mul.w	r3, r2, r3
 800ccfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 800ccfc:	e05c      	b.n	800cdb8 <f_read+0x284>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800ccfe:	68fb      	ldr	r3, [r7, #12]
 800cd00:	6a1b      	ldr	r3, [r3, #32]
 800cd02:	69ba      	ldr	r2, [r7, #24]
 800cd04:	429a      	cmp	r2, r3
 800cd06:	d02e      	beq.n	800cd66 <f_read+0x232>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800cd08:	68fb      	ldr	r3, [r7, #12]
 800cd0a:	7d1b      	ldrb	r3, [r3, #20]
 800cd0c:	b25b      	sxtb	r3, r3
 800cd0e:	2b00      	cmp	r3, #0
 800cd10:	da18      	bge.n	800cd44 <f_read+0x210>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800cd12:	697b      	ldr	r3, [r7, #20]
 800cd14:	7858      	ldrb	r0, [r3, #1]
 800cd16:	68fb      	ldr	r3, [r7, #12]
 800cd18:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800cd1c:	68fb      	ldr	r3, [r7, #12]
 800cd1e:	6a1a      	ldr	r2, [r3, #32]
 800cd20:	2301      	movs	r3, #1
 800cd22:	f7fd ff05 	bl	800ab30 <disk_write>
 800cd26:	4603      	mov	r3, r0
 800cd28:	2b00      	cmp	r3, #0
 800cd2a:	d004      	beq.n	800cd36 <f_read+0x202>
 800cd2c:	68fb      	ldr	r3, [r7, #12]
 800cd2e:	2201      	movs	r2, #1
 800cd30:	755a      	strb	r2, [r3, #21]
 800cd32:	2301      	movs	r3, #1
 800cd34:	e059      	b.n	800cdea <f_read+0x2b6>
					fp->flag &= (BYTE)~FA_DIRTY;
 800cd36:	68fb      	ldr	r3, [r7, #12]
 800cd38:	7d1b      	ldrb	r3, [r3, #20]
 800cd3a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cd3e:	b2da      	uxtb	r2, r3
 800cd40:	68fb      	ldr	r3, [r7, #12]
 800cd42:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800cd44:	697b      	ldr	r3, [r7, #20]
 800cd46:	7858      	ldrb	r0, [r3, #1]
 800cd48:	68fb      	ldr	r3, [r7, #12]
 800cd4a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800cd4e:	2301      	movs	r3, #1
 800cd50:	69ba      	ldr	r2, [r7, #24]
 800cd52:	f7fd fecd 	bl	800aaf0 <disk_read>
 800cd56:	4603      	mov	r3, r0
 800cd58:	2b00      	cmp	r3, #0
 800cd5a:	d004      	beq.n	800cd66 <f_read+0x232>
 800cd5c:	68fb      	ldr	r3, [r7, #12]
 800cd5e:	2201      	movs	r2, #1
 800cd60:	755a      	strb	r2, [r3, #21]
 800cd62:	2301      	movs	r3, #1
 800cd64:	e041      	b.n	800cdea <f_read+0x2b6>
			}
#endif
			fp->sect = sect;
 800cd66:	68fb      	ldr	r3, [r7, #12]
 800cd68:	69ba      	ldr	r2, [r7, #24]
 800cd6a:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800cd6c:	697b      	ldr	r3, [r7, #20]
 800cd6e:	899b      	ldrh	r3, [r3, #12]
 800cd70:	4618      	mov	r0, r3
 800cd72:	68fb      	ldr	r3, [r7, #12]
 800cd74:	699b      	ldr	r3, [r3, #24]
 800cd76:	697a      	ldr	r2, [r7, #20]
 800cd78:	8992      	ldrh	r2, [r2, #12]
 800cd7a:	fbb3 f1f2 	udiv	r1, r3, r2
 800cd7e:	fb01 f202 	mul.w	r2, r1, r2
 800cd82:	1a9b      	subs	r3, r3, r2
 800cd84:	1ac3      	subs	r3, r0, r3
 800cd86:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800cd88:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	429a      	cmp	r2, r3
 800cd8e:	d901      	bls.n	800cd94 <f_read+0x260>
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800cd94:	68fb      	ldr	r3, [r7, #12]
 800cd96:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800cd9a:	68fb      	ldr	r3, [r7, #12]
 800cd9c:	699b      	ldr	r3, [r3, #24]
 800cd9e:	697a      	ldr	r2, [r7, #20]
 800cda0:	8992      	ldrh	r2, [r2, #12]
 800cda2:	fbb3 f0f2 	udiv	r0, r3, r2
 800cda6:	fb00 f202 	mul.w	r2, r0, r2
 800cdaa:	1a9b      	subs	r3, r3, r2
 800cdac:	440b      	add	r3, r1
 800cdae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cdb0:	4619      	mov	r1, r3
 800cdb2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800cdb4:	f7fd ff7c 	bl	800acb0 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800cdb8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cdba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cdbc:	4413      	add	r3, r2
 800cdbe:	627b      	str	r3, [r7, #36]	@ 0x24
 800cdc0:	68fb      	ldr	r3, [r7, #12]
 800cdc2:	699a      	ldr	r2, [r3, #24]
 800cdc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cdc6:	441a      	add	r2, r3
 800cdc8:	68fb      	ldr	r3, [r7, #12]
 800cdca:	619a      	str	r2, [r3, #24]
 800cdcc:	683b      	ldr	r3, [r7, #0]
 800cdce:	681a      	ldr	r2, [r3, #0]
 800cdd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cdd2:	441a      	add	r2, r3
 800cdd4:	683b      	ldr	r3, [r7, #0]
 800cdd6:	601a      	str	r2, [r3, #0]
 800cdd8:	687a      	ldr	r2, [r7, #4]
 800cdda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cddc:	1ad3      	subs	r3, r2, r3
 800cdde:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	2b00      	cmp	r3, #0
 800cde4:	f47f aee1 	bne.w	800cbaa <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800cde8:	2300      	movs	r3, #0
}
 800cdea:	4618      	mov	r0, r3
 800cdec:	3738      	adds	r7, #56	@ 0x38
 800cdee:	46bd      	mov	sp, r7
 800cdf0:	bd80      	pop	{r7, pc}

0800cdf2 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800cdf2:	b580      	push	{r7, lr}
 800cdf4:	b08c      	sub	sp, #48	@ 0x30
 800cdf6:	af00      	add	r7, sp, #0
 800cdf8:	60f8      	str	r0, [r7, #12]
 800cdfa:	60b9      	str	r1, [r7, #8]
 800cdfc:	607a      	str	r2, [r7, #4]
 800cdfe:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800ce00:	68bb      	ldr	r3, [r7, #8]
 800ce02:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800ce04:	683b      	ldr	r3, [r7, #0]
 800ce06:	2200      	movs	r2, #0
 800ce08:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800ce0a:	68fb      	ldr	r3, [r7, #12]
 800ce0c:	f107 0210 	add.w	r2, r7, #16
 800ce10:	4611      	mov	r1, r2
 800ce12:	4618      	mov	r0, r3
 800ce14:	f7ff fc4a 	bl	800c6ac <validate>
 800ce18:	4603      	mov	r3, r0
 800ce1a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800ce1e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ce22:	2b00      	cmp	r3, #0
 800ce24:	d107      	bne.n	800ce36 <f_write+0x44>
 800ce26:	68fb      	ldr	r3, [r7, #12]
 800ce28:	7d5b      	ldrb	r3, [r3, #21]
 800ce2a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800ce2e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ce32:	2b00      	cmp	r3, #0
 800ce34:	d002      	beq.n	800ce3c <f_write+0x4a>
 800ce36:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ce3a:	e16a      	b.n	800d112 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800ce3c:	68fb      	ldr	r3, [r7, #12]
 800ce3e:	7d1b      	ldrb	r3, [r3, #20]
 800ce40:	f003 0302 	and.w	r3, r3, #2
 800ce44:	2b00      	cmp	r3, #0
 800ce46:	d101      	bne.n	800ce4c <f_write+0x5a>
 800ce48:	2307      	movs	r3, #7
 800ce4a:	e162      	b.n	800d112 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800ce4c:	68fb      	ldr	r3, [r7, #12]
 800ce4e:	699a      	ldr	r2, [r3, #24]
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	441a      	add	r2, r3
 800ce54:	68fb      	ldr	r3, [r7, #12]
 800ce56:	699b      	ldr	r3, [r3, #24]
 800ce58:	429a      	cmp	r2, r3
 800ce5a:	f080 814c 	bcs.w	800d0f6 <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800ce5e:	68fb      	ldr	r3, [r7, #12]
 800ce60:	699b      	ldr	r3, [r3, #24]
 800ce62:	43db      	mvns	r3, r3
 800ce64:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800ce66:	e146      	b.n	800d0f6 <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800ce68:	68fb      	ldr	r3, [r7, #12]
 800ce6a:	699b      	ldr	r3, [r3, #24]
 800ce6c:	693a      	ldr	r2, [r7, #16]
 800ce6e:	8992      	ldrh	r2, [r2, #12]
 800ce70:	fbb3 f1f2 	udiv	r1, r3, r2
 800ce74:	fb01 f202 	mul.w	r2, r1, r2
 800ce78:	1a9b      	subs	r3, r3, r2
 800ce7a:	2b00      	cmp	r3, #0
 800ce7c:	f040 80f1 	bne.w	800d062 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800ce80:	68fb      	ldr	r3, [r7, #12]
 800ce82:	699b      	ldr	r3, [r3, #24]
 800ce84:	693a      	ldr	r2, [r7, #16]
 800ce86:	8992      	ldrh	r2, [r2, #12]
 800ce88:	fbb3 f3f2 	udiv	r3, r3, r2
 800ce8c:	693a      	ldr	r2, [r7, #16]
 800ce8e:	8952      	ldrh	r2, [r2, #10]
 800ce90:	3a01      	subs	r2, #1
 800ce92:	4013      	ands	r3, r2
 800ce94:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800ce96:	69bb      	ldr	r3, [r7, #24]
 800ce98:	2b00      	cmp	r3, #0
 800ce9a:	d143      	bne.n	800cf24 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800ce9c:	68fb      	ldr	r3, [r7, #12]
 800ce9e:	699b      	ldr	r3, [r3, #24]
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	d10c      	bne.n	800cebe <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800cea4:	68fb      	ldr	r3, [r7, #12]
 800cea6:	689b      	ldr	r3, [r3, #8]
 800cea8:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800ceaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ceac:	2b00      	cmp	r3, #0
 800ceae:	d11a      	bne.n	800cee6 <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800ceb0:	68fb      	ldr	r3, [r7, #12]
 800ceb2:	2100      	movs	r1, #0
 800ceb4:	4618      	mov	r0, r3
 800ceb6:	f7fe fc38 	bl	800b72a <create_chain>
 800ceba:	62b8      	str	r0, [r7, #40]	@ 0x28
 800cebc:	e013      	b.n	800cee6 <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800cebe:	68fb      	ldr	r3, [r7, #12]
 800cec0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cec2:	2b00      	cmp	r3, #0
 800cec4:	d007      	beq.n	800ced6 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800cec6:	68fb      	ldr	r3, [r7, #12]
 800cec8:	699b      	ldr	r3, [r3, #24]
 800ceca:	4619      	mov	r1, r3
 800cecc:	68f8      	ldr	r0, [r7, #12]
 800cece:	f7fe fcc4 	bl	800b85a <clmt_clust>
 800ced2:	62b8      	str	r0, [r7, #40]	@ 0x28
 800ced4:	e007      	b.n	800cee6 <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800ced6:	68fa      	ldr	r2, [r7, #12]
 800ced8:	68fb      	ldr	r3, [r7, #12]
 800ceda:	69db      	ldr	r3, [r3, #28]
 800cedc:	4619      	mov	r1, r3
 800cede:	4610      	mov	r0, r2
 800cee0:	f7fe fc23 	bl	800b72a <create_chain>
 800cee4:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800cee6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cee8:	2b00      	cmp	r3, #0
 800ceea:	f000 8109 	beq.w	800d100 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800ceee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cef0:	2b01      	cmp	r3, #1
 800cef2:	d104      	bne.n	800cefe <f_write+0x10c>
 800cef4:	68fb      	ldr	r3, [r7, #12]
 800cef6:	2202      	movs	r2, #2
 800cef8:	755a      	strb	r2, [r3, #21]
 800cefa:	2302      	movs	r3, #2
 800cefc:	e109      	b.n	800d112 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800cefe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf00:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cf04:	d104      	bne.n	800cf10 <f_write+0x11e>
 800cf06:	68fb      	ldr	r3, [r7, #12]
 800cf08:	2201      	movs	r2, #1
 800cf0a:	755a      	strb	r2, [r3, #21]
 800cf0c:	2301      	movs	r3, #1
 800cf0e:	e100      	b.n	800d112 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 800cf10:	68fb      	ldr	r3, [r7, #12]
 800cf12:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cf14:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800cf16:	68fb      	ldr	r3, [r7, #12]
 800cf18:	689b      	ldr	r3, [r3, #8]
 800cf1a:	2b00      	cmp	r3, #0
 800cf1c:	d102      	bne.n	800cf24 <f_write+0x132>
 800cf1e:	68fb      	ldr	r3, [r7, #12]
 800cf20:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cf22:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800cf24:	68fb      	ldr	r3, [r7, #12]
 800cf26:	7d1b      	ldrb	r3, [r3, #20]
 800cf28:	b25b      	sxtb	r3, r3
 800cf2a:	2b00      	cmp	r3, #0
 800cf2c:	da18      	bge.n	800cf60 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800cf2e:	693b      	ldr	r3, [r7, #16]
 800cf30:	7858      	ldrb	r0, [r3, #1]
 800cf32:	68fb      	ldr	r3, [r7, #12]
 800cf34:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800cf38:	68fb      	ldr	r3, [r7, #12]
 800cf3a:	6a1a      	ldr	r2, [r3, #32]
 800cf3c:	2301      	movs	r3, #1
 800cf3e:	f7fd fdf7 	bl	800ab30 <disk_write>
 800cf42:	4603      	mov	r3, r0
 800cf44:	2b00      	cmp	r3, #0
 800cf46:	d004      	beq.n	800cf52 <f_write+0x160>
 800cf48:	68fb      	ldr	r3, [r7, #12]
 800cf4a:	2201      	movs	r2, #1
 800cf4c:	755a      	strb	r2, [r3, #21]
 800cf4e:	2301      	movs	r3, #1
 800cf50:	e0df      	b.n	800d112 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 800cf52:	68fb      	ldr	r3, [r7, #12]
 800cf54:	7d1b      	ldrb	r3, [r3, #20]
 800cf56:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cf5a:	b2da      	uxtb	r2, r3
 800cf5c:	68fb      	ldr	r3, [r7, #12]
 800cf5e:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800cf60:	693a      	ldr	r2, [r7, #16]
 800cf62:	68fb      	ldr	r3, [r7, #12]
 800cf64:	69db      	ldr	r3, [r3, #28]
 800cf66:	4619      	mov	r1, r3
 800cf68:	4610      	mov	r0, r2
 800cf6a:	f7fe f96d 	bl	800b248 <clust2sect>
 800cf6e:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800cf70:	697b      	ldr	r3, [r7, #20]
 800cf72:	2b00      	cmp	r3, #0
 800cf74:	d104      	bne.n	800cf80 <f_write+0x18e>
 800cf76:	68fb      	ldr	r3, [r7, #12]
 800cf78:	2202      	movs	r2, #2
 800cf7a:	755a      	strb	r2, [r3, #21]
 800cf7c:	2302      	movs	r3, #2
 800cf7e:	e0c8      	b.n	800d112 <f_write+0x320>
			sect += csect;
 800cf80:	697a      	ldr	r2, [r7, #20]
 800cf82:	69bb      	ldr	r3, [r7, #24]
 800cf84:	4413      	add	r3, r2
 800cf86:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800cf88:	693b      	ldr	r3, [r7, #16]
 800cf8a:	899b      	ldrh	r3, [r3, #12]
 800cf8c:	461a      	mov	r2, r3
 800cf8e:	687b      	ldr	r3, [r7, #4]
 800cf90:	fbb3 f3f2 	udiv	r3, r3, r2
 800cf94:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800cf96:	6a3b      	ldr	r3, [r7, #32]
 800cf98:	2b00      	cmp	r3, #0
 800cf9a:	d043      	beq.n	800d024 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800cf9c:	69ba      	ldr	r2, [r7, #24]
 800cf9e:	6a3b      	ldr	r3, [r7, #32]
 800cfa0:	4413      	add	r3, r2
 800cfa2:	693a      	ldr	r2, [r7, #16]
 800cfa4:	8952      	ldrh	r2, [r2, #10]
 800cfa6:	4293      	cmp	r3, r2
 800cfa8:	d905      	bls.n	800cfb6 <f_write+0x1c4>
					cc = fs->csize - csect;
 800cfaa:	693b      	ldr	r3, [r7, #16]
 800cfac:	895b      	ldrh	r3, [r3, #10]
 800cfae:	461a      	mov	r2, r3
 800cfb0:	69bb      	ldr	r3, [r7, #24]
 800cfb2:	1ad3      	subs	r3, r2, r3
 800cfb4:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800cfb6:	693b      	ldr	r3, [r7, #16]
 800cfb8:	7858      	ldrb	r0, [r3, #1]
 800cfba:	6a3b      	ldr	r3, [r7, #32]
 800cfbc:	697a      	ldr	r2, [r7, #20]
 800cfbe:	69f9      	ldr	r1, [r7, #28]
 800cfc0:	f7fd fdb6 	bl	800ab30 <disk_write>
 800cfc4:	4603      	mov	r3, r0
 800cfc6:	2b00      	cmp	r3, #0
 800cfc8:	d004      	beq.n	800cfd4 <f_write+0x1e2>
 800cfca:	68fb      	ldr	r3, [r7, #12]
 800cfcc:	2201      	movs	r2, #1
 800cfce:	755a      	strb	r2, [r3, #21]
 800cfd0:	2301      	movs	r3, #1
 800cfd2:	e09e      	b.n	800d112 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800cfd4:	68fb      	ldr	r3, [r7, #12]
 800cfd6:	6a1a      	ldr	r2, [r3, #32]
 800cfd8:	697b      	ldr	r3, [r7, #20]
 800cfda:	1ad3      	subs	r3, r2, r3
 800cfdc:	6a3a      	ldr	r2, [r7, #32]
 800cfde:	429a      	cmp	r2, r3
 800cfe0:	d918      	bls.n	800d014 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800cfe2:	68fb      	ldr	r3, [r7, #12]
 800cfe4:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 800cfe8:	68fb      	ldr	r3, [r7, #12]
 800cfea:	6a1a      	ldr	r2, [r3, #32]
 800cfec:	697b      	ldr	r3, [r7, #20]
 800cfee:	1ad3      	subs	r3, r2, r3
 800cff0:	693a      	ldr	r2, [r7, #16]
 800cff2:	8992      	ldrh	r2, [r2, #12]
 800cff4:	fb02 f303 	mul.w	r3, r2, r3
 800cff8:	69fa      	ldr	r2, [r7, #28]
 800cffa:	18d1      	adds	r1, r2, r3
 800cffc:	693b      	ldr	r3, [r7, #16]
 800cffe:	899b      	ldrh	r3, [r3, #12]
 800d000:	461a      	mov	r2, r3
 800d002:	f7fd fe55 	bl	800acb0 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800d006:	68fb      	ldr	r3, [r7, #12]
 800d008:	7d1b      	ldrb	r3, [r3, #20]
 800d00a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d00e:	b2da      	uxtb	r2, r3
 800d010:	68fb      	ldr	r3, [r7, #12]
 800d012:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800d014:	693b      	ldr	r3, [r7, #16]
 800d016:	899b      	ldrh	r3, [r3, #12]
 800d018:	461a      	mov	r2, r3
 800d01a:	6a3b      	ldr	r3, [r7, #32]
 800d01c:	fb02 f303 	mul.w	r3, r2, r3
 800d020:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 800d022:	e04b      	b.n	800d0bc <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800d024:	68fb      	ldr	r3, [r7, #12]
 800d026:	6a1b      	ldr	r3, [r3, #32]
 800d028:	697a      	ldr	r2, [r7, #20]
 800d02a:	429a      	cmp	r2, r3
 800d02c:	d016      	beq.n	800d05c <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 800d02e:	68fb      	ldr	r3, [r7, #12]
 800d030:	699a      	ldr	r2, [r3, #24]
 800d032:	68fb      	ldr	r3, [r7, #12]
 800d034:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800d036:	429a      	cmp	r2, r3
 800d038:	d210      	bcs.n	800d05c <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800d03a:	693b      	ldr	r3, [r7, #16]
 800d03c:	7858      	ldrb	r0, [r3, #1]
 800d03e:	68fb      	ldr	r3, [r7, #12]
 800d040:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d044:	2301      	movs	r3, #1
 800d046:	697a      	ldr	r2, [r7, #20]
 800d048:	f7fd fd52 	bl	800aaf0 <disk_read>
 800d04c:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800d04e:	2b00      	cmp	r3, #0
 800d050:	d004      	beq.n	800d05c <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 800d052:	68fb      	ldr	r3, [r7, #12]
 800d054:	2201      	movs	r2, #1
 800d056:	755a      	strb	r2, [r3, #21]
 800d058:	2301      	movs	r3, #1
 800d05a:	e05a      	b.n	800d112 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 800d05c:	68fb      	ldr	r3, [r7, #12]
 800d05e:	697a      	ldr	r2, [r7, #20]
 800d060:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800d062:	693b      	ldr	r3, [r7, #16]
 800d064:	899b      	ldrh	r3, [r3, #12]
 800d066:	4618      	mov	r0, r3
 800d068:	68fb      	ldr	r3, [r7, #12]
 800d06a:	699b      	ldr	r3, [r3, #24]
 800d06c:	693a      	ldr	r2, [r7, #16]
 800d06e:	8992      	ldrh	r2, [r2, #12]
 800d070:	fbb3 f1f2 	udiv	r1, r3, r2
 800d074:	fb01 f202 	mul.w	r2, r1, r2
 800d078:	1a9b      	subs	r3, r3, r2
 800d07a:	1ac3      	subs	r3, r0, r3
 800d07c:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800d07e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	429a      	cmp	r2, r3
 800d084:	d901      	bls.n	800d08a <f_write+0x298>
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800d08a:	68fb      	ldr	r3, [r7, #12]
 800d08c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d090:	68fb      	ldr	r3, [r7, #12]
 800d092:	699b      	ldr	r3, [r3, #24]
 800d094:	693a      	ldr	r2, [r7, #16]
 800d096:	8992      	ldrh	r2, [r2, #12]
 800d098:	fbb3 f0f2 	udiv	r0, r3, r2
 800d09c:	fb00 f202 	mul.w	r2, r0, r2
 800d0a0:	1a9b      	subs	r3, r3, r2
 800d0a2:	440b      	add	r3, r1
 800d0a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d0a6:	69f9      	ldr	r1, [r7, #28]
 800d0a8:	4618      	mov	r0, r3
 800d0aa:	f7fd fe01 	bl	800acb0 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800d0ae:	68fb      	ldr	r3, [r7, #12]
 800d0b0:	7d1b      	ldrb	r3, [r3, #20]
 800d0b2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d0b6:	b2da      	uxtb	r2, r3
 800d0b8:	68fb      	ldr	r3, [r7, #12]
 800d0ba:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800d0bc:	69fa      	ldr	r2, [r7, #28]
 800d0be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0c0:	4413      	add	r3, r2
 800d0c2:	61fb      	str	r3, [r7, #28]
 800d0c4:	68fb      	ldr	r3, [r7, #12]
 800d0c6:	699a      	ldr	r2, [r3, #24]
 800d0c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0ca:	441a      	add	r2, r3
 800d0cc:	68fb      	ldr	r3, [r7, #12]
 800d0ce:	619a      	str	r2, [r3, #24]
 800d0d0:	68fb      	ldr	r3, [r7, #12]
 800d0d2:	68da      	ldr	r2, [r3, #12]
 800d0d4:	68fb      	ldr	r3, [r7, #12]
 800d0d6:	699b      	ldr	r3, [r3, #24]
 800d0d8:	429a      	cmp	r2, r3
 800d0da:	bf38      	it	cc
 800d0dc:	461a      	movcc	r2, r3
 800d0de:	68fb      	ldr	r3, [r7, #12]
 800d0e0:	60da      	str	r2, [r3, #12]
 800d0e2:	683b      	ldr	r3, [r7, #0]
 800d0e4:	681a      	ldr	r2, [r3, #0]
 800d0e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0e8:	441a      	add	r2, r3
 800d0ea:	683b      	ldr	r3, [r7, #0]
 800d0ec:	601a      	str	r2, [r3, #0]
 800d0ee:	687a      	ldr	r2, [r7, #4]
 800d0f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0f2:	1ad3      	subs	r3, r2, r3
 800d0f4:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	2b00      	cmp	r3, #0
 800d0fa:	f47f aeb5 	bne.w	800ce68 <f_write+0x76>
 800d0fe:	e000      	b.n	800d102 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800d100:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800d102:	68fb      	ldr	r3, [r7, #12]
 800d104:	7d1b      	ldrb	r3, [r3, #20]
 800d106:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d10a:	b2da      	uxtb	r2, r3
 800d10c:	68fb      	ldr	r3, [r7, #12]
 800d10e:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800d110:	2300      	movs	r3, #0
}
 800d112:	4618      	mov	r0, r3
 800d114:	3730      	adds	r7, #48	@ 0x30
 800d116:	46bd      	mov	sp, r7
 800d118:	bd80      	pop	{r7, pc}

0800d11a <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800d11a:	b580      	push	{r7, lr}
 800d11c:	b086      	sub	sp, #24
 800d11e:	af00      	add	r7, sp, #0
 800d120:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	f107 0208 	add.w	r2, r7, #8
 800d128:	4611      	mov	r1, r2
 800d12a:	4618      	mov	r0, r3
 800d12c:	f7ff fabe 	bl	800c6ac <validate>
 800d130:	4603      	mov	r3, r0
 800d132:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800d134:	7dfb      	ldrb	r3, [r7, #23]
 800d136:	2b00      	cmp	r3, #0
 800d138:	d168      	bne.n	800d20c <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	7d1b      	ldrb	r3, [r3, #20]
 800d13e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d142:	2b00      	cmp	r3, #0
 800d144:	d062      	beq.n	800d20c <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	7d1b      	ldrb	r3, [r3, #20]
 800d14a:	b25b      	sxtb	r3, r3
 800d14c:	2b00      	cmp	r3, #0
 800d14e:	da15      	bge.n	800d17c <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800d150:	68bb      	ldr	r3, [r7, #8]
 800d152:	7858      	ldrb	r0, [r3, #1]
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	6a1a      	ldr	r2, [r3, #32]
 800d15e:	2301      	movs	r3, #1
 800d160:	f7fd fce6 	bl	800ab30 <disk_write>
 800d164:	4603      	mov	r3, r0
 800d166:	2b00      	cmp	r3, #0
 800d168:	d001      	beq.n	800d16e <f_sync+0x54>
 800d16a:	2301      	movs	r3, #1
 800d16c:	e04f      	b.n	800d20e <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800d16e:	687b      	ldr	r3, [r7, #4]
 800d170:	7d1b      	ldrb	r3, [r3, #20]
 800d172:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d176:	b2da      	uxtb	r2, r3
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800d17c:	f7fd fb0c 	bl	800a798 <get_fattime>
 800d180:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800d182:	68ba      	ldr	r2, [r7, #8]
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d188:	4619      	mov	r1, r3
 800d18a:	4610      	mov	r0, r2
 800d18c:	f7fd ffbe 	bl	800b10c <move_window>
 800d190:	4603      	mov	r3, r0
 800d192:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800d194:	7dfb      	ldrb	r3, [r7, #23]
 800d196:	2b00      	cmp	r3, #0
 800d198:	d138      	bne.n	800d20c <f_sync+0xf2>
					dir = fp->dir_ptr;
 800d19a:	687b      	ldr	r3, [r7, #4]
 800d19c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d19e:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800d1a0:	68fb      	ldr	r3, [r7, #12]
 800d1a2:	330b      	adds	r3, #11
 800d1a4:	781a      	ldrb	r2, [r3, #0]
 800d1a6:	68fb      	ldr	r3, [r7, #12]
 800d1a8:	330b      	adds	r3, #11
 800d1aa:	f042 0220 	orr.w	r2, r2, #32
 800d1ae:	b2d2      	uxtb	r2, r2
 800d1b0:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800d1b2:	687b      	ldr	r3, [r7, #4]
 800d1b4:	6818      	ldr	r0, [r3, #0]
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	689b      	ldr	r3, [r3, #8]
 800d1ba:	461a      	mov	r2, r3
 800d1bc:	68f9      	ldr	r1, [r7, #12]
 800d1be:	f7fe fd49 	bl	800bc54 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800d1c2:	68fb      	ldr	r3, [r7, #12]
 800d1c4:	f103 021c 	add.w	r2, r3, #28
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	68db      	ldr	r3, [r3, #12]
 800d1cc:	4619      	mov	r1, r3
 800d1ce:	4610      	mov	r0, r2
 800d1d0:	f7fd fd42 	bl	800ac58 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800d1d4:	68fb      	ldr	r3, [r7, #12]
 800d1d6:	3316      	adds	r3, #22
 800d1d8:	6939      	ldr	r1, [r7, #16]
 800d1da:	4618      	mov	r0, r3
 800d1dc:	f7fd fd3c 	bl	800ac58 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800d1e0:	68fb      	ldr	r3, [r7, #12]
 800d1e2:	3312      	adds	r3, #18
 800d1e4:	2100      	movs	r1, #0
 800d1e6:	4618      	mov	r0, r3
 800d1e8:	f7fd fd1b 	bl	800ac22 <st_word>
					fs->wflag = 1;
 800d1ec:	68bb      	ldr	r3, [r7, #8]
 800d1ee:	2201      	movs	r2, #1
 800d1f0:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800d1f2:	68bb      	ldr	r3, [r7, #8]
 800d1f4:	4618      	mov	r0, r3
 800d1f6:	f7fd ffb7 	bl	800b168 <sync_fs>
 800d1fa:	4603      	mov	r3, r0
 800d1fc:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	7d1b      	ldrb	r3, [r3, #20]
 800d202:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d206:	b2da      	uxtb	r2, r3
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800d20c:	7dfb      	ldrb	r3, [r7, #23]
}
 800d20e:	4618      	mov	r0, r3
 800d210:	3718      	adds	r7, #24
 800d212:	46bd      	mov	sp, r7
 800d214:	bd80      	pop	{r7, pc}

0800d216 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800d216:	b580      	push	{r7, lr}
 800d218:	b084      	sub	sp, #16
 800d21a:	af00      	add	r7, sp, #0
 800d21c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800d21e:	6878      	ldr	r0, [r7, #4]
 800d220:	f7ff ff7b 	bl	800d11a <f_sync>
 800d224:	4603      	mov	r3, r0
 800d226:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800d228:	7bfb      	ldrb	r3, [r7, #15]
 800d22a:	2b00      	cmp	r3, #0
 800d22c:	d118      	bne.n	800d260 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	f107 0208 	add.w	r2, r7, #8
 800d234:	4611      	mov	r1, r2
 800d236:	4618      	mov	r0, r3
 800d238:	f7ff fa38 	bl	800c6ac <validate>
 800d23c:	4603      	mov	r3, r0
 800d23e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800d240:	7bfb      	ldrb	r3, [r7, #15]
 800d242:	2b00      	cmp	r3, #0
 800d244:	d10c      	bne.n	800d260 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800d246:	687b      	ldr	r3, [r7, #4]
 800d248:	691b      	ldr	r3, [r3, #16]
 800d24a:	4618      	mov	r0, r3
 800d24c:	f7fd feba 	bl	800afc4 <dec_lock>
 800d250:	4603      	mov	r3, r0
 800d252:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800d254:	7bfb      	ldrb	r3, [r7, #15]
 800d256:	2b00      	cmp	r3, #0
 800d258:	d102      	bne.n	800d260 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	2200      	movs	r2, #0
 800d25e:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800d260:	7bfb      	ldrb	r3, [r7, #15]
}
 800d262:	4618      	mov	r0, r3
 800d264:	3710      	adds	r7, #16
 800d266:	46bd      	mov	sp, r7
 800d268:	bd80      	pop	{r7, pc}

0800d26a <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800d26a:	b580      	push	{r7, lr}
 800d26c:	b090      	sub	sp, #64	@ 0x40
 800d26e:	af00      	add	r7, sp, #0
 800d270:	6078      	str	r0, [r7, #4]
 800d272:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	f107 0208 	add.w	r2, r7, #8
 800d27a:	4611      	mov	r1, r2
 800d27c:	4618      	mov	r0, r3
 800d27e:	f7ff fa15 	bl	800c6ac <validate>
 800d282:	4603      	mov	r3, r0
 800d284:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800d288:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800d28c:	2b00      	cmp	r3, #0
 800d28e:	d103      	bne.n	800d298 <f_lseek+0x2e>
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	7d5b      	ldrb	r3, [r3, #21]
 800d294:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800d298:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800d29c:	2b00      	cmp	r3, #0
 800d29e:	d002      	beq.n	800d2a6 <f_lseek+0x3c>
 800d2a0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800d2a4:	e201      	b.n	800d6aa <f_lseek+0x440>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d2aa:	2b00      	cmp	r3, #0
 800d2ac:	f000 80d9 	beq.w	800d462 <f_lseek+0x1f8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800d2b0:	683b      	ldr	r3, [r7, #0]
 800d2b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d2b6:	d15a      	bne.n	800d36e <f_lseek+0x104>
			tbl = fp->cltbl;
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d2bc:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800d2be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2c0:	1d1a      	adds	r2, r3, #4
 800d2c2:	627a      	str	r2, [r7, #36]	@ 0x24
 800d2c4:	681b      	ldr	r3, [r3, #0]
 800d2c6:	617b      	str	r3, [r7, #20]
 800d2c8:	2302      	movs	r3, #2
 800d2ca:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	689b      	ldr	r3, [r3, #8]
 800d2d0:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 800d2d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d2d4:	2b00      	cmp	r3, #0
 800d2d6:	d03a      	beq.n	800d34e <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800d2d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d2da:	613b      	str	r3, [r7, #16]
 800d2dc:	2300      	movs	r3, #0
 800d2de:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d2e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d2e2:	3302      	adds	r3, #2
 800d2e4:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 800d2e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d2e8:	60fb      	str	r3, [r7, #12]
 800d2ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d2ec:	3301      	adds	r3, #1
 800d2ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d2f4:	4618      	mov	r0, r3
 800d2f6:	f7fd ffc6 	bl	800b286 <get_fat>
 800d2fa:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800d2fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d2fe:	2b01      	cmp	r3, #1
 800d300:	d804      	bhi.n	800d30c <f_lseek+0xa2>
 800d302:	687b      	ldr	r3, [r7, #4]
 800d304:	2202      	movs	r2, #2
 800d306:	755a      	strb	r2, [r3, #21]
 800d308:	2302      	movs	r3, #2
 800d30a:	e1ce      	b.n	800d6aa <f_lseek+0x440>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800d30c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d30e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d312:	d104      	bne.n	800d31e <f_lseek+0xb4>
 800d314:	687b      	ldr	r3, [r7, #4]
 800d316:	2201      	movs	r2, #1
 800d318:	755a      	strb	r2, [r3, #21]
 800d31a:	2301      	movs	r3, #1
 800d31c:	e1c5      	b.n	800d6aa <f_lseek+0x440>
					} while (cl == pcl + 1);
 800d31e:	68fb      	ldr	r3, [r7, #12]
 800d320:	3301      	adds	r3, #1
 800d322:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d324:	429a      	cmp	r2, r3
 800d326:	d0de      	beq.n	800d2e6 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800d328:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d32a:	697b      	ldr	r3, [r7, #20]
 800d32c:	429a      	cmp	r2, r3
 800d32e:	d809      	bhi.n	800d344 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 800d330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d332:	1d1a      	adds	r2, r3, #4
 800d334:	627a      	str	r2, [r7, #36]	@ 0x24
 800d336:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d338:	601a      	str	r2, [r3, #0]
 800d33a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d33c:	1d1a      	adds	r2, r3, #4
 800d33e:	627a      	str	r2, [r7, #36]	@ 0x24
 800d340:	693a      	ldr	r2, [r7, #16]
 800d342:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800d344:	68bb      	ldr	r3, [r7, #8]
 800d346:	699b      	ldr	r3, [r3, #24]
 800d348:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d34a:	429a      	cmp	r2, r3
 800d34c:	d3c4      	bcc.n	800d2d8 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d352:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d354:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800d356:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d358:	697b      	ldr	r3, [r7, #20]
 800d35a:	429a      	cmp	r2, r3
 800d35c:	d803      	bhi.n	800d366 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 800d35e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d360:	2200      	movs	r2, #0
 800d362:	601a      	str	r2, [r3, #0]
 800d364:	e19f      	b.n	800d6a6 <f_lseek+0x43c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800d366:	2311      	movs	r3, #17
 800d368:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800d36c:	e19b      	b.n	800d6a6 <f_lseek+0x43c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800d36e:	687b      	ldr	r3, [r7, #4]
 800d370:	68db      	ldr	r3, [r3, #12]
 800d372:	683a      	ldr	r2, [r7, #0]
 800d374:	429a      	cmp	r2, r3
 800d376:	d902      	bls.n	800d37e <f_lseek+0x114>
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	68db      	ldr	r3, [r3, #12]
 800d37c:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	683a      	ldr	r2, [r7, #0]
 800d382:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800d384:	683b      	ldr	r3, [r7, #0]
 800d386:	2b00      	cmp	r3, #0
 800d388:	f000 818d 	beq.w	800d6a6 <f_lseek+0x43c>
				fp->clust = clmt_clust(fp, ofs - 1);
 800d38c:	683b      	ldr	r3, [r7, #0]
 800d38e:	3b01      	subs	r3, #1
 800d390:	4619      	mov	r1, r3
 800d392:	6878      	ldr	r0, [r7, #4]
 800d394:	f7fe fa61 	bl	800b85a <clmt_clust>
 800d398:	4602      	mov	r2, r0
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800d39e:	68ba      	ldr	r2, [r7, #8]
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	69db      	ldr	r3, [r3, #28]
 800d3a4:	4619      	mov	r1, r3
 800d3a6:	4610      	mov	r0, r2
 800d3a8:	f7fd ff4e 	bl	800b248 <clust2sect>
 800d3ac:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800d3ae:	69bb      	ldr	r3, [r7, #24]
 800d3b0:	2b00      	cmp	r3, #0
 800d3b2:	d104      	bne.n	800d3be <f_lseek+0x154>
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	2202      	movs	r2, #2
 800d3b8:	755a      	strb	r2, [r3, #21]
 800d3ba:	2302      	movs	r3, #2
 800d3bc:	e175      	b.n	800d6aa <f_lseek+0x440>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800d3be:	683b      	ldr	r3, [r7, #0]
 800d3c0:	3b01      	subs	r3, #1
 800d3c2:	68ba      	ldr	r2, [r7, #8]
 800d3c4:	8992      	ldrh	r2, [r2, #12]
 800d3c6:	fbb3 f3f2 	udiv	r3, r3, r2
 800d3ca:	68ba      	ldr	r2, [r7, #8]
 800d3cc:	8952      	ldrh	r2, [r2, #10]
 800d3ce:	3a01      	subs	r2, #1
 800d3d0:	4013      	ands	r3, r2
 800d3d2:	69ba      	ldr	r2, [r7, #24]
 800d3d4:	4413      	add	r3, r2
 800d3d6:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	699b      	ldr	r3, [r3, #24]
 800d3dc:	68ba      	ldr	r2, [r7, #8]
 800d3de:	8992      	ldrh	r2, [r2, #12]
 800d3e0:	fbb3 f1f2 	udiv	r1, r3, r2
 800d3e4:	fb01 f202 	mul.w	r2, r1, r2
 800d3e8:	1a9b      	subs	r3, r3, r2
 800d3ea:	2b00      	cmp	r3, #0
 800d3ec:	f000 815b 	beq.w	800d6a6 <f_lseek+0x43c>
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	6a1b      	ldr	r3, [r3, #32]
 800d3f4:	69ba      	ldr	r2, [r7, #24]
 800d3f6:	429a      	cmp	r2, r3
 800d3f8:	f000 8155 	beq.w	800d6a6 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	7d1b      	ldrb	r3, [r3, #20]
 800d400:	b25b      	sxtb	r3, r3
 800d402:	2b00      	cmp	r3, #0
 800d404:	da18      	bge.n	800d438 <f_lseek+0x1ce>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d406:	68bb      	ldr	r3, [r7, #8]
 800d408:	7858      	ldrb	r0, [r3, #1]
 800d40a:	687b      	ldr	r3, [r7, #4]
 800d40c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	6a1a      	ldr	r2, [r3, #32]
 800d414:	2301      	movs	r3, #1
 800d416:	f7fd fb8b 	bl	800ab30 <disk_write>
 800d41a:	4603      	mov	r3, r0
 800d41c:	2b00      	cmp	r3, #0
 800d41e:	d004      	beq.n	800d42a <f_lseek+0x1c0>
 800d420:	687b      	ldr	r3, [r7, #4]
 800d422:	2201      	movs	r2, #1
 800d424:	755a      	strb	r2, [r3, #21]
 800d426:	2301      	movs	r3, #1
 800d428:	e13f      	b.n	800d6aa <f_lseek+0x440>
						fp->flag &= (BYTE)~FA_DIRTY;
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	7d1b      	ldrb	r3, [r3, #20]
 800d42e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d432:	b2da      	uxtb	r2, r3
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800d438:	68bb      	ldr	r3, [r7, #8]
 800d43a:	7858      	ldrb	r0, [r3, #1]
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d442:	2301      	movs	r3, #1
 800d444:	69ba      	ldr	r2, [r7, #24]
 800d446:	f7fd fb53 	bl	800aaf0 <disk_read>
 800d44a:	4603      	mov	r3, r0
 800d44c:	2b00      	cmp	r3, #0
 800d44e:	d004      	beq.n	800d45a <f_lseek+0x1f0>
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	2201      	movs	r2, #1
 800d454:	755a      	strb	r2, [r3, #21]
 800d456:	2301      	movs	r3, #1
 800d458:	e127      	b.n	800d6aa <f_lseek+0x440>
#endif
					fp->sect = dsc;
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	69ba      	ldr	r2, [r7, #24]
 800d45e:	621a      	str	r2, [r3, #32]
 800d460:	e121      	b.n	800d6a6 <f_lseek+0x43c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800d462:	687b      	ldr	r3, [r7, #4]
 800d464:	68db      	ldr	r3, [r3, #12]
 800d466:	683a      	ldr	r2, [r7, #0]
 800d468:	429a      	cmp	r2, r3
 800d46a:	d908      	bls.n	800d47e <f_lseek+0x214>
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	7d1b      	ldrb	r3, [r3, #20]
 800d470:	f003 0302 	and.w	r3, r3, #2
 800d474:	2b00      	cmp	r3, #0
 800d476:	d102      	bne.n	800d47e <f_lseek+0x214>
			ofs = fp->obj.objsize;
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	68db      	ldr	r3, [r3, #12]
 800d47c:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	699b      	ldr	r3, [r3, #24]
 800d482:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800d484:	2300      	movs	r3, #0
 800d486:	637b      	str	r3, [r7, #52]	@ 0x34
 800d488:	687b      	ldr	r3, [r7, #4]
 800d48a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d48c:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800d48e:	683b      	ldr	r3, [r7, #0]
 800d490:	2b00      	cmp	r3, #0
 800d492:	f000 80b5 	beq.w	800d600 <f_lseek+0x396>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800d496:	68bb      	ldr	r3, [r7, #8]
 800d498:	895b      	ldrh	r3, [r3, #10]
 800d49a:	461a      	mov	r2, r3
 800d49c:	68bb      	ldr	r3, [r7, #8]
 800d49e:	899b      	ldrh	r3, [r3, #12]
 800d4a0:	fb02 f303 	mul.w	r3, r2, r3
 800d4a4:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800d4a6:	6a3b      	ldr	r3, [r7, #32]
 800d4a8:	2b00      	cmp	r3, #0
 800d4aa:	d01b      	beq.n	800d4e4 <f_lseek+0x27a>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800d4ac:	683b      	ldr	r3, [r7, #0]
 800d4ae:	1e5a      	subs	r2, r3, #1
 800d4b0:	69fb      	ldr	r3, [r7, #28]
 800d4b2:	fbb2 f2f3 	udiv	r2, r2, r3
 800d4b6:	6a3b      	ldr	r3, [r7, #32]
 800d4b8:	1e59      	subs	r1, r3, #1
 800d4ba:	69fb      	ldr	r3, [r7, #28]
 800d4bc:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800d4c0:	429a      	cmp	r2, r3
 800d4c2:	d30f      	bcc.n	800d4e4 <f_lseek+0x27a>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800d4c4:	6a3b      	ldr	r3, [r7, #32]
 800d4c6:	1e5a      	subs	r2, r3, #1
 800d4c8:	69fb      	ldr	r3, [r7, #28]
 800d4ca:	425b      	negs	r3, r3
 800d4cc:	401a      	ands	r2, r3
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800d4d2:	687b      	ldr	r3, [r7, #4]
 800d4d4:	699b      	ldr	r3, [r3, #24]
 800d4d6:	683a      	ldr	r2, [r7, #0]
 800d4d8:	1ad3      	subs	r3, r2, r3
 800d4da:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	69db      	ldr	r3, [r3, #28]
 800d4e0:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d4e2:	e022      	b.n	800d52a <f_lseek+0x2c0>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800d4e4:	687b      	ldr	r3, [r7, #4]
 800d4e6:	689b      	ldr	r3, [r3, #8]
 800d4e8:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800d4ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	d119      	bne.n	800d524 <f_lseek+0x2ba>
					clst = create_chain(&fp->obj, 0);
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	2100      	movs	r1, #0
 800d4f4:	4618      	mov	r0, r3
 800d4f6:	f7fe f918 	bl	800b72a <create_chain>
 800d4fa:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800d4fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d4fe:	2b01      	cmp	r3, #1
 800d500:	d104      	bne.n	800d50c <f_lseek+0x2a2>
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	2202      	movs	r2, #2
 800d506:	755a      	strb	r2, [r3, #21]
 800d508:	2302      	movs	r3, #2
 800d50a:	e0ce      	b.n	800d6aa <f_lseek+0x440>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800d50c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d50e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d512:	d104      	bne.n	800d51e <f_lseek+0x2b4>
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	2201      	movs	r2, #1
 800d518:	755a      	strb	r2, [r3, #21]
 800d51a:	2301      	movs	r3, #1
 800d51c:	e0c5      	b.n	800d6aa <f_lseek+0x440>
					fp->obj.sclust = clst;
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d522:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d528:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800d52a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d52c:	2b00      	cmp	r3, #0
 800d52e:	d067      	beq.n	800d600 <f_lseek+0x396>
				while (ofs > bcs) {						/* Cluster following loop */
 800d530:	e03a      	b.n	800d5a8 <f_lseek+0x33e>
					ofs -= bcs; fp->fptr += bcs;
 800d532:	683a      	ldr	r2, [r7, #0]
 800d534:	69fb      	ldr	r3, [r7, #28]
 800d536:	1ad3      	subs	r3, r2, r3
 800d538:	603b      	str	r3, [r7, #0]
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	699a      	ldr	r2, [r3, #24]
 800d53e:	69fb      	ldr	r3, [r7, #28]
 800d540:	441a      	add	r2, r3
 800d542:	687b      	ldr	r3, [r7, #4]
 800d544:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	7d1b      	ldrb	r3, [r3, #20]
 800d54a:	f003 0302 	and.w	r3, r3, #2
 800d54e:	2b00      	cmp	r3, #0
 800d550:	d00b      	beq.n	800d56a <f_lseek+0x300>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800d556:	4618      	mov	r0, r3
 800d558:	f7fe f8e7 	bl	800b72a <create_chain>
 800d55c:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800d55e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d560:	2b00      	cmp	r3, #0
 800d562:	d108      	bne.n	800d576 <f_lseek+0x30c>
							ofs = 0; break;
 800d564:	2300      	movs	r3, #0
 800d566:	603b      	str	r3, [r7, #0]
 800d568:	e022      	b.n	800d5b0 <f_lseek+0x346>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800d56e:	4618      	mov	r0, r3
 800d570:	f7fd fe89 	bl	800b286 <get_fat>
 800d574:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800d576:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d578:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d57c:	d104      	bne.n	800d588 <f_lseek+0x31e>
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	2201      	movs	r2, #1
 800d582:	755a      	strb	r2, [r3, #21]
 800d584:	2301      	movs	r3, #1
 800d586:	e090      	b.n	800d6aa <f_lseek+0x440>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800d588:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d58a:	2b01      	cmp	r3, #1
 800d58c:	d904      	bls.n	800d598 <f_lseek+0x32e>
 800d58e:	68bb      	ldr	r3, [r7, #8]
 800d590:	699b      	ldr	r3, [r3, #24]
 800d592:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d594:	429a      	cmp	r2, r3
 800d596:	d304      	bcc.n	800d5a2 <f_lseek+0x338>
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	2202      	movs	r2, #2
 800d59c:	755a      	strb	r2, [r3, #21]
 800d59e:	2302      	movs	r3, #2
 800d5a0:	e083      	b.n	800d6aa <f_lseek+0x440>
					fp->clust = clst;
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d5a6:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800d5a8:	683a      	ldr	r2, [r7, #0]
 800d5aa:	69fb      	ldr	r3, [r7, #28]
 800d5ac:	429a      	cmp	r2, r3
 800d5ae:	d8c0      	bhi.n	800d532 <f_lseek+0x2c8>
				}
				fp->fptr += ofs;
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	699a      	ldr	r2, [r3, #24]
 800d5b4:	683b      	ldr	r3, [r7, #0]
 800d5b6:	441a      	add	r2, r3
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800d5bc:	68bb      	ldr	r3, [r7, #8]
 800d5be:	899b      	ldrh	r3, [r3, #12]
 800d5c0:	461a      	mov	r2, r3
 800d5c2:	683b      	ldr	r3, [r7, #0]
 800d5c4:	fbb3 f1f2 	udiv	r1, r3, r2
 800d5c8:	fb01 f202 	mul.w	r2, r1, r2
 800d5cc:	1a9b      	subs	r3, r3, r2
 800d5ce:	2b00      	cmp	r3, #0
 800d5d0:	d016      	beq.n	800d600 <f_lseek+0x396>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800d5d2:	68bb      	ldr	r3, [r7, #8]
 800d5d4:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800d5d6:	4618      	mov	r0, r3
 800d5d8:	f7fd fe36 	bl	800b248 <clust2sect>
 800d5dc:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800d5de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d5e0:	2b00      	cmp	r3, #0
 800d5e2:	d104      	bne.n	800d5ee <f_lseek+0x384>
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	2202      	movs	r2, #2
 800d5e8:	755a      	strb	r2, [r3, #21]
 800d5ea:	2302      	movs	r3, #2
 800d5ec:	e05d      	b.n	800d6aa <f_lseek+0x440>
					nsect += (DWORD)(ofs / SS(fs));
 800d5ee:	68bb      	ldr	r3, [r7, #8]
 800d5f0:	899b      	ldrh	r3, [r3, #12]
 800d5f2:	461a      	mov	r2, r3
 800d5f4:	683b      	ldr	r3, [r7, #0]
 800d5f6:	fbb3 f3f2 	udiv	r3, r3, r2
 800d5fa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d5fc:	4413      	add	r3, r2
 800d5fe:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	699a      	ldr	r2, [r3, #24]
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	68db      	ldr	r3, [r3, #12]
 800d608:	429a      	cmp	r2, r3
 800d60a:	d90a      	bls.n	800d622 <f_lseek+0x3b8>
			fp->obj.objsize = fp->fptr;
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	699a      	ldr	r2, [r3, #24]
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	7d1b      	ldrb	r3, [r3, #20]
 800d618:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d61c:	b2da      	uxtb	r2, r3
 800d61e:	687b      	ldr	r3, [r7, #4]
 800d620:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	699b      	ldr	r3, [r3, #24]
 800d626:	68ba      	ldr	r2, [r7, #8]
 800d628:	8992      	ldrh	r2, [r2, #12]
 800d62a:	fbb3 f1f2 	udiv	r1, r3, r2
 800d62e:	fb01 f202 	mul.w	r2, r1, r2
 800d632:	1a9b      	subs	r3, r3, r2
 800d634:	2b00      	cmp	r3, #0
 800d636:	d036      	beq.n	800d6a6 <f_lseek+0x43c>
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	6a1b      	ldr	r3, [r3, #32]
 800d63c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d63e:	429a      	cmp	r2, r3
 800d640:	d031      	beq.n	800d6a6 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	7d1b      	ldrb	r3, [r3, #20]
 800d646:	b25b      	sxtb	r3, r3
 800d648:	2b00      	cmp	r3, #0
 800d64a:	da18      	bge.n	800d67e <f_lseek+0x414>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d64c:	68bb      	ldr	r3, [r7, #8]
 800d64e:	7858      	ldrb	r0, [r3, #1]
 800d650:	687b      	ldr	r3, [r7, #4]
 800d652:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	6a1a      	ldr	r2, [r3, #32]
 800d65a:	2301      	movs	r3, #1
 800d65c:	f7fd fa68 	bl	800ab30 <disk_write>
 800d660:	4603      	mov	r3, r0
 800d662:	2b00      	cmp	r3, #0
 800d664:	d004      	beq.n	800d670 <f_lseek+0x406>
 800d666:	687b      	ldr	r3, [r7, #4]
 800d668:	2201      	movs	r2, #1
 800d66a:	755a      	strb	r2, [r3, #21]
 800d66c:	2301      	movs	r3, #1
 800d66e:	e01c      	b.n	800d6aa <f_lseek+0x440>
				fp->flag &= (BYTE)~FA_DIRTY;
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	7d1b      	ldrb	r3, [r3, #20]
 800d674:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d678:	b2da      	uxtb	r2, r3
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800d67e:	68bb      	ldr	r3, [r7, #8]
 800d680:	7858      	ldrb	r0, [r3, #1]
 800d682:	687b      	ldr	r3, [r7, #4]
 800d684:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d688:	2301      	movs	r3, #1
 800d68a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d68c:	f7fd fa30 	bl	800aaf0 <disk_read>
 800d690:	4603      	mov	r3, r0
 800d692:	2b00      	cmp	r3, #0
 800d694:	d004      	beq.n	800d6a0 <f_lseek+0x436>
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	2201      	movs	r2, #1
 800d69a:	755a      	strb	r2, [r3, #21]
 800d69c:	2301      	movs	r3, #1
 800d69e:	e004      	b.n	800d6aa <f_lseek+0x440>
#endif
			fp->sect = nsect;
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d6a4:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800d6a6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 800d6aa:	4618      	mov	r0, r3
 800d6ac:	3740      	adds	r7, #64	@ 0x40
 800d6ae:	46bd      	mov	sp, r7
 800d6b0:	bd80      	pop	{r7, pc}

0800d6b2 <f_stat>:

FRESULT f_stat (
	const TCHAR* path,	/* Pointer to the file path */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 800d6b2:	b580      	push	{r7, lr}
 800d6b4:	b090      	sub	sp, #64	@ 0x40
 800d6b6:	af00      	add	r7, sp, #0
 800d6b8:	6078      	str	r0, [r7, #4]
 800d6ba:	6039      	str	r1, [r7, #0]
	DIR dj;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &dj.obj.fs, 0);
 800d6bc:	f107 010c 	add.w	r1, r7, #12
 800d6c0:	1d3b      	adds	r3, r7, #4
 800d6c2:	2200      	movs	r2, #0
 800d6c4:	4618      	mov	r0, r3
 800d6c6:	f7fe fd71 	bl	800c1ac <find_volume>
 800d6ca:	4603      	mov	r3, r0
 800d6cc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) {
 800d6d0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800d6d4:	2b00      	cmp	r3, #0
 800d6d6:	d11f      	bne.n	800d718 <f_stat+0x66>
		INIT_NAMBUF(dj.obj.fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800d6d8:	687a      	ldr	r2, [r7, #4]
 800d6da:	f107 030c 	add.w	r3, r7, #12
 800d6de:	4611      	mov	r1, r2
 800d6e0:	4618      	mov	r0, r3
 800d6e2:	f7fe fc53 	bl	800bf8c <follow_path>
 800d6e6:	4603      	mov	r3, r0
 800d6e8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if (res == FR_OK) {				/* Follow completed */
 800d6ec:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800d6f0:	2b00      	cmp	r3, #0
 800d6f2:	d111      	bne.n	800d718 <f_stat+0x66>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* It is origin directory */
 800d6f4:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800d6f8:	b25b      	sxtb	r3, r3
 800d6fa:	2b00      	cmp	r3, #0
 800d6fc:	da03      	bge.n	800d706 <f_stat+0x54>
				res = FR_INVALID_NAME;
 800d6fe:	2306      	movs	r3, #6
 800d700:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800d704:	e008      	b.n	800d718 <f_stat+0x66>
			} else {							/* Found an object */
				if (fno) get_fileinfo(&dj, fno);
 800d706:	683b      	ldr	r3, [r7, #0]
 800d708:	2b00      	cmp	r3, #0
 800d70a:	d005      	beq.n	800d718 <f_stat+0x66>
 800d70c:	f107 030c 	add.w	r3, r7, #12
 800d710:	6839      	ldr	r1, [r7, #0]
 800d712:	4618      	mov	r0, r3
 800d714:	f7fe fb45 	bl	800bda2 <get_fileinfo>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(dj.obj.fs, res);
 800d718:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 800d71c:	4618      	mov	r0, r3
 800d71e:	3740      	adds	r7, #64	@ 0x40
 800d720:	46bd      	mov	sp, r7
 800d722:	bd80      	pop	{r7, pc}

0800d724 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800d724:	b480      	push	{r7}
 800d726:	b087      	sub	sp, #28
 800d728:	af00      	add	r7, sp, #0
 800d72a:	60f8      	str	r0, [r7, #12]
 800d72c:	60b9      	str	r1, [r7, #8]
 800d72e:	4613      	mov	r3, r2
 800d730:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800d732:	2301      	movs	r3, #1
 800d734:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800d736:	2300      	movs	r3, #0
 800d738:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800d73a:	4b1f      	ldr	r3, [pc, #124]	@ (800d7b8 <FATFS_LinkDriverEx+0x94>)
 800d73c:	7a5b      	ldrb	r3, [r3, #9]
 800d73e:	b2db      	uxtb	r3, r3
 800d740:	2b00      	cmp	r3, #0
 800d742:	d131      	bne.n	800d7a8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800d744:	4b1c      	ldr	r3, [pc, #112]	@ (800d7b8 <FATFS_LinkDriverEx+0x94>)
 800d746:	7a5b      	ldrb	r3, [r3, #9]
 800d748:	b2db      	uxtb	r3, r3
 800d74a:	461a      	mov	r2, r3
 800d74c:	4b1a      	ldr	r3, [pc, #104]	@ (800d7b8 <FATFS_LinkDriverEx+0x94>)
 800d74e:	2100      	movs	r1, #0
 800d750:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800d752:	4b19      	ldr	r3, [pc, #100]	@ (800d7b8 <FATFS_LinkDriverEx+0x94>)
 800d754:	7a5b      	ldrb	r3, [r3, #9]
 800d756:	b2db      	uxtb	r3, r3
 800d758:	4a17      	ldr	r2, [pc, #92]	@ (800d7b8 <FATFS_LinkDriverEx+0x94>)
 800d75a:	009b      	lsls	r3, r3, #2
 800d75c:	4413      	add	r3, r2
 800d75e:	68fa      	ldr	r2, [r7, #12]
 800d760:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800d762:	4b15      	ldr	r3, [pc, #84]	@ (800d7b8 <FATFS_LinkDriverEx+0x94>)
 800d764:	7a5b      	ldrb	r3, [r3, #9]
 800d766:	b2db      	uxtb	r3, r3
 800d768:	461a      	mov	r2, r3
 800d76a:	4b13      	ldr	r3, [pc, #76]	@ (800d7b8 <FATFS_LinkDriverEx+0x94>)
 800d76c:	4413      	add	r3, r2
 800d76e:	79fa      	ldrb	r2, [r7, #7]
 800d770:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800d772:	4b11      	ldr	r3, [pc, #68]	@ (800d7b8 <FATFS_LinkDriverEx+0x94>)
 800d774:	7a5b      	ldrb	r3, [r3, #9]
 800d776:	b2db      	uxtb	r3, r3
 800d778:	1c5a      	adds	r2, r3, #1
 800d77a:	b2d1      	uxtb	r1, r2
 800d77c:	4a0e      	ldr	r2, [pc, #56]	@ (800d7b8 <FATFS_LinkDriverEx+0x94>)
 800d77e:	7251      	strb	r1, [r2, #9]
 800d780:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800d782:	7dbb      	ldrb	r3, [r7, #22]
 800d784:	3330      	adds	r3, #48	@ 0x30
 800d786:	b2da      	uxtb	r2, r3
 800d788:	68bb      	ldr	r3, [r7, #8]
 800d78a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800d78c:	68bb      	ldr	r3, [r7, #8]
 800d78e:	3301      	adds	r3, #1
 800d790:	223a      	movs	r2, #58	@ 0x3a
 800d792:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800d794:	68bb      	ldr	r3, [r7, #8]
 800d796:	3302      	adds	r3, #2
 800d798:	222f      	movs	r2, #47	@ 0x2f
 800d79a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800d79c:	68bb      	ldr	r3, [r7, #8]
 800d79e:	3303      	adds	r3, #3
 800d7a0:	2200      	movs	r2, #0
 800d7a2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800d7a4:	2300      	movs	r3, #0
 800d7a6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800d7a8:	7dfb      	ldrb	r3, [r7, #23]
}
 800d7aa:	4618      	mov	r0, r3
 800d7ac:	371c      	adds	r7, #28
 800d7ae:	46bd      	mov	sp, r7
 800d7b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7b4:	4770      	bx	lr
 800d7b6:	bf00      	nop
 800d7b8:	200056ac 	.word	0x200056ac

0800d7bc <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800d7bc:	b580      	push	{r7, lr}
 800d7be:	b082      	sub	sp, #8
 800d7c0:	af00      	add	r7, sp, #0
 800d7c2:	6078      	str	r0, [r7, #4]
 800d7c4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800d7c6:	2200      	movs	r2, #0
 800d7c8:	6839      	ldr	r1, [r7, #0]
 800d7ca:	6878      	ldr	r0, [r7, #4]
 800d7cc:	f7ff ffaa 	bl	800d724 <FATFS_LinkDriverEx>
 800d7d0:	4603      	mov	r3, r0
}
 800d7d2:	4618      	mov	r0, r3
 800d7d4:	3708      	adds	r7, #8
 800d7d6:	46bd      	mov	sp, r7
 800d7d8:	bd80      	pop	{r7, pc}

0800d7da <atoi>:
 800d7da:	220a      	movs	r2, #10
 800d7dc:	2100      	movs	r1, #0
 800d7de:	f000 b93b 	b.w	800da58 <strtol>
	...

0800d7e4 <malloc>:
 800d7e4:	4b02      	ldr	r3, [pc, #8]	@ (800d7f0 <malloc+0xc>)
 800d7e6:	4601      	mov	r1, r0
 800d7e8:	6818      	ldr	r0, [r3, #0]
 800d7ea:	f000 b82d 	b.w	800d848 <_malloc_r>
 800d7ee:	bf00      	nop
 800d7f0:	20000038 	.word	0x20000038

0800d7f4 <free>:
 800d7f4:	4b02      	ldr	r3, [pc, #8]	@ (800d800 <free+0xc>)
 800d7f6:	4601      	mov	r1, r0
 800d7f8:	6818      	ldr	r0, [r3, #0]
 800d7fa:	f000 bbe1 	b.w	800dfc0 <_free_r>
 800d7fe:	bf00      	nop
 800d800:	20000038 	.word	0x20000038

0800d804 <sbrk_aligned>:
 800d804:	b570      	push	{r4, r5, r6, lr}
 800d806:	4e0f      	ldr	r6, [pc, #60]	@ (800d844 <sbrk_aligned+0x40>)
 800d808:	460c      	mov	r4, r1
 800d80a:	6831      	ldr	r1, [r6, #0]
 800d80c:	4605      	mov	r5, r0
 800d80e:	b911      	cbnz	r1, 800d816 <sbrk_aligned+0x12>
 800d810:	f000 fb60 	bl	800ded4 <_sbrk_r>
 800d814:	6030      	str	r0, [r6, #0]
 800d816:	4621      	mov	r1, r4
 800d818:	4628      	mov	r0, r5
 800d81a:	f000 fb5b 	bl	800ded4 <_sbrk_r>
 800d81e:	1c43      	adds	r3, r0, #1
 800d820:	d103      	bne.n	800d82a <sbrk_aligned+0x26>
 800d822:	f04f 34ff 	mov.w	r4, #4294967295
 800d826:	4620      	mov	r0, r4
 800d828:	bd70      	pop	{r4, r5, r6, pc}
 800d82a:	1cc4      	adds	r4, r0, #3
 800d82c:	f024 0403 	bic.w	r4, r4, #3
 800d830:	42a0      	cmp	r0, r4
 800d832:	d0f8      	beq.n	800d826 <sbrk_aligned+0x22>
 800d834:	1a21      	subs	r1, r4, r0
 800d836:	4628      	mov	r0, r5
 800d838:	f000 fb4c 	bl	800ded4 <_sbrk_r>
 800d83c:	3001      	adds	r0, #1
 800d83e:	d1f2      	bne.n	800d826 <sbrk_aligned+0x22>
 800d840:	e7ef      	b.n	800d822 <sbrk_aligned+0x1e>
 800d842:	bf00      	nop
 800d844:	200056b8 	.word	0x200056b8

0800d848 <_malloc_r>:
 800d848:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d84c:	1ccd      	adds	r5, r1, #3
 800d84e:	f025 0503 	bic.w	r5, r5, #3
 800d852:	3508      	adds	r5, #8
 800d854:	2d0c      	cmp	r5, #12
 800d856:	bf38      	it	cc
 800d858:	250c      	movcc	r5, #12
 800d85a:	2d00      	cmp	r5, #0
 800d85c:	4606      	mov	r6, r0
 800d85e:	db01      	blt.n	800d864 <_malloc_r+0x1c>
 800d860:	42a9      	cmp	r1, r5
 800d862:	d904      	bls.n	800d86e <_malloc_r+0x26>
 800d864:	230c      	movs	r3, #12
 800d866:	6033      	str	r3, [r6, #0]
 800d868:	2000      	movs	r0, #0
 800d86a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d86e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d944 <_malloc_r+0xfc>
 800d872:	f000 f869 	bl	800d948 <__malloc_lock>
 800d876:	f8d8 3000 	ldr.w	r3, [r8]
 800d87a:	461c      	mov	r4, r3
 800d87c:	bb44      	cbnz	r4, 800d8d0 <_malloc_r+0x88>
 800d87e:	4629      	mov	r1, r5
 800d880:	4630      	mov	r0, r6
 800d882:	f7ff ffbf 	bl	800d804 <sbrk_aligned>
 800d886:	1c43      	adds	r3, r0, #1
 800d888:	4604      	mov	r4, r0
 800d88a:	d158      	bne.n	800d93e <_malloc_r+0xf6>
 800d88c:	f8d8 4000 	ldr.w	r4, [r8]
 800d890:	4627      	mov	r7, r4
 800d892:	2f00      	cmp	r7, #0
 800d894:	d143      	bne.n	800d91e <_malloc_r+0xd6>
 800d896:	2c00      	cmp	r4, #0
 800d898:	d04b      	beq.n	800d932 <_malloc_r+0xea>
 800d89a:	6823      	ldr	r3, [r4, #0]
 800d89c:	4639      	mov	r1, r7
 800d89e:	4630      	mov	r0, r6
 800d8a0:	eb04 0903 	add.w	r9, r4, r3
 800d8a4:	f000 fb16 	bl	800ded4 <_sbrk_r>
 800d8a8:	4581      	cmp	r9, r0
 800d8aa:	d142      	bne.n	800d932 <_malloc_r+0xea>
 800d8ac:	6821      	ldr	r1, [r4, #0]
 800d8ae:	1a6d      	subs	r5, r5, r1
 800d8b0:	4629      	mov	r1, r5
 800d8b2:	4630      	mov	r0, r6
 800d8b4:	f7ff ffa6 	bl	800d804 <sbrk_aligned>
 800d8b8:	3001      	adds	r0, #1
 800d8ba:	d03a      	beq.n	800d932 <_malloc_r+0xea>
 800d8bc:	6823      	ldr	r3, [r4, #0]
 800d8be:	442b      	add	r3, r5
 800d8c0:	6023      	str	r3, [r4, #0]
 800d8c2:	f8d8 3000 	ldr.w	r3, [r8]
 800d8c6:	685a      	ldr	r2, [r3, #4]
 800d8c8:	bb62      	cbnz	r2, 800d924 <_malloc_r+0xdc>
 800d8ca:	f8c8 7000 	str.w	r7, [r8]
 800d8ce:	e00f      	b.n	800d8f0 <_malloc_r+0xa8>
 800d8d0:	6822      	ldr	r2, [r4, #0]
 800d8d2:	1b52      	subs	r2, r2, r5
 800d8d4:	d420      	bmi.n	800d918 <_malloc_r+0xd0>
 800d8d6:	2a0b      	cmp	r2, #11
 800d8d8:	d917      	bls.n	800d90a <_malloc_r+0xc2>
 800d8da:	1961      	adds	r1, r4, r5
 800d8dc:	42a3      	cmp	r3, r4
 800d8de:	6025      	str	r5, [r4, #0]
 800d8e0:	bf18      	it	ne
 800d8e2:	6059      	strne	r1, [r3, #4]
 800d8e4:	6863      	ldr	r3, [r4, #4]
 800d8e6:	bf08      	it	eq
 800d8e8:	f8c8 1000 	streq.w	r1, [r8]
 800d8ec:	5162      	str	r2, [r4, r5]
 800d8ee:	604b      	str	r3, [r1, #4]
 800d8f0:	4630      	mov	r0, r6
 800d8f2:	f000 f82f 	bl	800d954 <__malloc_unlock>
 800d8f6:	f104 000b 	add.w	r0, r4, #11
 800d8fa:	1d23      	adds	r3, r4, #4
 800d8fc:	f020 0007 	bic.w	r0, r0, #7
 800d900:	1ac2      	subs	r2, r0, r3
 800d902:	bf1c      	itt	ne
 800d904:	1a1b      	subne	r3, r3, r0
 800d906:	50a3      	strne	r3, [r4, r2]
 800d908:	e7af      	b.n	800d86a <_malloc_r+0x22>
 800d90a:	6862      	ldr	r2, [r4, #4]
 800d90c:	42a3      	cmp	r3, r4
 800d90e:	bf0c      	ite	eq
 800d910:	f8c8 2000 	streq.w	r2, [r8]
 800d914:	605a      	strne	r2, [r3, #4]
 800d916:	e7eb      	b.n	800d8f0 <_malloc_r+0xa8>
 800d918:	4623      	mov	r3, r4
 800d91a:	6864      	ldr	r4, [r4, #4]
 800d91c:	e7ae      	b.n	800d87c <_malloc_r+0x34>
 800d91e:	463c      	mov	r4, r7
 800d920:	687f      	ldr	r7, [r7, #4]
 800d922:	e7b6      	b.n	800d892 <_malloc_r+0x4a>
 800d924:	461a      	mov	r2, r3
 800d926:	685b      	ldr	r3, [r3, #4]
 800d928:	42a3      	cmp	r3, r4
 800d92a:	d1fb      	bne.n	800d924 <_malloc_r+0xdc>
 800d92c:	2300      	movs	r3, #0
 800d92e:	6053      	str	r3, [r2, #4]
 800d930:	e7de      	b.n	800d8f0 <_malloc_r+0xa8>
 800d932:	230c      	movs	r3, #12
 800d934:	6033      	str	r3, [r6, #0]
 800d936:	4630      	mov	r0, r6
 800d938:	f000 f80c 	bl	800d954 <__malloc_unlock>
 800d93c:	e794      	b.n	800d868 <_malloc_r+0x20>
 800d93e:	6005      	str	r5, [r0, #0]
 800d940:	e7d6      	b.n	800d8f0 <_malloc_r+0xa8>
 800d942:	bf00      	nop
 800d944:	200056bc 	.word	0x200056bc

0800d948 <__malloc_lock>:
 800d948:	4801      	ldr	r0, [pc, #4]	@ (800d950 <__malloc_lock+0x8>)
 800d94a:	f000 bb10 	b.w	800df6e <__retarget_lock_acquire_recursive>
 800d94e:	bf00      	nop
 800d950:	20005800 	.word	0x20005800

0800d954 <__malloc_unlock>:
 800d954:	4801      	ldr	r0, [pc, #4]	@ (800d95c <__malloc_unlock+0x8>)
 800d956:	f000 bb0b 	b.w	800df70 <__retarget_lock_release_recursive>
 800d95a:	bf00      	nop
 800d95c:	20005800 	.word	0x20005800

0800d960 <_strtol_l.constprop.0>:
 800d960:	2b24      	cmp	r3, #36	@ 0x24
 800d962:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d966:	4686      	mov	lr, r0
 800d968:	4690      	mov	r8, r2
 800d96a:	d801      	bhi.n	800d970 <_strtol_l.constprop.0+0x10>
 800d96c:	2b01      	cmp	r3, #1
 800d96e:	d106      	bne.n	800d97e <_strtol_l.constprop.0+0x1e>
 800d970:	f000 fad2 	bl	800df18 <__errno>
 800d974:	2316      	movs	r3, #22
 800d976:	6003      	str	r3, [r0, #0]
 800d978:	2000      	movs	r0, #0
 800d97a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d97e:	4834      	ldr	r0, [pc, #208]	@ (800da50 <_strtol_l.constprop.0+0xf0>)
 800d980:	460d      	mov	r5, r1
 800d982:	462a      	mov	r2, r5
 800d984:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d988:	5d06      	ldrb	r6, [r0, r4]
 800d98a:	f016 0608 	ands.w	r6, r6, #8
 800d98e:	d1f8      	bne.n	800d982 <_strtol_l.constprop.0+0x22>
 800d990:	2c2d      	cmp	r4, #45	@ 0x2d
 800d992:	d12d      	bne.n	800d9f0 <_strtol_l.constprop.0+0x90>
 800d994:	782c      	ldrb	r4, [r5, #0]
 800d996:	2601      	movs	r6, #1
 800d998:	1c95      	adds	r5, r2, #2
 800d99a:	f033 0210 	bics.w	r2, r3, #16
 800d99e:	d109      	bne.n	800d9b4 <_strtol_l.constprop.0+0x54>
 800d9a0:	2c30      	cmp	r4, #48	@ 0x30
 800d9a2:	d12a      	bne.n	800d9fa <_strtol_l.constprop.0+0x9a>
 800d9a4:	782a      	ldrb	r2, [r5, #0]
 800d9a6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d9aa:	2a58      	cmp	r2, #88	@ 0x58
 800d9ac:	d125      	bne.n	800d9fa <_strtol_l.constprop.0+0x9a>
 800d9ae:	786c      	ldrb	r4, [r5, #1]
 800d9b0:	2310      	movs	r3, #16
 800d9b2:	3502      	adds	r5, #2
 800d9b4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800d9b8:	f10c 3cff 	add.w	ip, ip, #4294967295
 800d9bc:	2200      	movs	r2, #0
 800d9be:	fbbc f9f3 	udiv	r9, ip, r3
 800d9c2:	4610      	mov	r0, r2
 800d9c4:	fb03 ca19 	mls	sl, r3, r9, ip
 800d9c8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800d9cc:	2f09      	cmp	r7, #9
 800d9ce:	d81b      	bhi.n	800da08 <_strtol_l.constprop.0+0xa8>
 800d9d0:	463c      	mov	r4, r7
 800d9d2:	42a3      	cmp	r3, r4
 800d9d4:	dd27      	ble.n	800da26 <_strtol_l.constprop.0+0xc6>
 800d9d6:	1c57      	adds	r7, r2, #1
 800d9d8:	d007      	beq.n	800d9ea <_strtol_l.constprop.0+0x8a>
 800d9da:	4581      	cmp	r9, r0
 800d9dc:	d320      	bcc.n	800da20 <_strtol_l.constprop.0+0xc0>
 800d9de:	d101      	bne.n	800d9e4 <_strtol_l.constprop.0+0x84>
 800d9e0:	45a2      	cmp	sl, r4
 800d9e2:	db1d      	blt.n	800da20 <_strtol_l.constprop.0+0xc0>
 800d9e4:	fb00 4003 	mla	r0, r0, r3, r4
 800d9e8:	2201      	movs	r2, #1
 800d9ea:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d9ee:	e7eb      	b.n	800d9c8 <_strtol_l.constprop.0+0x68>
 800d9f0:	2c2b      	cmp	r4, #43	@ 0x2b
 800d9f2:	bf04      	itt	eq
 800d9f4:	782c      	ldrbeq	r4, [r5, #0]
 800d9f6:	1c95      	addeq	r5, r2, #2
 800d9f8:	e7cf      	b.n	800d99a <_strtol_l.constprop.0+0x3a>
 800d9fa:	2b00      	cmp	r3, #0
 800d9fc:	d1da      	bne.n	800d9b4 <_strtol_l.constprop.0+0x54>
 800d9fe:	2c30      	cmp	r4, #48	@ 0x30
 800da00:	bf0c      	ite	eq
 800da02:	2308      	moveq	r3, #8
 800da04:	230a      	movne	r3, #10
 800da06:	e7d5      	b.n	800d9b4 <_strtol_l.constprop.0+0x54>
 800da08:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800da0c:	2f19      	cmp	r7, #25
 800da0e:	d801      	bhi.n	800da14 <_strtol_l.constprop.0+0xb4>
 800da10:	3c37      	subs	r4, #55	@ 0x37
 800da12:	e7de      	b.n	800d9d2 <_strtol_l.constprop.0+0x72>
 800da14:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800da18:	2f19      	cmp	r7, #25
 800da1a:	d804      	bhi.n	800da26 <_strtol_l.constprop.0+0xc6>
 800da1c:	3c57      	subs	r4, #87	@ 0x57
 800da1e:	e7d8      	b.n	800d9d2 <_strtol_l.constprop.0+0x72>
 800da20:	f04f 32ff 	mov.w	r2, #4294967295
 800da24:	e7e1      	b.n	800d9ea <_strtol_l.constprop.0+0x8a>
 800da26:	1c53      	adds	r3, r2, #1
 800da28:	d108      	bne.n	800da3c <_strtol_l.constprop.0+0xdc>
 800da2a:	2322      	movs	r3, #34	@ 0x22
 800da2c:	f8ce 3000 	str.w	r3, [lr]
 800da30:	4660      	mov	r0, ip
 800da32:	f1b8 0f00 	cmp.w	r8, #0
 800da36:	d0a0      	beq.n	800d97a <_strtol_l.constprop.0+0x1a>
 800da38:	1e69      	subs	r1, r5, #1
 800da3a:	e006      	b.n	800da4a <_strtol_l.constprop.0+0xea>
 800da3c:	b106      	cbz	r6, 800da40 <_strtol_l.constprop.0+0xe0>
 800da3e:	4240      	negs	r0, r0
 800da40:	f1b8 0f00 	cmp.w	r8, #0
 800da44:	d099      	beq.n	800d97a <_strtol_l.constprop.0+0x1a>
 800da46:	2a00      	cmp	r2, #0
 800da48:	d1f6      	bne.n	800da38 <_strtol_l.constprop.0+0xd8>
 800da4a:	f8c8 1000 	str.w	r1, [r8]
 800da4e:	e794      	b.n	800d97a <_strtol_l.constprop.0+0x1a>
 800da50:	0801054d 	.word	0x0801054d

0800da54 <_strtol_r>:
 800da54:	f7ff bf84 	b.w	800d960 <_strtol_l.constprop.0>

0800da58 <strtol>:
 800da58:	4613      	mov	r3, r2
 800da5a:	460a      	mov	r2, r1
 800da5c:	4601      	mov	r1, r0
 800da5e:	4802      	ldr	r0, [pc, #8]	@ (800da68 <strtol+0x10>)
 800da60:	6800      	ldr	r0, [r0, #0]
 800da62:	f7ff bf7d 	b.w	800d960 <_strtol_l.constprop.0>
 800da66:	bf00      	nop
 800da68:	20000038 	.word	0x20000038

0800da6c <std>:
 800da6c:	2300      	movs	r3, #0
 800da6e:	b510      	push	{r4, lr}
 800da70:	4604      	mov	r4, r0
 800da72:	e9c0 3300 	strd	r3, r3, [r0]
 800da76:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800da7a:	6083      	str	r3, [r0, #8]
 800da7c:	8181      	strh	r1, [r0, #12]
 800da7e:	6643      	str	r3, [r0, #100]	@ 0x64
 800da80:	81c2      	strh	r2, [r0, #14]
 800da82:	6183      	str	r3, [r0, #24]
 800da84:	4619      	mov	r1, r3
 800da86:	2208      	movs	r2, #8
 800da88:	305c      	adds	r0, #92	@ 0x5c
 800da8a:	f000 f979 	bl	800dd80 <memset>
 800da8e:	4b0d      	ldr	r3, [pc, #52]	@ (800dac4 <std+0x58>)
 800da90:	6263      	str	r3, [r4, #36]	@ 0x24
 800da92:	4b0d      	ldr	r3, [pc, #52]	@ (800dac8 <std+0x5c>)
 800da94:	62a3      	str	r3, [r4, #40]	@ 0x28
 800da96:	4b0d      	ldr	r3, [pc, #52]	@ (800dacc <std+0x60>)
 800da98:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800da9a:	4b0d      	ldr	r3, [pc, #52]	@ (800dad0 <std+0x64>)
 800da9c:	6323      	str	r3, [r4, #48]	@ 0x30
 800da9e:	4b0d      	ldr	r3, [pc, #52]	@ (800dad4 <std+0x68>)
 800daa0:	6224      	str	r4, [r4, #32]
 800daa2:	429c      	cmp	r4, r3
 800daa4:	d006      	beq.n	800dab4 <std+0x48>
 800daa6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800daaa:	4294      	cmp	r4, r2
 800daac:	d002      	beq.n	800dab4 <std+0x48>
 800daae:	33d0      	adds	r3, #208	@ 0xd0
 800dab0:	429c      	cmp	r4, r3
 800dab2:	d105      	bne.n	800dac0 <std+0x54>
 800dab4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800dab8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dabc:	f000 ba56 	b.w	800df6c <__retarget_lock_init_recursive>
 800dac0:	bd10      	pop	{r4, pc}
 800dac2:	bf00      	nop
 800dac4:	0800dc85 	.word	0x0800dc85
 800dac8:	0800dcab 	.word	0x0800dcab
 800dacc:	0800dce3 	.word	0x0800dce3
 800dad0:	0800dd07 	.word	0x0800dd07
 800dad4:	200056c0 	.word	0x200056c0

0800dad8 <stdio_exit_handler>:
 800dad8:	4a02      	ldr	r2, [pc, #8]	@ (800dae4 <stdio_exit_handler+0xc>)
 800dada:	4903      	ldr	r1, [pc, #12]	@ (800dae8 <stdio_exit_handler+0x10>)
 800dadc:	4803      	ldr	r0, [pc, #12]	@ (800daec <stdio_exit_handler+0x14>)
 800dade:	f000 b869 	b.w	800dbb4 <_fwalk_sglue>
 800dae2:	bf00      	nop
 800dae4:	2000002c 	.word	0x2000002c
 800dae8:	0800ed5d 	.word	0x0800ed5d
 800daec:	2000003c 	.word	0x2000003c

0800daf0 <cleanup_stdio>:
 800daf0:	6841      	ldr	r1, [r0, #4]
 800daf2:	4b0c      	ldr	r3, [pc, #48]	@ (800db24 <cleanup_stdio+0x34>)
 800daf4:	4299      	cmp	r1, r3
 800daf6:	b510      	push	{r4, lr}
 800daf8:	4604      	mov	r4, r0
 800dafa:	d001      	beq.n	800db00 <cleanup_stdio+0x10>
 800dafc:	f001 f92e 	bl	800ed5c <_fflush_r>
 800db00:	68a1      	ldr	r1, [r4, #8]
 800db02:	4b09      	ldr	r3, [pc, #36]	@ (800db28 <cleanup_stdio+0x38>)
 800db04:	4299      	cmp	r1, r3
 800db06:	d002      	beq.n	800db0e <cleanup_stdio+0x1e>
 800db08:	4620      	mov	r0, r4
 800db0a:	f001 f927 	bl	800ed5c <_fflush_r>
 800db0e:	68e1      	ldr	r1, [r4, #12]
 800db10:	4b06      	ldr	r3, [pc, #24]	@ (800db2c <cleanup_stdio+0x3c>)
 800db12:	4299      	cmp	r1, r3
 800db14:	d004      	beq.n	800db20 <cleanup_stdio+0x30>
 800db16:	4620      	mov	r0, r4
 800db18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800db1c:	f001 b91e 	b.w	800ed5c <_fflush_r>
 800db20:	bd10      	pop	{r4, pc}
 800db22:	bf00      	nop
 800db24:	200056c0 	.word	0x200056c0
 800db28:	20005728 	.word	0x20005728
 800db2c:	20005790 	.word	0x20005790

0800db30 <global_stdio_init.part.0>:
 800db30:	b510      	push	{r4, lr}
 800db32:	4b0b      	ldr	r3, [pc, #44]	@ (800db60 <global_stdio_init.part.0+0x30>)
 800db34:	4c0b      	ldr	r4, [pc, #44]	@ (800db64 <global_stdio_init.part.0+0x34>)
 800db36:	4a0c      	ldr	r2, [pc, #48]	@ (800db68 <global_stdio_init.part.0+0x38>)
 800db38:	601a      	str	r2, [r3, #0]
 800db3a:	4620      	mov	r0, r4
 800db3c:	2200      	movs	r2, #0
 800db3e:	2104      	movs	r1, #4
 800db40:	f7ff ff94 	bl	800da6c <std>
 800db44:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800db48:	2201      	movs	r2, #1
 800db4a:	2109      	movs	r1, #9
 800db4c:	f7ff ff8e 	bl	800da6c <std>
 800db50:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800db54:	2202      	movs	r2, #2
 800db56:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800db5a:	2112      	movs	r1, #18
 800db5c:	f7ff bf86 	b.w	800da6c <std>
 800db60:	200057f8 	.word	0x200057f8
 800db64:	200056c0 	.word	0x200056c0
 800db68:	0800dad9 	.word	0x0800dad9

0800db6c <__sfp_lock_acquire>:
 800db6c:	4801      	ldr	r0, [pc, #4]	@ (800db74 <__sfp_lock_acquire+0x8>)
 800db6e:	f000 b9fe 	b.w	800df6e <__retarget_lock_acquire_recursive>
 800db72:	bf00      	nop
 800db74:	20005801 	.word	0x20005801

0800db78 <__sfp_lock_release>:
 800db78:	4801      	ldr	r0, [pc, #4]	@ (800db80 <__sfp_lock_release+0x8>)
 800db7a:	f000 b9f9 	b.w	800df70 <__retarget_lock_release_recursive>
 800db7e:	bf00      	nop
 800db80:	20005801 	.word	0x20005801

0800db84 <__sinit>:
 800db84:	b510      	push	{r4, lr}
 800db86:	4604      	mov	r4, r0
 800db88:	f7ff fff0 	bl	800db6c <__sfp_lock_acquire>
 800db8c:	6a23      	ldr	r3, [r4, #32]
 800db8e:	b11b      	cbz	r3, 800db98 <__sinit+0x14>
 800db90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800db94:	f7ff bff0 	b.w	800db78 <__sfp_lock_release>
 800db98:	4b04      	ldr	r3, [pc, #16]	@ (800dbac <__sinit+0x28>)
 800db9a:	6223      	str	r3, [r4, #32]
 800db9c:	4b04      	ldr	r3, [pc, #16]	@ (800dbb0 <__sinit+0x2c>)
 800db9e:	681b      	ldr	r3, [r3, #0]
 800dba0:	2b00      	cmp	r3, #0
 800dba2:	d1f5      	bne.n	800db90 <__sinit+0xc>
 800dba4:	f7ff ffc4 	bl	800db30 <global_stdio_init.part.0>
 800dba8:	e7f2      	b.n	800db90 <__sinit+0xc>
 800dbaa:	bf00      	nop
 800dbac:	0800daf1 	.word	0x0800daf1
 800dbb0:	200057f8 	.word	0x200057f8

0800dbb4 <_fwalk_sglue>:
 800dbb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dbb8:	4607      	mov	r7, r0
 800dbba:	4688      	mov	r8, r1
 800dbbc:	4614      	mov	r4, r2
 800dbbe:	2600      	movs	r6, #0
 800dbc0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800dbc4:	f1b9 0901 	subs.w	r9, r9, #1
 800dbc8:	d505      	bpl.n	800dbd6 <_fwalk_sglue+0x22>
 800dbca:	6824      	ldr	r4, [r4, #0]
 800dbcc:	2c00      	cmp	r4, #0
 800dbce:	d1f7      	bne.n	800dbc0 <_fwalk_sglue+0xc>
 800dbd0:	4630      	mov	r0, r6
 800dbd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dbd6:	89ab      	ldrh	r3, [r5, #12]
 800dbd8:	2b01      	cmp	r3, #1
 800dbda:	d907      	bls.n	800dbec <_fwalk_sglue+0x38>
 800dbdc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800dbe0:	3301      	adds	r3, #1
 800dbe2:	d003      	beq.n	800dbec <_fwalk_sglue+0x38>
 800dbe4:	4629      	mov	r1, r5
 800dbe6:	4638      	mov	r0, r7
 800dbe8:	47c0      	blx	r8
 800dbea:	4306      	orrs	r6, r0
 800dbec:	3568      	adds	r5, #104	@ 0x68
 800dbee:	e7e9      	b.n	800dbc4 <_fwalk_sglue+0x10>

0800dbf0 <siprintf>:
 800dbf0:	b40e      	push	{r1, r2, r3}
 800dbf2:	b500      	push	{lr}
 800dbf4:	b09c      	sub	sp, #112	@ 0x70
 800dbf6:	ab1d      	add	r3, sp, #116	@ 0x74
 800dbf8:	9002      	str	r0, [sp, #8]
 800dbfa:	9006      	str	r0, [sp, #24]
 800dbfc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800dc00:	4809      	ldr	r0, [pc, #36]	@ (800dc28 <siprintf+0x38>)
 800dc02:	9107      	str	r1, [sp, #28]
 800dc04:	9104      	str	r1, [sp, #16]
 800dc06:	4909      	ldr	r1, [pc, #36]	@ (800dc2c <siprintf+0x3c>)
 800dc08:	f853 2b04 	ldr.w	r2, [r3], #4
 800dc0c:	9105      	str	r1, [sp, #20]
 800dc0e:	6800      	ldr	r0, [r0, #0]
 800dc10:	9301      	str	r3, [sp, #4]
 800dc12:	a902      	add	r1, sp, #8
 800dc14:	f000 fa7a 	bl	800e10c <_svfiprintf_r>
 800dc18:	9b02      	ldr	r3, [sp, #8]
 800dc1a:	2200      	movs	r2, #0
 800dc1c:	701a      	strb	r2, [r3, #0]
 800dc1e:	b01c      	add	sp, #112	@ 0x70
 800dc20:	f85d eb04 	ldr.w	lr, [sp], #4
 800dc24:	b003      	add	sp, #12
 800dc26:	4770      	bx	lr
 800dc28:	20000038 	.word	0x20000038
 800dc2c:	ffff0208 	.word	0xffff0208

0800dc30 <siscanf>:
 800dc30:	b40e      	push	{r1, r2, r3}
 800dc32:	b530      	push	{r4, r5, lr}
 800dc34:	b09c      	sub	sp, #112	@ 0x70
 800dc36:	ac1f      	add	r4, sp, #124	@ 0x7c
 800dc38:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800dc3c:	f854 5b04 	ldr.w	r5, [r4], #4
 800dc40:	f8ad 2014 	strh.w	r2, [sp, #20]
 800dc44:	9002      	str	r0, [sp, #8]
 800dc46:	9006      	str	r0, [sp, #24]
 800dc48:	f7f2 fac2 	bl	80001d0 <strlen>
 800dc4c:	4b0b      	ldr	r3, [pc, #44]	@ (800dc7c <siscanf+0x4c>)
 800dc4e:	9003      	str	r0, [sp, #12]
 800dc50:	9007      	str	r0, [sp, #28]
 800dc52:	930b      	str	r3, [sp, #44]	@ 0x2c
 800dc54:	480a      	ldr	r0, [pc, #40]	@ (800dc80 <siscanf+0x50>)
 800dc56:	9401      	str	r4, [sp, #4]
 800dc58:	2300      	movs	r3, #0
 800dc5a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800dc5c:	9314      	str	r3, [sp, #80]	@ 0x50
 800dc5e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800dc62:	f8ad 3016 	strh.w	r3, [sp, #22]
 800dc66:	462a      	mov	r2, r5
 800dc68:	4623      	mov	r3, r4
 800dc6a:	a902      	add	r1, sp, #8
 800dc6c:	6800      	ldr	r0, [r0, #0]
 800dc6e:	f000 fba1 	bl	800e3b4 <__ssvfiscanf_r>
 800dc72:	b01c      	add	sp, #112	@ 0x70
 800dc74:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800dc78:	b003      	add	sp, #12
 800dc7a:	4770      	bx	lr
 800dc7c:	0800dca7 	.word	0x0800dca7
 800dc80:	20000038 	.word	0x20000038

0800dc84 <__sread>:
 800dc84:	b510      	push	{r4, lr}
 800dc86:	460c      	mov	r4, r1
 800dc88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dc8c:	f000 f910 	bl	800deb0 <_read_r>
 800dc90:	2800      	cmp	r0, #0
 800dc92:	bfab      	itete	ge
 800dc94:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800dc96:	89a3      	ldrhlt	r3, [r4, #12]
 800dc98:	181b      	addge	r3, r3, r0
 800dc9a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800dc9e:	bfac      	ite	ge
 800dca0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800dca2:	81a3      	strhlt	r3, [r4, #12]
 800dca4:	bd10      	pop	{r4, pc}

0800dca6 <__seofread>:
 800dca6:	2000      	movs	r0, #0
 800dca8:	4770      	bx	lr

0800dcaa <__swrite>:
 800dcaa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dcae:	461f      	mov	r7, r3
 800dcb0:	898b      	ldrh	r3, [r1, #12]
 800dcb2:	05db      	lsls	r3, r3, #23
 800dcb4:	4605      	mov	r5, r0
 800dcb6:	460c      	mov	r4, r1
 800dcb8:	4616      	mov	r6, r2
 800dcba:	d505      	bpl.n	800dcc8 <__swrite+0x1e>
 800dcbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dcc0:	2302      	movs	r3, #2
 800dcc2:	2200      	movs	r2, #0
 800dcc4:	f000 f8e2 	bl	800de8c <_lseek_r>
 800dcc8:	89a3      	ldrh	r3, [r4, #12]
 800dcca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dcce:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800dcd2:	81a3      	strh	r3, [r4, #12]
 800dcd4:	4632      	mov	r2, r6
 800dcd6:	463b      	mov	r3, r7
 800dcd8:	4628      	mov	r0, r5
 800dcda:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dcde:	f000 b909 	b.w	800def4 <_write_r>

0800dce2 <__sseek>:
 800dce2:	b510      	push	{r4, lr}
 800dce4:	460c      	mov	r4, r1
 800dce6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dcea:	f000 f8cf 	bl	800de8c <_lseek_r>
 800dcee:	1c43      	adds	r3, r0, #1
 800dcf0:	89a3      	ldrh	r3, [r4, #12]
 800dcf2:	bf15      	itete	ne
 800dcf4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800dcf6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800dcfa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800dcfe:	81a3      	strheq	r3, [r4, #12]
 800dd00:	bf18      	it	ne
 800dd02:	81a3      	strhne	r3, [r4, #12]
 800dd04:	bd10      	pop	{r4, pc}

0800dd06 <__sclose>:
 800dd06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dd0a:	f000 b8af 	b.w	800de6c <_close_r>

0800dd0e <_vsniprintf_r>:
 800dd0e:	b530      	push	{r4, r5, lr}
 800dd10:	4614      	mov	r4, r2
 800dd12:	2c00      	cmp	r4, #0
 800dd14:	b09b      	sub	sp, #108	@ 0x6c
 800dd16:	4605      	mov	r5, r0
 800dd18:	461a      	mov	r2, r3
 800dd1a:	da05      	bge.n	800dd28 <_vsniprintf_r+0x1a>
 800dd1c:	238b      	movs	r3, #139	@ 0x8b
 800dd1e:	6003      	str	r3, [r0, #0]
 800dd20:	f04f 30ff 	mov.w	r0, #4294967295
 800dd24:	b01b      	add	sp, #108	@ 0x6c
 800dd26:	bd30      	pop	{r4, r5, pc}
 800dd28:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800dd2c:	f8ad 300c 	strh.w	r3, [sp, #12]
 800dd30:	bf14      	ite	ne
 800dd32:	f104 33ff 	addne.w	r3, r4, #4294967295
 800dd36:	4623      	moveq	r3, r4
 800dd38:	9302      	str	r3, [sp, #8]
 800dd3a:	9305      	str	r3, [sp, #20]
 800dd3c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800dd40:	9100      	str	r1, [sp, #0]
 800dd42:	9104      	str	r1, [sp, #16]
 800dd44:	f8ad 300e 	strh.w	r3, [sp, #14]
 800dd48:	4669      	mov	r1, sp
 800dd4a:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800dd4c:	f000 f9de 	bl	800e10c <_svfiprintf_r>
 800dd50:	1c43      	adds	r3, r0, #1
 800dd52:	bfbc      	itt	lt
 800dd54:	238b      	movlt	r3, #139	@ 0x8b
 800dd56:	602b      	strlt	r3, [r5, #0]
 800dd58:	2c00      	cmp	r4, #0
 800dd5a:	d0e3      	beq.n	800dd24 <_vsniprintf_r+0x16>
 800dd5c:	9b00      	ldr	r3, [sp, #0]
 800dd5e:	2200      	movs	r2, #0
 800dd60:	701a      	strb	r2, [r3, #0]
 800dd62:	e7df      	b.n	800dd24 <_vsniprintf_r+0x16>

0800dd64 <vsniprintf>:
 800dd64:	b507      	push	{r0, r1, r2, lr}
 800dd66:	9300      	str	r3, [sp, #0]
 800dd68:	4613      	mov	r3, r2
 800dd6a:	460a      	mov	r2, r1
 800dd6c:	4601      	mov	r1, r0
 800dd6e:	4803      	ldr	r0, [pc, #12]	@ (800dd7c <vsniprintf+0x18>)
 800dd70:	6800      	ldr	r0, [r0, #0]
 800dd72:	f7ff ffcc 	bl	800dd0e <_vsniprintf_r>
 800dd76:	b003      	add	sp, #12
 800dd78:	f85d fb04 	ldr.w	pc, [sp], #4
 800dd7c:	20000038 	.word	0x20000038

0800dd80 <memset>:
 800dd80:	4402      	add	r2, r0
 800dd82:	4603      	mov	r3, r0
 800dd84:	4293      	cmp	r3, r2
 800dd86:	d100      	bne.n	800dd8a <memset+0xa>
 800dd88:	4770      	bx	lr
 800dd8a:	f803 1b01 	strb.w	r1, [r3], #1
 800dd8e:	e7f9      	b.n	800dd84 <memset+0x4>

0800dd90 <strncmp>:
 800dd90:	b510      	push	{r4, lr}
 800dd92:	b16a      	cbz	r2, 800ddb0 <strncmp+0x20>
 800dd94:	3901      	subs	r1, #1
 800dd96:	1884      	adds	r4, r0, r2
 800dd98:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dd9c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800dda0:	429a      	cmp	r2, r3
 800dda2:	d103      	bne.n	800ddac <strncmp+0x1c>
 800dda4:	42a0      	cmp	r0, r4
 800dda6:	d001      	beq.n	800ddac <strncmp+0x1c>
 800dda8:	2a00      	cmp	r2, #0
 800ddaa:	d1f5      	bne.n	800dd98 <strncmp+0x8>
 800ddac:	1ad0      	subs	r0, r2, r3
 800ddae:	bd10      	pop	{r4, pc}
 800ddb0:	4610      	mov	r0, r2
 800ddb2:	e7fc      	b.n	800ddae <strncmp+0x1e>

0800ddb4 <strtok>:
 800ddb4:	4b16      	ldr	r3, [pc, #88]	@ (800de10 <strtok+0x5c>)
 800ddb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ddba:	681f      	ldr	r7, [r3, #0]
 800ddbc:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800ddbe:	4605      	mov	r5, r0
 800ddc0:	460e      	mov	r6, r1
 800ddc2:	b9ec      	cbnz	r4, 800de00 <strtok+0x4c>
 800ddc4:	2050      	movs	r0, #80	@ 0x50
 800ddc6:	f7ff fd0d 	bl	800d7e4 <malloc>
 800ddca:	4602      	mov	r2, r0
 800ddcc:	6478      	str	r0, [r7, #68]	@ 0x44
 800ddce:	b920      	cbnz	r0, 800ddda <strtok+0x26>
 800ddd0:	4b10      	ldr	r3, [pc, #64]	@ (800de14 <strtok+0x60>)
 800ddd2:	4811      	ldr	r0, [pc, #68]	@ (800de18 <strtok+0x64>)
 800ddd4:	215b      	movs	r1, #91	@ 0x5b
 800ddd6:	f000 f8d5 	bl	800df84 <__assert_func>
 800ddda:	e9c0 4400 	strd	r4, r4, [r0]
 800ddde:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800dde2:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800dde6:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800ddea:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800ddee:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800ddf2:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800ddf6:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800ddfa:	6184      	str	r4, [r0, #24]
 800ddfc:	7704      	strb	r4, [r0, #28]
 800ddfe:	6244      	str	r4, [r0, #36]	@ 0x24
 800de00:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800de02:	4631      	mov	r1, r6
 800de04:	4628      	mov	r0, r5
 800de06:	2301      	movs	r3, #1
 800de08:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800de0c:	f000 b806 	b.w	800de1c <__strtok_r>
 800de10:	20000038 	.word	0x20000038
 800de14:	0801064d 	.word	0x0801064d
 800de18:	08010664 	.word	0x08010664

0800de1c <__strtok_r>:
 800de1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800de1e:	4604      	mov	r4, r0
 800de20:	b908      	cbnz	r0, 800de26 <__strtok_r+0xa>
 800de22:	6814      	ldr	r4, [r2, #0]
 800de24:	b144      	cbz	r4, 800de38 <__strtok_r+0x1c>
 800de26:	4620      	mov	r0, r4
 800de28:	f814 5b01 	ldrb.w	r5, [r4], #1
 800de2c:	460f      	mov	r7, r1
 800de2e:	f817 6b01 	ldrb.w	r6, [r7], #1
 800de32:	b91e      	cbnz	r6, 800de3c <__strtok_r+0x20>
 800de34:	b965      	cbnz	r5, 800de50 <__strtok_r+0x34>
 800de36:	6015      	str	r5, [r2, #0]
 800de38:	2000      	movs	r0, #0
 800de3a:	e005      	b.n	800de48 <__strtok_r+0x2c>
 800de3c:	42b5      	cmp	r5, r6
 800de3e:	d1f6      	bne.n	800de2e <__strtok_r+0x12>
 800de40:	2b00      	cmp	r3, #0
 800de42:	d1f0      	bne.n	800de26 <__strtok_r+0xa>
 800de44:	6014      	str	r4, [r2, #0]
 800de46:	7003      	strb	r3, [r0, #0]
 800de48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800de4a:	461c      	mov	r4, r3
 800de4c:	e00c      	b.n	800de68 <__strtok_r+0x4c>
 800de4e:	b915      	cbnz	r5, 800de56 <__strtok_r+0x3a>
 800de50:	f814 3b01 	ldrb.w	r3, [r4], #1
 800de54:	460e      	mov	r6, r1
 800de56:	f816 5b01 	ldrb.w	r5, [r6], #1
 800de5a:	42ab      	cmp	r3, r5
 800de5c:	d1f7      	bne.n	800de4e <__strtok_r+0x32>
 800de5e:	2b00      	cmp	r3, #0
 800de60:	d0f3      	beq.n	800de4a <__strtok_r+0x2e>
 800de62:	2300      	movs	r3, #0
 800de64:	f804 3c01 	strb.w	r3, [r4, #-1]
 800de68:	6014      	str	r4, [r2, #0]
 800de6a:	e7ed      	b.n	800de48 <__strtok_r+0x2c>

0800de6c <_close_r>:
 800de6c:	b538      	push	{r3, r4, r5, lr}
 800de6e:	4d06      	ldr	r5, [pc, #24]	@ (800de88 <_close_r+0x1c>)
 800de70:	2300      	movs	r3, #0
 800de72:	4604      	mov	r4, r0
 800de74:	4608      	mov	r0, r1
 800de76:	602b      	str	r3, [r5, #0]
 800de78:	f7f5 fbfa 	bl	8003670 <_close>
 800de7c:	1c43      	adds	r3, r0, #1
 800de7e:	d102      	bne.n	800de86 <_close_r+0x1a>
 800de80:	682b      	ldr	r3, [r5, #0]
 800de82:	b103      	cbz	r3, 800de86 <_close_r+0x1a>
 800de84:	6023      	str	r3, [r4, #0]
 800de86:	bd38      	pop	{r3, r4, r5, pc}
 800de88:	200057fc 	.word	0x200057fc

0800de8c <_lseek_r>:
 800de8c:	b538      	push	{r3, r4, r5, lr}
 800de8e:	4d07      	ldr	r5, [pc, #28]	@ (800deac <_lseek_r+0x20>)
 800de90:	4604      	mov	r4, r0
 800de92:	4608      	mov	r0, r1
 800de94:	4611      	mov	r1, r2
 800de96:	2200      	movs	r2, #0
 800de98:	602a      	str	r2, [r5, #0]
 800de9a:	461a      	mov	r2, r3
 800de9c:	f7f5 fc0f 	bl	80036be <_lseek>
 800dea0:	1c43      	adds	r3, r0, #1
 800dea2:	d102      	bne.n	800deaa <_lseek_r+0x1e>
 800dea4:	682b      	ldr	r3, [r5, #0]
 800dea6:	b103      	cbz	r3, 800deaa <_lseek_r+0x1e>
 800dea8:	6023      	str	r3, [r4, #0]
 800deaa:	bd38      	pop	{r3, r4, r5, pc}
 800deac:	200057fc 	.word	0x200057fc

0800deb0 <_read_r>:
 800deb0:	b538      	push	{r3, r4, r5, lr}
 800deb2:	4d07      	ldr	r5, [pc, #28]	@ (800ded0 <_read_r+0x20>)
 800deb4:	4604      	mov	r4, r0
 800deb6:	4608      	mov	r0, r1
 800deb8:	4611      	mov	r1, r2
 800deba:	2200      	movs	r2, #0
 800debc:	602a      	str	r2, [r5, #0]
 800debe:	461a      	mov	r2, r3
 800dec0:	f7f5 fb9d 	bl	80035fe <_read>
 800dec4:	1c43      	adds	r3, r0, #1
 800dec6:	d102      	bne.n	800dece <_read_r+0x1e>
 800dec8:	682b      	ldr	r3, [r5, #0]
 800deca:	b103      	cbz	r3, 800dece <_read_r+0x1e>
 800decc:	6023      	str	r3, [r4, #0]
 800dece:	bd38      	pop	{r3, r4, r5, pc}
 800ded0:	200057fc 	.word	0x200057fc

0800ded4 <_sbrk_r>:
 800ded4:	b538      	push	{r3, r4, r5, lr}
 800ded6:	4d06      	ldr	r5, [pc, #24]	@ (800def0 <_sbrk_r+0x1c>)
 800ded8:	2300      	movs	r3, #0
 800deda:	4604      	mov	r4, r0
 800dedc:	4608      	mov	r0, r1
 800dede:	602b      	str	r3, [r5, #0]
 800dee0:	f7f5 fbfa 	bl	80036d8 <_sbrk>
 800dee4:	1c43      	adds	r3, r0, #1
 800dee6:	d102      	bne.n	800deee <_sbrk_r+0x1a>
 800dee8:	682b      	ldr	r3, [r5, #0]
 800deea:	b103      	cbz	r3, 800deee <_sbrk_r+0x1a>
 800deec:	6023      	str	r3, [r4, #0]
 800deee:	bd38      	pop	{r3, r4, r5, pc}
 800def0:	200057fc 	.word	0x200057fc

0800def4 <_write_r>:
 800def4:	b538      	push	{r3, r4, r5, lr}
 800def6:	4d07      	ldr	r5, [pc, #28]	@ (800df14 <_write_r+0x20>)
 800def8:	4604      	mov	r4, r0
 800defa:	4608      	mov	r0, r1
 800defc:	4611      	mov	r1, r2
 800defe:	2200      	movs	r2, #0
 800df00:	602a      	str	r2, [r5, #0]
 800df02:	461a      	mov	r2, r3
 800df04:	f7f5 fb98 	bl	8003638 <_write>
 800df08:	1c43      	adds	r3, r0, #1
 800df0a:	d102      	bne.n	800df12 <_write_r+0x1e>
 800df0c:	682b      	ldr	r3, [r5, #0]
 800df0e:	b103      	cbz	r3, 800df12 <_write_r+0x1e>
 800df10:	6023      	str	r3, [r4, #0]
 800df12:	bd38      	pop	{r3, r4, r5, pc}
 800df14:	200057fc 	.word	0x200057fc

0800df18 <__errno>:
 800df18:	4b01      	ldr	r3, [pc, #4]	@ (800df20 <__errno+0x8>)
 800df1a:	6818      	ldr	r0, [r3, #0]
 800df1c:	4770      	bx	lr
 800df1e:	bf00      	nop
 800df20:	20000038 	.word	0x20000038

0800df24 <__libc_init_array>:
 800df24:	b570      	push	{r4, r5, r6, lr}
 800df26:	4d0d      	ldr	r5, [pc, #52]	@ (800df5c <__libc_init_array+0x38>)
 800df28:	4c0d      	ldr	r4, [pc, #52]	@ (800df60 <__libc_init_array+0x3c>)
 800df2a:	1b64      	subs	r4, r4, r5
 800df2c:	10a4      	asrs	r4, r4, #2
 800df2e:	2600      	movs	r6, #0
 800df30:	42a6      	cmp	r6, r4
 800df32:	d109      	bne.n	800df48 <__libc_init_array+0x24>
 800df34:	4d0b      	ldr	r5, [pc, #44]	@ (800df64 <__libc_init_array+0x40>)
 800df36:	4c0c      	ldr	r4, [pc, #48]	@ (800df68 <__libc_init_array+0x44>)
 800df38:	f001 fb30 	bl	800f59c <_init>
 800df3c:	1b64      	subs	r4, r4, r5
 800df3e:	10a4      	asrs	r4, r4, #2
 800df40:	2600      	movs	r6, #0
 800df42:	42a6      	cmp	r6, r4
 800df44:	d105      	bne.n	800df52 <__libc_init_array+0x2e>
 800df46:	bd70      	pop	{r4, r5, r6, pc}
 800df48:	f855 3b04 	ldr.w	r3, [r5], #4
 800df4c:	4798      	blx	r3
 800df4e:	3601      	adds	r6, #1
 800df50:	e7ee      	b.n	800df30 <__libc_init_array+0xc>
 800df52:	f855 3b04 	ldr.w	r3, [r5], #4
 800df56:	4798      	blx	r3
 800df58:	3601      	adds	r6, #1
 800df5a:	e7f2      	b.n	800df42 <__libc_init_array+0x1e>
 800df5c:	08010750 	.word	0x08010750
 800df60:	08010750 	.word	0x08010750
 800df64:	08010750 	.word	0x08010750
 800df68:	08010754 	.word	0x08010754

0800df6c <__retarget_lock_init_recursive>:
 800df6c:	4770      	bx	lr

0800df6e <__retarget_lock_acquire_recursive>:
 800df6e:	4770      	bx	lr

0800df70 <__retarget_lock_release_recursive>:
 800df70:	4770      	bx	lr

0800df72 <strcpy>:
 800df72:	4603      	mov	r3, r0
 800df74:	f811 2b01 	ldrb.w	r2, [r1], #1
 800df78:	f803 2b01 	strb.w	r2, [r3], #1
 800df7c:	2a00      	cmp	r2, #0
 800df7e:	d1f9      	bne.n	800df74 <strcpy+0x2>
 800df80:	4770      	bx	lr
	...

0800df84 <__assert_func>:
 800df84:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800df86:	4614      	mov	r4, r2
 800df88:	461a      	mov	r2, r3
 800df8a:	4b09      	ldr	r3, [pc, #36]	@ (800dfb0 <__assert_func+0x2c>)
 800df8c:	681b      	ldr	r3, [r3, #0]
 800df8e:	4605      	mov	r5, r0
 800df90:	68d8      	ldr	r0, [r3, #12]
 800df92:	b954      	cbnz	r4, 800dfaa <__assert_func+0x26>
 800df94:	4b07      	ldr	r3, [pc, #28]	@ (800dfb4 <__assert_func+0x30>)
 800df96:	461c      	mov	r4, r3
 800df98:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800df9c:	9100      	str	r1, [sp, #0]
 800df9e:	462b      	mov	r3, r5
 800dfa0:	4905      	ldr	r1, [pc, #20]	@ (800dfb8 <__assert_func+0x34>)
 800dfa2:	f000 ff03 	bl	800edac <fiprintf>
 800dfa6:	f000 ffae 	bl	800ef06 <abort>
 800dfaa:	4b04      	ldr	r3, [pc, #16]	@ (800dfbc <__assert_func+0x38>)
 800dfac:	e7f4      	b.n	800df98 <__assert_func+0x14>
 800dfae:	bf00      	nop
 800dfb0:	20000038 	.word	0x20000038
 800dfb4:	080106f9 	.word	0x080106f9
 800dfb8:	080106cb 	.word	0x080106cb
 800dfbc:	080106be 	.word	0x080106be

0800dfc0 <_free_r>:
 800dfc0:	b538      	push	{r3, r4, r5, lr}
 800dfc2:	4605      	mov	r5, r0
 800dfc4:	2900      	cmp	r1, #0
 800dfc6:	d041      	beq.n	800e04c <_free_r+0x8c>
 800dfc8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dfcc:	1f0c      	subs	r4, r1, #4
 800dfce:	2b00      	cmp	r3, #0
 800dfd0:	bfb8      	it	lt
 800dfd2:	18e4      	addlt	r4, r4, r3
 800dfd4:	f7ff fcb8 	bl	800d948 <__malloc_lock>
 800dfd8:	4a1d      	ldr	r2, [pc, #116]	@ (800e050 <_free_r+0x90>)
 800dfda:	6813      	ldr	r3, [r2, #0]
 800dfdc:	b933      	cbnz	r3, 800dfec <_free_r+0x2c>
 800dfde:	6063      	str	r3, [r4, #4]
 800dfe0:	6014      	str	r4, [r2, #0]
 800dfe2:	4628      	mov	r0, r5
 800dfe4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dfe8:	f7ff bcb4 	b.w	800d954 <__malloc_unlock>
 800dfec:	42a3      	cmp	r3, r4
 800dfee:	d908      	bls.n	800e002 <_free_r+0x42>
 800dff0:	6820      	ldr	r0, [r4, #0]
 800dff2:	1821      	adds	r1, r4, r0
 800dff4:	428b      	cmp	r3, r1
 800dff6:	bf01      	itttt	eq
 800dff8:	6819      	ldreq	r1, [r3, #0]
 800dffa:	685b      	ldreq	r3, [r3, #4]
 800dffc:	1809      	addeq	r1, r1, r0
 800dffe:	6021      	streq	r1, [r4, #0]
 800e000:	e7ed      	b.n	800dfde <_free_r+0x1e>
 800e002:	461a      	mov	r2, r3
 800e004:	685b      	ldr	r3, [r3, #4]
 800e006:	b10b      	cbz	r3, 800e00c <_free_r+0x4c>
 800e008:	42a3      	cmp	r3, r4
 800e00a:	d9fa      	bls.n	800e002 <_free_r+0x42>
 800e00c:	6811      	ldr	r1, [r2, #0]
 800e00e:	1850      	adds	r0, r2, r1
 800e010:	42a0      	cmp	r0, r4
 800e012:	d10b      	bne.n	800e02c <_free_r+0x6c>
 800e014:	6820      	ldr	r0, [r4, #0]
 800e016:	4401      	add	r1, r0
 800e018:	1850      	adds	r0, r2, r1
 800e01a:	4283      	cmp	r3, r0
 800e01c:	6011      	str	r1, [r2, #0]
 800e01e:	d1e0      	bne.n	800dfe2 <_free_r+0x22>
 800e020:	6818      	ldr	r0, [r3, #0]
 800e022:	685b      	ldr	r3, [r3, #4]
 800e024:	6053      	str	r3, [r2, #4]
 800e026:	4408      	add	r0, r1
 800e028:	6010      	str	r0, [r2, #0]
 800e02a:	e7da      	b.n	800dfe2 <_free_r+0x22>
 800e02c:	d902      	bls.n	800e034 <_free_r+0x74>
 800e02e:	230c      	movs	r3, #12
 800e030:	602b      	str	r3, [r5, #0]
 800e032:	e7d6      	b.n	800dfe2 <_free_r+0x22>
 800e034:	6820      	ldr	r0, [r4, #0]
 800e036:	1821      	adds	r1, r4, r0
 800e038:	428b      	cmp	r3, r1
 800e03a:	bf04      	itt	eq
 800e03c:	6819      	ldreq	r1, [r3, #0]
 800e03e:	685b      	ldreq	r3, [r3, #4]
 800e040:	6063      	str	r3, [r4, #4]
 800e042:	bf04      	itt	eq
 800e044:	1809      	addeq	r1, r1, r0
 800e046:	6021      	streq	r1, [r4, #0]
 800e048:	6054      	str	r4, [r2, #4]
 800e04a:	e7ca      	b.n	800dfe2 <_free_r+0x22>
 800e04c:	bd38      	pop	{r3, r4, r5, pc}
 800e04e:	bf00      	nop
 800e050:	200056bc 	.word	0x200056bc

0800e054 <__ssputs_r>:
 800e054:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e058:	688e      	ldr	r6, [r1, #8]
 800e05a:	461f      	mov	r7, r3
 800e05c:	42be      	cmp	r6, r7
 800e05e:	680b      	ldr	r3, [r1, #0]
 800e060:	4682      	mov	sl, r0
 800e062:	460c      	mov	r4, r1
 800e064:	4690      	mov	r8, r2
 800e066:	d82d      	bhi.n	800e0c4 <__ssputs_r+0x70>
 800e068:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e06c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e070:	d026      	beq.n	800e0c0 <__ssputs_r+0x6c>
 800e072:	6965      	ldr	r5, [r4, #20]
 800e074:	6909      	ldr	r1, [r1, #16]
 800e076:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e07a:	eba3 0901 	sub.w	r9, r3, r1
 800e07e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e082:	1c7b      	adds	r3, r7, #1
 800e084:	444b      	add	r3, r9
 800e086:	106d      	asrs	r5, r5, #1
 800e088:	429d      	cmp	r5, r3
 800e08a:	bf38      	it	cc
 800e08c:	461d      	movcc	r5, r3
 800e08e:	0553      	lsls	r3, r2, #21
 800e090:	d527      	bpl.n	800e0e2 <__ssputs_r+0x8e>
 800e092:	4629      	mov	r1, r5
 800e094:	f7ff fbd8 	bl	800d848 <_malloc_r>
 800e098:	4606      	mov	r6, r0
 800e09a:	b360      	cbz	r0, 800e0f6 <__ssputs_r+0xa2>
 800e09c:	6921      	ldr	r1, [r4, #16]
 800e09e:	464a      	mov	r2, r9
 800e0a0:	f000 ff23 	bl	800eeea <memcpy>
 800e0a4:	89a3      	ldrh	r3, [r4, #12]
 800e0a6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e0aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e0ae:	81a3      	strh	r3, [r4, #12]
 800e0b0:	6126      	str	r6, [r4, #16]
 800e0b2:	6165      	str	r5, [r4, #20]
 800e0b4:	444e      	add	r6, r9
 800e0b6:	eba5 0509 	sub.w	r5, r5, r9
 800e0ba:	6026      	str	r6, [r4, #0]
 800e0bc:	60a5      	str	r5, [r4, #8]
 800e0be:	463e      	mov	r6, r7
 800e0c0:	42be      	cmp	r6, r7
 800e0c2:	d900      	bls.n	800e0c6 <__ssputs_r+0x72>
 800e0c4:	463e      	mov	r6, r7
 800e0c6:	6820      	ldr	r0, [r4, #0]
 800e0c8:	4632      	mov	r2, r6
 800e0ca:	4641      	mov	r1, r8
 800e0cc:	f000 fef3 	bl	800eeb6 <memmove>
 800e0d0:	68a3      	ldr	r3, [r4, #8]
 800e0d2:	1b9b      	subs	r3, r3, r6
 800e0d4:	60a3      	str	r3, [r4, #8]
 800e0d6:	6823      	ldr	r3, [r4, #0]
 800e0d8:	4433      	add	r3, r6
 800e0da:	6023      	str	r3, [r4, #0]
 800e0dc:	2000      	movs	r0, #0
 800e0de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e0e2:	462a      	mov	r2, r5
 800e0e4:	f000 ff16 	bl	800ef14 <_realloc_r>
 800e0e8:	4606      	mov	r6, r0
 800e0ea:	2800      	cmp	r0, #0
 800e0ec:	d1e0      	bne.n	800e0b0 <__ssputs_r+0x5c>
 800e0ee:	6921      	ldr	r1, [r4, #16]
 800e0f0:	4650      	mov	r0, sl
 800e0f2:	f7ff ff65 	bl	800dfc0 <_free_r>
 800e0f6:	230c      	movs	r3, #12
 800e0f8:	f8ca 3000 	str.w	r3, [sl]
 800e0fc:	89a3      	ldrh	r3, [r4, #12]
 800e0fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e102:	81a3      	strh	r3, [r4, #12]
 800e104:	f04f 30ff 	mov.w	r0, #4294967295
 800e108:	e7e9      	b.n	800e0de <__ssputs_r+0x8a>
	...

0800e10c <_svfiprintf_r>:
 800e10c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e110:	4698      	mov	r8, r3
 800e112:	898b      	ldrh	r3, [r1, #12]
 800e114:	061b      	lsls	r3, r3, #24
 800e116:	b09d      	sub	sp, #116	@ 0x74
 800e118:	4607      	mov	r7, r0
 800e11a:	460d      	mov	r5, r1
 800e11c:	4614      	mov	r4, r2
 800e11e:	d510      	bpl.n	800e142 <_svfiprintf_r+0x36>
 800e120:	690b      	ldr	r3, [r1, #16]
 800e122:	b973      	cbnz	r3, 800e142 <_svfiprintf_r+0x36>
 800e124:	2140      	movs	r1, #64	@ 0x40
 800e126:	f7ff fb8f 	bl	800d848 <_malloc_r>
 800e12a:	6028      	str	r0, [r5, #0]
 800e12c:	6128      	str	r0, [r5, #16]
 800e12e:	b930      	cbnz	r0, 800e13e <_svfiprintf_r+0x32>
 800e130:	230c      	movs	r3, #12
 800e132:	603b      	str	r3, [r7, #0]
 800e134:	f04f 30ff 	mov.w	r0, #4294967295
 800e138:	b01d      	add	sp, #116	@ 0x74
 800e13a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e13e:	2340      	movs	r3, #64	@ 0x40
 800e140:	616b      	str	r3, [r5, #20]
 800e142:	2300      	movs	r3, #0
 800e144:	9309      	str	r3, [sp, #36]	@ 0x24
 800e146:	2320      	movs	r3, #32
 800e148:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e14c:	f8cd 800c 	str.w	r8, [sp, #12]
 800e150:	2330      	movs	r3, #48	@ 0x30
 800e152:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e2f0 <_svfiprintf_r+0x1e4>
 800e156:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e15a:	f04f 0901 	mov.w	r9, #1
 800e15e:	4623      	mov	r3, r4
 800e160:	469a      	mov	sl, r3
 800e162:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e166:	b10a      	cbz	r2, 800e16c <_svfiprintf_r+0x60>
 800e168:	2a25      	cmp	r2, #37	@ 0x25
 800e16a:	d1f9      	bne.n	800e160 <_svfiprintf_r+0x54>
 800e16c:	ebba 0b04 	subs.w	fp, sl, r4
 800e170:	d00b      	beq.n	800e18a <_svfiprintf_r+0x7e>
 800e172:	465b      	mov	r3, fp
 800e174:	4622      	mov	r2, r4
 800e176:	4629      	mov	r1, r5
 800e178:	4638      	mov	r0, r7
 800e17a:	f7ff ff6b 	bl	800e054 <__ssputs_r>
 800e17e:	3001      	adds	r0, #1
 800e180:	f000 80a7 	beq.w	800e2d2 <_svfiprintf_r+0x1c6>
 800e184:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e186:	445a      	add	r2, fp
 800e188:	9209      	str	r2, [sp, #36]	@ 0x24
 800e18a:	f89a 3000 	ldrb.w	r3, [sl]
 800e18e:	2b00      	cmp	r3, #0
 800e190:	f000 809f 	beq.w	800e2d2 <_svfiprintf_r+0x1c6>
 800e194:	2300      	movs	r3, #0
 800e196:	f04f 32ff 	mov.w	r2, #4294967295
 800e19a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e19e:	f10a 0a01 	add.w	sl, sl, #1
 800e1a2:	9304      	str	r3, [sp, #16]
 800e1a4:	9307      	str	r3, [sp, #28]
 800e1a6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e1aa:	931a      	str	r3, [sp, #104]	@ 0x68
 800e1ac:	4654      	mov	r4, sl
 800e1ae:	2205      	movs	r2, #5
 800e1b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e1b4:	484e      	ldr	r0, [pc, #312]	@ (800e2f0 <_svfiprintf_r+0x1e4>)
 800e1b6:	f7f2 f813 	bl	80001e0 <memchr>
 800e1ba:	9a04      	ldr	r2, [sp, #16]
 800e1bc:	b9d8      	cbnz	r0, 800e1f6 <_svfiprintf_r+0xea>
 800e1be:	06d0      	lsls	r0, r2, #27
 800e1c0:	bf44      	itt	mi
 800e1c2:	2320      	movmi	r3, #32
 800e1c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e1c8:	0711      	lsls	r1, r2, #28
 800e1ca:	bf44      	itt	mi
 800e1cc:	232b      	movmi	r3, #43	@ 0x2b
 800e1ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e1d2:	f89a 3000 	ldrb.w	r3, [sl]
 800e1d6:	2b2a      	cmp	r3, #42	@ 0x2a
 800e1d8:	d015      	beq.n	800e206 <_svfiprintf_r+0xfa>
 800e1da:	9a07      	ldr	r2, [sp, #28]
 800e1dc:	4654      	mov	r4, sl
 800e1de:	2000      	movs	r0, #0
 800e1e0:	f04f 0c0a 	mov.w	ip, #10
 800e1e4:	4621      	mov	r1, r4
 800e1e6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e1ea:	3b30      	subs	r3, #48	@ 0x30
 800e1ec:	2b09      	cmp	r3, #9
 800e1ee:	d94b      	bls.n	800e288 <_svfiprintf_r+0x17c>
 800e1f0:	b1b0      	cbz	r0, 800e220 <_svfiprintf_r+0x114>
 800e1f2:	9207      	str	r2, [sp, #28]
 800e1f4:	e014      	b.n	800e220 <_svfiprintf_r+0x114>
 800e1f6:	eba0 0308 	sub.w	r3, r0, r8
 800e1fa:	fa09 f303 	lsl.w	r3, r9, r3
 800e1fe:	4313      	orrs	r3, r2
 800e200:	9304      	str	r3, [sp, #16]
 800e202:	46a2      	mov	sl, r4
 800e204:	e7d2      	b.n	800e1ac <_svfiprintf_r+0xa0>
 800e206:	9b03      	ldr	r3, [sp, #12]
 800e208:	1d19      	adds	r1, r3, #4
 800e20a:	681b      	ldr	r3, [r3, #0]
 800e20c:	9103      	str	r1, [sp, #12]
 800e20e:	2b00      	cmp	r3, #0
 800e210:	bfbb      	ittet	lt
 800e212:	425b      	neglt	r3, r3
 800e214:	f042 0202 	orrlt.w	r2, r2, #2
 800e218:	9307      	strge	r3, [sp, #28]
 800e21a:	9307      	strlt	r3, [sp, #28]
 800e21c:	bfb8      	it	lt
 800e21e:	9204      	strlt	r2, [sp, #16]
 800e220:	7823      	ldrb	r3, [r4, #0]
 800e222:	2b2e      	cmp	r3, #46	@ 0x2e
 800e224:	d10a      	bne.n	800e23c <_svfiprintf_r+0x130>
 800e226:	7863      	ldrb	r3, [r4, #1]
 800e228:	2b2a      	cmp	r3, #42	@ 0x2a
 800e22a:	d132      	bne.n	800e292 <_svfiprintf_r+0x186>
 800e22c:	9b03      	ldr	r3, [sp, #12]
 800e22e:	1d1a      	adds	r2, r3, #4
 800e230:	681b      	ldr	r3, [r3, #0]
 800e232:	9203      	str	r2, [sp, #12]
 800e234:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e238:	3402      	adds	r4, #2
 800e23a:	9305      	str	r3, [sp, #20]
 800e23c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e300 <_svfiprintf_r+0x1f4>
 800e240:	7821      	ldrb	r1, [r4, #0]
 800e242:	2203      	movs	r2, #3
 800e244:	4650      	mov	r0, sl
 800e246:	f7f1 ffcb 	bl	80001e0 <memchr>
 800e24a:	b138      	cbz	r0, 800e25c <_svfiprintf_r+0x150>
 800e24c:	9b04      	ldr	r3, [sp, #16]
 800e24e:	eba0 000a 	sub.w	r0, r0, sl
 800e252:	2240      	movs	r2, #64	@ 0x40
 800e254:	4082      	lsls	r2, r0
 800e256:	4313      	orrs	r3, r2
 800e258:	3401      	adds	r4, #1
 800e25a:	9304      	str	r3, [sp, #16]
 800e25c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e260:	4824      	ldr	r0, [pc, #144]	@ (800e2f4 <_svfiprintf_r+0x1e8>)
 800e262:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e266:	2206      	movs	r2, #6
 800e268:	f7f1 ffba 	bl	80001e0 <memchr>
 800e26c:	2800      	cmp	r0, #0
 800e26e:	d036      	beq.n	800e2de <_svfiprintf_r+0x1d2>
 800e270:	4b21      	ldr	r3, [pc, #132]	@ (800e2f8 <_svfiprintf_r+0x1ec>)
 800e272:	bb1b      	cbnz	r3, 800e2bc <_svfiprintf_r+0x1b0>
 800e274:	9b03      	ldr	r3, [sp, #12]
 800e276:	3307      	adds	r3, #7
 800e278:	f023 0307 	bic.w	r3, r3, #7
 800e27c:	3308      	adds	r3, #8
 800e27e:	9303      	str	r3, [sp, #12]
 800e280:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e282:	4433      	add	r3, r6
 800e284:	9309      	str	r3, [sp, #36]	@ 0x24
 800e286:	e76a      	b.n	800e15e <_svfiprintf_r+0x52>
 800e288:	fb0c 3202 	mla	r2, ip, r2, r3
 800e28c:	460c      	mov	r4, r1
 800e28e:	2001      	movs	r0, #1
 800e290:	e7a8      	b.n	800e1e4 <_svfiprintf_r+0xd8>
 800e292:	2300      	movs	r3, #0
 800e294:	3401      	adds	r4, #1
 800e296:	9305      	str	r3, [sp, #20]
 800e298:	4619      	mov	r1, r3
 800e29a:	f04f 0c0a 	mov.w	ip, #10
 800e29e:	4620      	mov	r0, r4
 800e2a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e2a4:	3a30      	subs	r2, #48	@ 0x30
 800e2a6:	2a09      	cmp	r2, #9
 800e2a8:	d903      	bls.n	800e2b2 <_svfiprintf_r+0x1a6>
 800e2aa:	2b00      	cmp	r3, #0
 800e2ac:	d0c6      	beq.n	800e23c <_svfiprintf_r+0x130>
 800e2ae:	9105      	str	r1, [sp, #20]
 800e2b0:	e7c4      	b.n	800e23c <_svfiprintf_r+0x130>
 800e2b2:	fb0c 2101 	mla	r1, ip, r1, r2
 800e2b6:	4604      	mov	r4, r0
 800e2b8:	2301      	movs	r3, #1
 800e2ba:	e7f0      	b.n	800e29e <_svfiprintf_r+0x192>
 800e2bc:	ab03      	add	r3, sp, #12
 800e2be:	9300      	str	r3, [sp, #0]
 800e2c0:	462a      	mov	r2, r5
 800e2c2:	4b0e      	ldr	r3, [pc, #56]	@ (800e2fc <_svfiprintf_r+0x1f0>)
 800e2c4:	a904      	add	r1, sp, #16
 800e2c6:	4638      	mov	r0, r7
 800e2c8:	f3af 8000 	nop.w
 800e2cc:	1c42      	adds	r2, r0, #1
 800e2ce:	4606      	mov	r6, r0
 800e2d0:	d1d6      	bne.n	800e280 <_svfiprintf_r+0x174>
 800e2d2:	89ab      	ldrh	r3, [r5, #12]
 800e2d4:	065b      	lsls	r3, r3, #25
 800e2d6:	f53f af2d 	bmi.w	800e134 <_svfiprintf_r+0x28>
 800e2da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e2dc:	e72c      	b.n	800e138 <_svfiprintf_r+0x2c>
 800e2de:	ab03      	add	r3, sp, #12
 800e2e0:	9300      	str	r3, [sp, #0]
 800e2e2:	462a      	mov	r2, r5
 800e2e4:	4b05      	ldr	r3, [pc, #20]	@ (800e2fc <_svfiprintf_r+0x1f0>)
 800e2e6:	a904      	add	r1, sp, #16
 800e2e8:	4638      	mov	r0, r7
 800e2ea:	f000 fa45 	bl	800e778 <_printf_i>
 800e2ee:	e7ed      	b.n	800e2cc <_svfiprintf_r+0x1c0>
 800e2f0:	080106fa 	.word	0x080106fa
 800e2f4:	08010704 	.word	0x08010704
 800e2f8:	00000000 	.word	0x00000000
 800e2fc:	0800e055 	.word	0x0800e055
 800e300:	08010700 	.word	0x08010700

0800e304 <_sungetc_r>:
 800e304:	b538      	push	{r3, r4, r5, lr}
 800e306:	1c4b      	adds	r3, r1, #1
 800e308:	4614      	mov	r4, r2
 800e30a:	d103      	bne.n	800e314 <_sungetc_r+0x10>
 800e30c:	f04f 35ff 	mov.w	r5, #4294967295
 800e310:	4628      	mov	r0, r5
 800e312:	bd38      	pop	{r3, r4, r5, pc}
 800e314:	8993      	ldrh	r3, [r2, #12]
 800e316:	f023 0320 	bic.w	r3, r3, #32
 800e31a:	8193      	strh	r3, [r2, #12]
 800e31c:	6853      	ldr	r3, [r2, #4]
 800e31e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800e320:	b2cd      	uxtb	r5, r1
 800e322:	b18a      	cbz	r2, 800e348 <_sungetc_r+0x44>
 800e324:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800e326:	429a      	cmp	r2, r3
 800e328:	dd08      	ble.n	800e33c <_sungetc_r+0x38>
 800e32a:	6823      	ldr	r3, [r4, #0]
 800e32c:	1e5a      	subs	r2, r3, #1
 800e32e:	6022      	str	r2, [r4, #0]
 800e330:	f803 5c01 	strb.w	r5, [r3, #-1]
 800e334:	6863      	ldr	r3, [r4, #4]
 800e336:	3301      	adds	r3, #1
 800e338:	6063      	str	r3, [r4, #4]
 800e33a:	e7e9      	b.n	800e310 <_sungetc_r+0xc>
 800e33c:	4621      	mov	r1, r4
 800e33e:	f000 fd80 	bl	800ee42 <__submore>
 800e342:	2800      	cmp	r0, #0
 800e344:	d0f1      	beq.n	800e32a <_sungetc_r+0x26>
 800e346:	e7e1      	b.n	800e30c <_sungetc_r+0x8>
 800e348:	6921      	ldr	r1, [r4, #16]
 800e34a:	6822      	ldr	r2, [r4, #0]
 800e34c:	b141      	cbz	r1, 800e360 <_sungetc_r+0x5c>
 800e34e:	4291      	cmp	r1, r2
 800e350:	d206      	bcs.n	800e360 <_sungetc_r+0x5c>
 800e352:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 800e356:	42a9      	cmp	r1, r5
 800e358:	d102      	bne.n	800e360 <_sungetc_r+0x5c>
 800e35a:	3a01      	subs	r2, #1
 800e35c:	6022      	str	r2, [r4, #0]
 800e35e:	e7ea      	b.n	800e336 <_sungetc_r+0x32>
 800e360:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 800e364:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e368:	6363      	str	r3, [r4, #52]	@ 0x34
 800e36a:	2303      	movs	r3, #3
 800e36c:	63a3      	str	r3, [r4, #56]	@ 0x38
 800e36e:	4623      	mov	r3, r4
 800e370:	f803 5f46 	strb.w	r5, [r3, #70]!
 800e374:	6023      	str	r3, [r4, #0]
 800e376:	2301      	movs	r3, #1
 800e378:	e7de      	b.n	800e338 <_sungetc_r+0x34>

0800e37a <__ssrefill_r>:
 800e37a:	b510      	push	{r4, lr}
 800e37c:	460c      	mov	r4, r1
 800e37e:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800e380:	b169      	cbz	r1, 800e39e <__ssrefill_r+0x24>
 800e382:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e386:	4299      	cmp	r1, r3
 800e388:	d001      	beq.n	800e38e <__ssrefill_r+0x14>
 800e38a:	f7ff fe19 	bl	800dfc0 <_free_r>
 800e38e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e390:	6063      	str	r3, [r4, #4]
 800e392:	2000      	movs	r0, #0
 800e394:	6360      	str	r0, [r4, #52]	@ 0x34
 800e396:	b113      	cbz	r3, 800e39e <__ssrefill_r+0x24>
 800e398:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800e39a:	6023      	str	r3, [r4, #0]
 800e39c:	bd10      	pop	{r4, pc}
 800e39e:	6923      	ldr	r3, [r4, #16]
 800e3a0:	6023      	str	r3, [r4, #0]
 800e3a2:	2300      	movs	r3, #0
 800e3a4:	6063      	str	r3, [r4, #4]
 800e3a6:	89a3      	ldrh	r3, [r4, #12]
 800e3a8:	f043 0320 	orr.w	r3, r3, #32
 800e3ac:	81a3      	strh	r3, [r4, #12]
 800e3ae:	f04f 30ff 	mov.w	r0, #4294967295
 800e3b2:	e7f3      	b.n	800e39c <__ssrefill_r+0x22>

0800e3b4 <__ssvfiscanf_r>:
 800e3b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e3b8:	460c      	mov	r4, r1
 800e3ba:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 800e3be:	2100      	movs	r1, #0
 800e3c0:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800e3c4:	49a5      	ldr	r1, [pc, #660]	@ (800e65c <__ssvfiscanf_r+0x2a8>)
 800e3c6:	91a0      	str	r1, [sp, #640]	@ 0x280
 800e3c8:	f10d 0804 	add.w	r8, sp, #4
 800e3cc:	49a4      	ldr	r1, [pc, #656]	@ (800e660 <__ssvfiscanf_r+0x2ac>)
 800e3ce:	4fa5      	ldr	r7, [pc, #660]	@ (800e664 <__ssvfiscanf_r+0x2b0>)
 800e3d0:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800e3d4:	4606      	mov	r6, r0
 800e3d6:	91a1      	str	r1, [sp, #644]	@ 0x284
 800e3d8:	9300      	str	r3, [sp, #0]
 800e3da:	7813      	ldrb	r3, [r2, #0]
 800e3dc:	2b00      	cmp	r3, #0
 800e3de:	f000 8158 	beq.w	800e692 <__ssvfiscanf_r+0x2de>
 800e3e2:	5cf9      	ldrb	r1, [r7, r3]
 800e3e4:	f011 0108 	ands.w	r1, r1, #8
 800e3e8:	f102 0501 	add.w	r5, r2, #1
 800e3ec:	d019      	beq.n	800e422 <__ssvfiscanf_r+0x6e>
 800e3ee:	6863      	ldr	r3, [r4, #4]
 800e3f0:	2b00      	cmp	r3, #0
 800e3f2:	dd0f      	ble.n	800e414 <__ssvfiscanf_r+0x60>
 800e3f4:	6823      	ldr	r3, [r4, #0]
 800e3f6:	781a      	ldrb	r2, [r3, #0]
 800e3f8:	5cba      	ldrb	r2, [r7, r2]
 800e3fa:	0712      	lsls	r2, r2, #28
 800e3fc:	d401      	bmi.n	800e402 <__ssvfiscanf_r+0x4e>
 800e3fe:	462a      	mov	r2, r5
 800e400:	e7eb      	b.n	800e3da <__ssvfiscanf_r+0x26>
 800e402:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800e404:	3201      	adds	r2, #1
 800e406:	9245      	str	r2, [sp, #276]	@ 0x114
 800e408:	6862      	ldr	r2, [r4, #4]
 800e40a:	3301      	adds	r3, #1
 800e40c:	3a01      	subs	r2, #1
 800e40e:	6062      	str	r2, [r4, #4]
 800e410:	6023      	str	r3, [r4, #0]
 800e412:	e7ec      	b.n	800e3ee <__ssvfiscanf_r+0x3a>
 800e414:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800e416:	4621      	mov	r1, r4
 800e418:	4630      	mov	r0, r6
 800e41a:	4798      	blx	r3
 800e41c:	2800      	cmp	r0, #0
 800e41e:	d0e9      	beq.n	800e3f4 <__ssvfiscanf_r+0x40>
 800e420:	e7ed      	b.n	800e3fe <__ssvfiscanf_r+0x4a>
 800e422:	2b25      	cmp	r3, #37	@ 0x25
 800e424:	d012      	beq.n	800e44c <__ssvfiscanf_r+0x98>
 800e426:	4699      	mov	r9, r3
 800e428:	6863      	ldr	r3, [r4, #4]
 800e42a:	2b00      	cmp	r3, #0
 800e42c:	f340 8093 	ble.w	800e556 <__ssvfiscanf_r+0x1a2>
 800e430:	6822      	ldr	r2, [r4, #0]
 800e432:	7813      	ldrb	r3, [r2, #0]
 800e434:	454b      	cmp	r3, r9
 800e436:	f040 812c 	bne.w	800e692 <__ssvfiscanf_r+0x2de>
 800e43a:	6863      	ldr	r3, [r4, #4]
 800e43c:	3b01      	subs	r3, #1
 800e43e:	6063      	str	r3, [r4, #4]
 800e440:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800e442:	3201      	adds	r2, #1
 800e444:	3301      	adds	r3, #1
 800e446:	6022      	str	r2, [r4, #0]
 800e448:	9345      	str	r3, [sp, #276]	@ 0x114
 800e44a:	e7d8      	b.n	800e3fe <__ssvfiscanf_r+0x4a>
 800e44c:	9141      	str	r1, [sp, #260]	@ 0x104
 800e44e:	9143      	str	r1, [sp, #268]	@ 0x10c
 800e450:	7853      	ldrb	r3, [r2, #1]
 800e452:	2b2a      	cmp	r3, #42	@ 0x2a
 800e454:	bf02      	ittt	eq
 800e456:	2310      	moveq	r3, #16
 800e458:	1c95      	addeq	r5, r2, #2
 800e45a:	9341      	streq	r3, [sp, #260]	@ 0x104
 800e45c:	220a      	movs	r2, #10
 800e45e:	46a9      	mov	r9, r5
 800e460:	f819 1b01 	ldrb.w	r1, [r9], #1
 800e464:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800e468:	2b09      	cmp	r3, #9
 800e46a:	d91e      	bls.n	800e4aa <__ssvfiscanf_r+0xf6>
 800e46c:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 800e668 <__ssvfiscanf_r+0x2b4>
 800e470:	2203      	movs	r2, #3
 800e472:	4650      	mov	r0, sl
 800e474:	f7f1 feb4 	bl	80001e0 <memchr>
 800e478:	b138      	cbz	r0, 800e48a <__ssvfiscanf_r+0xd6>
 800e47a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800e47c:	eba0 000a 	sub.w	r0, r0, sl
 800e480:	2301      	movs	r3, #1
 800e482:	4083      	lsls	r3, r0
 800e484:	4313      	orrs	r3, r2
 800e486:	9341      	str	r3, [sp, #260]	@ 0x104
 800e488:	464d      	mov	r5, r9
 800e48a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800e48e:	2b78      	cmp	r3, #120	@ 0x78
 800e490:	d806      	bhi.n	800e4a0 <__ssvfiscanf_r+0xec>
 800e492:	2b57      	cmp	r3, #87	@ 0x57
 800e494:	d810      	bhi.n	800e4b8 <__ssvfiscanf_r+0x104>
 800e496:	2b25      	cmp	r3, #37	@ 0x25
 800e498:	d0c5      	beq.n	800e426 <__ssvfiscanf_r+0x72>
 800e49a:	d857      	bhi.n	800e54c <__ssvfiscanf_r+0x198>
 800e49c:	2b00      	cmp	r3, #0
 800e49e:	d065      	beq.n	800e56c <__ssvfiscanf_r+0x1b8>
 800e4a0:	2303      	movs	r3, #3
 800e4a2:	9347      	str	r3, [sp, #284]	@ 0x11c
 800e4a4:	230a      	movs	r3, #10
 800e4a6:	9342      	str	r3, [sp, #264]	@ 0x108
 800e4a8:	e078      	b.n	800e59c <__ssvfiscanf_r+0x1e8>
 800e4aa:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800e4ac:	fb02 1103 	mla	r1, r2, r3, r1
 800e4b0:	3930      	subs	r1, #48	@ 0x30
 800e4b2:	9143      	str	r1, [sp, #268]	@ 0x10c
 800e4b4:	464d      	mov	r5, r9
 800e4b6:	e7d2      	b.n	800e45e <__ssvfiscanf_r+0xaa>
 800e4b8:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800e4bc:	2a20      	cmp	r2, #32
 800e4be:	d8ef      	bhi.n	800e4a0 <__ssvfiscanf_r+0xec>
 800e4c0:	a101      	add	r1, pc, #4	@ (adr r1, 800e4c8 <__ssvfiscanf_r+0x114>)
 800e4c2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800e4c6:	bf00      	nop
 800e4c8:	0800e57b 	.word	0x0800e57b
 800e4cc:	0800e4a1 	.word	0x0800e4a1
 800e4d0:	0800e4a1 	.word	0x0800e4a1
 800e4d4:	0800e5d5 	.word	0x0800e5d5
 800e4d8:	0800e4a1 	.word	0x0800e4a1
 800e4dc:	0800e4a1 	.word	0x0800e4a1
 800e4e0:	0800e4a1 	.word	0x0800e4a1
 800e4e4:	0800e4a1 	.word	0x0800e4a1
 800e4e8:	0800e4a1 	.word	0x0800e4a1
 800e4ec:	0800e4a1 	.word	0x0800e4a1
 800e4f0:	0800e4a1 	.word	0x0800e4a1
 800e4f4:	0800e5eb 	.word	0x0800e5eb
 800e4f8:	0800e5d1 	.word	0x0800e5d1
 800e4fc:	0800e553 	.word	0x0800e553
 800e500:	0800e553 	.word	0x0800e553
 800e504:	0800e553 	.word	0x0800e553
 800e508:	0800e4a1 	.word	0x0800e4a1
 800e50c:	0800e58d 	.word	0x0800e58d
 800e510:	0800e4a1 	.word	0x0800e4a1
 800e514:	0800e4a1 	.word	0x0800e4a1
 800e518:	0800e4a1 	.word	0x0800e4a1
 800e51c:	0800e4a1 	.word	0x0800e4a1
 800e520:	0800e5fb 	.word	0x0800e5fb
 800e524:	0800e595 	.word	0x0800e595
 800e528:	0800e573 	.word	0x0800e573
 800e52c:	0800e4a1 	.word	0x0800e4a1
 800e530:	0800e4a1 	.word	0x0800e4a1
 800e534:	0800e5f7 	.word	0x0800e5f7
 800e538:	0800e4a1 	.word	0x0800e4a1
 800e53c:	0800e5d1 	.word	0x0800e5d1
 800e540:	0800e4a1 	.word	0x0800e4a1
 800e544:	0800e4a1 	.word	0x0800e4a1
 800e548:	0800e57b 	.word	0x0800e57b
 800e54c:	3b45      	subs	r3, #69	@ 0x45
 800e54e:	2b02      	cmp	r3, #2
 800e550:	d8a6      	bhi.n	800e4a0 <__ssvfiscanf_r+0xec>
 800e552:	2305      	movs	r3, #5
 800e554:	e021      	b.n	800e59a <__ssvfiscanf_r+0x1e6>
 800e556:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800e558:	4621      	mov	r1, r4
 800e55a:	4630      	mov	r0, r6
 800e55c:	4798      	blx	r3
 800e55e:	2800      	cmp	r0, #0
 800e560:	f43f af66 	beq.w	800e430 <__ssvfiscanf_r+0x7c>
 800e564:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800e566:	2800      	cmp	r0, #0
 800e568:	f040 808b 	bne.w	800e682 <__ssvfiscanf_r+0x2ce>
 800e56c:	f04f 30ff 	mov.w	r0, #4294967295
 800e570:	e08b      	b.n	800e68a <__ssvfiscanf_r+0x2d6>
 800e572:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800e574:	f042 0220 	orr.w	r2, r2, #32
 800e578:	9241      	str	r2, [sp, #260]	@ 0x104
 800e57a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800e57c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e580:	9241      	str	r2, [sp, #260]	@ 0x104
 800e582:	2210      	movs	r2, #16
 800e584:	2b6e      	cmp	r3, #110	@ 0x6e
 800e586:	9242      	str	r2, [sp, #264]	@ 0x108
 800e588:	d902      	bls.n	800e590 <__ssvfiscanf_r+0x1dc>
 800e58a:	e005      	b.n	800e598 <__ssvfiscanf_r+0x1e4>
 800e58c:	2300      	movs	r3, #0
 800e58e:	9342      	str	r3, [sp, #264]	@ 0x108
 800e590:	2303      	movs	r3, #3
 800e592:	e002      	b.n	800e59a <__ssvfiscanf_r+0x1e6>
 800e594:	2308      	movs	r3, #8
 800e596:	9342      	str	r3, [sp, #264]	@ 0x108
 800e598:	2304      	movs	r3, #4
 800e59a:	9347      	str	r3, [sp, #284]	@ 0x11c
 800e59c:	6863      	ldr	r3, [r4, #4]
 800e59e:	2b00      	cmp	r3, #0
 800e5a0:	dd39      	ble.n	800e616 <__ssvfiscanf_r+0x262>
 800e5a2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800e5a4:	0659      	lsls	r1, r3, #25
 800e5a6:	d404      	bmi.n	800e5b2 <__ssvfiscanf_r+0x1fe>
 800e5a8:	6823      	ldr	r3, [r4, #0]
 800e5aa:	781a      	ldrb	r2, [r3, #0]
 800e5ac:	5cba      	ldrb	r2, [r7, r2]
 800e5ae:	0712      	lsls	r2, r2, #28
 800e5b0:	d438      	bmi.n	800e624 <__ssvfiscanf_r+0x270>
 800e5b2:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800e5b4:	2b02      	cmp	r3, #2
 800e5b6:	dc47      	bgt.n	800e648 <__ssvfiscanf_r+0x294>
 800e5b8:	466b      	mov	r3, sp
 800e5ba:	4622      	mov	r2, r4
 800e5bc:	a941      	add	r1, sp, #260	@ 0x104
 800e5be:	4630      	mov	r0, r6
 800e5c0:	f000 f9fa 	bl	800e9b8 <_scanf_chars>
 800e5c4:	2801      	cmp	r0, #1
 800e5c6:	d064      	beq.n	800e692 <__ssvfiscanf_r+0x2de>
 800e5c8:	2802      	cmp	r0, #2
 800e5ca:	f47f af18 	bne.w	800e3fe <__ssvfiscanf_r+0x4a>
 800e5ce:	e7c9      	b.n	800e564 <__ssvfiscanf_r+0x1b0>
 800e5d0:	220a      	movs	r2, #10
 800e5d2:	e7d7      	b.n	800e584 <__ssvfiscanf_r+0x1d0>
 800e5d4:	4629      	mov	r1, r5
 800e5d6:	4640      	mov	r0, r8
 800e5d8:	f000 fbfa 	bl	800edd0 <__sccl>
 800e5dc:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800e5de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e5e2:	9341      	str	r3, [sp, #260]	@ 0x104
 800e5e4:	4605      	mov	r5, r0
 800e5e6:	2301      	movs	r3, #1
 800e5e8:	e7d7      	b.n	800e59a <__ssvfiscanf_r+0x1e6>
 800e5ea:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800e5ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e5f0:	9341      	str	r3, [sp, #260]	@ 0x104
 800e5f2:	2300      	movs	r3, #0
 800e5f4:	e7d1      	b.n	800e59a <__ssvfiscanf_r+0x1e6>
 800e5f6:	2302      	movs	r3, #2
 800e5f8:	e7cf      	b.n	800e59a <__ssvfiscanf_r+0x1e6>
 800e5fa:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800e5fc:	06c3      	lsls	r3, r0, #27
 800e5fe:	f53f aefe 	bmi.w	800e3fe <__ssvfiscanf_r+0x4a>
 800e602:	9b00      	ldr	r3, [sp, #0]
 800e604:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800e606:	1d19      	adds	r1, r3, #4
 800e608:	9100      	str	r1, [sp, #0]
 800e60a:	681b      	ldr	r3, [r3, #0]
 800e60c:	07c0      	lsls	r0, r0, #31
 800e60e:	bf4c      	ite	mi
 800e610:	801a      	strhmi	r2, [r3, #0]
 800e612:	601a      	strpl	r2, [r3, #0]
 800e614:	e6f3      	b.n	800e3fe <__ssvfiscanf_r+0x4a>
 800e616:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800e618:	4621      	mov	r1, r4
 800e61a:	4630      	mov	r0, r6
 800e61c:	4798      	blx	r3
 800e61e:	2800      	cmp	r0, #0
 800e620:	d0bf      	beq.n	800e5a2 <__ssvfiscanf_r+0x1ee>
 800e622:	e79f      	b.n	800e564 <__ssvfiscanf_r+0x1b0>
 800e624:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800e626:	3201      	adds	r2, #1
 800e628:	9245      	str	r2, [sp, #276]	@ 0x114
 800e62a:	6862      	ldr	r2, [r4, #4]
 800e62c:	3a01      	subs	r2, #1
 800e62e:	2a00      	cmp	r2, #0
 800e630:	6062      	str	r2, [r4, #4]
 800e632:	dd02      	ble.n	800e63a <__ssvfiscanf_r+0x286>
 800e634:	3301      	adds	r3, #1
 800e636:	6023      	str	r3, [r4, #0]
 800e638:	e7b6      	b.n	800e5a8 <__ssvfiscanf_r+0x1f4>
 800e63a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800e63c:	4621      	mov	r1, r4
 800e63e:	4630      	mov	r0, r6
 800e640:	4798      	blx	r3
 800e642:	2800      	cmp	r0, #0
 800e644:	d0b0      	beq.n	800e5a8 <__ssvfiscanf_r+0x1f4>
 800e646:	e78d      	b.n	800e564 <__ssvfiscanf_r+0x1b0>
 800e648:	2b04      	cmp	r3, #4
 800e64a:	dc0f      	bgt.n	800e66c <__ssvfiscanf_r+0x2b8>
 800e64c:	466b      	mov	r3, sp
 800e64e:	4622      	mov	r2, r4
 800e650:	a941      	add	r1, sp, #260	@ 0x104
 800e652:	4630      	mov	r0, r6
 800e654:	f000 fa0a 	bl	800ea6c <_scanf_i>
 800e658:	e7b4      	b.n	800e5c4 <__ssvfiscanf_r+0x210>
 800e65a:	bf00      	nop
 800e65c:	0800e305 	.word	0x0800e305
 800e660:	0800e37b 	.word	0x0800e37b
 800e664:	0801054d 	.word	0x0801054d
 800e668:	08010700 	.word	0x08010700
 800e66c:	4b0a      	ldr	r3, [pc, #40]	@ (800e698 <__ssvfiscanf_r+0x2e4>)
 800e66e:	2b00      	cmp	r3, #0
 800e670:	f43f aec5 	beq.w	800e3fe <__ssvfiscanf_r+0x4a>
 800e674:	466b      	mov	r3, sp
 800e676:	4622      	mov	r2, r4
 800e678:	a941      	add	r1, sp, #260	@ 0x104
 800e67a:	4630      	mov	r0, r6
 800e67c:	f3af 8000 	nop.w
 800e680:	e7a0      	b.n	800e5c4 <__ssvfiscanf_r+0x210>
 800e682:	89a3      	ldrh	r3, [r4, #12]
 800e684:	065b      	lsls	r3, r3, #25
 800e686:	f53f af71 	bmi.w	800e56c <__ssvfiscanf_r+0x1b8>
 800e68a:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 800e68e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e692:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800e694:	e7f9      	b.n	800e68a <__ssvfiscanf_r+0x2d6>
 800e696:	bf00      	nop
 800e698:	00000000 	.word	0x00000000

0800e69c <_printf_common>:
 800e69c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e6a0:	4616      	mov	r6, r2
 800e6a2:	4698      	mov	r8, r3
 800e6a4:	688a      	ldr	r2, [r1, #8]
 800e6a6:	690b      	ldr	r3, [r1, #16]
 800e6a8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e6ac:	4293      	cmp	r3, r2
 800e6ae:	bfb8      	it	lt
 800e6b0:	4613      	movlt	r3, r2
 800e6b2:	6033      	str	r3, [r6, #0]
 800e6b4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e6b8:	4607      	mov	r7, r0
 800e6ba:	460c      	mov	r4, r1
 800e6bc:	b10a      	cbz	r2, 800e6c2 <_printf_common+0x26>
 800e6be:	3301      	adds	r3, #1
 800e6c0:	6033      	str	r3, [r6, #0]
 800e6c2:	6823      	ldr	r3, [r4, #0]
 800e6c4:	0699      	lsls	r1, r3, #26
 800e6c6:	bf42      	ittt	mi
 800e6c8:	6833      	ldrmi	r3, [r6, #0]
 800e6ca:	3302      	addmi	r3, #2
 800e6cc:	6033      	strmi	r3, [r6, #0]
 800e6ce:	6825      	ldr	r5, [r4, #0]
 800e6d0:	f015 0506 	ands.w	r5, r5, #6
 800e6d4:	d106      	bne.n	800e6e4 <_printf_common+0x48>
 800e6d6:	f104 0a19 	add.w	sl, r4, #25
 800e6da:	68e3      	ldr	r3, [r4, #12]
 800e6dc:	6832      	ldr	r2, [r6, #0]
 800e6de:	1a9b      	subs	r3, r3, r2
 800e6e0:	42ab      	cmp	r3, r5
 800e6e2:	dc26      	bgt.n	800e732 <_printf_common+0x96>
 800e6e4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e6e8:	6822      	ldr	r2, [r4, #0]
 800e6ea:	3b00      	subs	r3, #0
 800e6ec:	bf18      	it	ne
 800e6ee:	2301      	movne	r3, #1
 800e6f0:	0692      	lsls	r2, r2, #26
 800e6f2:	d42b      	bmi.n	800e74c <_printf_common+0xb0>
 800e6f4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e6f8:	4641      	mov	r1, r8
 800e6fa:	4638      	mov	r0, r7
 800e6fc:	47c8      	blx	r9
 800e6fe:	3001      	adds	r0, #1
 800e700:	d01e      	beq.n	800e740 <_printf_common+0xa4>
 800e702:	6823      	ldr	r3, [r4, #0]
 800e704:	6922      	ldr	r2, [r4, #16]
 800e706:	f003 0306 	and.w	r3, r3, #6
 800e70a:	2b04      	cmp	r3, #4
 800e70c:	bf02      	ittt	eq
 800e70e:	68e5      	ldreq	r5, [r4, #12]
 800e710:	6833      	ldreq	r3, [r6, #0]
 800e712:	1aed      	subeq	r5, r5, r3
 800e714:	68a3      	ldr	r3, [r4, #8]
 800e716:	bf0c      	ite	eq
 800e718:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e71c:	2500      	movne	r5, #0
 800e71e:	4293      	cmp	r3, r2
 800e720:	bfc4      	itt	gt
 800e722:	1a9b      	subgt	r3, r3, r2
 800e724:	18ed      	addgt	r5, r5, r3
 800e726:	2600      	movs	r6, #0
 800e728:	341a      	adds	r4, #26
 800e72a:	42b5      	cmp	r5, r6
 800e72c:	d11a      	bne.n	800e764 <_printf_common+0xc8>
 800e72e:	2000      	movs	r0, #0
 800e730:	e008      	b.n	800e744 <_printf_common+0xa8>
 800e732:	2301      	movs	r3, #1
 800e734:	4652      	mov	r2, sl
 800e736:	4641      	mov	r1, r8
 800e738:	4638      	mov	r0, r7
 800e73a:	47c8      	blx	r9
 800e73c:	3001      	adds	r0, #1
 800e73e:	d103      	bne.n	800e748 <_printf_common+0xac>
 800e740:	f04f 30ff 	mov.w	r0, #4294967295
 800e744:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e748:	3501      	adds	r5, #1
 800e74a:	e7c6      	b.n	800e6da <_printf_common+0x3e>
 800e74c:	18e1      	adds	r1, r4, r3
 800e74e:	1c5a      	adds	r2, r3, #1
 800e750:	2030      	movs	r0, #48	@ 0x30
 800e752:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e756:	4422      	add	r2, r4
 800e758:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e75c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e760:	3302      	adds	r3, #2
 800e762:	e7c7      	b.n	800e6f4 <_printf_common+0x58>
 800e764:	2301      	movs	r3, #1
 800e766:	4622      	mov	r2, r4
 800e768:	4641      	mov	r1, r8
 800e76a:	4638      	mov	r0, r7
 800e76c:	47c8      	blx	r9
 800e76e:	3001      	adds	r0, #1
 800e770:	d0e6      	beq.n	800e740 <_printf_common+0xa4>
 800e772:	3601      	adds	r6, #1
 800e774:	e7d9      	b.n	800e72a <_printf_common+0x8e>
	...

0800e778 <_printf_i>:
 800e778:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e77c:	7e0f      	ldrb	r7, [r1, #24]
 800e77e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e780:	2f78      	cmp	r7, #120	@ 0x78
 800e782:	4691      	mov	r9, r2
 800e784:	4680      	mov	r8, r0
 800e786:	460c      	mov	r4, r1
 800e788:	469a      	mov	sl, r3
 800e78a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e78e:	d807      	bhi.n	800e7a0 <_printf_i+0x28>
 800e790:	2f62      	cmp	r7, #98	@ 0x62
 800e792:	d80a      	bhi.n	800e7aa <_printf_i+0x32>
 800e794:	2f00      	cmp	r7, #0
 800e796:	f000 80d2 	beq.w	800e93e <_printf_i+0x1c6>
 800e79a:	2f58      	cmp	r7, #88	@ 0x58
 800e79c:	f000 80b9 	beq.w	800e912 <_printf_i+0x19a>
 800e7a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e7a4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e7a8:	e03a      	b.n	800e820 <_printf_i+0xa8>
 800e7aa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e7ae:	2b15      	cmp	r3, #21
 800e7b0:	d8f6      	bhi.n	800e7a0 <_printf_i+0x28>
 800e7b2:	a101      	add	r1, pc, #4	@ (adr r1, 800e7b8 <_printf_i+0x40>)
 800e7b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e7b8:	0800e811 	.word	0x0800e811
 800e7bc:	0800e825 	.word	0x0800e825
 800e7c0:	0800e7a1 	.word	0x0800e7a1
 800e7c4:	0800e7a1 	.word	0x0800e7a1
 800e7c8:	0800e7a1 	.word	0x0800e7a1
 800e7cc:	0800e7a1 	.word	0x0800e7a1
 800e7d0:	0800e825 	.word	0x0800e825
 800e7d4:	0800e7a1 	.word	0x0800e7a1
 800e7d8:	0800e7a1 	.word	0x0800e7a1
 800e7dc:	0800e7a1 	.word	0x0800e7a1
 800e7e0:	0800e7a1 	.word	0x0800e7a1
 800e7e4:	0800e925 	.word	0x0800e925
 800e7e8:	0800e84f 	.word	0x0800e84f
 800e7ec:	0800e8df 	.word	0x0800e8df
 800e7f0:	0800e7a1 	.word	0x0800e7a1
 800e7f4:	0800e7a1 	.word	0x0800e7a1
 800e7f8:	0800e947 	.word	0x0800e947
 800e7fc:	0800e7a1 	.word	0x0800e7a1
 800e800:	0800e84f 	.word	0x0800e84f
 800e804:	0800e7a1 	.word	0x0800e7a1
 800e808:	0800e7a1 	.word	0x0800e7a1
 800e80c:	0800e8e7 	.word	0x0800e8e7
 800e810:	6833      	ldr	r3, [r6, #0]
 800e812:	1d1a      	adds	r2, r3, #4
 800e814:	681b      	ldr	r3, [r3, #0]
 800e816:	6032      	str	r2, [r6, #0]
 800e818:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e81c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e820:	2301      	movs	r3, #1
 800e822:	e09d      	b.n	800e960 <_printf_i+0x1e8>
 800e824:	6833      	ldr	r3, [r6, #0]
 800e826:	6820      	ldr	r0, [r4, #0]
 800e828:	1d19      	adds	r1, r3, #4
 800e82a:	6031      	str	r1, [r6, #0]
 800e82c:	0606      	lsls	r6, r0, #24
 800e82e:	d501      	bpl.n	800e834 <_printf_i+0xbc>
 800e830:	681d      	ldr	r5, [r3, #0]
 800e832:	e003      	b.n	800e83c <_printf_i+0xc4>
 800e834:	0645      	lsls	r5, r0, #25
 800e836:	d5fb      	bpl.n	800e830 <_printf_i+0xb8>
 800e838:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e83c:	2d00      	cmp	r5, #0
 800e83e:	da03      	bge.n	800e848 <_printf_i+0xd0>
 800e840:	232d      	movs	r3, #45	@ 0x2d
 800e842:	426d      	negs	r5, r5
 800e844:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e848:	4859      	ldr	r0, [pc, #356]	@ (800e9b0 <_printf_i+0x238>)
 800e84a:	230a      	movs	r3, #10
 800e84c:	e011      	b.n	800e872 <_printf_i+0xfa>
 800e84e:	6821      	ldr	r1, [r4, #0]
 800e850:	6833      	ldr	r3, [r6, #0]
 800e852:	0608      	lsls	r0, r1, #24
 800e854:	f853 5b04 	ldr.w	r5, [r3], #4
 800e858:	d402      	bmi.n	800e860 <_printf_i+0xe8>
 800e85a:	0649      	lsls	r1, r1, #25
 800e85c:	bf48      	it	mi
 800e85e:	b2ad      	uxthmi	r5, r5
 800e860:	2f6f      	cmp	r7, #111	@ 0x6f
 800e862:	4853      	ldr	r0, [pc, #332]	@ (800e9b0 <_printf_i+0x238>)
 800e864:	6033      	str	r3, [r6, #0]
 800e866:	bf14      	ite	ne
 800e868:	230a      	movne	r3, #10
 800e86a:	2308      	moveq	r3, #8
 800e86c:	2100      	movs	r1, #0
 800e86e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e872:	6866      	ldr	r6, [r4, #4]
 800e874:	60a6      	str	r6, [r4, #8]
 800e876:	2e00      	cmp	r6, #0
 800e878:	bfa2      	ittt	ge
 800e87a:	6821      	ldrge	r1, [r4, #0]
 800e87c:	f021 0104 	bicge.w	r1, r1, #4
 800e880:	6021      	strge	r1, [r4, #0]
 800e882:	b90d      	cbnz	r5, 800e888 <_printf_i+0x110>
 800e884:	2e00      	cmp	r6, #0
 800e886:	d04b      	beq.n	800e920 <_printf_i+0x1a8>
 800e888:	4616      	mov	r6, r2
 800e88a:	fbb5 f1f3 	udiv	r1, r5, r3
 800e88e:	fb03 5711 	mls	r7, r3, r1, r5
 800e892:	5dc7      	ldrb	r7, [r0, r7]
 800e894:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e898:	462f      	mov	r7, r5
 800e89a:	42bb      	cmp	r3, r7
 800e89c:	460d      	mov	r5, r1
 800e89e:	d9f4      	bls.n	800e88a <_printf_i+0x112>
 800e8a0:	2b08      	cmp	r3, #8
 800e8a2:	d10b      	bne.n	800e8bc <_printf_i+0x144>
 800e8a4:	6823      	ldr	r3, [r4, #0]
 800e8a6:	07df      	lsls	r7, r3, #31
 800e8a8:	d508      	bpl.n	800e8bc <_printf_i+0x144>
 800e8aa:	6923      	ldr	r3, [r4, #16]
 800e8ac:	6861      	ldr	r1, [r4, #4]
 800e8ae:	4299      	cmp	r1, r3
 800e8b0:	bfde      	ittt	le
 800e8b2:	2330      	movle	r3, #48	@ 0x30
 800e8b4:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e8b8:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e8bc:	1b92      	subs	r2, r2, r6
 800e8be:	6122      	str	r2, [r4, #16]
 800e8c0:	f8cd a000 	str.w	sl, [sp]
 800e8c4:	464b      	mov	r3, r9
 800e8c6:	aa03      	add	r2, sp, #12
 800e8c8:	4621      	mov	r1, r4
 800e8ca:	4640      	mov	r0, r8
 800e8cc:	f7ff fee6 	bl	800e69c <_printf_common>
 800e8d0:	3001      	adds	r0, #1
 800e8d2:	d14a      	bne.n	800e96a <_printf_i+0x1f2>
 800e8d4:	f04f 30ff 	mov.w	r0, #4294967295
 800e8d8:	b004      	add	sp, #16
 800e8da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e8de:	6823      	ldr	r3, [r4, #0]
 800e8e0:	f043 0320 	orr.w	r3, r3, #32
 800e8e4:	6023      	str	r3, [r4, #0]
 800e8e6:	4833      	ldr	r0, [pc, #204]	@ (800e9b4 <_printf_i+0x23c>)
 800e8e8:	2778      	movs	r7, #120	@ 0x78
 800e8ea:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e8ee:	6823      	ldr	r3, [r4, #0]
 800e8f0:	6831      	ldr	r1, [r6, #0]
 800e8f2:	061f      	lsls	r7, r3, #24
 800e8f4:	f851 5b04 	ldr.w	r5, [r1], #4
 800e8f8:	d402      	bmi.n	800e900 <_printf_i+0x188>
 800e8fa:	065f      	lsls	r7, r3, #25
 800e8fc:	bf48      	it	mi
 800e8fe:	b2ad      	uxthmi	r5, r5
 800e900:	6031      	str	r1, [r6, #0]
 800e902:	07d9      	lsls	r1, r3, #31
 800e904:	bf44      	itt	mi
 800e906:	f043 0320 	orrmi.w	r3, r3, #32
 800e90a:	6023      	strmi	r3, [r4, #0]
 800e90c:	b11d      	cbz	r5, 800e916 <_printf_i+0x19e>
 800e90e:	2310      	movs	r3, #16
 800e910:	e7ac      	b.n	800e86c <_printf_i+0xf4>
 800e912:	4827      	ldr	r0, [pc, #156]	@ (800e9b0 <_printf_i+0x238>)
 800e914:	e7e9      	b.n	800e8ea <_printf_i+0x172>
 800e916:	6823      	ldr	r3, [r4, #0]
 800e918:	f023 0320 	bic.w	r3, r3, #32
 800e91c:	6023      	str	r3, [r4, #0]
 800e91e:	e7f6      	b.n	800e90e <_printf_i+0x196>
 800e920:	4616      	mov	r6, r2
 800e922:	e7bd      	b.n	800e8a0 <_printf_i+0x128>
 800e924:	6833      	ldr	r3, [r6, #0]
 800e926:	6825      	ldr	r5, [r4, #0]
 800e928:	6961      	ldr	r1, [r4, #20]
 800e92a:	1d18      	adds	r0, r3, #4
 800e92c:	6030      	str	r0, [r6, #0]
 800e92e:	062e      	lsls	r6, r5, #24
 800e930:	681b      	ldr	r3, [r3, #0]
 800e932:	d501      	bpl.n	800e938 <_printf_i+0x1c0>
 800e934:	6019      	str	r1, [r3, #0]
 800e936:	e002      	b.n	800e93e <_printf_i+0x1c6>
 800e938:	0668      	lsls	r0, r5, #25
 800e93a:	d5fb      	bpl.n	800e934 <_printf_i+0x1bc>
 800e93c:	8019      	strh	r1, [r3, #0]
 800e93e:	2300      	movs	r3, #0
 800e940:	6123      	str	r3, [r4, #16]
 800e942:	4616      	mov	r6, r2
 800e944:	e7bc      	b.n	800e8c0 <_printf_i+0x148>
 800e946:	6833      	ldr	r3, [r6, #0]
 800e948:	1d1a      	adds	r2, r3, #4
 800e94a:	6032      	str	r2, [r6, #0]
 800e94c:	681e      	ldr	r6, [r3, #0]
 800e94e:	6862      	ldr	r2, [r4, #4]
 800e950:	2100      	movs	r1, #0
 800e952:	4630      	mov	r0, r6
 800e954:	f7f1 fc44 	bl	80001e0 <memchr>
 800e958:	b108      	cbz	r0, 800e95e <_printf_i+0x1e6>
 800e95a:	1b80      	subs	r0, r0, r6
 800e95c:	6060      	str	r0, [r4, #4]
 800e95e:	6863      	ldr	r3, [r4, #4]
 800e960:	6123      	str	r3, [r4, #16]
 800e962:	2300      	movs	r3, #0
 800e964:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e968:	e7aa      	b.n	800e8c0 <_printf_i+0x148>
 800e96a:	6923      	ldr	r3, [r4, #16]
 800e96c:	4632      	mov	r2, r6
 800e96e:	4649      	mov	r1, r9
 800e970:	4640      	mov	r0, r8
 800e972:	47d0      	blx	sl
 800e974:	3001      	adds	r0, #1
 800e976:	d0ad      	beq.n	800e8d4 <_printf_i+0x15c>
 800e978:	6823      	ldr	r3, [r4, #0]
 800e97a:	079b      	lsls	r3, r3, #30
 800e97c:	d413      	bmi.n	800e9a6 <_printf_i+0x22e>
 800e97e:	68e0      	ldr	r0, [r4, #12]
 800e980:	9b03      	ldr	r3, [sp, #12]
 800e982:	4298      	cmp	r0, r3
 800e984:	bfb8      	it	lt
 800e986:	4618      	movlt	r0, r3
 800e988:	e7a6      	b.n	800e8d8 <_printf_i+0x160>
 800e98a:	2301      	movs	r3, #1
 800e98c:	4632      	mov	r2, r6
 800e98e:	4649      	mov	r1, r9
 800e990:	4640      	mov	r0, r8
 800e992:	47d0      	blx	sl
 800e994:	3001      	adds	r0, #1
 800e996:	d09d      	beq.n	800e8d4 <_printf_i+0x15c>
 800e998:	3501      	adds	r5, #1
 800e99a:	68e3      	ldr	r3, [r4, #12]
 800e99c:	9903      	ldr	r1, [sp, #12]
 800e99e:	1a5b      	subs	r3, r3, r1
 800e9a0:	42ab      	cmp	r3, r5
 800e9a2:	dcf2      	bgt.n	800e98a <_printf_i+0x212>
 800e9a4:	e7eb      	b.n	800e97e <_printf_i+0x206>
 800e9a6:	2500      	movs	r5, #0
 800e9a8:	f104 0619 	add.w	r6, r4, #25
 800e9ac:	e7f5      	b.n	800e99a <_printf_i+0x222>
 800e9ae:	bf00      	nop
 800e9b0:	0801070b 	.word	0x0801070b
 800e9b4:	0801071c 	.word	0x0801071c

0800e9b8 <_scanf_chars>:
 800e9b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e9bc:	4615      	mov	r5, r2
 800e9be:	688a      	ldr	r2, [r1, #8]
 800e9c0:	4680      	mov	r8, r0
 800e9c2:	460c      	mov	r4, r1
 800e9c4:	b932      	cbnz	r2, 800e9d4 <_scanf_chars+0x1c>
 800e9c6:	698a      	ldr	r2, [r1, #24]
 800e9c8:	2a00      	cmp	r2, #0
 800e9ca:	bf14      	ite	ne
 800e9cc:	f04f 32ff 	movne.w	r2, #4294967295
 800e9d0:	2201      	moveq	r2, #1
 800e9d2:	608a      	str	r2, [r1, #8]
 800e9d4:	6822      	ldr	r2, [r4, #0]
 800e9d6:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800ea68 <_scanf_chars+0xb0>
 800e9da:	06d1      	lsls	r1, r2, #27
 800e9dc:	bf5f      	itttt	pl
 800e9de:	681a      	ldrpl	r2, [r3, #0]
 800e9e0:	1d11      	addpl	r1, r2, #4
 800e9e2:	6019      	strpl	r1, [r3, #0]
 800e9e4:	6816      	ldrpl	r6, [r2, #0]
 800e9e6:	2700      	movs	r7, #0
 800e9e8:	69a0      	ldr	r0, [r4, #24]
 800e9ea:	b188      	cbz	r0, 800ea10 <_scanf_chars+0x58>
 800e9ec:	2801      	cmp	r0, #1
 800e9ee:	d107      	bne.n	800ea00 <_scanf_chars+0x48>
 800e9f0:	682b      	ldr	r3, [r5, #0]
 800e9f2:	781a      	ldrb	r2, [r3, #0]
 800e9f4:	6963      	ldr	r3, [r4, #20]
 800e9f6:	5c9b      	ldrb	r3, [r3, r2]
 800e9f8:	b953      	cbnz	r3, 800ea10 <_scanf_chars+0x58>
 800e9fa:	2f00      	cmp	r7, #0
 800e9fc:	d031      	beq.n	800ea62 <_scanf_chars+0xaa>
 800e9fe:	e022      	b.n	800ea46 <_scanf_chars+0x8e>
 800ea00:	2802      	cmp	r0, #2
 800ea02:	d120      	bne.n	800ea46 <_scanf_chars+0x8e>
 800ea04:	682b      	ldr	r3, [r5, #0]
 800ea06:	781b      	ldrb	r3, [r3, #0]
 800ea08:	f819 3003 	ldrb.w	r3, [r9, r3]
 800ea0c:	071b      	lsls	r3, r3, #28
 800ea0e:	d41a      	bmi.n	800ea46 <_scanf_chars+0x8e>
 800ea10:	6823      	ldr	r3, [r4, #0]
 800ea12:	06da      	lsls	r2, r3, #27
 800ea14:	bf5e      	ittt	pl
 800ea16:	682b      	ldrpl	r3, [r5, #0]
 800ea18:	781b      	ldrbpl	r3, [r3, #0]
 800ea1a:	f806 3b01 	strbpl.w	r3, [r6], #1
 800ea1e:	682a      	ldr	r2, [r5, #0]
 800ea20:	686b      	ldr	r3, [r5, #4]
 800ea22:	3201      	adds	r2, #1
 800ea24:	602a      	str	r2, [r5, #0]
 800ea26:	68a2      	ldr	r2, [r4, #8]
 800ea28:	3b01      	subs	r3, #1
 800ea2a:	3a01      	subs	r2, #1
 800ea2c:	606b      	str	r3, [r5, #4]
 800ea2e:	3701      	adds	r7, #1
 800ea30:	60a2      	str	r2, [r4, #8]
 800ea32:	b142      	cbz	r2, 800ea46 <_scanf_chars+0x8e>
 800ea34:	2b00      	cmp	r3, #0
 800ea36:	dcd7      	bgt.n	800e9e8 <_scanf_chars+0x30>
 800ea38:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800ea3c:	4629      	mov	r1, r5
 800ea3e:	4640      	mov	r0, r8
 800ea40:	4798      	blx	r3
 800ea42:	2800      	cmp	r0, #0
 800ea44:	d0d0      	beq.n	800e9e8 <_scanf_chars+0x30>
 800ea46:	6823      	ldr	r3, [r4, #0]
 800ea48:	f013 0310 	ands.w	r3, r3, #16
 800ea4c:	d105      	bne.n	800ea5a <_scanf_chars+0xa2>
 800ea4e:	68e2      	ldr	r2, [r4, #12]
 800ea50:	3201      	adds	r2, #1
 800ea52:	60e2      	str	r2, [r4, #12]
 800ea54:	69a2      	ldr	r2, [r4, #24]
 800ea56:	b102      	cbz	r2, 800ea5a <_scanf_chars+0xa2>
 800ea58:	7033      	strb	r3, [r6, #0]
 800ea5a:	6923      	ldr	r3, [r4, #16]
 800ea5c:	443b      	add	r3, r7
 800ea5e:	6123      	str	r3, [r4, #16]
 800ea60:	2000      	movs	r0, #0
 800ea62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ea66:	bf00      	nop
 800ea68:	0801054d 	.word	0x0801054d

0800ea6c <_scanf_i>:
 800ea6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea70:	4698      	mov	r8, r3
 800ea72:	4b74      	ldr	r3, [pc, #464]	@ (800ec44 <_scanf_i+0x1d8>)
 800ea74:	460c      	mov	r4, r1
 800ea76:	4682      	mov	sl, r0
 800ea78:	4616      	mov	r6, r2
 800ea7a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800ea7e:	b087      	sub	sp, #28
 800ea80:	ab03      	add	r3, sp, #12
 800ea82:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800ea86:	4b70      	ldr	r3, [pc, #448]	@ (800ec48 <_scanf_i+0x1dc>)
 800ea88:	69a1      	ldr	r1, [r4, #24]
 800ea8a:	4a70      	ldr	r2, [pc, #448]	@ (800ec4c <_scanf_i+0x1e0>)
 800ea8c:	2903      	cmp	r1, #3
 800ea8e:	bf08      	it	eq
 800ea90:	461a      	moveq	r2, r3
 800ea92:	68a3      	ldr	r3, [r4, #8]
 800ea94:	9201      	str	r2, [sp, #4]
 800ea96:	1e5a      	subs	r2, r3, #1
 800ea98:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800ea9c:	bf88      	it	hi
 800ea9e:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800eaa2:	4627      	mov	r7, r4
 800eaa4:	bf82      	ittt	hi
 800eaa6:	eb03 0905 	addhi.w	r9, r3, r5
 800eaaa:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800eaae:	60a3      	strhi	r3, [r4, #8]
 800eab0:	f857 3b1c 	ldr.w	r3, [r7], #28
 800eab4:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800eab8:	bf98      	it	ls
 800eaba:	f04f 0900 	movls.w	r9, #0
 800eabe:	6023      	str	r3, [r4, #0]
 800eac0:	463d      	mov	r5, r7
 800eac2:	f04f 0b00 	mov.w	fp, #0
 800eac6:	6831      	ldr	r1, [r6, #0]
 800eac8:	ab03      	add	r3, sp, #12
 800eaca:	7809      	ldrb	r1, [r1, #0]
 800eacc:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800ead0:	2202      	movs	r2, #2
 800ead2:	f7f1 fb85 	bl	80001e0 <memchr>
 800ead6:	b328      	cbz	r0, 800eb24 <_scanf_i+0xb8>
 800ead8:	f1bb 0f01 	cmp.w	fp, #1
 800eadc:	d159      	bne.n	800eb92 <_scanf_i+0x126>
 800eade:	6862      	ldr	r2, [r4, #4]
 800eae0:	b92a      	cbnz	r2, 800eaee <_scanf_i+0x82>
 800eae2:	6822      	ldr	r2, [r4, #0]
 800eae4:	2108      	movs	r1, #8
 800eae6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800eaea:	6061      	str	r1, [r4, #4]
 800eaec:	6022      	str	r2, [r4, #0]
 800eaee:	6822      	ldr	r2, [r4, #0]
 800eaf0:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800eaf4:	6022      	str	r2, [r4, #0]
 800eaf6:	68a2      	ldr	r2, [r4, #8]
 800eaf8:	1e51      	subs	r1, r2, #1
 800eafa:	60a1      	str	r1, [r4, #8]
 800eafc:	b192      	cbz	r2, 800eb24 <_scanf_i+0xb8>
 800eafe:	6832      	ldr	r2, [r6, #0]
 800eb00:	1c51      	adds	r1, r2, #1
 800eb02:	6031      	str	r1, [r6, #0]
 800eb04:	7812      	ldrb	r2, [r2, #0]
 800eb06:	f805 2b01 	strb.w	r2, [r5], #1
 800eb0a:	6872      	ldr	r2, [r6, #4]
 800eb0c:	3a01      	subs	r2, #1
 800eb0e:	2a00      	cmp	r2, #0
 800eb10:	6072      	str	r2, [r6, #4]
 800eb12:	dc07      	bgt.n	800eb24 <_scanf_i+0xb8>
 800eb14:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800eb18:	4631      	mov	r1, r6
 800eb1a:	4650      	mov	r0, sl
 800eb1c:	4790      	blx	r2
 800eb1e:	2800      	cmp	r0, #0
 800eb20:	f040 8085 	bne.w	800ec2e <_scanf_i+0x1c2>
 800eb24:	f10b 0b01 	add.w	fp, fp, #1
 800eb28:	f1bb 0f03 	cmp.w	fp, #3
 800eb2c:	d1cb      	bne.n	800eac6 <_scanf_i+0x5a>
 800eb2e:	6863      	ldr	r3, [r4, #4]
 800eb30:	b90b      	cbnz	r3, 800eb36 <_scanf_i+0xca>
 800eb32:	230a      	movs	r3, #10
 800eb34:	6063      	str	r3, [r4, #4]
 800eb36:	6863      	ldr	r3, [r4, #4]
 800eb38:	4945      	ldr	r1, [pc, #276]	@ (800ec50 <_scanf_i+0x1e4>)
 800eb3a:	6960      	ldr	r0, [r4, #20]
 800eb3c:	1ac9      	subs	r1, r1, r3
 800eb3e:	f000 f947 	bl	800edd0 <__sccl>
 800eb42:	f04f 0b00 	mov.w	fp, #0
 800eb46:	68a3      	ldr	r3, [r4, #8]
 800eb48:	6822      	ldr	r2, [r4, #0]
 800eb4a:	2b00      	cmp	r3, #0
 800eb4c:	d03d      	beq.n	800ebca <_scanf_i+0x15e>
 800eb4e:	6831      	ldr	r1, [r6, #0]
 800eb50:	6960      	ldr	r0, [r4, #20]
 800eb52:	f891 c000 	ldrb.w	ip, [r1]
 800eb56:	f810 000c 	ldrb.w	r0, [r0, ip]
 800eb5a:	2800      	cmp	r0, #0
 800eb5c:	d035      	beq.n	800ebca <_scanf_i+0x15e>
 800eb5e:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800eb62:	d124      	bne.n	800ebae <_scanf_i+0x142>
 800eb64:	0510      	lsls	r0, r2, #20
 800eb66:	d522      	bpl.n	800ebae <_scanf_i+0x142>
 800eb68:	f10b 0b01 	add.w	fp, fp, #1
 800eb6c:	f1b9 0f00 	cmp.w	r9, #0
 800eb70:	d003      	beq.n	800eb7a <_scanf_i+0x10e>
 800eb72:	3301      	adds	r3, #1
 800eb74:	f109 39ff 	add.w	r9, r9, #4294967295
 800eb78:	60a3      	str	r3, [r4, #8]
 800eb7a:	6873      	ldr	r3, [r6, #4]
 800eb7c:	3b01      	subs	r3, #1
 800eb7e:	2b00      	cmp	r3, #0
 800eb80:	6073      	str	r3, [r6, #4]
 800eb82:	dd1b      	ble.n	800ebbc <_scanf_i+0x150>
 800eb84:	6833      	ldr	r3, [r6, #0]
 800eb86:	3301      	adds	r3, #1
 800eb88:	6033      	str	r3, [r6, #0]
 800eb8a:	68a3      	ldr	r3, [r4, #8]
 800eb8c:	3b01      	subs	r3, #1
 800eb8e:	60a3      	str	r3, [r4, #8]
 800eb90:	e7d9      	b.n	800eb46 <_scanf_i+0xda>
 800eb92:	f1bb 0f02 	cmp.w	fp, #2
 800eb96:	d1ae      	bne.n	800eaf6 <_scanf_i+0x8a>
 800eb98:	6822      	ldr	r2, [r4, #0]
 800eb9a:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800eb9e:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800eba2:	d1bf      	bne.n	800eb24 <_scanf_i+0xb8>
 800eba4:	2110      	movs	r1, #16
 800eba6:	6061      	str	r1, [r4, #4]
 800eba8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800ebac:	e7a2      	b.n	800eaf4 <_scanf_i+0x88>
 800ebae:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800ebb2:	6022      	str	r2, [r4, #0]
 800ebb4:	780b      	ldrb	r3, [r1, #0]
 800ebb6:	f805 3b01 	strb.w	r3, [r5], #1
 800ebba:	e7de      	b.n	800eb7a <_scanf_i+0x10e>
 800ebbc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800ebc0:	4631      	mov	r1, r6
 800ebc2:	4650      	mov	r0, sl
 800ebc4:	4798      	blx	r3
 800ebc6:	2800      	cmp	r0, #0
 800ebc8:	d0df      	beq.n	800eb8a <_scanf_i+0x11e>
 800ebca:	6823      	ldr	r3, [r4, #0]
 800ebcc:	05d9      	lsls	r1, r3, #23
 800ebce:	d50d      	bpl.n	800ebec <_scanf_i+0x180>
 800ebd0:	42bd      	cmp	r5, r7
 800ebd2:	d909      	bls.n	800ebe8 <_scanf_i+0x17c>
 800ebd4:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800ebd8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ebdc:	4632      	mov	r2, r6
 800ebde:	4650      	mov	r0, sl
 800ebe0:	4798      	blx	r3
 800ebe2:	f105 39ff 	add.w	r9, r5, #4294967295
 800ebe6:	464d      	mov	r5, r9
 800ebe8:	42bd      	cmp	r5, r7
 800ebea:	d028      	beq.n	800ec3e <_scanf_i+0x1d2>
 800ebec:	6822      	ldr	r2, [r4, #0]
 800ebee:	f012 0210 	ands.w	r2, r2, #16
 800ebf2:	d113      	bne.n	800ec1c <_scanf_i+0x1b0>
 800ebf4:	702a      	strb	r2, [r5, #0]
 800ebf6:	6863      	ldr	r3, [r4, #4]
 800ebf8:	9e01      	ldr	r6, [sp, #4]
 800ebfa:	4639      	mov	r1, r7
 800ebfc:	4650      	mov	r0, sl
 800ebfe:	47b0      	blx	r6
 800ec00:	f8d8 3000 	ldr.w	r3, [r8]
 800ec04:	6821      	ldr	r1, [r4, #0]
 800ec06:	1d1a      	adds	r2, r3, #4
 800ec08:	f8c8 2000 	str.w	r2, [r8]
 800ec0c:	f011 0f20 	tst.w	r1, #32
 800ec10:	681b      	ldr	r3, [r3, #0]
 800ec12:	d00f      	beq.n	800ec34 <_scanf_i+0x1c8>
 800ec14:	6018      	str	r0, [r3, #0]
 800ec16:	68e3      	ldr	r3, [r4, #12]
 800ec18:	3301      	adds	r3, #1
 800ec1a:	60e3      	str	r3, [r4, #12]
 800ec1c:	6923      	ldr	r3, [r4, #16]
 800ec1e:	1bed      	subs	r5, r5, r7
 800ec20:	445d      	add	r5, fp
 800ec22:	442b      	add	r3, r5
 800ec24:	6123      	str	r3, [r4, #16]
 800ec26:	2000      	movs	r0, #0
 800ec28:	b007      	add	sp, #28
 800ec2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec2e:	f04f 0b00 	mov.w	fp, #0
 800ec32:	e7ca      	b.n	800ebca <_scanf_i+0x15e>
 800ec34:	07ca      	lsls	r2, r1, #31
 800ec36:	bf4c      	ite	mi
 800ec38:	8018      	strhmi	r0, [r3, #0]
 800ec3a:	6018      	strpl	r0, [r3, #0]
 800ec3c:	e7eb      	b.n	800ec16 <_scanf_i+0x1aa>
 800ec3e:	2001      	movs	r0, #1
 800ec40:	e7f2      	b.n	800ec28 <_scanf_i+0x1bc>
 800ec42:	bf00      	nop
 800ec44:	0801048c 	.word	0x0801048c
 800ec48:	0800da55 	.word	0x0800da55
 800ec4c:	0800f04d 	.word	0x0800f04d
 800ec50:	0801073d 	.word	0x0801073d

0800ec54 <__sflush_r>:
 800ec54:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ec58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ec5c:	0716      	lsls	r6, r2, #28
 800ec5e:	4605      	mov	r5, r0
 800ec60:	460c      	mov	r4, r1
 800ec62:	d454      	bmi.n	800ed0e <__sflush_r+0xba>
 800ec64:	684b      	ldr	r3, [r1, #4]
 800ec66:	2b00      	cmp	r3, #0
 800ec68:	dc02      	bgt.n	800ec70 <__sflush_r+0x1c>
 800ec6a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ec6c:	2b00      	cmp	r3, #0
 800ec6e:	dd48      	ble.n	800ed02 <__sflush_r+0xae>
 800ec70:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ec72:	2e00      	cmp	r6, #0
 800ec74:	d045      	beq.n	800ed02 <__sflush_r+0xae>
 800ec76:	2300      	movs	r3, #0
 800ec78:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ec7c:	682f      	ldr	r7, [r5, #0]
 800ec7e:	6a21      	ldr	r1, [r4, #32]
 800ec80:	602b      	str	r3, [r5, #0]
 800ec82:	d030      	beq.n	800ece6 <__sflush_r+0x92>
 800ec84:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ec86:	89a3      	ldrh	r3, [r4, #12]
 800ec88:	0759      	lsls	r1, r3, #29
 800ec8a:	d505      	bpl.n	800ec98 <__sflush_r+0x44>
 800ec8c:	6863      	ldr	r3, [r4, #4]
 800ec8e:	1ad2      	subs	r2, r2, r3
 800ec90:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ec92:	b10b      	cbz	r3, 800ec98 <__sflush_r+0x44>
 800ec94:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ec96:	1ad2      	subs	r2, r2, r3
 800ec98:	2300      	movs	r3, #0
 800ec9a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ec9c:	6a21      	ldr	r1, [r4, #32]
 800ec9e:	4628      	mov	r0, r5
 800eca0:	47b0      	blx	r6
 800eca2:	1c43      	adds	r3, r0, #1
 800eca4:	89a3      	ldrh	r3, [r4, #12]
 800eca6:	d106      	bne.n	800ecb6 <__sflush_r+0x62>
 800eca8:	6829      	ldr	r1, [r5, #0]
 800ecaa:	291d      	cmp	r1, #29
 800ecac:	d82b      	bhi.n	800ed06 <__sflush_r+0xb2>
 800ecae:	4a2a      	ldr	r2, [pc, #168]	@ (800ed58 <__sflush_r+0x104>)
 800ecb0:	410a      	asrs	r2, r1
 800ecb2:	07d6      	lsls	r6, r2, #31
 800ecb4:	d427      	bmi.n	800ed06 <__sflush_r+0xb2>
 800ecb6:	2200      	movs	r2, #0
 800ecb8:	6062      	str	r2, [r4, #4]
 800ecba:	04d9      	lsls	r1, r3, #19
 800ecbc:	6922      	ldr	r2, [r4, #16]
 800ecbe:	6022      	str	r2, [r4, #0]
 800ecc0:	d504      	bpl.n	800eccc <__sflush_r+0x78>
 800ecc2:	1c42      	adds	r2, r0, #1
 800ecc4:	d101      	bne.n	800ecca <__sflush_r+0x76>
 800ecc6:	682b      	ldr	r3, [r5, #0]
 800ecc8:	b903      	cbnz	r3, 800eccc <__sflush_r+0x78>
 800ecca:	6560      	str	r0, [r4, #84]	@ 0x54
 800eccc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ecce:	602f      	str	r7, [r5, #0]
 800ecd0:	b1b9      	cbz	r1, 800ed02 <__sflush_r+0xae>
 800ecd2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ecd6:	4299      	cmp	r1, r3
 800ecd8:	d002      	beq.n	800ece0 <__sflush_r+0x8c>
 800ecda:	4628      	mov	r0, r5
 800ecdc:	f7ff f970 	bl	800dfc0 <_free_r>
 800ece0:	2300      	movs	r3, #0
 800ece2:	6363      	str	r3, [r4, #52]	@ 0x34
 800ece4:	e00d      	b.n	800ed02 <__sflush_r+0xae>
 800ece6:	2301      	movs	r3, #1
 800ece8:	4628      	mov	r0, r5
 800ecea:	47b0      	blx	r6
 800ecec:	4602      	mov	r2, r0
 800ecee:	1c50      	adds	r0, r2, #1
 800ecf0:	d1c9      	bne.n	800ec86 <__sflush_r+0x32>
 800ecf2:	682b      	ldr	r3, [r5, #0]
 800ecf4:	2b00      	cmp	r3, #0
 800ecf6:	d0c6      	beq.n	800ec86 <__sflush_r+0x32>
 800ecf8:	2b1d      	cmp	r3, #29
 800ecfa:	d001      	beq.n	800ed00 <__sflush_r+0xac>
 800ecfc:	2b16      	cmp	r3, #22
 800ecfe:	d11e      	bne.n	800ed3e <__sflush_r+0xea>
 800ed00:	602f      	str	r7, [r5, #0]
 800ed02:	2000      	movs	r0, #0
 800ed04:	e022      	b.n	800ed4c <__sflush_r+0xf8>
 800ed06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ed0a:	b21b      	sxth	r3, r3
 800ed0c:	e01b      	b.n	800ed46 <__sflush_r+0xf2>
 800ed0e:	690f      	ldr	r7, [r1, #16]
 800ed10:	2f00      	cmp	r7, #0
 800ed12:	d0f6      	beq.n	800ed02 <__sflush_r+0xae>
 800ed14:	0793      	lsls	r3, r2, #30
 800ed16:	680e      	ldr	r6, [r1, #0]
 800ed18:	bf08      	it	eq
 800ed1a:	694b      	ldreq	r3, [r1, #20]
 800ed1c:	600f      	str	r7, [r1, #0]
 800ed1e:	bf18      	it	ne
 800ed20:	2300      	movne	r3, #0
 800ed22:	eba6 0807 	sub.w	r8, r6, r7
 800ed26:	608b      	str	r3, [r1, #8]
 800ed28:	f1b8 0f00 	cmp.w	r8, #0
 800ed2c:	dde9      	ble.n	800ed02 <__sflush_r+0xae>
 800ed2e:	6a21      	ldr	r1, [r4, #32]
 800ed30:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ed32:	4643      	mov	r3, r8
 800ed34:	463a      	mov	r2, r7
 800ed36:	4628      	mov	r0, r5
 800ed38:	47b0      	blx	r6
 800ed3a:	2800      	cmp	r0, #0
 800ed3c:	dc08      	bgt.n	800ed50 <__sflush_r+0xfc>
 800ed3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ed42:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ed46:	81a3      	strh	r3, [r4, #12]
 800ed48:	f04f 30ff 	mov.w	r0, #4294967295
 800ed4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ed50:	4407      	add	r7, r0
 800ed52:	eba8 0800 	sub.w	r8, r8, r0
 800ed56:	e7e7      	b.n	800ed28 <__sflush_r+0xd4>
 800ed58:	dfbffffe 	.word	0xdfbffffe

0800ed5c <_fflush_r>:
 800ed5c:	b538      	push	{r3, r4, r5, lr}
 800ed5e:	690b      	ldr	r3, [r1, #16]
 800ed60:	4605      	mov	r5, r0
 800ed62:	460c      	mov	r4, r1
 800ed64:	b913      	cbnz	r3, 800ed6c <_fflush_r+0x10>
 800ed66:	2500      	movs	r5, #0
 800ed68:	4628      	mov	r0, r5
 800ed6a:	bd38      	pop	{r3, r4, r5, pc}
 800ed6c:	b118      	cbz	r0, 800ed76 <_fflush_r+0x1a>
 800ed6e:	6a03      	ldr	r3, [r0, #32]
 800ed70:	b90b      	cbnz	r3, 800ed76 <_fflush_r+0x1a>
 800ed72:	f7fe ff07 	bl	800db84 <__sinit>
 800ed76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ed7a:	2b00      	cmp	r3, #0
 800ed7c:	d0f3      	beq.n	800ed66 <_fflush_r+0xa>
 800ed7e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ed80:	07d0      	lsls	r0, r2, #31
 800ed82:	d404      	bmi.n	800ed8e <_fflush_r+0x32>
 800ed84:	0599      	lsls	r1, r3, #22
 800ed86:	d402      	bmi.n	800ed8e <_fflush_r+0x32>
 800ed88:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ed8a:	f7ff f8f0 	bl	800df6e <__retarget_lock_acquire_recursive>
 800ed8e:	4628      	mov	r0, r5
 800ed90:	4621      	mov	r1, r4
 800ed92:	f7ff ff5f 	bl	800ec54 <__sflush_r>
 800ed96:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ed98:	07da      	lsls	r2, r3, #31
 800ed9a:	4605      	mov	r5, r0
 800ed9c:	d4e4      	bmi.n	800ed68 <_fflush_r+0xc>
 800ed9e:	89a3      	ldrh	r3, [r4, #12]
 800eda0:	059b      	lsls	r3, r3, #22
 800eda2:	d4e1      	bmi.n	800ed68 <_fflush_r+0xc>
 800eda4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800eda6:	f7ff f8e3 	bl	800df70 <__retarget_lock_release_recursive>
 800edaa:	e7dd      	b.n	800ed68 <_fflush_r+0xc>

0800edac <fiprintf>:
 800edac:	b40e      	push	{r1, r2, r3}
 800edae:	b503      	push	{r0, r1, lr}
 800edb0:	4601      	mov	r1, r0
 800edb2:	ab03      	add	r3, sp, #12
 800edb4:	4805      	ldr	r0, [pc, #20]	@ (800edcc <fiprintf+0x20>)
 800edb6:	f853 2b04 	ldr.w	r2, [r3], #4
 800edba:	6800      	ldr	r0, [r0, #0]
 800edbc:	9301      	str	r3, [sp, #4]
 800edbe:	f000 f971 	bl	800f0a4 <_vfiprintf_r>
 800edc2:	b002      	add	sp, #8
 800edc4:	f85d eb04 	ldr.w	lr, [sp], #4
 800edc8:	b003      	add	sp, #12
 800edca:	4770      	bx	lr
 800edcc:	20000038 	.word	0x20000038

0800edd0 <__sccl>:
 800edd0:	b570      	push	{r4, r5, r6, lr}
 800edd2:	780b      	ldrb	r3, [r1, #0]
 800edd4:	4604      	mov	r4, r0
 800edd6:	2b5e      	cmp	r3, #94	@ 0x5e
 800edd8:	bf0b      	itete	eq
 800edda:	784b      	ldrbeq	r3, [r1, #1]
 800eddc:	1c4a      	addne	r2, r1, #1
 800edde:	1c8a      	addeq	r2, r1, #2
 800ede0:	2100      	movne	r1, #0
 800ede2:	bf08      	it	eq
 800ede4:	2101      	moveq	r1, #1
 800ede6:	3801      	subs	r0, #1
 800ede8:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800edec:	f800 1f01 	strb.w	r1, [r0, #1]!
 800edf0:	42a8      	cmp	r0, r5
 800edf2:	d1fb      	bne.n	800edec <__sccl+0x1c>
 800edf4:	b90b      	cbnz	r3, 800edfa <__sccl+0x2a>
 800edf6:	1e50      	subs	r0, r2, #1
 800edf8:	bd70      	pop	{r4, r5, r6, pc}
 800edfa:	f081 0101 	eor.w	r1, r1, #1
 800edfe:	54e1      	strb	r1, [r4, r3]
 800ee00:	4610      	mov	r0, r2
 800ee02:	4602      	mov	r2, r0
 800ee04:	f812 5b01 	ldrb.w	r5, [r2], #1
 800ee08:	2d2d      	cmp	r5, #45	@ 0x2d
 800ee0a:	d005      	beq.n	800ee18 <__sccl+0x48>
 800ee0c:	2d5d      	cmp	r5, #93	@ 0x5d
 800ee0e:	d016      	beq.n	800ee3e <__sccl+0x6e>
 800ee10:	2d00      	cmp	r5, #0
 800ee12:	d0f1      	beq.n	800edf8 <__sccl+0x28>
 800ee14:	462b      	mov	r3, r5
 800ee16:	e7f2      	b.n	800edfe <__sccl+0x2e>
 800ee18:	7846      	ldrb	r6, [r0, #1]
 800ee1a:	2e5d      	cmp	r6, #93	@ 0x5d
 800ee1c:	d0fa      	beq.n	800ee14 <__sccl+0x44>
 800ee1e:	42b3      	cmp	r3, r6
 800ee20:	dcf8      	bgt.n	800ee14 <__sccl+0x44>
 800ee22:	3002      	adds	r0, #2
 800ee24:	461a      	mov	r2, r3
 800ee26:	3201      	adds	r2, #1
 800ee28:	4296      	cmp	r6, r2
 800ee2a:	54a1      	strb	r1, [r4, r2]
 800ee2c:	dcfb      	bgt.n	800ee26 <__sccl+0x56>
 800ee2e:	1af2      	subs	r2, r6, r3
 800ee30:	3a01      	subs	r2, #1
 800ee32:	1c5d      	adds	r5, r3, #1
 800ee34:	42b3      	cmp	r3, r6
 800ee36:	bfa8      	it	ge
 800ee38:	2200      	movge	r2, #0
 800ee3a:	18ab      	adds	r3, r5, r2
 800ee3c:	e7e1      	b.n	800ee02 <__sccl+0x32>
 800ee3e:	4610      	mov	r0, r2
 800ee40:	e7da      	b.n	800edf8 <__sccl+0x28>

0800ee42 <__submore>:
 800ee42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ee46:	460c      	mov	r4, r1
 800ee48:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800ee4a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ee4e:	4299      	cmp	r1, r3
 800ee50:	d11d      	bne.n	800ee8e <__submore+0x4c>
 800ee52:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800ee56:	f7fe fcf7 	bl	800d848 <_malloc_r>
 800ee5a:	b918      	cbnz	r0, 800ee64 <__submore+0x22>
 800ee5c:	f04f 30ff 	mov.w	r0, #4294967295
 800ee60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ee64:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ee68:	63a3      	str	r3, [r4, #56]	@ 0x38
 800ee6a:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800ee6e:	6360      	str	r0, [r4, #52]	@ 0x34
 800ee70:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800ee74:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800ee78:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800ee7c:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800ee80:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800ee84:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800ee88:	6020      	str	r0, [r4, #0]
 800ee8a:	2000      	movs	r0, #0
 800ee8c:	e7e8      	b.n	800ee60 <__submore+0x1e>
 800ee8e:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800ee90:	0077      	lsls	r7, r6, #1
 800ee92:	463a      	mov	r2, r7
 800ee94:	f000 f83e 	bl	800ef14 <_realloc_r>
 800ee98:	4605      	mov	r5, r0
 800ee9a:	2800      	cmp	r0, #0
 800ee9c:	d0de      	beq.n	800ee5c <__submore+0x1a>
 800ee9e:	eb00 0806 	add.w	r8, r0, r6
 800eea2:	4601      	mov	r1, r0
 800eea4:	4632      	mov	r2, r6
 800eea6:	4640      	mov	r0, r8
 800eea8:	f000 f81f 	bl	800eeea <memcpy>
 800eeac:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800eeb0:	f8c4 8000 	str.w	r8, [r4]
 800eeb4:	e7e9      	b.n	800ee8a <__submore+0x48>

0800eeb6 <memmove>:
 800eeb6:	4288      	cmp	r0, r1
 800eeb8:	b510      	push	{r4, lr}
 800eeba:	eb01 0402 	add.w	r4, r1, r2
 800eebe:	d902      	bls.n	800eec6 <memmove+0x10>
 800eec0:	4284      	cmp	r4, r0
 800eec2:	4623      	mov	r3, r4
 800eec4:	d807      	bhi.n	800eed6 <memmove+0x20>
 800eec6:	1e43      	subs	r3, r0, #1
 800eec8:	42a1      	cmp	r1, r4
 800eeca:	d008      	beq.n	800eede <memmove+0x28>
 800eecc:	f811 2b01 	ldrb.w	r2, [r1], #1
 800eed0:	f803 2f01 	strb.w	r2, [r3, #1]!
 800eed4:	e7f8      	b.n	800eec8 <memmove+0x12>
 800eed6:	4402      	add	r2, r0
 800eed8:	4601      	mov	r1, r0
 800eeda:	428a      	cmp	r2, r1
 800eedc:	d100      	bne.n	800eee0 <memmove+0x2a>
 800eede:	bd10      	pop	{r4, pc}
 800eee0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800eee4:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800eee8:	e7f7      	b.n	800eeda <memmove+0x24>

0800eeea <memcpy>:
 800eeea:	440a      	add	r2, r1
 800eeec:	4291      	cmp	r1, r2
 800eeee:	f100 33ff 	add.w	r3, r0, #4294967295
 800eef2:	d100      	bne.n	800eef6 <memcpy+0xc>
 800eef4:	4770      	bx	lr
 800eef6:	b510      	push	{r4, lr}
 800eef8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800eefc:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ef00:	4291      	cmp	r1, r2
 800ef02:	d1f9      	bne.n	800eef8 <memcpy+0xe>
 800ef04:	bd10      	pop	{r4, pc}

0800ef06 <abort>:
 800ef06:	b508      	push	{r3, lr}
 800ef08:	2006      	movs	r0, #6
 800ef0a:	f000 fa9f 	bl	800f44c <raise>
 800ef0e:	2001      	movs	r0, #1
 800ef10:	f7f4 fb6a 	bl	80035e8 <_exit>

0800ef14 <_realloc_r>:
 800ef14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ef18:	4680      	mov	r8, r0
 800ef1a:	4615      	mov	r5, r2
 800ef1c:	460c      	mov	r4, r1
 800ef1e:	b921      	cbnz	r1, 800ef2a <_realloc_r+0x16>
 800ef20:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ef24:	4611      	mov	r1, r2
 800ef26:	f7fe bc8f 	b.w	800d848 <_malloc_r>
 800ef2a:	b92a      	cbnz	r2, 800ef38 <_realloc_r+0x24>
 800ef2c:	f7ff f848 	bl	800dfc0 <_free_r>
 800ef30:	2400      	movs	r4, #0
 800ef32:	4620      	mov	r0, r4
 800ef34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ef38:	f000 faa4 	bl	800f484 <_malloc_usable_size_r>
 800ef3c:	4285      	cmp	r5, r0
 800ef3e:	4606      	mov	r6, r0
 800ef40:	d802      	bhi.n	800ef48 <_realloc_r+0x34>
 800ef42:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800ef46:	d8f4      	bhi.n	800ef32 <_realloc_r+0x1e>
 800ef48:	4629      	mov	r1, r5
 800ef4a:	4640      	mov	r0, r8
 800ef4c:	f7fe fc7c 	bl	800d848 <_malloc_r>
 800ef50:	4607      	mov	r7, r0
 800ef52:	2800      	cmp	r0, #0
 800ef54:	d0ec      	beq.n	800ef30 <_realloc_r+0x1c>
 800ef56:	42b5      	cmp	r5, r6
 800ef58:	462a      	mov	r2, r5
 800ef5a:	4621      	mov	r1, r4
 800ef5c:	bf28      	it	cs
 800ef5e:	4632      	movcs	r2, r6
 800ef60:	f7ff ffc3 	bl	800eeea <memcpy>
 800ef64:	4621      	mov	r1, r4
 800ef66:	4640      	mov	r0, r8
 800ef68:	f7ff f82a 	bl	800dfc0 <_free_r>
 800ef6c:	463c      	mov	r4, r7
 800ef6e:	e7e0      	b.n	800ef32 <_realloc_r+0x1e>

0800ef70 <_strtoul_l.constprop.0>:
 800ef70:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ef74:	4e34      	ldr	r6, [pc, #208]	@ (800f048 <_strtoul_l.constprop.0+0xd8>)
 800ef76:	4686      	mov	lr, r0
 800ef78:	460d      	mov	r5, r1
 800ef7a:	4628      	mov	r0, r5
 800ef7c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ef80:	5d37      	ldrb	r7, [r6, r4]
 800ef82:	f017 0708 	ands.w	r7, r7, #8
 800ef86:	d1f8      	bne.n	800ef7a <_strtoul_l.constprop.0+0xa>
 800ef88:	2c2d      	cmp	r4, #45	@ 0x2d
 800ef8a:	d12f      	bne.n	800efec <_strtoul_l.constprop.0+0x7c>
 800ef8c:	782c      	ldrb	r4, [r5, #0]
 800ef8e:	2701      	movs	r7, #1
 800ef90:	1c85      	adds	r5, r0, #2
 800ef92:	f033 0010 	bics.w	r0, r3, #16
 800ef96:	d109      	bne.n	800efac <_strtoul_l.constprop.0+0x3c>
 800ef98:	2c30      	cmp	r4, #48	@ 0x30
 800ef9a:	d12c      	bne.n	800eff6 <_strtoul_l.constprop.0+0x86>
 800ef9c:	7828      	ldrb	r0, [r5, #0]
 800ef9e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800efa2:	2858      	cmp	r0, #88	@ 0x58
 800efa4:	d127      	bne.n	800eff6 <_strtoul_l.constprop.0+0x86>
 800efa6:	786c      	ldrb	r4, [r5, #1]
 800efa8:	2310      	movs	r3, #16
 800efaa:	3502      	adds	r5, #2
 800efac:	f04f 38ff 	mov.w	r8, #4294967295
 800efb0:	2600      	movs	r6, #0
 800efb2:	fbb8 f8f3 	udiv	r8, r8, r3
 800efb6:	fb03 f908 	mul.w	r9, r3, r8
 800efba:	ea6f 0909 	mvn.w	r9, r9
 800efbe:	4630      	mov	r0, r6
 800efc0:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800efc4:	f1bc 0f09 	cmp.w	ip, #9
 800efc8:	d81c      	bhi.n	800f004 <_strtoul_l.constprop.0+0x94>
 800efca:	4664      	mov	r4, ip
 800efcc:	42a3      	cmp	r3, r4
 800efce:	dd2a      	ble.n	800f026 <_strtoul_l.constprop.0+0xb6>
 800efd0:	f1b6 3fff 	cmp.w	r6, #4294967295
 800efd4:	d007      	beq.n	800efe6 <_strtoul_l.constprop.0+0x76>
 800efd6:	4580      	cmp	r8, r0
 800efd8:	d322      	bcc.n	800f020 <_strtoul_l.constprop.0+0xb0>
 800efda:	d101      	bne.n	800efe0 <_strtoul_l.constprop.0+0x70>
 800efdc:	45a1      	cmp	r9, r4
 800efde:	db1f      	blt.n	800f020 <_strtoul_l.constprop.0+0xb0>
 800efe0:	fb00 4003 	mla	r0, r0, r3, r4
 800efe4:	2601      	movs	r6, #1
 800efe6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800efea:	e7e9      	b.n	800efc0 <_strtoul_l.constprop.0+0x50>
 800efec:	2c2b      	cmp	r4, #43	@ 0x2b
 800efee:	bf04      	itt	eq
 800eff0:	782c      	ldrbeq	r4, [r5, #0]
 800eff2:	1c85      	addeq	r5, r0, #2
 800eff4:	e7cd      	b.n	800ef92 <_strtoul_l.constprop.0+0x22>
 800eff6:	2b00      	cmp	r3, #0
 800eff8:	d1d8      	bne.n	800efac <_strtoul_l.constprop.0+0x3c>
 800effa:	2c30      	cmp	r4, #48	@ 0x30
 800effc:	bf0c      	ite	eq
 800effe:	2308      	moveq	r3, #8
 800f000:	230a      	movne	r3, #10
 800f002:	e7d3      	b.n	800efac <_strtoul_l.constprop.0+0x3c>
 800f004:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800f008:	f1bc 0f19 	cmp.w	ip, #25
 800f00c:	d801      	bhi.n	800f012 <_strtoul_l.constprop.0+0xa2>
 800f00e:	3c37      	subs	r4, #55	@ 0x37
 800f010:	e7dc      	b.n	800efcc <_strtoul_l.constprop.0+0x5c>
 800f012:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800f016:	f1bc 0f19 	cmp.w	ip, #25
 800f01a:	d804      	bhi.n	800f026 <_strtoul_l.constprop.0+0xb6>
 800f01c:	3c57      	subs	r4, #87	@ 0x57
 800f01e:	e7d5      	b.n	800efcc <_strtoul_l.constprop.0+0x5c>
 800f020:	f04f 36ff 	mov.w	r6, #4294967295
 800f024:	e7df      	b.n	800efe6 <_strtoul_l.constprop.0+0x76>
 800f026:	1c73      	adds	r3, r6, #1
 800f028:	d106      	bne.n	800f038 <_strtoul_l.constprop.0+0xc8>
 800f02a:	2322      	movs	r3, #34	@ 0x22
 800f02c:	f8ce 3000 	str.w	r3, [lr]
 800f030:	4630      	mov	r0, r6
 800f032:	b932      	cbnz	r2, 800f042 <_strtoul_l.constprop.0+0xd2>
 800f034:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f038:	b107      	cbz	r7, 800f03c <_strtoul_l.constprop.0+0xcc>
 800f03a:	4240      	negs	r0, r0
 800f03c:	2a00      	cmp	r2, #0
 800f03e:	d0f9      	beq.n	800f034 <_strtoul_l.constprop.0+0xc4>
 800f040:	b106      	cbz	r6, 800f044 <_strtoul_l.constprop.0+0xd4>
 800f042:	1e69      	subs	r1, r5, #1
 800f044:	6011      	str	r1, [r2, #0]
 800f046:	e7f5      	b.n	800f034 <_strtoul_l.constprop.0+0xc4>
 800f048:	0801054d 	.word	0x0801054d

0800f04c <_strtoul_r>:
 800f04c:	f7ff bf90 	b.w	800ef70 <_strtoul_l.constprop.0>

0800f050 <__sfputc_r>:
 800f050:	6893      	ldr	r3, [r2, #8]
 800f052:	3b01      	subs	r3, #1
 800f054:	2b00      	cmp	r3, #0
 800f056:	b410      	push	{r4}
 800f058:	6093      	str	r3, [r2, #8]
 800f05a:	da08      	bge.n	800f06e <__sfputc_r+0x1e>
 800f05c:	6994      	ldr	r4, [r2, #24]
 800f05e:	42a3      	cmp	r3, r4
 800f060:	db01      	blt.n	800f066 <__sfputc_r+0x16>
 800f062:	290a      	cmp	r1, #10
 800f064:	d103      	bne.n	800f06e <__sfputc_r+0x1e>
 800f066:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f06a:	f000 b933 	b.w	800f2d4 <__swbuf_r>
 800f06e:	6813      	ldr	r3, [r2, #0]
 800f070:	1c58      	adds	r0, r3, #1
 800f072:	6010      	str	r0, [r2, #0]
 800f074:	7019      	strb	r1, [r3, #0]
 800f076:	4608      	mov	r0, r1
 800f078:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f07c:	4770      	bx	lr

0800f07e <__sfputs_r>:
 800f07e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f080:	4606      	mov	r6, r0
 800f082:	460f      	mov	r7, r1
 800f084:	4614      	mov	r4, r2
 800f086:	18d5      	adds	r5, r2, r3
 800f088:	42ac      	cmp	r4, r5
 800f08a:	d101      	bne.n	800f090 <__sfputs_r+0x12>
 800f08c:	2000      	movs	r0, #0
 800f08e:	e007      	b.n	800f0a0 <__sfputs_r+0x22>
 800f090:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f094:	463a      	mov	r2, r7
 800f096:	4630      	mov	r0, r6
 800f098:	f7ff ffda 	bl	800f050 <__sfputc_r>
 800f09c:	1c43      	adds	r3, r0, #1
 800f09e:	d1f3      	bne.n	800f088 <__sfputs_r+0xa>
 800f0a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f0a4 <_vfiprintf_r>:
 800f0a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f0a8:	460d      	mov	r5, r1
 800f0aa:	b09d      	sub	sp, #116	@ 0x74
 800f0ac:	4614      	mov	r4, r2
 800f0ae:	4698      	mov	r8, r3
 800f0b0:	4606      	mov	r6, r0
 800f0b2:	b118      	cbz	r0, 800f0bc <_vfiprintf_r+0x18>
 800f0b4:	6a03      	ldr	r3, [r0, #32]
 800f0b6:	b90b      	cbnz	r3, 800f0bc <_vfiprintf_r+0x18>
 800f0b8:	f7fe fd64 	bl	800db84 <__sinit>
 800f0bc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f0be:	07d9      	lsls	r1, r3, #31
 800f0c0:	d405      	bmi.n	800f0ce <_vfiprintf_r+0x2a>
 800f0c2:	89ab      	ldrh	r3, [r5, #12]
 800f0c4:	059a      	lsls	r2, r3, #22
 800f0c6:	d402      	bmi.n	800f0ce <_vfiprintf_r+0x2a>
 800f0c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f0ca:	f7fe ff50 	bl	800df6e <__retarget_lock_acquire_recursive>
 800f0ce:	89ab      	ldrh	r3, [r5, #12]
 800f0d0:	071b      	lsls	r3, r3, #28
 800f0d2:	d501      	bpl.n	800f0d8 <_vfiprintf_r+0x34>
 800f0d4:	692b      	ldr	r3, [r5, #16]
 800f0d6:	b99b      	cbnz	r3, 800f100 <_vfiprintf_r+0x5c>
 800f0d8:	4629      	mov	r1, r5
 800f0da:	4630      	mov	r0, r6
 800f0dc:	f000 f938 	bl	800f350 <__swsetup_r>
 800f0e0:	b170      	cbz	r0, 800f100 <_vfiprintf_r+0x5c>
 800f0e2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f0e4:	07dc      	lsls	r4, r3, #31
 800f0e6:	d504      	bpl.n	800f0f2 <_vfiprintf_r+0x4e>
 800f0e8:	f04f 30ff 	mov.w	r0, #4294967295
 800f0ec:	b01d      	add	sp, #116	@ 0x74
 800f0ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f0f2:	89ab      	ldrh	r3, [r5, #12]
 800f0f4:	0598      	lsls	r0, r3, #22
 800f0f6:	d4f7      	bmi.n	800f0e8 <_vfiprintf_r+0x44>
 800f0f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f0fa:	f7fe ff39 	bl	800df70 <__retarget_lock_release_recursive>
 800f0fe:	e7f3      	b.n	800f0e8 <_vfiprintf_r+0x44>
 800f100:	2300      	movs	r3, #0
 800f102:	9309      	str	r3, [sp, #36]	@ 0x24
 800f104:	2320      	movs	r3, #32
 800f106:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f10a:	f8cd 800c 	str.w	r8, [sp, #12]
 800f10e:	2330      	movs	r3, #48	@ 0x30
 800f110:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800f2c0 <_vfiprintf_r+0x21c>
 800f114:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f118:	f04f 0901 	mov.w	r9, #1
 800f11c:	4623      	mov	r3, r4
 800f11e:	469a      	mov	sl, r3
 800f120:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f124:	b10a      	cbz	r2, 800f12a <_vfiprintf_r+0x86>
 800f126:	2a25      	cmp	r2, #37	@ 0x25
 800f128:	d1f9      	bne.n	800f11e <_vfiprintf_r+0x7a>
 800f12a:	ebba 0b04 	subs.w	fp, sl, r4
 800f12e:	d00b      	beq.n	800f148 <_vfiprintf_r+0xa4>
 800f130:	465b      	mov	r3, fp
 800f132:	4622      	mov	r2, r4
 800f134:	4629      	mov	r1, r5
 800f136:	4630      	mov	r0, r6
 800f138:	f7ff ffa1 	bl	800f07e <__sfputs_r>
 800f13c:	3001      	adds	r0, #1
 800f13e:	f000 80a7 	beq.w	800f290 <_vfiprintf_r+0x1ec>
 800f142:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f144:	445a      	add	r2, fp
 800f146:	9209      	str	r2, [sp, #36]	@ 0x24
 800f148:	f89a 3000 	ldrb.w	r3, [sl]
 800f14c:	2b00      	cmp	r3, #0
 800f14e:	f000 809f 	beq.w	800f290 <_vfiprintf_r+0x1ec>
 800f152:	2300      	movs	r3, #0
 800f154:	f04f 32ff 	mov.w	r2, #4294967295
 800f158:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f15c:	f10a 0a01 	add.w	sl, sl, #1
 800f160:	9304      	str	r3, [sp, #16]
 800f162:	9307      	str	r3, [sp, #28]
 800f164:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f168:	931a      	str	r3, [sp, #104]	@ 0x68
 800f16a:	4654      	mov	r4, sl
 800f16c:	2205      	movs	r2, #5
 800f16e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f172:	4853      	ldr	r0, [pc, #332]	@ (800f2c0 <_vfiprintf_r+0x21c>)
 800f174:	f7f1 f834 	bl	80001e0 <memchr>
 800f178:	9a04      	ldr	r2, [sp, #16]
 800f17a:	b9d8      	cbnz	r0, 800f1b4 <_vfiprintf_r+0x110>
 800f17c:	06d1      	lsls	r1, r2, #27
 800f17e:	bf44      	itt	mi
 800f180:	2320      	movmi	r3, #32
 800f182:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f186:	0713      	lsls	r3, r2, #28
 800f188:	bf44      	itt	mi
 800f18a:	232b      	movmi	r3, #43	@ 0x2b
 800f18c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f190:	f89a 3000 	ldrb.w	r3, [sl]
 800f194:	2b2a      	cmp	r3, #42	@ 0x2a
 800f196:	d015      	beq.n	800f1c4 <_vfiprintf_r+0x120>
 800f198:	9a07      	ldr	r2, [sp, #28]
 800f19a:	4654      	mov	r4, sl
 800f19c:	2000      	movs	r0, #0
 800f19e:	f04f 0c0a 	mov.w	ip, #10
 800f1a2:	4621      	mov	r1, r4
 800f1a4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f1a8:	3b30      	subs	r3, #48	@ 0x30
 800f1aa:	2b09      	cmp	r3, #9
 800f1ac:	d94b      	bls.n	800f246 <_vfiprintf_r+0x1a2>
 800f1ae:	b1b0      	cbz	r0, 800f1de <_vfiprintf_r+0x13a>
 800f1b0:	9207      	str	r2, [sp, #28]
 800f1b2:	e014      	b.n	800f1de <_vfiprintf_r+0x13a>
 800f1b4:	eba0 0308 	sub.w	r3, r0, r8
 800f1b8:	fa09 f303 	lsl.w	r3, r9, r3
 800f1bc:	4313      	orrs	r3, r2
 800f1be:	9304      	str	r3, [sp, #16]
 800f1c0:	46a2      	mov	sl, r4
 800f1c2:	e7d2      	b.n	800f16a <_vfiprintf_r+0xc6>
 800f1c4:	9b03      	ldr	r3, [sp, #12]
 800f1c6:	1d19      	adds	r1, r3, #4
 800f1c8:	681b      	ldr	r3, [r3, #0]
 800f1ca:	9103      	str	r1, [sp, #12]
 800f1cc:	2b00      	cmp	r3, #0
 800f1ce:	bfbb      	ittet	lt
 800f1d0:	425b      	neglt	r3, r3
 800f1d2:	f042 0202 	orrlt.w	r2, r2, #2
 800f1d6:	9307      	strge	r3, [sp, #28]
 800f1d8:	9307      	strlt	r3, [sp, #28]
 800f1da:	bfb8      	it	lt
 800f1dc:	9204      	strlt	r2, [sp, #16]
 800f1de:	7823      	ldrb	r3, [r4, #0]
 800f1e0:	2b2e      	cmp	r3, #46	@ 0x2e
 800f1e2:	d10a      	bne.n	800f1fa <_vfiprintf_r+0x156>
 800f1e4:	7863      	ldrb	r3, [r4, #1]
 800f1e6:	2b2a      	cmp	r3, #42	@ 0x2a
 800f1e8:	d132      	bne.n	800f250 <_vfiprintf_r+0x1ac>
 800f1ea:	9b03      	ldr	r3, [sp, #12]
 800f1ec:	1d1a      	adds	r2, r3, #4
 800f1ee:	681b      	ldr	r3, [r3, #0]
 800f1f0:	9203      	str	r2, [sp, #12]
 800f1f2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f1f6:	3402      	adds	r4, #2
 800f1f8:	9305      	str	r3, [sp, #20]
 800f1fa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f2d0 <_vfiprintf_r+0x22c>
 800f1fe:	7821      	ldrb	r1, [r4, #0]
 800f200:	2203      	movs	r2, #3
 800f202:	4650      	mov	r0, sl
 800f204:	f7f0 ffec 	bl	80001e0 <memchr>
 800f208:	b138      	cbz	r0, 800f21a <_vfiprintf_r+0x176>
 800f20a:	9b04      	ldr	r3, [sp, #16]
 800f20c:	eba0 000a 	sub.w	r0, r0, sl
 800f210:	2240      	movs	r2, #64	@ 0x40
 800f212:	4082      	lsls	r2, r0
 800f214:	4313      	orrs	r3, r2
 800f216:	3401      	adds	r4, #1
 800f218:	9304      	str	r3, [sp, #16]
 800f21a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f21e:	4829      	ldr	r0, [pc, #164]	@ (800f2c4 <_vfiprintf_r+0x220>)
 800f220:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f224:	2206      	movs	r2, #6
 800f226:	f7f0 ffdb 	bl	80001e0 <memchr>
 800f22a:	2800      	cmp	r0, #0
 800f22c:	d03f      	beq.n	800f2ae <_vfiprintf_r+0x20a>
 800f22e:	4b26      	ldr	r3, [pc, #152]	@ (800f2c8 <_vfiprintf_r+0x224>)
 800f230:	bb1b      	cbnz	r3, 800f27a <_vfiprintf_r+0x1d6>
 800f232:	9b03      	ldr	r3, [sp, #12]
 800f234:	3307      	adds	r3, #7
 800f236:	f023 0307 	bic.w	r3, r3, #7
 800f23a:	3308      	adds	r3, #8
 800f23c:	9303      	str	r3, [sp, #12]
 800f23e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f240:	443b      	add	r3, r7
 800f242:	9309      	str	r3, [sp, #36]	@ 0x24
 800f244:	e76a      	b.n	800f11c <_vfiprintf_r+0x78>
 800f246:	fb0c 3202 	mla	r2, ip, r2, r3
 800f24a:	460c      	mov	r4, r1
 800f24c:	2001      	movs	r0, #1
 800f24e:	e7a8      	b.n	800f1a2 <_vfiprintf_r+0xfe>
 800f250:	2300      	movs	r3, #0
 800f252:	3401      	adds	r4, #1
 800f254:	9305      	str	r3, [sp, #20]
 800f256:	4619      	mov	r1, r3
 800f258:	f04f 0c0a 	mov.w	ip, #10
 800f25c:	4620      	mov	r0, r4
 800f25e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f262:	3a30      	subs	r2, #48	@ 0x30
 800f264:	2a09      	cmp	r2, #9
 800f266:	d903      	bls.n	800f270 <_vfiprintf_r+0x1cc>
 800f268:	2b00      	cmp	r3, #0
 800f26a:	d0c6      	beq.n	800f1fa <_vfiprintf_r+0x156>
 800f26c:	9105      	str	r1, [sp, #20]
 800f26e:	e7c4      	b.n	800f1fa <_vfiprintf_r+0x156>
 800f270:	fb0c 2101 	mla	r1, ip, r1, r2
 800f274:	4604      	mov	r4, r0
 800f276:	2301      	movs	r3, #1
 800f278:	e7f0      	b.n	800f25c <_vfiprintf_r+0x1b8>
 800f27a:	ab03      	add	r3, sp, #12
 800f27c:	9300      	str	r3, [sp, #0]
 800f27e:	462a      	mov	r2, r5
 800f280:	4b12      	ldr	r3, [pc, #72]	@ (800f2cc <_vfiprintf_r+0x228>)
 800f282:	a904      	add	r1, sp, #16
 800f284:	4630      	mov	r0, r6
 800f286:	f3af 8000 	nop.w
 800f28a:	4607      	mov	r7, r0
 800f28c:	1c78      	adds	r0, r7, #1
 800f28e:	d1d6      	bne.n	800f23e <_vfiprintf_r+0x19a>
 800f290:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f292:	07d9      	lsls	r1, r3, #31
 800f294:	d405      	bmi.n	800f2a2 <_vfiprintf_r+0x1fe>
 800f296:	89ab      	ldrh	r3, [r5, #12]
 800f298:	059a      	lsls	r2, r3, #22
 800f29a:	d402      	bmi.n	800f2a2 <_vfiprintf_r+0x1fe>
 800f29c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f29e:	f7fe fe67 	bl	800df70 <__retarget_lock_release_recursive>
 800f2a2:	89ab      	ldrh	r3, [r5, #12]
 800f2a4:	065b      	lsls	r3, r3, #25
 800f2a6:	f53f af1f 	bmi.w	800f0e8 <_vfiprintf_r+0x44>
 800f2aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f2ac:	e71e      	b.n	800f0ec <_vfiprintf_r+0x48>
 800f2ae:	ab03      	add	r3, sp, #12
 800f2b0:	9300      	str	r3, [sp, #0]
 800f2b2:	462a      	mov	r2, r5
 800f2b4:	4b05      	ldr	r3, [pc, #20]	@ (800f2cc <_vfiprintf_r+0x228>)
 800f2b6:	a904      	add	r1, sp, #16
 800f2b8:	4630      	mov	r0, r6
 800f2ba:	f7ff fa5d 	bl	800e778 <_printf_i>
 800f2be:	e7e4      	b.n	800f28a <_vfiprintf_r+0x1e6>
 800f2c0:	080106fa 	.word	0x080106fa
 800f2c4:	08010704 	.word	0x08010704
 800f2c8:	00000000 	.word	0x00000000
 800f2cc:	0800f07f 	.word	0x0800f07f
 800f2d0:	08010700 	.word	0x08010700

0800f2d4 <__swbuf_r>:
 800f2d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f2d6:	460e      	mov	r6, r1
 800f2d8:	4614      	mov	r4, r2
 800f2da:	4605      	mov	r5, r0
 800f2dc:	b118      	cbz	r0, 800f2e6 <__swbuf_r+0x12>
 800f2de:	6a03      	ldr	r3, [r0, #32]
 800f2e0:	b90b      	cbnz	r3, 800f2e6 <__swbuf_r+0x12>
 800f2e2:	f7fe fc4f 	bl	800db84 <__sinit>
 800f2e6:	69a3      	ldr	r3, [r4, #24]
 800f2e8:	60a3      	str	r3, [r4, #8]
 800f2ea:	89a3      	ldrh	r3, [r4, #12]
 800f2ec:	071a      	lsls	r2, r3, #28
 800f2ee:	d501      	bpl.n	800f2f4 <__swbuf_r+0x20>
 800f2f0:	6923      	ldr	r3, [r4, #16]
 800f2f2:	b943      	cbnz	r3, 800f306 <__swbuf_r+0x32>
 800f2f4:	4621      	mov	r1, r4
 800f2f6:	4628      	mov	r0, r5
 800f2f8:	f000 f82a 	bl	800f350 <__swsetup_r>
 800f2fc:	b118      	cbz	r0, 800f306 <__swbuf_r+0x32>
 800f2fe:	f04f 37ff 	mov.w	r7, #4294967295
 800f302:	4638      	mov	r0, r7
 800f304:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f306:	6823      	ldr	r3, [r4, #0]
 800f308:	6922      	ldr	r2, [r4, #16]
 800f30a:	1a98      	subs	r0, r3, r2
 800f30c:	6963      	ldr	r3, [r4, #20]
 800f30e:	b2f6      	uxtb	r6, r6
 800f310:	4283      	cmp	r3, r0
 800f312:	4637      	mov	r7, r6
 800f314:	dc05      	bgt.n	800f322 <__swbuf_r+0x4e>
 800f316:	4621      	mov	r1, r4
 800f318:	4628      	mov	r0, r5
 800f31a:	f7ff fd1f 	bl	800ed5c <_fflush_r>
 800f31e:	2800      	cmp	r0, #0
 800f320:	d1ed      	bne.n	800f2fe <__swbuf_r+0x2a>
 800f322:	68a3      	ldr	r3, [r4, #8]
 800f324:	3b01      	subs	r3, #1
 800f326:	60a3      	str	r3, [r4, #8]
 800f328:	6823      	ldr	r3, [r4, #0]
 800f32a:	1c5a      	adds	r2, r3, #1
 800f32c:	6022      	str	r2, [r4, #0]
 800f32e:	701e      	strb	r6, [r3, #0]
 800f330:	6962      	ldr	r2, [r4, #20]
 800f332:	1c43      	adds	r3, r0, #1
 800f334:	429a      	cmp	r2, r3
 800f336:	d004      	beq.n	800f342 <__swbuf_r+0x6e>
 800f338:	89a3      	ldrh	r3, [r4, #12]
 800f33a:	07db      	lsls	r3, r3, #31
 800f33c:	d5e1      	bpl.n	800f302 <__swbuf_r+0x2e>
 800f33e:	2e0a      	cmp	r6, #10
 800f340:	d1df      	bne.n	800f302 <__swbuf_r+0x2e>
 800f342:	4621      	mov	r1, r4
 800f344:	4628      	mov	r0, r5
 800f346:	f7ff fd09 	bl	800ed5c <_fflush_r>
 800f34a:	2800      	cmp	r0, #0
 800f34c:	d0d9      	beq.n	800f302 <__swbuf_r+0x2e>
 800f34e:	e7d6      	b.n	800f2fe <__swbuf_r+0x2a>

0800f350 <__swsetup_r>:
 800f350:	b538      	push	{r3, r4, r5, lr}
 800f352:	4b29      	ldr	r3, [pc, #164]	@ (800f3f8 <__swsetup_r+0xa8>)
 800f354:	4605      	mov	r5, r0
 800f356:	6818      	ldr	r0, [r3, #0]
 800f358:	460c      	mov	r4, r1
 800f35a:	b118      	cbz	r0, 800f364 <__swsetup_r+0x14>
 800f35c:	6a03      	ldr	r3, [r0, #32]
 800f35e:	b90b      	cbnz	r3, 800f364 <__swsetup_r+0x14>
 800f360:	f7fe fc10 	bl	800db84 <__sinit>
 800f364:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f368:	0719      	lsls	r1, r3, #28
 800f36a:	d422      	bmi.n	800f3b2 <__swsetup_r+0x62>
 800f36c:	06da      	lsls	r2, r3, #27
 800f36e:	d407      	bmi.n	800f380 <__swsetup_r+0x30>
 800f370:	2209      	movs	r2, #9
 800f372:	602a      	str	r2, [r5, #0]
 800f374:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f378:	81a3      	strh	r3, [r4, #12]
 800f37a:	f04f 30ff 	mov.w	r0, #4294967295
 800f37e:	e033      	b.n	800f3e8 <__swsetup_r+0x98>
 800f380:	0758      	lsls	r0, r3, #29
 800f382:	d512      	bpl.n	800f3aa <__swsetup_r+0x5a>
 800f384:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f386:	b141      	cbz	r1, 800f39a <__swsetup_r+0x4a>
 800f388:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f38c:	4299      	cmp	r1, r3
 800f38e:	d002      	beq.n	800f396 <__swsetup_r+0x46>
 800f390:	4628      	mov	r0, r5
 800f392:	f7fe fe15 	bl	800dfc0 <_free_r>
 800f396:	2300      	movs	r3, #0
 800f398:	6363      	str	r3, [r4, #52]	@ 0x34
 800f39a:	89a3      	ldrh	r3, [r4, #12]
 800f39c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800f3a0:	81a3      	strh	r3, [r4, #12]
 800f3a2:	2300      	movs	r3, #0
 800f3a4:	6063      	str	r3, [r4, #4]
 800f3a6:	6923      	ldr	r3, [r4, #16]
 800f3a8:	6023      	str	r3, [r4, #0]
 800f3aa:	89a3      	ldrh	r3, [r4, #12]
 800f3ac:	f043 0308 	orr.w	r3, r3, #8
 800f3b0:	81a3      	strh	r3, [r4, #12]
 800f3b2:	6923      	ldr	r3, [r4, #16]
 800f3b4:	b94b      	cbnz	r3, 800f3ca <__swsetup_r+0x7a>
 800f3b6:	89a3      	ldrh	r3, [r4, #12]
 800f3b8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800f3bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f3c0:	d003      	beq.n	800f3ca <__swsetup_r+0x7a>
 800f3c2:	4621      	mov	r1, r4
 800f3c4:	4628      	mov	r0, r5
 800f3c6:	f000 f88b 	bl	800f4e0 <__smakebuf_r>
 800f3ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f3ce:	f013 0201 	ands.w	r2, r3, #1
 800f3d2:	d00a      	beq.n	800f3ea <__swsetup_r+0x9a>
 800f3d4:	2200      	movs	r2, #0
 800f3d6:	60a2      	str	r2, [r4, #8]
 800f3d8:	6962      	ldr	r2, [r4, #20]
 800f3da:	4252      	negs	r2, r2
 800f3dc:	61a2      	str	r2, [r4, #24]
 800f3de:	6922      	ldr	r2, [r4, #16]
 800f3e0:	b942      	cbnz	r2, 800f3f4 <__swsetup_r+0xa4>
 800f3e2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800f3e6:	d1c5      	bne.n	800f374 <__swsetup_r+0x24>
 800f3e8:	bd38      	pop	{r3, r4, r5, pc}
 800f3ea:	0799      	lsls	r1, r3, #30
 800f3ec:	bf58      	it	pl
 800f3ee:	6962      	ldrpl	r2, [r4, #20]
 800f3f0:	60a2      	str	r2, [r4, #8]
 800f3f2:	e7f4      	b.n	800f3de <__swsetup_r+0x8e>
 800f3f4:	2000      	movs	r0, #0
 800f3f6:	e7f7      	b.n	800f3e8 <__swsetup_r+0x98>
 800f3f8:	20000038 	.word	0x20000038

0800f3fc <_raise_r>:
 800f3fc:	291f      	cmp	r1, #31
 800f3fe:	b538      	push	{r3, r4, r5, lr}
 800f400:	4605      	mov	r5, r0
 800f402:	460c      	mov	r4, r1
 800f404:	d904      	bls.n	800f410 <_raise_r+0x14>
 800f406:	2316      	movs	r3, #22
 800f408:	6003      	str	r3, [r0, #0]
 800f40a:	f04f 30ff 	mov.w	r0, #4294967295
 800f40e:	bd38      	pop	{r3, r4, r5, pc}
 800f410:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f412:	b112      	cbz	r2, 800f41a <_raise_r+0x1e>
 800f414:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f418:	b94b      	cbnz	r3, 800f42e <_raise_r+0x32>
 800f41a:	4628      	mov	r0, r5
 800f41c:	f000 f830 	bl	800f480 <_getpid_r>
 800f420:	4622      	mov	r2, r4
 800f422:	4601      	mov	r1, r0
 800f424:	4628      	mov	r0, r5
 800f426:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f42a:	f000 b817 	b.w	800f45c <_kill_r>
 800f42e:	2b01      	cmp	r3, #1
 800f430:	d00a      	beq.n	800f448 <_raise_r+0x4c>
 800f432:	1c59      	adds	r1, r3, #1
 800f434:	d103      	bne.n	800f43e <_raise_r+0x42>
 800f436:	2316      	movs	r3, #22
 800f438:	6003      	str	r3, [r0, #0]
 800f43a:	2001      	movs	r0, #1
 800f43c:	e7e7      	b.n	800f40e <_raise_r+0x12>
 800f43e:	2100      	movs	r1, #0
 800f440:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f444:	4620      	mov	r0, r4
 800f446:	4798      	blx	r3
 800f448:	2000      	movs	r0, #0
 800f44a:	e7e0      	b.n	800f40e <_raise_r+0x12>

0800f44c <raise>:
 800f44c:	4b02      	ldr	r3, [pc, #8]	@ (800f458 <raise+0xc>)
 800f44e:	4601      	mov	r1, r0
 800f450:	6818      	ldr	r0, [r3, #0]
 800f452:	f7ff bfd3 	b.w	800f3fc <_raise_r>
 800f456:	bf00      	nop
 800f458:	20000038 	.word	0x20000038

0800f45c <_kill_r>:
 800f45c:	b538      	push	{r3, r4, r5, lr}
 800f45e:	4d07      	ldr	r5, [pc, #28]	@ (800f47c <_kill_r+0x20>)
 800f460:	2300      	movs	r3, #0
 800f462:	4604      	mov	r4, r0
 800f464:	4608      	mov	r0, r1
 800f466:	4611      	mov	r1, r2
 800f468:	602b      	str	r3, [r5, #0]
 800f46a:	f7f4 f8ad 	bl	80035c8 <_kill>
 800f46e:	1c43      	adds	r3, r0, #1
 800f470:	d102      	bne.n	800f478 <_kill_r+0x1c>
 800f472:	682b      	ldr	r3, [r5, #0]
 800f474:	b103      	cbz	r3, 800f478 <_kill_r+0x1c>
 800f476:	6023      	str	r3, [r4, #0]
 800f478:	bd38      	pop	{r3, r4, r5, pc}
 800f47a:	bf00      	nop
 800f47c:	200057fc 	.word	0x200057fc

0800f480 <_getpid_r>:
 800f480:	f7f4 b89a 	b.w	80035b8 <_getpid>

0800f484 <_malloc_usable_size_r>:
 800f484:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f488:	1f18      	subs	r0, r3, #4
 800f48a:	2b00      	cmp	r3, #0
 800f48c:	bfbc      	itt	lt
 800f48e:	580b      	ldrlt	r3, [r1, r0]
 800f490:	18c0      	addlt	r0, r0, r3
 800f492:	4770      	bx	lr

0800f494 <__swhatbuf_r>:
 800f494:	b570      	push	{r4, r5, r6, lr}
 800f496:	460c      	mov	r4, r1
 800f498:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f49c:	2900      	cmp	r1, #0
 800f49e:	b096      	sub	sp, #88	@ 0x58
 800f4a0:	4615      	mov	r5, r2
 800f4a2:	461e      	mov	r6, r3
 800f4a4:	da0d      	bge.n	800f4c2 <__swhatbuf_r+0x2e>
 800f4a6:	89a3      	ldrh	r3, [r4, #12]
 800f4a8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f4ac:	f04f 0100 	mov.w	r1, #0
 800f4b0:	bf14      	ite	ne
 800f4b2:	2340      	movne	r3, #64	@ 0x40
 800f4b4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f4b8:	2000      	movs	r0, #0
 800f4ba:	6031      	str	r1, [r6, #0]
 800f4bc:	602b      	str	r3, [r5, #0]
 800f4be:	b016      	add	sp, #88	@ 0x58
 800f4c0:	bd70      	pop	{r4, r5, r6, pc}
 800f4c2:	466a      	mov	r2, sp
 800f4c4:	f000 f848 	bl	800f558 <_fstat_r>
 800f4c8:	2800      	cmp	r0, #0
 800f4ca:	dbec      	blt.n	800f4a6 <__swhatbuf_r+0x12>
 800f4cc:	9901      	ldr	r1, [sp, #4]
 800f4ce:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f4d2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f4d6:	4259      	negs	r1, r3
 800f4d8:	4159      	adcs	r1, r3
 800f4da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f4de:	e7eb      	b.n	800f4b8 <__swhatbuf_r+0x24>

0800f4e0 <__smakebuf_r>:
 800f4e0:	898b      	ldrh	r3, [r1, #12]
 800f4e2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f4e4:	079d      	lsls	r5, r3, #30
 800f4e6:	4606      	mov	r6, r0
 800f4e8:	460c      	mov	r4, r1
 800f4ea:	d507      	bpl.n	800f4fc <__smakebuf_r+0x1c>
 800f4ec:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f4f0:	6023      	str	r3, [r4, #0]
 800f4f2:	6123      	str	r3, [r4, #16]
 800f4f4:	2301      	movs	r3, #1
 800f4f6:	6163      	str	r3, [r4, #20]
 800f4f8:	b003      	add	sp, #12
 800f4fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f4fc:	ab01      	add	r3, sp, #4
 800f4fe:	466a      	mov	r2, sp
 800f500:	f7ff ffc8 	bl	800f494 <__swhatbuf_r>
 800f504:	9f00      	ldr	r7, [sp, #0]
 800f506:	4605      	mov	r5, r0
 800f508:	4639      	mov	r1, r7
 800f50a:	4630      	mov	r0, r6
 800f50c:	f7fe f99c 	bl	800d848 <_malloc_r>
 800f510:	b948      	cbnz	r0, 800f526 <__smakebuf_r+0x46>
 800f512:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f516:	059a      	lsls	r2, r3, #22
 800f518:	d4ee      	bmi.n	800f4f8 <__smakebuf_r+0x18>
 800f51a:	f023 0303 	bic.w	r3, r3, #3
 800f51e:	f043 0302 	orr.w	r3, r3, #2
 800f522:	81a3      	strh	r3, [r4, #12]
 800f524:	e7e2      	b.n	800f4ec <__smakebuf_r+0xc>
 800f526:	89a3      	ldrh	r3, [r4, #12]
 800f528:	6020      	str	r0, [r4, #0]
 800f52a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f52e:	81a3      	strh	r3, [r4, #12]
 800f530:	9b01      	ldr	r3, [sp, #4]
 800f532:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f536:	b15b      	cbz	r3, 800f550 <__smakebuf_r+0x70>
 800f538:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f53c:	4630      	mov	r0, r6
 800f53e:	f000 f81d 	bl	800f57c <_isatty_r>
 800f542:	b128      	cbz	r0, 800f550 <__smakebuf_r+0x70>
 800f544:	89a3      	ldrh	r3, [r4, #12]
 800f546:	f023 0303 	bic.w	r3, r3, #3
 800f54a:	f043 0301 	orr.w	r3, r3, #1
 800f54e:	81a3      	strh	r3, [r4, #12]
 800f550:	89a3      	ldrh	r3, [r4, #12]
 800f552:	431d      	orrs	r5, r3
 800f554:	81a5      	strh	r5, [r4, #12]
 800f556:	e7cf      	b.n	800f4f8 <__smakebuf_r+0x18>

0800f558 <_fstat_r>:
 800f558:	b538      	push	{r3, r4, r5, lr}
 800f55a:	4d07      	ldr	r5, [pc, #28]	@ (800f578 <_fstat_r+0x20>)
 800f55c:	2300      	movs	r3, #0
 800f55e:	4604      	mov	r4, r0
 800f560:	4608      	mov	r0, r1
 800f562:	4611      	mov	r1, r2
 800f564:	602b      	str	r3, [r5, #0]
 800f566:	f7f4 f88f 	bl	8003688 <_fstat>
 800f56a:	1c43      	adds	r3, r0, #1
 800f56c:	d102      	bne.n	800f574 <_fstat_r+0x1c>
 800f56e:	682b      	ldr	r3, [r5, #0]
 800f570:	b103      	cbz	r3, 800f574 <_fstat_r+0x1c>
 800f572:	6023      	str	r3, [r4, #0]
 800f574:	bd38      	pop	{r3, r4, r5, pc}
 800f576:	bf00      	nop
 800f578:	200057fc 	.word	0x200057fc

0800f57c <_isatty_r>:
 800f57c:	b538      	push	{r3, r4, r5, lr}
 800f57e:	4d06      	ldr	r5, [pc, #24]	@ (800f598 <_isatty_r+0x1c>)
 800f580:	2300      	movs	r3, #0
 800f582:	4604      	mov	r4, r0
 800f584:	4608      	mov	r0, r1
 800f586:	602b      	str	r3, [r5, #0]
 800f588:	f7f4 f88e 	bl	80036a8 <_isatty>
 800f58c:	1c43      	adds	r3, r0, #1
 800f58e:	d102      	bne.n	800f596 <_isatty_r+0x1a>
 800f590:	682b      	ldr	r3, [r5, #0]
 800f592:	b103      	cbz	r3, 800f596 <_isatty_r+0x1a>
 800f594:	6023      	str	r3, [r4, #0]
 800f596:	bd38      	pop	{r3, r4, r5, pc}
 800f598:	200057fc 	.word	0x200057fc

0800f59c <_init>:
 800f59c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f59e:	bf00      	nop
 800f5a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f5a2:	bc08      	pop	{r3}
 800f5a4:	469e      	mov	lr, r3
 800f5a6:	4770      	bx	lr

0800f5a8 <_fini>:
 800f5a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f5aa:	bf00      	nop
 800f5ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f5ae:	bc08      	pop	{r3}
 800f5b0:	469e      	mov	lr, r3
 800f5b2:	4770      	bx	lr
