--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml program.twx program.ncd -o program.twr program.pcf -ucf
program.ucf

Design file:              program.ncd
Physical constraint file: program.pcf
Device,package,speed:     xc3s700an,fgg484,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLOCK_50M_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.202ns.
--------------------------------------------------------------------------------

Paths for end point CLOCK_25M (SLICE_X31Y87.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     17.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLOCK_25M (FF)
  Destination:          CLOCK_25M (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.202ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_50M_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CLOCK_25M to CLOCK_25M
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y87.YQ      Tcko                  0.580   CLOCK_25M1
                                                       CLOCK_25M
    SLICE_X31Y87.SR      net (fanout=2)        0.755   CLOCK_25M1
    SLICE_X31Y87.CLK     Tsrck                 0.867   CLOCK_25M1
                                                       CLOCK_25M
    -------------------------------------------------  ---------------------------
    Total                                      2.202ns (1.447ns logic, 0.755ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLOCK_50M_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CLOCK_25M (SLICE_X31Y87.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.358ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CLOCK_25M (FF)
  Destination:          CLOCK_25M (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.358ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_50M_BUFGP rising at 20.000ns
  Destination Clock:    CLOCK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CLOCK_25M to CLOCK_25M
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y87.YQ      Tcko                  0.464   CLOCK_25M1
                                                       CLOCK_25M
    SLICE_X31Y87.SR      net (fanout=2)        0.604   CLOCK_25M1
    SLICE_X31Y87.CLK     Tcksr       (-Th)    -0.290   CLOCK_25M1
                                                       CLOCK_25M
    -------------------------------------------------  ---------------------------
    Total                                      1.358ns (0.754ns logic, 0.604ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLOCK_50M_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.518ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.741ns (Tcl)
  Physical resource: CLOCK_25M1/CLK
  Logical resource: CLOCK_25M/CK
  Location pin: SLICE_X31Y87.CLK
  Clock network: CLOCK_50M_BUFGP
--------------------------------------------------------------------------------
Slack: 18.518ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.741ns (Tch)
  Physical resource: CLOCK_25M1/CLK
  Logical resource: CLOCK_25M/CK
  Location pin: SLICE_X31Y87.CLK
  Clock network: CLOCK_50M_BUFGP
--------------------------------------------------------------------------------
Slack: 18.518ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.482ns (674.764MHz) (Tcp)
  Physical resource: CLOCK_25M1/CLK
  Logical resource: CLOCK_25M/CK
  Location pin: SLICE_X31Y87.CLK
  Clock network: CLOCK_50M_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLOCK_50M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_50M      |    2.202|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1 paths, 0 nets, and 3 connections

Design statistics:
   Minimum period:   2.202ns{1}   (Maximum frequency: 454.133MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Nov 15 13:31:46 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 386 MB



