# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim . 
# Start time: 16:14:11 on Dec 05,2023
# ** Error (suppressible): (vsim-19) Failed to access library '' at "".
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 16:14:12 on Dec 05,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:14:22 on Dec 05,2023
# vlog -reportprogress 300 top.sv 
# ** Note: (vlog-2286) top.sv(2): Using implicit +incdir+/home/phaneendra/questa_phani/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 16:14:22 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
