Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.2/bin/unwrapped/lnx64.o/xelab --debug typical --relax --include /root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/source --include /root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/input_arbiter_ip/source --include /root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/output_queues_ip/source --include /root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog --include /root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/source -L xil_defaultlib -L generic_baseblocks_v2_1 -L axi_infrastructure_v1_1 -L axi_register_slice_v2_1 -L fifo_generator_v12_0 -L axi_data_fifo_v2_1 -L axi_crossbar_v2_1 -L timer_sync_1588_v1_2 -L ten_gig_eth_pcs_pma_v4_1 -L ten_gig_eth_mac_v13_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav --prj /root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.sim/sim_1/behav/top.prj xil_defaultlib.top xil_defaultlib.glbl 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/fallthrough_small_fifo_opl/source/small_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module small_fifo
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/fallthrough_small_fifo_opl/source/fallthrough_small_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fallthrough_small_fifo
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/fallthrough_small_fifo_opl/sim/fallthrough_small_fifo_opl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fallthrough_small_fifo_opl
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/lib/hw/xilinx/cores/axi_lite_ipif/source/pselect_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pselect_f
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/lib/hw/xilinx/cores/axi_lite_ipif/source/counter_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_f
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/lib/hw/xilinx/cores/axi_lite_ipif/source/address_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_decoder
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/lib/hw/xilinx/cores/axi_lite_ipif/source/slave_attachment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave_attachment
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/source/small_async_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module small_async_fifo
INFO: [VRFC 10-311] analyzing module sync_r2w
INFO: [VRFC 10-311] analyzing module sync_w2r
INFO: [VRFC 10-311] analyzing module rptr_empty
INFO: [VRFC 10-311] analyzing module wptr_full
INFO: [VRFC 10-311] analyzing module fifo_mem
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/lib/hw/xilinx/cores/axi_lite_ipif/source/axi_lite_ipif.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_lite_ipif
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/source/cpu_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sync
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/source/opl_cpu_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module opl_cpu_regs
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/source/output_port_lookup.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_port_lookup
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/sim/output_port_lookup_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_port_lookup_ip
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/fallthrough_small_fifo_input_arbiter/sim/fallthrough_small_fifo_input_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fallthrough_small_fifo_input_arbiter
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/input_arbiter_ip/source/arbiter_cpu_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter_cpu_regs
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/input_arbiter_ip/source/input_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_arbiter
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/input_arbiter_ip/sim/input_arbiter_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_arbiter_ip
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/fallthrough_small_fifo_oq_output/sim/fallthrough_small_fifo_oq_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fallthrough_small_fifo_oq_output
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/fallthrough_small_fifo_oq_meta/sim/fallthrough_small_fifo_oq_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fallthrough_small_fifo_oq_meta
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/output_queues_ip/source/boq_cpu_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module boq_cpu_regs
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/output_queues_ip/source/output_queues.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_queues
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/output_queues_ip/sim/output_queues_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_queues_ip
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_carry_and.v" into library generic_baseblocks_v2_1
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_carry_and
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_carry_latch_and.v" into library generic_baseblocks_v2_1
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_carry_latch_and
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_carry_latch_or.v" into library generic_baseblocks_v2_1
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_carry_latch_or
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_carry_or.v" into library generic_baseblocks_v2_1
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_carry_or
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_carry.v" into library generic_baseblocks_v2_1
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_carry
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v" into library generic_baseblocks_v2_1
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_command_fifo
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_mask_static.v" into library generic_baseblocks_v2_1
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_comparator_mask_static
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_mask.v" into library generic_baseblocks_v2_1
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_comparator_mask
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask_static.v" into library generic_baseblocks_v2_1
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_comparator_sel_mask_static
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask.v" into library generic_baseblocks_v2_1
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_comparator_sel_mask
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_static.v" into library generic_baseblocks_v2_1
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_comparator_sel_static
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_sel.v" into library generic_baseblocks_v2_1
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_comparator_sel
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v" into library generic_baseblocks_v2_1
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_comparator_static
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator.v" into library generic_baseblocks_v2_1
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_comparator
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v" into library generic_baseblocks_v2_1
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_mux_enc
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux.v" into library generic_baseblocks_v2_1
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_mux
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_nto1_mux.v" into library generic_baseblocks_v2_1
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_nto1_mux
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v" into library axi_infrastructure_v1_1
INFO: [VRFC 10-311] analyzing module axi_infrastructure_v1_1_axi2vector
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axic_srl_fifo.v" into library axi_infrastructure_v1_1
INFO: [VRFC 10-311] analyzing module axi_infrastructure_v1_1_axic_srl_fifo
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v" into library axi_infrastructure_v1_1
INFO: [VRFC 10-311] analyzing module axi_infrastructure_v1_1_vector2axi
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v" into library axi_register_slice_v2_1
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_axic_register_slice
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v" into library axi_register_slice_v2_1
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_axi_register_slice
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/simulation/fifo_generator_vlog_beh.v" into library fifo_generator_v12_0
INFO: [VRFC 10-311] analyzing module fifo_generator_vlog_beh
INFO: [VRFC 10-311] analyzing module FIFO_GENERATOR_v12_0_CONV_VER
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_sync_stage
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_bhv_ver_as
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_beh_ver_ll_afifo
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_bhv_ver_ss
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_bhv_ver_preload0
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_axic_reg_slice
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_v12_0_pkg.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/input_blk.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/output_blk.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/shft_wrapper.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/shft_ram.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/wr_pf_as.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/wr_pf_ss.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/rd_pe_as.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/rd_pe_ss.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/builtin/delay.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/builtin/bin_cntr.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/builtin/clk_x_pntrs_builtin.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/builtin/logic_builtin.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/builtin/builtin_prim.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/builtin/builtin_extdepth.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/builtin/builtin_top.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/builtin/reset_builtin.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/builtin/builtin_prim_v6.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/builtin/builtin_extdepth_v6.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/builtin/builtin_extdepth_low_latency.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/builtin/builtin_top_v6.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/builtin/fifo_generator_v12_0_builtin.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/bram_sync_reg.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/bram_fifo_rstlogic.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/reset_blk_ramfifo.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/axi_reg_slice.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_top_bi_sim.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_v12_0_synth.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_v12_0_top.v" into library fifo_generator_v12_0
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v" into library axi_data_fifo_v2_1
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_axic_fifo
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v" into library axi_data_fifo_v2_1
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_fifo_gen
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v" into library axi_data_fifo_v2_1
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_axic_srl_fifo
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v" into library axi_data_fifo_v2_1
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_axic_reg_srl_fifo
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v" into library axi_data_fifo_v2_1
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_ndeep_srl
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v" into library axi_data_fifo_v2_1
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_axi_data_fifo
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v" into library axi_crossbar_v2_1
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_addr_arbiter_sasd
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v" into library axi_crossbar_v2_1
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_addr_arbiter
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v" into library axi_crossbar_v2_1
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_addr_decoder
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_arbiter_resp.v" into library axi_crossbar_v2_1
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_arbiter_resp
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v" into library axi_crossbar_v2_1
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_crossbar_sasd
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_crossbar.v" into library axi_crossbar_v2_1
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_crossbar
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v" into library axi_crossbar_v2_1
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_decerr_slave
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_si_transactor.v" into library axi_crossbar_v2_1
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_si_transactor
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_splitter.v" into library axi_crossbar_v2_1
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_splitter
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v" into library axi_crossbar_v2_1
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_wdata_mux
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_wdata_router.v" into library axi_crossbar_v2_1
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_wdata_router
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v" into library axi_crossbar_v2_1
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_axi_crossbar
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_xbar_0/sim/pcie2axilite_sub_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_xbar_0
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_pcie_7vx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_pcie_7vx
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_pcie_bram_7vx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_pcie_bram_7vx
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_pcie_bram_7vx_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_pcie_bram_7vx_8k
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_pcie_bram_7vx_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_pcie_bram_7vx_16k
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_pcie_bram_7vx_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_pcie_bram_7vx_cpl
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_pcie_bram_7vx_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_pcie_bram_7vx_rep
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_pcie_bram_7vx_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_pcie_bram_7vx_rep_8k
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_pcie_bram_7vx_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_pcie_bram_7vx_req
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_pcie_init_ctrl_7vx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_pcie_init_ctrl_7vx
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_pcie_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_pcie_pipe_lane
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_pcie_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_pcie_pipe_misc
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_pcie_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_pcie_pipe_pipeline
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_pcie_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_pcie_top
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_pcie_force_adapt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_pcie_force_adapt
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_pipe_drp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_pipe_drp
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_pipe_eq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_pipe_eq
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_pipe_rate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_pipe_rate
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_pipe_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_pipe_reset
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_pipe_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_pipe_sync
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_pipe_user.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_pipe_user
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_pipe_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_pipe_wrapper
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_qpll_drp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_qpll_drp
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_qpll_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_qpll_reset
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_qpll_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_qpll_wrapper
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_rxeq_scan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_rxeq_scan
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_gt_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_gt_wrapper
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_gt_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_gt_top
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_gt_common
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_pcie_tlp_tph_tbl_7vx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_pcie_tlp_tph_tbl_7vx
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_pcie_3_0_7vx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_pcie_3_0_7vx
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/sim/pcie2axilite_sub_pcie3_7x_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/pcie_2_axilite_v1_0/ff56696f/rtl/axi_write_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_write_controller
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/pcie_2_axilite_v1_0/ff56696f/rtl/axi_read_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_read_controller
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/pcie_2_axilite_v1_0/ff56696f/rtl/tag_manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tag_manager
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/pcie_2_axilite_v1_0/ff56696f/rtl/s_axi_config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s_axi_config
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/pcie_2_axilite_v1_0/ff56696f/rtl/saxis_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saxis_controller
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/pcie_2_axilite_v1_0/ff56696f/rtl/maxi_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxi_controller
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/pcie_2_axilite_v1_0/ff56696f/rtl/maxis_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxis_controller
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/pcie_2_axilite_v1_0/ff56696f/rtl/pcie_2_axilite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_2_axilite
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/pcie_2_axilite_v1_0/ff56696f/rtl/pcie_2_axilite.v:410]
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie_2_axilite_0_0/sim/pcie2axilite_sub_pcie_2_axilite_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie_2_axilite_0_0
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/hdl/pcie2axilite_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_PQAAIF
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1DSQHE1
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OI2D8Q
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_1EXEENO
INFO: [VRFC 10-311] analyzing module m04_couplers_imp_NO5YH9
INFO: [VRFC 10-311] analyzing module m05_couplers_imp_1FRM8DV
INFO: [VRFC 10-311] analyzing module m06_couplers_imp_MNJY0G
INFO: [VRFC 10-311] analyzing module m07_couplers_imp_1GTWGY6
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1FHMR11
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/fallthrough_small_fifo_converter_input/sim/fallthrough_small_fifo_converter_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fallthrough_small_fifo_converter_input
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/fallthrough_small_fifo_converter_info/sim/fallthrough_small_fifo_converter_info.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fallthrough_small_fifo_converter_info
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/fallthrough_small_fifo_converter_info2/sim/fallthrough_small_fifo_converter_info2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fallthrough_small_fifo_converter_info2
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_axis_converter_master/source/nf10_axis_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nf10_axis_converter
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_axis_converter_master/sim/nf10_axis_converter_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nf10_axis_converter_master
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_axis_converter_slave/sim/nf10_axis_converter_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nf10_axis_converter_slave
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/hdl/xge_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xge_sub
INFO: [VRFC 10-311] analyzing module xge_sub_axi_10g_ethernet_0_0
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_dcm_locked_driver_0/sim/xge_sub_dcm_locked_driver_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xge_sub_dcm_locked_driver_0
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ipshared/xilinx.com/xlconstant_v1_1/6af9fc13/xlconstant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlconstant
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_prtad_driver_0/sim/xge_sub_prtad_driver_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xge_sub_prtad_driver_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_timer_sync_rx_0/sim/tb_xge_sub_timer_sync_rx_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_timer_sync_rx_0/sim/xge_sub_timer_sync_rx_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xge_sub_timer_sync_rx_0
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/timer_sync_1588_v1_2/ipshared/xilinx.com/timer_sync_1588_v1_2/b4ce08ba/hdl/timer_sync_1588_v1_2.v" into library timer_sync_1588_v1_2
INFO: [VRFC 10-311] analyzing module timer_sync_1588_v1_2
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/timer_sync_1588_v1_2/ipshared/xilinx.com/timer_sync_1588_v1_2/b4ce08ba/hdl/lp.vhd" into library timer_sync_1588_v1_2
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/timer_sync_1588_v1_2/ipshared/xilinx.com/timer_sync_1588_v1_2/b4ce08ba/hdl/phase_detect.vhd" into library timer_sync_1588_v1_2
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/timer_sync_1588_v1_2/ipshared/xilinx.com/timer_sync_1588_v1_2/b4ce08ba/hdl/timer_sync_1588_v1_2_sync_block.v" into library timer_sync_1588_v1_2
INFO: [VRFC 10-311] analyzing module timer_sync_1588_v1_2_sync_block
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/timer_sync_1588_v1_2/ipshared/xilinx.com/timer_sync_1588_v1_2/b4ce08ba/hdl/timer_sync_1588_v1_2_timer_bit_sample.v" into library timer_sync_1588_v1_2
INFO: [VRFC 10-311] analyzing module timer_sync_1588_v1_2_timer_bit_sample
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/timer_sync_1588_v1_2/ipshared/xilinx.com/timer_sync_1588_v1_2/b4ce08ba/hdl/delay_line.vhd" into library timer_sync_1588_v1_2
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_timer_sync_tx_0/sim/tb_xge_sub_timer_sync_tx_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_timer_sync_tx_0/sim/xge_sub_timer_sync_tx_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xge_sub_timer_sync_tx_0
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module xge_sub_ten_gig_eth_pcs_pma_0
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_ff_synchronizer_en.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module xge_sub_ten_gig_eth_pcs_pma_0_ff_synchronizer_en
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_ff_synchronizer_rst.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module xge_sub_ten_gig_eth_pcs_pma_0_ff_synchronizer_rst
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_ff_synchronizer.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module xge_sub_ten_gig_eth_pcs_pma_0_ff_synchronizer
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_local_clock_and_reset.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module xge_sub_ten_gig_eth_pcs_pma_0_local_clock_and_reset
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_local_resets.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module xge_sub_ten_gig_eth_pcs_pma_0_local_resets
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_local_clocking.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module xge_sub_ten_gig_eth_pcs_pma_0_local_clocking
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_block.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module xge_sub_ten_gig_eth_pcs_pma_0_block
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_gt_common.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module xge_sub_ten_gig_eth_pcs_pma_0_gt_common
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_shared_clock_and_reset.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module xge_sub_ten_gig_eth_pcs_pma_0_shared_clock_and_reset
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_support.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module xge_sub_ten_gig_eth_pcs_pma_0_support
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_gtwizard_10gbaser_tx_startup_fsm.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module xge_sub_ten_gig_eth_pcs_pma_0_gtwizard_10gbaser_TX_STARTUP_FSM
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_gtwizard_10gbaser_rx_startup_fsm.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module xge_sub_ten_gig_eth_pcs_pma_0_gtwizard_10gbaser_RX_STARTUP_FSM
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_gtwizard_10gbaser_tx_manual_phase_align.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module xge_sub_ten_gig_eth_pcs_pma_0_gtwizard_10gbaser_TX_MANUAL_PHASE_ALIGN
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_gtwizard_10gbaser_auto_phase_align.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module xge_sub_ten_gig_eth_pcs_pma_0_gtwizard_10gbaser_AUTO_PHASE_ALIGN
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_gtwizard_10gbaser_pulse.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module xge_sub_ten_gig_eth_pcs_pma_0_gtwizard_10gbaser_pulse
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_gtwizard_10gbaser_synchronizer.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module xge_sub_ten_gig_eth_pcs_pma_0_gtwizard_10gbaser_synchronizer
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_gtwizard_10gbaser_gt.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module xge_sub_ten_gig_eth_pcs_pma_0_gtwizard_10gbaser_gt
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_gtwizard_10gbaser.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module xge_sub_ten_gig_eth_pcs_pma_0_gtwizard_10gbaser
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_gtwizard_10gbaser_init.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module xge_sub_ten_gig_eth_pcs_pma_0_gtwizard_10gbaser_init
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_txratefifo_gthe3.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_txratefifo_gthe3
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_txratefifo.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_txratefifo
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_tx_pcs_fsm.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_tx_pcs_fsm
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_tx_pcs.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_tx_pcs
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_tx_encoder.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_tx_encoder
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_training_tx_encode.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_training_tx_encode
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_training_top.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_training_top
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_training_rx_decode.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_training_rx_decode
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_training_output.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_training_output
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_training_fsm.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_training_fsm
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_training_framer.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_training_framer
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_training_frame_lock.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_training_frame_lock
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_training_coeff_update_drp.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_training_coeff_update_drp
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_training_coeff_fsm.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_training_coeff_fsm
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_ten_gig_eth_pcs_pma_baser_top.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_ten_gig_eth_pcs_pma_baser_top
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_ten_gig_eth_pcs_pma_kr_top.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_ten_gig_eth_pcs_pma_kr_top
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_toggle_detect.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_toggle_detect
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_synchronizer_enable.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_synchronizer_enable
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_synchronizer.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_synchronizer
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_seq_detect.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_seq_detect
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_rxusrclk2_clk156_counter_resync.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_rxusrclk2_clk156_counter_resync
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_rxratecounter_gthe3.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_rxratecounter_gthe3
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_rxratecounter.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_rxratecounter
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_rx_pcs_test.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_rx_pcs_test
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_rx_pcs_fsm.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_rx_pcs_fsm
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_rx_pcs.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_rx_pcs
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_rx_decoder.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_rx_decoder
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_rx_block_lock_fsm.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_rx_block_lock_fsm
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_rx_ber_mon_fsm.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_rx_ber_mon_fsm
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_pulse_synchronizer_double.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_pulse_synchronizer_double
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_pulse_synchronizer.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_pulse_synchronizer
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_prbs11.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_prbs11
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_pcs_txrx_codec.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_pcs_txrx_codec
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_pcs_top.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_pcs_top
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_pcs_scramble.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_pcs_scramble
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_pcs_descramble.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_pcs_descramble
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_mdio_interface.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_mdio_interface
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_management_top.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_management_top
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_management_mdio.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_management_mdio
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_management_cs.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_management_cs
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_ipif_access.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_ipif_access
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_ieee_registers.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_ieee_registers
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_ieee_counters.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_ieee_counters
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_idle_insert.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_idle_insert
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_idle_detect.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_idle_detect
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_idle_delete.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_idle_delete
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ieee_1588/ten_gig_eth_pcs_pma_v4_1_cf_timer_rx_latency_correct.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_cf_timer_rx_latency_correct
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ieee_1588/ten_gig_eth_pcs_pma_v4_1_timer_rx_latency_correct.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_timer_rx_latency_correct
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ieee_1588/ten_gig_eth_pcs_pma_v4_1_rx_seq_counter.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_rx_seq_counter
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ieee_1588/ten_gig_eth_pcs_pma_v4_1_barrel_shift_read.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_barrel_shift_read
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_handoff.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_handoff
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_g_resyncs.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_g_resyncs
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_g_register.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_g_register
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_fec_top.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_fec_top
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_fec_syndrome_orig.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_fec_syndrome
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_fec_pn2112.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_fec_pn2112
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_fec_err_pcs.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_fec_err_pcs
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_fec_err_pattgen_corr.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_fec_err_pattgen_corr
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_fec_enc_parity.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_fec_enc_parity
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_fec_enc.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_fec_enc
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_fec_dec.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_fec_dec
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_fec_block_sync.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_fec_block_sync
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_fastxor6.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_fastxor6
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_fastxor2_18.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_fastxor2_18
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_fastxor2_12.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_fastxor2_12
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_fastxor18.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_fastxor18
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_fastxor12.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_fastxor12
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_err_tracker_orig.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_err_track_ERR_PAT40875
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_err_track_ERR_PAT66
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_err_track_ERR_PAT1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_err_track_ERR_PAT20
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_err_track_ERR_PAT34
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_err_track_ERR_PAT43
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_err_track_ERR_PAT65
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_err_track_ERR_PAT40853
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_elastic_buffer_wrapper.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_elastic_buffer_wrapper
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_elastic_buffer.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_elastic_buffer
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_drp_ipif.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_drp_ipif
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_drp_arbiter.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_drp_arbiter
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_dp_ram.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_dp_ram
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_distributed_dp_ram.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_distributed_dp_ram
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_decimate_config.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_decimate_config
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_cs_ipif_access.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_cs_ipif_access
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_common_ieee_registers.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_common_ieee_registers
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_combine_status.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_combine_status
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_coherent_resyncs.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_coherent_resyncs
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_cc8ce.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_CC8CE
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_cc2ce.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_CC2CE
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_basekr_ieee_registers.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_basekr_ieee_registers
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_asynch_fifo.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_asynch_fifo
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_an_tx.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_an_tx
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_an_top.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_an_top
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_an_rx_trans.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_an_rx_trans
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_an_rx.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_an_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1.vhd" into library ten_gig_eth_pcs_pma_v4_1
ERROR: [VRFC 10-91] ten_gig_eth_pcs_pma_wrapper is not declared [/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1.vhd:322]
ERROR: [VRFC 10-757] if you are trying to directly instantiate a design entity, please use expanded name [/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1.vhd:322]
ERROR: [VRFC 10-1504] unit xilinx ignored due to previous errors [/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1.vhd:205]
INFO: [VRFC 10-240] VHDL file /root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1.vhd ignored due to errors
