
---------- Begin Simulation Statistics ----------
final_tick                               846204498000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  89461                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740104                       # Number of bytes of host memory used
host_op_rate                                    89750                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11384.96                       # Real time elapsed on the host
host_tick_rate                               74326498                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018515016                       # Number of instructions simulated
sim_ops                                    1021796640                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.846204                       # Number of seconds simulated
sim_ticks                                846204498000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.424093                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              117714953                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           137800647                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          9400792                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        188162322                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          16938189                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       17443478                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          505289                       # Number of indirect misses.
system.cpu0.branchPred.lookups              240037564                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1662498                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819902                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6441273                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221016376                       # Number of branches committed
system.cpu0.commit.bw_lim_events             29397449                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466236                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       70800352                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892412717                       # Number of instructions committed
system.cpu0.commit.committedOps             893234818                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1519480757                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.587855                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.400368                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1099733258     72.38%     72.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    251377944     16.54%     88.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     57767606      3.80%     92.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     55825803      3.67%     96.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     14947453      0.98%     97.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3551758      0.23%     97.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2040343      0.13%     97.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4839143      0.32%     98.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     29397449      1.93%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1519480757                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18341499                       # Number of function calls committed.
system.cpu0.commit.int_insts                863522931                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280414321                       # Number of loads committed
system.cpu0.commit.membars                    1641850                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641859      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491122182     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7835040      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638717      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281234211     31.48%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109762744     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893234818                       # Class of committed instruction
system.cpu0.commit.refs                     390996990                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892412717                       # Number of Instructions Simulated
system.cpu0.committedOps                    893234818                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.865877                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.865877                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            183275109                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2964974                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           116246555                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             979508487                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               638288332                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                701913199                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6450484                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8452660                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3105400                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  240037564                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                174157082                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    891444795                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3191956                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          100                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1000345352                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 119                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          154                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               18820054                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.144155                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         632177329                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         134653142                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.600760                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1533032524                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.654657                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.886772                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               808453939     52.74%     52.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               545039576     35.55%     88.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               110596754      7.21%     95.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                52261472      3.41%     98.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7605776      0.50%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5980998      0.39%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1422269      0.09%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1643244      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   28496      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1533032524                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                      132099754                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             6479047                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               228472673                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.565084                       # Inst execution rate
system.cpu0.iew.exec_refs                   421033075                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 116794509                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              164100008                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            309830627                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1953893                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2741400                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           119656067                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          964020124                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            304238566                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5373539                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            940939820                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                824073                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2605102                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6450484                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4224423                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        38289                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        17628682                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        11634                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9242                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4939501                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     29416306                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9073398                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9242                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       874562                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5604485                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                387988998                       # num instructions consuming a value
system.cpu0.iew.wb_count                    933003206                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.858765                       # average fanout of values written-back
system.cpu0.iew.wb_producers                333191488                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.560318                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     933030946                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1148548284                       # number of integer regfile reads
system.cpu0.int_regfile_writes              595336393                       # number of integer regfile writes
system.cpu0.ipc                              0.535941                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.535941                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643384      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            512786551     54.19%     54.36% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7838490      0.83%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1639167      0.17%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           306234817     32.36%     87.72% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          116170884     12.28%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             14      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             946313360                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     70                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                137                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                69                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     904013                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.000955                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 113756     12.58%     12.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     12.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     12.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     12.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     12.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     12.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     12.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     12.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     12.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     12.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     12.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     12.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     12.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     12.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     12.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     12.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     12.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     12.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     12.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     12.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     12.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     12.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     12.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     12.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     12.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     12.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     12.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     12.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     12.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     12.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     12.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     12.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     12.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     12.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     12.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     12.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     12.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     12.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     12.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     12.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     12.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     12.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     12.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                697111     77.11%     89.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                93143     10.30%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             945573919                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3426605769                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    933003139                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1034813720                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 958174000                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                946313360                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5846124                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       70785302                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            42650                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3379888                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     28625919                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1533032524                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.617282                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.801365                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          839546841     54.76%     54.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          485692252     31.68%     86.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          172059869     11.22%     97.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           29614585      1.93%     99.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3527264      0.23%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2186040      0.14%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             263034      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             100957      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              41682      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1533032524                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.568311                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14354404                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2446679                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           309830627                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          119656067                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1543                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      1665132278                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    27276798                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              171357234                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569165230                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2575924                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               644552697                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4256899                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 9660                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1186687438                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             974362917                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          625441001                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                697803044                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4964239                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6450484                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             12645212                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                56275766                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1186687382                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        223853                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4652                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  7853162                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4648                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2454099186                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1941626745                       # The number of ROB writes
system.cpu0.timesIdled                       20130576                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1499                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            85.175979                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               10754797                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            12626561                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2791985                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17453965                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            262620                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         384488                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          121868                       # Number of indirect misses.
system.cpu1.branchPred.lookups               19924828                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        24573                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819664                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1951559                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10299901                       # Number of branches committed
system.cpu1.commit.bw_lim_events               679806                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459691                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       27548525                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41844520                       # Number of instructions committed
system.cpu1.commit.committedOps              42664384                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    230430184                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.185151                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.780834                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    210822044     91.49%     91.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9791408      4.25%     95.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3733343      1.62%     97.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3378298      1.47%     98.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1100335      0.48%     99.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       193898      0.08%     99.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       655246      0.28%     99.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        75806      0.03%     99.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       679806      0.30%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    230430184                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317271                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40178728                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11552053                       # Number of loads committed
system.cpu1.commit.membars                    1639394                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639394      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24987920     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12371717     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3665212      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42664384                       # Class of committed instruction
system.cpu1.commit.refs                      16036941                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41844520                       # Number of Instructions Simulated
system.cpu1.committedOps                     42664384                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.651115                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.651115                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            177471692                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               844734                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             9717763                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              79416581                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                14829719                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 38620612                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1952529                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1568238                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2175603                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   19924828                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 10536650                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    219482740                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               571214                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      91743827                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5585910                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.084260                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          12774459                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          11017417                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.387975                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         235050155                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.403614                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.908050                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               179564542     76.39%     76.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                32443627     13.80%     90.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                14441558      6.14%     96.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4822753      2.05%     98.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  912965      0.39%     98.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1824606      0.78%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1008877      0.43%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    3526      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   27701      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           235050155                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1418030                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1992241                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                13095939                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.219166                       # Inst execution rate
system.cpu1.iew.exec_refs                    18081697                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5277389                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              161140064                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19254464                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1910896                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1565794                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7961681                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           70205174                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             12804308                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1648229                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             51825728                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                960838                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               877602                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1952529                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2481374                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        21711                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          221742                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        10684                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1909                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1592                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      7702411                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3476793                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1909                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       593221                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1399020                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 26202397                       # num instructions consuming a value
system.cpu1.iew.wb_count                     51095927                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.792489                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 20765124                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.216079                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      51119219                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                66868283                       # number of integer regfile reads
system.cpu1.int_regfile_writes               32120555                       # number of integer regfile writes
system.cpu1.ipc                              0.176956                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.176956                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639614      3.07%      3.07% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             33259659     62.20%     65.26% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  51      0.00%     65.26% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.26% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            13972644     26.13%     91.39% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4601889      8.61%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              53473957                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     858986                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.016064                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 100938     11.75%     11.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     11.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     11.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     11.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     11.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     11.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     11.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     11.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     11.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     11.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     11.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     11.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     11.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     11.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     11.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     11.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     11.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     11.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     11.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     11.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     11.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     11.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     11.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     11.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     11.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     11.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     11.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     11.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     11.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     11.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     11.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     11.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     11.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     11.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     11.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     11.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     11.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     11.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     11.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     11.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     11.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     11.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     11.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                674740     78.55%     90.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                83305      9.70%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              52693314                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         342901679                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     51095915                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         97746929                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  64484193                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 53473957                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            5720981                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       27540789                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            44651                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3261290                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     19120542                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    235050155                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.227500                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.648978                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          199677943     84.95%     84.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           24124308     10.26%     95.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            6901732      2.94%     98.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2691907      1.15%     99.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1170543      0.50%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             245134      0.10%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             134105      0.06%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              77872      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              26611      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      235050155                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.226136                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         12280516                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2215552                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19254464                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7961681                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    220                       # number of misc regfile reads
system.cpu1.numCycles                       236468185                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1455934259                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              168582102                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27214518                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3724075                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                17470996                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1075084                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                13017                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             95061810                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              75103259                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           47967688                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 37233447                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4165472                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1952529                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9789264                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                20753170                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        95061798                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         21817                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               873                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  9815445                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           873                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   299962182                       # The number of ROB reads
system.cpu1.rob.rob_writes                  145051110                       # The number of ROB writes
system.cpu1.timesIdled                          37643                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            85.886679                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               11248666                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            13097102                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2877986                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         15537395                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            268801                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         749555                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          480754                       # Number of indirect misses.
system.cpu2.branchPred.lookups               18488412                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        25022                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819611                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          2218748                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10231979                       # Number of branches committed
system.cpu2.commit.bw_lim_events               589959                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459531                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       23131118                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41657218                       # Number of instructions committed
system.cpu2.commit.committedOps              42477033                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    229046474                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.185452                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.779522                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    209597041     91.51%     91.51% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9650659      4.21%     95.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3678090      1.61%     97.33% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3382523      1.48%     98.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1078069      0.47%     99.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       206635      0.09%     99.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       786984      0.34%     99.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        76514      0.03%     99.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       589959      0.26%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    229046474                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318071                       # Number of function calls committed.
system.cpu2.commit.int_insts                 39999094                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11490645                       # Number of loads committed
system.cpu2.commit.membars                    1639341                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639341      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24875384     58.56%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12310256     28.98%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3651911      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42477033                       # Class of committed instruction
system.cpu2.commit.refs                      15962179                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41657218                       # Number of Instructions Simulated
system.cpu2.committedOps                     42477033                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.641779                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.641779                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            177554652                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               663170                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            10001998                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              73357562                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                14642168                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 36786827                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               2219634                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1376341                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2244398                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   18488412                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 11489826                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    217110822                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               590544                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      83870157                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                  32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                5757744                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.078667                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          13457922                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          11517467                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.356863                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         233447679                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.370572                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.846265                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               179682169     76.97%     76.97% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                34438289     14.75%     91.72% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11983156      5.13%     96.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4252466      1.82%     98.68% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1182284      0.51%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  894898      0.38%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  984216      0.42%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    3470      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   26731      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           233447679                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        1573118                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             2259271                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                12463661                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.215274                       # Inst execution rate
system.cpu2.iew.exec_refs                    17978993                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5238550                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              161109288                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             17519986                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1642719                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1641849                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             7441967                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           65600823                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12740443                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1842670                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             50593895                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                775769                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               940628                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               2219634                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2676433                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        21259                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          217341                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        10727                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1734                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         1429                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      6029341                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2970433                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1734                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       526545                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1732726                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 25837735                       # num instructions consuming a value
system.cpu2.iew.wb_count                     49880201                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.789971                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 20411054                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.212237                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      49903480                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                65006186                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31576096                       # number of integer regfile writes
system.cpu2.ipc                              0.177249                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.177249                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639520      3.13%      3.13% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             32326243     61.65%     64.77% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  53      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   88      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.78% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            13905303     26.52%     91.29% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4565346      8.71%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              52436565                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     853236                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.016272                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  97669     11.45%     11.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     11.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     11.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     11.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     11.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     11.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     11.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     11.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     11.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     11.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     11.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     11.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     11.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     11.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     11.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     11.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     11.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     11.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     11.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     11.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     11.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     11.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     11.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     11.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     11.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     11.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     11.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     11.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     11.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     11.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     11.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     11.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     11.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     11.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     11.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     11.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     11.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     11.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     11.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     11.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     11.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     11.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     11.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                672878     78.86%     90.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                82686      9.69%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              51650266                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         339215939                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     49880189                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         88725499                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  60675538                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 52436565                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            4925285                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       23123789                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            41921                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       2465754                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     15820877                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    233447679                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.224618                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.647520                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          198958962     85.23%     85.23% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           23369401     10.01%     95.24% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            6764699      2.90%     98.13% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2723013      1.17%     99.30% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1151083      0.49%     99.79% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             248375      0.11%     99.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             129513      0.06%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              75622      0.03%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              27011      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      233447679                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.223115                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads         10591450                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         2015376                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            17519986                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            7441967                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    179                       # number of misc regfile reads
system.cpu2.numCycles                       235020797                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1457381885                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              168298092                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27108932                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               4185167                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                17289070                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                953039                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                11321                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             88760543                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              70029506                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           44823395                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 35455430                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               4175896                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               2219634                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             10159849                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                17714463                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        88760531                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         25604                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               768                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  9434054                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           765                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   294063769                       # The number of ROB reads
system.cpu2.rob.rob_writes                  135622983                       # The number of ROB writes
system.cpu2.timesIdled                          36756                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.628339                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               11250969                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            11643550                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          3045859                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         17584184                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            210418                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         294535                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           84117                       # Number of indirect misses.
system.cpu3.branchPred.lookups               20213717                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        21534                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819652                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          2197247                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10574054                       # Number of branches committed
system.cpu3.commit.bw_lim_events               635191                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459663                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       28560083                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42600561                       # Number of instructions committed
system.cpu3.commit.committedOps              43420405                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    231828401                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.187295                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.776249                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    211626995     91.29%     91.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     10153128      4.38%     95.67% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      3814500      1.65%     97.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3512959      1.52%     98.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      1178278      0.51%     99.33% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       219024      0.09%     99.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       608642      0.26%     99.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        79684      0.03%     99.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       635191      0.27%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    231828401                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292061                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40882025                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11835308                       # Number of loads committed
system.cpu3.commit.membars                    1639353                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639353      3.78%      3.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25388142     58.47%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12654960     29.15%     91.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3737809      8.61%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43420405                       # Class of committed instruction
system.cpu3.commit.refs                      16392781                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42600561                       # Number of Instructions Simulated
system.cpu3.committedOps                     43420405                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.581597                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.581597                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            175913000                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               852726                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            10250087                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              82156841                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                15612766                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 41059620                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               2198184                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              2094501                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2024294                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   20213717                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 11983596                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    219436725                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               622494                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      92419299                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                6093592                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.085010                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          14324342                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          11461387                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.388677                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         236807864                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.404252                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.901454                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               179962219     76.00%     76.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                33604608     14.19%     90.19% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                15084455      6.37%     96.56% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4743837      2.00%     98.56% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  866649      0.37%     98.92% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 1075670      0.45%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1440059      0.61%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    3129      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   27238      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           236807864                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         971297                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             2238238                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                13308961                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.221460                       # Inst execution rate
system.cpu3.iew.exec_refs                    18600029                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5390805                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              160943091                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             19703489                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1964026                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1942869                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             8194041                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           71964311                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13209224                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1761422                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             52658566                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                927930                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1094726                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               2198184                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2796236                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        22962                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          232391                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        13372                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1689                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1685                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      7868181                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      3636568                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1689                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       795460                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1442778                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 26254439                       # num instructions consuming a value
system.cpu3.iew.wb_count                     51886602                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.790904                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 20764739                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.218213                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      51916305                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                67902704                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32571703                       # number of integer regfile writes
system.cpu3.ipc                              0.179160                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.179160                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639586      3.01%      3.01% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             33646525     61.83%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.84% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14407608     26.47%     91.32% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4726124      8.68%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              54419988                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     865346                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.015901                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 106348     12.29%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     12.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                674847     77.99%     90.28% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                84148      9.72%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              53645733                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         346560265                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     51886590                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        100509092                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  66082762                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 54419988                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            5881549                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       28543905                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            47106                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       3421886                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     20065527                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    236807864                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.229807                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.655050                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          201236872     84.98%     84.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           23759407     10.03%     95.01% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7334384      3.10%     98.11% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2784075      1.18%     99.29% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1201148      0.51%     99.79% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             248588      0.10%     99.90% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             140199      0.06%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              74666      0.03%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              28525      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      236807864                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.228868                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         12351672                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         2329671                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            19703489                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            8194041                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    233                       # number of misc regfile reads
system.cpu3.numCycles                       237779161                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1454624685                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              167849474                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27611881                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3118040                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                18230813                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               1017134                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                13566                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             97886409                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              77628027                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           49519507                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 39707248                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               4248428                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               2198184                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              8795646                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                21907626                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        97886397                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         26499                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               851                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  7375308                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           851                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   303172424                       # The number of ROB reads
system.cpu3.rob.rob_writes                  148944167                       # The number of ROB writes
system.cpu3.timesIdled                          26162                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          5793333                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2531275                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             8956557                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             257736                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                487165                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8555388                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      17021261                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       703212                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       143923                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     58195430                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5155859                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    116816315                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5299782                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 846204498000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5878803                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3061279                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5404467                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              910                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            525                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2673219                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2673184                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5878804                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2050                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     25573241                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25573241                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    743249024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               743249024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1324                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8555508                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8555508    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8555508                       # Request fanout histogram
system.membus.respLayer1.occupancy        44365674374                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         31303529381                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                219                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          110                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    6621354945.454545                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   34728591677.450249                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          106     96.36%     96.36% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.91%     97.27% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.91%     98.18% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.91%     99.09% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.91%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         8000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 258605700000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            110                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   117855454000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 728349044000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 846204498000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     11419773                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11419773                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     11419773                       # number of overall hits
system.cpu2.icache.overall_hits::total       11419773                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        70052                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         70052                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        70052                       # number of overall misses
system.cpu2.icache.overall_misses::total        70052                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   2277646500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2277646500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   2277646500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2277646500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     11489825                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11489825                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     11489825                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11489825                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006097                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006097                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006097                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006097                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 32513.654143                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 32513.654143                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 32513.654143                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 32513.654143                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          169                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets          292                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          169                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          292                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        53602                       # number of writebacks
system.cpu2.icache.writebacks::total            53602                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst        16418                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        16418                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst        16418                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        16418                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        53634                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        53634                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        53634                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        53634                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1628431500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1628431500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1628431500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1628431500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.004668                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.004668                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.004668                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.004668                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 30361.925271                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 30361.925271                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 30361.925271                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 30361.925271                       # average overall mshr miss latency
system.cpu2.icache.replacements                 53602                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     11419773                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11419773                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        70052                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        70052                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   2277646500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2277646500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     11489825                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11489825                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006097                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006097                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 32513.654143                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 32513.654143                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst        16418                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        16418                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        53634                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        53634                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1628431500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1628431500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.004668                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.004668                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 30361.925271                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 30361.925271                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 846204498000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.141426                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           11315899                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            53602                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           211.109641                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        345126000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.141426                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.973170                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.973170                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         23033284                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        23033284                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 846204498000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13817167                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13817167                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13817167                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13817167                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2271638                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2271638                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2271638                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2271638                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 197597983569                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 197597983569                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 197597983569                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 197597983569                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16088805                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16088805                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16088805                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16088805                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.141194                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.141194                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.141194                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.141194                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 86984.802847                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 86984.802847                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 86984.802847                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 86984.802847                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1374500                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        76590                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            23945                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            654                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    57.402380                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   117.110092                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1014151                       # number of writebacks
system.cpu2.dcache.writebacks::total          1014151                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1664512                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1664512                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1664512                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1664512                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       607126                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       607126                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       607126                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       607126                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  57566539687                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  57566539687                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  57566539687                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  57566539687                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.037736                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.037736                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.037736                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.037736                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 94818.109728                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 94818.109728                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 94818.109728                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 94818.109728                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1014151                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     11160537                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11160537                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1276745                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1276745                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 101239307000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 101239307000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12437282                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12437282                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.102655                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.102655                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 79294.852927                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 79294.852927                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       979594                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       979594                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       297151                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       297151                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  22920658500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  22920658500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.023892                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.023892                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 77134.717702                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 77134.717702                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2656630                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2656630                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       994893                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       994893                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  96358676569                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  96358676569                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3651523                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3651523                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.272460                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.272460                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 96853.306405                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 96853.306405                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       684918                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       684918                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       309975                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       309975                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  34645881187                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  34645881187                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084889                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084889                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 111769.920758                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 111769.920758                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          329                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          329                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          178                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          178                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5207500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5207500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          507                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          507                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.351085                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.351085                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 29255.617978                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 29255.617978                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           85                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           85                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           93                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           93                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      2788500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2788500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.183432                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.183432                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 29983.870968                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29983.870968                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          195                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          195                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          179                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          179                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1226000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1226000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          374                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          374                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.478610                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.478610                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6849.162011                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6849.162011                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          171                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          171                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1072000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1072000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.457219                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.457219                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6269.005848                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6269.005848                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       181000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       181000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       164000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       164000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400857                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400857                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       418754                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       418754                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  47072178500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  47072178500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819611                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819611                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.510918                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.510918                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 112410.098769                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 112410.098769                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       418753                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       418753                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  46653424500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  46653424500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.510917                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.510917                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 111410.364821                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 111410.364821                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 846204498000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           27.720584                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15244372                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1025724                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.862060                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        345137500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    27.720584                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.866268                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.866268                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         34844345                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        34844345                       # Number of data accesses
system.cpu3.numPwrStateTransitions                269                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          135                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    5384917648.148149                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   31435359402.469723                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          131     97.04%     97.04% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.74%     97.78% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.74%     98.52% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.74%     99.26% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.74%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 258605666000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            135                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   119240615500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 726963882500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 846204498000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     11939326                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11939326                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     11939326                       # number of overall hits
system.cpu3.icache.overall_hits::total       11939326                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        44270                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         44270                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        44270                       # number of overall misses
system.cpu3.icache.overall_misses::total        44270                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1289552500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1289552500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1289552500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1289552500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     11983596                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11983596                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     11983596                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11983596                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.003694                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.003694                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.003694                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.003694                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 29129.263610                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 29129.263610                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 29129.263610                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 29129.263610                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          221                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs   110.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        36250                       # number of writebacks
system.cpu3.icache.writebacks::total            36250                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         7988                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         7988                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         7988                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         7988                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        36282                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        36282                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        36282                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        36282                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1017236500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1017236500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1017236500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1017236500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.003028                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.003028                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.003028                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.003028                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 28036.946695                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 28036.946695                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 28036.946695                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 28036.946695                       # average overall mshr miss latency
system.cpu3.icache.replacements                 36250                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     11939326                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11939326                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        44270                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        44270                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1289552500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1289552500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     11983596                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11983596                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.003694                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.003694                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 29129.263610                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 29129.263610                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         7988                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         7988                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        36282                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        36282                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1017236500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1017236500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.003028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.003028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 28036.946695                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 28036.946695                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 846204498000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.141393                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           11797478                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            36250                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           325.447669                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        351117000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.141393                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.973169                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.973169                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         24003474                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        24003474                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 846204498000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     14299219                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14299219                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     14299219                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14299219                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2321648                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2321648                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2321648                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2321648                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 199176711585                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 199176711585                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 199176711585                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 199176711585                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16620867                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16620867                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16620867                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16620867                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.139683                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.139683                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.139683                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.139683                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 85791.089599                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 85791.089599                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 85791.089599                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 85791.089599                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1398460                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        73544                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            25496                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            727                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    54.850173                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   101.160935                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1025561                       # number of writebacks
system.cpu3.dcache.writebacks::total          1025561                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1707450                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1707450                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1707450                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1707450                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       614198                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       614198                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       614198                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       614198                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  57808609169                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  57808609169                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  57808609169                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  57808609169                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.036953                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.036953                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.036953                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.036953                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 94120.477711                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 94120.477711                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 94120.477711                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 94120.477711                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1025561                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11568584                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11568584                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1314887                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1314887                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 102462093000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 102462093000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     12883471                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     12883471                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.102060                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.102060                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 77924.637630                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 77924.637630                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1014594                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1014594                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       300293                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       300293                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  22920730500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  22920730500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.023308                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.023308                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 76327.888096                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 76327.888096                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2730635                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2730635                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1006761                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1006761                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  96714618585                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  96714618585                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3737396                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3737396                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.269375                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.269375                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 96065.122293                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 96065.122293                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       692856                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       692856                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       313905                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       313905                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  34887878669                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  34887878669                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.083990                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.083990                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 111141.519469                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 111141.519469                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          368                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          368                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          187                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          187                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      3979000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      3979000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          555                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          555                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.336937                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.336937                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 21278.074866                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 21278.074866                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           74                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           74                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          113                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          113                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      2128500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2128500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.203604                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.203604                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 18836.283186                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18836.283186                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          222                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          222                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          161                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          161                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       990000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       990000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          383                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          383                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.420366                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.420366                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6149.068323                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6149.068323                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          156                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          156                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       859000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       859000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.407311                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.407311                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5506.410256                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5506.410256                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       255000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       255000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       230000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       230000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396460                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396460                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       423192                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       423192                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  47154519500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  47154519500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819652                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819652                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.516307                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.516307                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 111425.829174                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 111425.829174                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       423192                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       423192                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  46731327500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  46731327500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.516307                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.516307                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 110425.829174                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 110425.829174                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 846204498000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.331936                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15733684                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1037225                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            15.169017                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        351128500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.331936                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.854123                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.854123                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         35920169                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        35920169                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 32                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    852400437.500000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   2752914811.555937                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        27500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  11093088500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             16                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   832566091000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  13638407000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 846204498000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    148664222                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       148664222                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    148664222                       # number of overall hits
system.cpu0.icache.overall_hits::total      148664222                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     25492859                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      25492859                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     25492859                       # number of overall misses
system.cpu0.icache.overall_misses::total     25492859                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 341050960497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 341050960497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 341050960497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 341050960497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    174157081                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    174157081                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    174157081                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    174157081                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.146379                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.146379                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.146379                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.146379                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13378.293917                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13378.293917                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13378.293917                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13378.293917                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2787                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          179                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               59                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    47.237288                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          179                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     23853382                       # number of writebacks
system.cpu0.icache.writebacks::total         23853382                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1639443                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1639443                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1639443                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1639443                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     23853416                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     23853416                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     23853416                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     23853416                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 302167798498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 302167798498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 302167798498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 302167798498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.136965                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.136965                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.136965                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.136965                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12667.694996                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12667.694996                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12667.694996                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12667.694996                       # average overall mshr miss latency
system.cpu0.icache.replacements              23853382                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    148664222                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      148664222                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     25492859                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     25492859                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 341050960497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 341050960497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    174157081                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    174157081                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.146379                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.146379                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13378.293917                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13378.293917                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1639443                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1639443                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     23853416                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     23853416                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 302167798498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 302167798498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.136965                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.136965                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12667.694996                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12667.694996                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 846204498000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999943                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          172517421                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         23853382                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.232409                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999943                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        372167576                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       372167576                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 846204498000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    351854158                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       351854158                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    351854158                       # number of overall hits
system.cpu0.dcache.overall_hits::total      351854158                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     39452825                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      39452825                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     39452825                       # number of overall misses
system.cpu0.dcache.overall_misses::total     39452825                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 791584528323                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 791584528323                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 791584528323                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 791584528323                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    391306983                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    391306983                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    391306983                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    391306983                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.100823                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.100823                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.100823                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.100823                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 20064.077245                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 20064.077245                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 20064.077245                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 20064.077245                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      1991143                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        70061                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            50505                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            689                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    39.424671                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   101.685051                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     31312305                       # number of writebacks
system.cpu0.dcache.writebacks::total         31312305                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8547730                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8547730                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8547730                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8547730                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     30905095                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     30905095                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     30905095                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     30905095                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 476720690147                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 476720690147                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 476720690147                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 476720690147                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.078979                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.078979                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.078979                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.078979                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 15425.310621                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15425.310621                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 15425.310621                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15425.310621                       # average overall mshr miss latency
system.cpu0.dcache.replacements              31312305                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    250988495                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      250988495                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     30558697                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     30558697                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 521507305500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 521507305500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    281547192                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    281547192                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.108538                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.108538                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 17065.757270                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 17065.757270                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4541059                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4541059                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     26017638                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     26017638                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 353879480000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 353879480000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.092410                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.092410                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 13601.522167                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13601.522167                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    100865663                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     100865663                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8894128                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8894128                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 270077222823                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 270077222823                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109759791                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109759791                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.081033                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.081033                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 30365.789971                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 30365.789971                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4006671                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4006671                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4887457                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4887457                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 122841210147                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 122841210147                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.044529                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.044529                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25133.972564                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25133.972564                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1804                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1804                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1269                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1269                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     54849000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     54849000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3073                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3073                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.412952                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.412952                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 43222.222222                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 43222.222222                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1231                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1231                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           38                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           38                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1367000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1367000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012366                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012366                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 35973.684211                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35973.684211                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2801                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2801                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          175                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          175                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1048500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1048500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2976                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2976                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.058804                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.058804                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5991.428571                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5991.428571                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          172                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          172                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       876500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       876500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.057796                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.057796                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5095.930233                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5095.930233                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       403051                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         403051                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       416851                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       416851                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  47318301000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  47318301000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819902                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819902                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.508416                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.508416                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 113513.703937                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 113513.703937                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       416851                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       416851                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  46901450000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  46901450000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.508416                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.508416                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 112513.703937                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 112513.703937                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 846204498000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.970341                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          383583444                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         31321722                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.246563                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.970341                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999073                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999073                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        815587620                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       815587620                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 846204498000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            23807503                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            30140634                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               45077                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              203903                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               43905                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              201166                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               30719                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              206452                       # number of demand (read+write) hits
system.l2.demand_hits::total                 54679359                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           23807503                       # number of overall hits
system.l2.overall_hits::.cpu0.data           30140634                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              45077                       # number of overall hits
system.l2.overall_hits::.cpu1.data             203903                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              43905                       # number of overall hits
system.l2.overall_hits::.cpu2.data             201166                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              30719                       # number of overall hits
system.l2.overall_hits::.cpu3.data             206452                       # number of overall hits
system.l2.overall_hits::total                54679359                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             45912                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1170306                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              8379                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            814982                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              9729                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            811977                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              5563                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            817899                       # number of demand (read+write) misses
system.l2.demand_misses::total                3684747                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            45912                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1170306                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             8379                       # number of overall misses
system.l2.overall_misses::.cpu1.data           814982                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             9729                       # number of overall misses
system.l2.overall_misses::.cpu2.data           811977                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             5563                       # number of overall misses
system.l2.overall_misses::.cpu3.data           817899                       # number of overall misses
system.l2.overall_misses::total               3684747                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4148533909                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 127051277203                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    889765393                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 100149857454                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1024028373                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  99707077514                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    596737883                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  99986058550                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     433553336279                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4148533909                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 127051277203                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    889765393                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 100149857454                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1024028373                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  99707077514                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    596737883                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  99986058550                       # number of overall miss cycles
system.l2.overall_miss_latency::total    433553336279                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        23853415                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        31310940                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           53456                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1018885                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           53634                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1013143                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           36282                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1024351                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             58364106                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       23853415                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       31310940                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          53456                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1018885                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          53634                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1013143                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          36282                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1024351                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            58364106                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001925                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.037377                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.156746                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.799876                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.181396                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.801444                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.153327                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.798456                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.063134                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001925                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.037377                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.156746                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.799876                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.181396                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.801444                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.153327                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.798456                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.063134                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90358.379269                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 108562.441962                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 106189.926364                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 122885.974726                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 105255.254702                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 122795.445578                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 107269.078375                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 122247.439537                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 117661.629490                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90358.379269                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 108562.441962                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 106189.926364                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 122885.974726                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 105255.254702                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 122795.445578                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 107269.078375                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 122247.439537                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 117661.629490                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1833147                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     57872                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      31.675888                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4321362                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3061279                       # number of writebacks
system.l2.writebacks::total                   3061279                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            883                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          49223                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           1323                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          32098                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           1315                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          31932                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           1000                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          33180                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              150954                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           883                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         49223                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          1323                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         32098                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          1315                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         31932                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          1000                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         33180                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             150954                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        45029                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1121083                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7056                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       782884                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         8414                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       780045                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         4563                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       784719                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3533793                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        45029                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1121083                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7056                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       782884                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         8414                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       780045                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         4563                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       784719                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5109708                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8643501                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3614545946                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 111796691774                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    697811428                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  89334740588                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    823727417                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  88921150651                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    459816429                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  89092589675                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 384741073908                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3614545946                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 111796691774                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    697811428                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  89334740588                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    823727417                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  88921150651                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    459816429                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  89092589675                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 517338881491                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 902079955399                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001888                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.035805                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.131996                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.768373                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.156878                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.769926                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.125765                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.766065                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.060547                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001888                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.035805                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.131996                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.768373                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.156878                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.769926                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.125765                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.766065                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.148096                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80271.512714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 99722.047140                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 98896.177438                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 114109.805013                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 97899.621702                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 113994.898565                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 100770.639711                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 113534.385780                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108874.819184                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80271.512714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 99722.047140                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 98896.177438                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 114109.805013                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 97899.621702                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 113994.898565                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 100770.639711                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 113534.385780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 101246.271116                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104365.112632                       # average overall mshr miss latency
system.l2.replacements                       13659962                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8421421                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8421421                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8421421                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8421421                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     49641671                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         49641671                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     49641671                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     49641671                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5109708                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5109708                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 517338881491                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 517338881491                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 101246.271116                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 101246.271116                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              30                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              62                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              30                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  125                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            43                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 97                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       359500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        60000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       480500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           46                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           56                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           77                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           43                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              222                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.934783                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.464286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.194805                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.302326                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.436937                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8360.465116                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2307.692308                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  2033.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  2346.153846                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4953.608247                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           43                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            97                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       872000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       525500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       304500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       262000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1964000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.934783                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.464286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.194805                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.302326                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.436937                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20279.069767                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20211.538462                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20300                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20153.846154                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20247.422680                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data            14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            36                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 61                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               45                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           44                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            106                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.481481                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.181818                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.521739                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.424528                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           45                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       243000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       262500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       164500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       244000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       914000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.481481                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.181818                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.521739                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.424528                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20192.307692                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20562.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20333.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20311.111111                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4520646                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            65634                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            65635                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            69779                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4721694                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         777588                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         651829                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         650754                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         654781                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2734952                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  87634373516                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  79212763021                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  79058549443                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  79342241502                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  325247927482                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5298234                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       717463                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       716389                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       724560                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7456646                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.146764                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.908519                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.908381                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.903695                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.366780                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 112700.264814                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 121523.839874                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 121487.611975                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 121173.707701                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 118922.718747                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        22832                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        13264                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        13129                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        13531                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            62756                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       754756                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       638565                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       637625                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       641250                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2672196                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  78017861214                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  71505977215                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  71333215658                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  71568730203                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 292425784290                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.142454                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.890032                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.890054                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.885020                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.358364                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 103368.321966                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 111979.167688                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 111873.304306                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 111608.156262                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 109432.760280                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      23807503                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         45077                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         43905                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         30719                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           23927204                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        45912                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         8379                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         9729                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         5563                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            69583                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4148533909                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    889765393                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1024028373                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    596737883                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6659065558                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     23853415                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        53456                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        53634                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        36282                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       23996787                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001925                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.156746                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.181396                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.153327                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002900                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90358.379269                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 106189.926364                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 105255.254702                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 107269.078375                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95699.604185                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          883                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         1323                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         1315                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         1000                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          4521                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        45029                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7056                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         8414                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         4563                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        65062                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3614545946                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    697811428                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    823727417                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    459816429                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5595901220                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001888                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.131996                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.156878                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.125765                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002711                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80271.512714                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 98896.177438                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 97899.621702                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 100770.639711                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86008.748886                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25619988                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       138269                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       135531                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       136673                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26030461                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       392718                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       163153                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       161223                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       163118                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          880212                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  39416903687                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  20937094433                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  20648528071                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  20643817048                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 101646343239                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     26012706                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       301422                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       296754                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       299791                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26910673                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.015097                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.541278                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.543288                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.544106                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.032709                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 100369.485705                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 128327.977009                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 128074.332266                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 126557.565983                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 115479.388192                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        26391                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        18834                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        18803                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        19649                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        83677                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       366327                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       144319                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       142420                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       143469                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       796535                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  33778830560                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  17828763373                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  17587934993                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  17523859472                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  86719388398                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.014083                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.478794                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.479926                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.478563                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.029599                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92209.502876                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 123537.187571                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 123493.434862                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 122143.874091                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 108870.782072                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          377                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          375                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          447                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data          396                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1595                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          695                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          672                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          703                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          719                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2789                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     22596883                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     15854886                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data     14037401                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data     18522386                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     71011556                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1072                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         1047                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data         1150                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data         1115                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          4384                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.648321                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.641834                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.611304                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.644843                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.636177                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 32513.500719                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 23593.580357                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 19967.853485                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 25761.315716                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 25461.296522                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          206                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          181                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data          160                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data          194                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          741                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          489                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          491                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          543                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          525                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2048                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     10051413                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     10177395                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data     11248378                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data     10778650                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     42255836                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.456157                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.468959                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.472174                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.470852                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.467153                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20555.036810                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20727.892057                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20715.244936                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20530.761905                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20632.732422                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 846204498000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 846204498000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999886                       # Cycle average of tags in use
system.l2.tags.total_refs                   121296084                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  13662296                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.878162                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.492999                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.737914                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.560013                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.035963                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.614944                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.040590                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.611169                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.026273                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.714570                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.165450                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.445203                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.042780                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.165000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000562                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.009609                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000634                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.009550                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000411                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.011165                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.315085                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.375000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 945117680                       # Number of tag accesses
system.l2.tags.data_accesses                945117680                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 846204498000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2881792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      71798464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        451584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      50124416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        538496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      49943808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        292032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      50245120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    321051456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          547327168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2881792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       451584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       538496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       292032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4163904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    195921856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       195921856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          45028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1121851                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7056                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         783194                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           8414                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         780372                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           4563                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         785080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5016429                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8551987                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3061279                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3061279                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3405550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         84847651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           533658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         59234400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           636366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         59020967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           345108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         59377042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    379401737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             646802480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3405550                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       533658                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       636366                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       345108                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4920683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      231530152                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            231530152                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      231530152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3405550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        84847651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          533658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        59234400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          636366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        59020967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          345108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        59377042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    379401737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            878332632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2995915.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     45028.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1049170.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7056.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    778409.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      8414.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    775490.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      4563.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    778760.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5004729.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002431323250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       185183                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       185183                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            13794260                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2826107                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8551988                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3061279                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8551988                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3061279                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 100369                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 65364                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            458188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            459820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            511117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            653476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            641769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            525107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            587579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            577744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            591057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            504597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           503535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           540069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           529571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           463387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           444112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           460491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            166379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            167326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            177452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            190157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            187586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            188392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            218904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            227036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            192560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            190312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           185538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           210834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           194097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           172514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           158631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           168167                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 437518062067                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                42258095000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            595985918317                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     51767.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                70517.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         7                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5864169                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1608248                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8551988                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3061279                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  805281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  885908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1036188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1035052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  879944                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  694715                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  507030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  380657                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  286690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  279815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 335400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 522004                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 338398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 150038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 110943                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  82669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  61738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  39016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  13437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   6696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  52013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  96965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 140559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 170722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 187766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 197786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 203920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 208264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 212013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 207325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 204971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 200478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 194695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 193031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 190757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  32481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  17428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   9982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  11023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  13154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  14810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  15910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  16456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  16688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  16844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  16993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  16889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  16941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  18490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     19                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3975074                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    184.307858                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   130.838847                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   201.820063                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1473352     37.06%     37.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1712135     43.07%     80.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       267026      6.72%     86.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       223503      5.62%     92.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       109854      2.76%     95.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        34379      0.86%     96.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        23013      0.58%     96.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        17910      0.45%     97.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       113902      2.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3975074                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       185183                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.638282                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    241.260586                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       185182    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        185183                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       185183                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.177970                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.163606                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.729875                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           172511     93.16%     93.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              553      0.30%     93.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7681      4.15%     97.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2486      1.34%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1035      0.56%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              477      0.26%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              234      0.13%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              109      0.06%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               52      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               17      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               13      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        185183                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              540903616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6423616                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               191736640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               547327232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            195921856                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       639.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       226.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    646.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    231.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  846204486000                       # Total gap between requests
system.mem_ctrls.avgGap                      72865.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2881792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     67146880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       451584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     49818176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       538496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     49631360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       292032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     49840640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    320302656                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    191736640                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3405550.321241615806                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 79350653.605247095227                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 533658.236356952111                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 58872501.998919889331                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 636366.269941524253                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 58651732.668998412788                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 345108.068664508581                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 58899048.773432545364                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 378516844.045421302319                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 226584283.649128049612                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        45028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1121851                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7056                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       783194                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         8414                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       780372                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         4563                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       785080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5016430                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3061279                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1745122921                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  65653417931                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    398365828                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  56530854555                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    466978842                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  56325206173                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    266184612                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  56239401368                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 358360386087                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 20364230524366                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38756.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     58522.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     56457.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     72179.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     55500.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     72177.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     58335.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     71635.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     71437.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6652196.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14156313780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7524236445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         28822887660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7687248660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     66798460560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     124624366230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     219995692800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       469609206135                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        554.959478                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 570644439332                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  28256540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 247303518668                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14225807400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7561169385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         31521672000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7951271040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     66798460560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     227239072230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     133583308800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       488880761415                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        577.733589                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 345014248335                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  28256540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 472933709665                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                269                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          135                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5389860877.777778                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   31427971324.550327                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          131     97.04%     97.04% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.74%     97.78% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.74%     98.52% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.74%     99.26% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.74%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        29000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 258605595000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            135                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   118573279500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 727631218500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 846204498000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     10469240                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10469240                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     10469240                       # number of overall hits
system.cpu1.icache.overall_hits::total       10469240                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        67410                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         67410                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        67410                       # number of overall misses
system.cpu1.icache.overall_misses::total        67410                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2005207500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2005207500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2005207500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2005207500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     10536650                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10536650                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     10536650                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10536650                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006398                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006398                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006398                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006398                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 29746.439697                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 29746.439697                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 29746.439697                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 29746.439697                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           88                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           22                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        53424                       # number of writebacks
system.cpu1.icache.writebacks::total            53424                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        13954                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        13954                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        13954                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        13954                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        53456                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        53456                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        53456                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        53456                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1509817500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1509817500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1509817500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1509817500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005073                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005073                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005073                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005073                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 28244.116657                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 28244.116657                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 28244.116657                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 28244.116657                       # average overall mshr miss latency
system.cpu1.icache.replacements                 53424                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     10469240                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10469240                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        67410                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        67410                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2005207500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2005207500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     10536650                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10536650                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006398                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006398                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 29746.439697                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 29746.439697                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        13954                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        13954                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        53456                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        53456                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1509817500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1509817500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005073                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005073                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 28244.116657                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 28244.116657                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 846204498000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.141752                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           10361483                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            53424                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           193.948094                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        339269000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.141752                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.973180                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.973180                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         21126756                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        21126756                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 846204498000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13876754                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13876754                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13876754                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13876754                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2280768                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2280768                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2280768                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2280768                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 198821249556                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 198821249556                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 198821249556                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 198821249556                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16157522                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16157522                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16157522                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16157522                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.141158                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.141158                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.141158                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.141158                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 87172.938921                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 87172.938921                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 87172.938921                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 87172.938921                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1365792                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        68281                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            24489                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            584                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    55.771653                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   116.919521                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1019533                       # number of writebacks
system.cpu1.dcache.writebacks::total          1019533                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1668107                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1668107                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1668107                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1668107                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       612661                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       612661                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       612661                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       612661                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  57969257306                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  57969257306                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  57969257306                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  57969257306                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.037918                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.037918                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.037918                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.037918                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 94618.814166                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94618.814166                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 94618.814166                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94618.814166                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1019533                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11210310                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11210310                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1282401                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1282401                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 102320044500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 102320044500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12492711                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12492711                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.102652                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.102652                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 79787.870175                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 79787.870175                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       980510                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       980510                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       301891                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       301891                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  23275552000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  23275552000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.024165                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.024165                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 77099.191430                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 77099.191430                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2666444                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2666444                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       998367                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       998367                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  96501205056                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  96501205056                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3664811                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3664811                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.272420                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.272420                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 96659.049283                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 96659.049283                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       687597                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       687597                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       310770                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       310770                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  34693705306                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  34693705306                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.084798                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.084798                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 111637.884307                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 111637.884307                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          356                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          356                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          181                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          181                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      3263500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3263500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          537                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          537                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.337058                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.337058                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 18030.386740                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 18030.386740                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           74                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           74                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          107                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          107                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1814500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1814500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.199255                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.199255                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 16957.943925                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16957.943925                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          210                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          210                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          164                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          164                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1041000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1041000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          374                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          374                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.438503                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.438503                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6347.560976                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6347.560976                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          157                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          157                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       912000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       912000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.419786                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.419786                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5808.917197                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5808.917197                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       301500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       301500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       273500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       273500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       401780                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         401780                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       417884                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       417884                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  47166688000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  47166688000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819664                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819664                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.509824                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.509824                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 112870.289363                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 112870.289363                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       417884                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       417884                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  46748804000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  46748804000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.509824                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.509824                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 111870.289363                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 111870.289363                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 846204498000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.640668                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15309734                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1030393                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.858150                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        339280500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.640668                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.926271                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.926271                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         34986615                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        34986615                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 846204498000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          50909727                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11482700                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     49946778                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10598683                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8087442                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              10                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1031                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           586                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1617                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           70                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           70                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7497783                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7497783                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      23996787                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26912942                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         4384                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         4384                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     71560211                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     93946531                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       160336                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3070366                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       160870                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3054720                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       108814                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3088761                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             175150609                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3053234944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4007887680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6840320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    130458752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      6863104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    129746816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      4642048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    131194432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7470868096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        21792179                       # Total snoops (count)
system.tol2bus.snoopTraffic                 198704960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         80179400                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.081368                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.320341                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               74365433     92.75%     92.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5435043      6.78%     99.53% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 124031      0.15%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 178684      0.22%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  76204      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      5      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           80179400                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       116792801110                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1539838000                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          81217734                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1556993268                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          54988628                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       46983725996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       35785267024                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1546971947                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          80951714                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            15004                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2505504952500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  56299                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741128                       # Number of bytes of host memory used
host_op_rate                                    56374                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 46908.95                       # Real time elapsed on the host
host_tick_rate                               35372792                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2640947501                       # Number of instructions simulated
sim_ops                                    2644431474                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.659300                       # Number of seconds simulated
sim_ticks                                1659300454500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.723198                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               73950333                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            74155597                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3303092                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         77373065                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             92589                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         104687                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           12098                       # Number of indirect misses.
system.cpu0.branchPred.lookups               78331096                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7915                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         49464                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3288965                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  55556954                       # Number of branches committed
system.cpu0.commit.bw_lim_events              6344867                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         155793                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       57295716                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           406621014                       # Number of instructions committed
system.cpu0.commit.committedOps             406670454                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3287858541                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.123689                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.813543                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3174146824     96.54%     96.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     50479501      1.54%     98.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6793719      0.21%     98.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2979608      0.09%     98.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1966337      0.06%     98.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2525400      0.08%     98.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     35942588      1.09%     99.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      6679697      0.20%     99.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      6344867      0.19%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3287858541                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 128390039                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              210398                       # Number of function calls committed.
system.cpu0.commit.int_insts                340909635                       # Number of committed integer instructions.
system.cpu0.commit.loads                    112108654                       # Number of loads committed
system.cpu0.commit.membars                      96487                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        97210      0.02%      0.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       217213091     53.41%     53.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          10367      0.00%     53.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1324      0.00%     53.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd      54364455     13.37%     66.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           706      0.00%     66.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       8466057      2.08%     68.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      2502340      0.62%     69.50% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.50% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       2828945      0.70%     70.20% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc      2817912      0.69%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       60598293     14.90%     85.79% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        360130      0.09%     85.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     51559825     12.68%     98.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite      5849799      1.44%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        406670454                       # Class of committed instruction
system.cpu0.commit.refs                     118368047                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  406621014                       # Number of Instructions Simulated
system.cpu0.committedOps                    406670454                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.132926                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.132926                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           3158837800                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                14247                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            62615251                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             493443737                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                26508511                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 70433165                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3405067                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                24646                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             37911953                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   78331096                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  9798736                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   3280806740                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                83672                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          168                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     573168131                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  30                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           95                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                6838416                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.023686                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          12870255                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          74042922                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.173319                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3297096496                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.173862                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.592486                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2912613549     88.34%     88.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               297034577      9.01%     97.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                12740251      0.39%     97.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                64307322      1.95%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 2589114      0.08%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   78752      0.00%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 7089627      0.22%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  631759      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   11545      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3297096496                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                134708982                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               124039752                       # number of floating regfile writes
system.cpu0.idleCycles                        9921956                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3382353                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                59743866                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.274203                       # Inst execution rate
system.cpu0.iew.exec_refs                   605469026                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   6356736                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             1597778075                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            128181178                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             67680                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1501564                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             6858427                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          462972670                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            599112290                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2819456                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            906795786                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               8458760                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            955388809                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3405067                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            974870737                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     46595848                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           95358                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          221                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation       122887                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     16072524                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       599034                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents        122887                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       661687                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2720666                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                368683784                       # num instructions consuming a value
system.cpu0.iew.wb_count                    421591718                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.824421                       # average fanout of values written-back
system.cpu0.iew.wb_producers                303950606                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.127484                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     422073747                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               948719805                       # number of integer regfile reads
system.cpu0.int_regfile_writes              232043536                       # number of integer regfile writes
system.cpu0.ipc                              0.122957                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.122957                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           100424      0.01%      0.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            230363927     25.33%     25.34% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               10411      0.00%     25.34% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1481      0.00%     25.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd           54730345      6.02%     31.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                711      0.00%     31.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            9398725      1.03%     32.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           2506837      0.28%     32.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     32.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            2828945      0.31%     32.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc           2885542      0.32%     33.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     33.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     33.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     33.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     33.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     33.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     33.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     33.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     33.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     33.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     33.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     33.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     33.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     33.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     33.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     33.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     33.29% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           366700614     40.31%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             369147      0.04%     73.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      233775428     25.70%     99.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite       5942704      0.65%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             909615241                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              358309443                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads          670674844                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    129974999                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         163292219                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  141859932                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.155956                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                3725864      2.63%      2.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      2.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%      2.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 1404      0.00%      2.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      2.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                17271      0.01%      2.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                  28      0.00%      2.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      2.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             14408805     10.16%     12.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                4968      0.00%     12.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     12.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     12.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     12.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     12.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     12.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     12.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     12.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     12.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     12.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     12.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     12.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     12.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     12.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     12.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     12.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     12.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     12.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     12.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     12.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     12.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     12.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     12.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     12.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     12.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     12.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     12.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     12.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     12.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     12.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     12.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     12.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     12.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     12.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              91883054     64.77%     77.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                10807      0.01%     77.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         31807216     22.42%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite             514      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             693065306                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4590081302                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    291616719                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        356105550                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 462793695                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                909615241                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             178975                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       56302219                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          2569235                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         23182                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     56896862                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3297096496                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.275884                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.014912                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2993768721     90.80%     90.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           92114495      2.79%     93.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           44730884      1.36%     94.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           28047703      0.85%     95.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           77991933      2.37%     98.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           44580840      1.35%     99.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            7079975      0.21%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            3711473      0.11%     99.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            5070472      0.15%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3297096496                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.275056                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          3032707                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1947217                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           128181178                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            6858427                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              135160683                       # number of misc regfile reads
system.cpu0.misc_regfile_writes              70980415                       # number of misc regfile writes
system.cpu0.numCycles                      3307018452                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11582581                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             2678930496                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            344941387                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             136635822                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                41422750                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             416731736                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              3085415                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            674967239                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             475531752                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          404452137                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 83948828                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2637644                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3405067                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            488988622                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                59510755                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        156164457                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       518802782                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        400733                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             11620                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                254459169                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         11411                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3745445368                       # The number of ROB reads
system.cpu0.rob.rob_writes                  937178361                       # The number of ROB writes
system.cpu0.timesIdled                         117974                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 3159                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.800319                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               73853217                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            74000983                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          3283351                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         77187299                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             69435                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          71869                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2434                       # Number of indirect misses.
system.cpu1.branchPred.lookups               78087883                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1742                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         48601                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3274817                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  55323506                       # Number of branches committed
system.cpu1.commit.bw_lim_events              6335429                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         153921                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       57385044                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           405329282                       # Number of instructions committed
system.cpu1.commit.committedOps             405380248                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   3284575546                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.123419                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.813086                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   3171460127     96.56%     96.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     50122646      1.53%     98.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6712669      0.20%     98.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2921907      0.09%     98.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1948732      0.06%     98.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2519884      0.08%     98.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     35890301      1.09%     99.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      6663851      0.20%     99.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      6335429      0.19%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   3284575546                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 128419711                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              159885                       # Number of function calls committed.
system.cpu1.commit.int_insts                339582404                       # Number of committed integer instructions.
system.cpu1.commit.loads                    111816866                       # Number of loads committed
system.cpu1.commit.membars                      98438                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        98438      0.02%      0.02% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       216384720     53.38%     53.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            410      0.00%     53.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             480      0.00%     53.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd      54362600     13.41%     66.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt       8496380      2.10%     68.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult      2507798      0.62%     69.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       2828896      0.70%     70.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc      2833403      0.70%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       60339868     14.88%     85.81% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        136621      0.03%     85.84% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     51525599     12.71%     98.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite      5865035      1.45%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        405380248                       # Class of committed instruction
system.cpu1.commit.refs                     117867123                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  405329282                       # Number of Instructions Simulated
system.cpu1.committedOps                    405380248                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.131945                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.131945                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           3158633727                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 8556                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            62503252                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             492212494                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                24507440                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 69352540                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3389604                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                20756                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             37927289                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   78087883                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9701805                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   3279702659                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                72640                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     571913832                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                6796276                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.023691                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10709803                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          73922652                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.173511                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        3293810600                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.173657                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.592259                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              2910218835     88.35%     88.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               296361314      9.00%     97.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                12627751      0.38%     97.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                64232526      1.95%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2556990      0.08%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   65653      0.00%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 7113008      0.22%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  633004      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1519      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          3293810600                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                134821419                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               124094123                       # number of floating regfile writes
system.cpu1.idleCycles                        2304871                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3370567                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                59518525                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.274564                       # Inst execution rate
system.cpu1.iew.exec_refs                   604410306                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6149838                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             1598733247                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            127915127                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             64406                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1509370                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6649946                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          461773134                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            598260468                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2813302                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            904995559                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               8486959                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            954389927                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3389604                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            973912284                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     46544076                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           88140                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation       122590                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     16098261                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       599689                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents        122590                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       654026                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2716541                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                368335731                       # num instructions consuming a value
system.cpu1.iew.wb_count                    420358016                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.824195                       # average fanout of values written-back
system.cpu1.iew.wb_producers                303580620                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.127531                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     420845736                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               946417799                       # number of integer regfile reads
system.cpu1.int_regfile_writes              231163469                       # number of integer regfile writes
system.cpu1.ipc                              0.122972                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.122972                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           100520      0.01%      0.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            229549875     25.29%     25.30% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 418      0.00%     25.30% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  480      0.00%     25.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd           54741797      6.03%     31.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     31.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt            9444060      1.04%     32.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult           2512282      0.28%     32.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     32.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            2828896      0.31%     32.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc           2905819      0.32%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           366056176     40.32%     73.60% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             140513      0.02%     73.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      233564757     25.73%     99.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite       5963268      0.66%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             907808861                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              358142533                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads          670399809                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    130048296                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         163468713                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  141674387                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.156062                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                3728118      2.63%      2.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      2.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      2.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 1680      0.00%      2.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      2.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                13048      0.01%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                  16      0.00%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             14396609     10.16%     12.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                5912      0.00%     12.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     12.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     12.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     12.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     12.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     12.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     12.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     12.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     12.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     12.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     12.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     12.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     12.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     12.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     12.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     12.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     12.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     12.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     12.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     12.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     12.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     12.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     12.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     12.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     12.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     12.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     12.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     12.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     12.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     12.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     12.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     12.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     12.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     12.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              91764552     64.77%     77.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   63      0.00%     77.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         31763834     22.42%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite             555      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             691240195                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        4583274041                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    290309720                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        354819891                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 461595761                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                907808861                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             177373                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       56392886                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          2571141                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         23452                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     56948098                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   3293810600                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.275611                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.014744                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         2991451155     90.82%     90.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           91519192      2.78%     93.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           44575363      1.35%     94.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           27978127      0.85%     95.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           77898930      2.37%     98.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           44548435      1.35%     99.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            7071435      0.21%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            3705647      0.11%     99.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            5062316      0.15%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     3293810600                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.275418                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3050893                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1957105                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           127915127                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6649946                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              135256537                       # number of misc regfile reads
system.cpu1.misc_regfile_writes              71029077                       # number of misc regfile writes
system.cpu1.numCycles                      3296115471                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    22379295                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             2679106999                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            344063915                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             136564180                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                39401954                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             416654373                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              3133479                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            673413610                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             474326100                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          403660495                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 82906262                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2340426                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3389604                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            488689188                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                59596580                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        156339481                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       517074129                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        316593                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              8802                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                254586839                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          8778                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  3740992474                       # The number of ROB reads
system.cpu1.rob.rob_writes                  934773558                       # The number of ROB writes
system.cpu1.timesIdled                          23798                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.785039                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               73837713                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            73996777                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          3281727                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         77186254                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             69880                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          74381                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4501                       # Number of indirect misses.
system.cpu2.branchPred.lookups               78073418                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2125                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                         48462                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          3273496                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  55312144                       # Number of branches committed
system.cpu2.commit.bw_lim_events              6336547                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         154116                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       57296139                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           405264767                       # Number of instructions committed
system.cpu2.commit.committedOps             405315467                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples   3287052657                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.123307                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.812809                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0   3173998677     96.56%     96.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     50086913      1.52%     98.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      6692499      0.20%     98.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      2910123      0.09%     98.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1945560      0.06%     98.44% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      2520002      0.08%     98.51% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6     35897791      1.09%     99.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      6664545      0.20%     99.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      6336547      0.19%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total   3287052657                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                 128379210                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              160457                       # Number of function calls committed.
system.cpu2.commit.int_insts                339550016                       # Number of committed integer instructions.
system.cpu2.commit.loads                    111805286                       # Number of loads committed
system.cpu2.commit.membars                      97706                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        97706      0.02%      0.02% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       216371043     53.38%     53.41% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            326      0.00%     53.41% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             480      0.00%     53.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd      54348407     13.41%     66.82% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.82% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt       8484894      2.09%     68.91% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult      2507172      0.62%     69.53% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     69.53% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv       2828896      0.70%     70.23% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc      2827657      0.70%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       60330853     14.88%     85.81% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        135849      0.03%     85.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead     51522895     12.71%     98.55% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite      5859289      1.45%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        405315467                       # Class of committed instruction
system.cpu2.commit.refs                     117848886                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  405264767                       # Number of Instructions Simulated
system.cpu2.committedOps                    405315467                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              8.137815                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        8.137815                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles           3160997119                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 8351                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            62477365                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             492056309                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                24403778                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 69595231                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               3387782                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                21382                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles             37889297                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   78073418                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  9620691                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                   3282255476                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                69927                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     571843953                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                6792026                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.023673                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          10621718                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          73907593                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.173393                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples        3296273207                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.173506                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.591806                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0              2912605266     88.36%     88.36% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               296470653      8.99%     97.35% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                12609144      0.38%     97.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                64249544      1.95%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 2555880      0.08%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   66088      0.00%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 7088319      0.22%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  626062      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    2251      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total          3296273207                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                134723459                       # number of floating regfile reads
system.cpu2.fp_regfile_writes               124022715                       # number of floating regfile writes
system.cpu2.idleCycles                        1696323                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             3367759                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                59488213                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.274314                       # Inst execution rate
system.cpu2.iew.exec_refs                   604222159                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6137945                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles             1600185099                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts            127893943                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             65356                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1499923                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6632609                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          461622563                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts            598084214                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          2812929                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            904679922                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               8475102                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents            954492475                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               3387782                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles            973987288                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked     46515660                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           88020                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           58                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation       121198                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     16088657                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       589009                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents        121198                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       651795                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       2715964                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                368169431                       # num instructions consuming a value
system.cpu2.iew.wb_count                    420187869                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.824218                       # average fanout of values written-back
system.cpu2.iew.wb_producers                303451904                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.127408                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     420673500                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               946151809                       # number of integer regfile reads
system.cpu2.int_regfile_writes              231105941                       # number of integer regfile writes
system.cpu2.ipc                              0.122883                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.122883                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           100435      0.01%      0.01% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            229482928     25.29%     25.30% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 338      0.00%     25.30% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  480      0.00%     25.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd           54713731      6.03%     31.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     31.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt            9419152      1.04%     32.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult           2511572      0.28%     32.64% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     32.64% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv            2828896      0.31%     32.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc           2895783      0.32%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     33.27% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           365962942     40.33%     73.60% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             139687      0.02%     73.62% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead      233484924     25.73%     99.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite       5951983      0.66%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             907492851                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses              358073131                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads          670176667                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses    129965984                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes         163301740                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                  141737422                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.156186                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                3730573      2.63%      2.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      2.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      2.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                 1580      0.00%      2.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      2.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                15397      0.01%      2.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                  25      0.00%      2.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      2.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv             14487364     10.22%     12.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                5658      0.00%     12.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     12.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     12.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     12.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     12.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     12.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     12.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     12.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     12.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     12.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     12.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     12.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     12.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     12.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     12.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     12.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     12.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     12.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     12.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     12.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     12.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     12.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     12.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     12.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     12.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     12.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     12.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     12.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     12.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     12.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     12.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     12.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     12.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     12.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead              91739681     64.73%     77.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   78      0.00%     77.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead         31756562     22.41%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite             504      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             691056707                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        4585390897                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    290221885                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        354749109                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 461445403                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                907492851                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             177160                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       56307096                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued          2571233                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         23044                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     56968886                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples   3296273207                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.275309                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.014187                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0         2993965764     90.83%     90.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           91577073      2.78%     93.61% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           44504573      1.35%     94.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           28002355      0.85%     95.81% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           77859772      2.36%     98.17% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5           44545263      1.35%     99.52% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            7059385      0.21%     99.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7            3694322      0.11%     99.85% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8            5064700      0.15%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total     3296273207                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.275167                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3039257                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1949905                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads           127893943                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6632609                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads              135165761                       # number of misc regfile reads
system.cpu2.misc_regfile_writes              70997026                       # number of misc regfile writes
system.cpu2.numCycles                      3297969530                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    20524834                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles             2680567527                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            344018516                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents             136326225                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                39302151                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents             418245495                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents              3139898                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            673184390                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             474165261                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          403546549                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 83096494                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1717182                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               3387782                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles            489542168                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                59528033                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups        156181396                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       517002994                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        377085                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             10138                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                254354983                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         10105                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  3743306786                       # The number of ROB reads
system.cpu2.rob.rob_writes                  934451709                       # The number of ROB writes
system.cpu2.timesIdled                          21510                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.797440                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               73862159                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            74012078                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          3285350                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         77194273                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             70090                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          73449                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            3359                       # Number of indirect misses.
system.cpu3.branchPred.lookups               78099352                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         2321                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                         48901                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          3276920                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  55309004                       # Number of branches committed
system.cpu3.commit.bw_lim_events              6349211                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         154830                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       57451858                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           405217422                       # Number of instructions committed
system.cpu3.commit.committedOps             405268665                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples   3285489043                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.123351                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.812972                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0   3172442998     96.56%     96.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     50082596      1.52%     98.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      6703558      0.20%     98.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      2910571      0.09%     98.38% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      1945607      0.06%     98.44% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      2520118      0.08%     98.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6     35870154      1.09%     99.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      6664230      0.20%     99.81% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      6349211      0.19%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total   3285489043                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                 128397382                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              160548                       # Number of function calls committed.
system.cpu3.commit.int_insts                339475698                       # Number of committed integer instructions.
system.cpu3.commit.loads                    111779915                       # Number of loads committed
system.cpu3.commit.membars                      98721                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        98721      0.02%      0.02% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       216309492     53.37%     53.40% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            432      0.00%     53.40% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             480      0.00%     53.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd      54347711     13.41%     66.81% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.81% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt       8502718      2.10%     68.91% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult      2509602      0.62%     69.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     69.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv       2828672      0.70%     70.22% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc      2836679      0.70%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       60324887     14.89%     85.81% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        137271      0.03%     85.84% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead     51503929     12.71%     98.55% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite      5868071      1.45%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        405268665                       # Class of committed instruction
system.cpu3.commit.refs                     117834158                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  405217422                       # Number of Instructions Simulated
system.cpu3.committedOps                    405268665                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              8.135398                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        8.135398                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles           3159488750                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 8466                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            62501077                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             492207852                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                24494668                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 69458686                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               3391709                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                21573                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles             37898763                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   78099352                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  9707809                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                   3280628336                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                73053                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     571953950                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                6800278                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.023691                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          10704101                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          73932249                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.173498                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples        3294732576                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.173621                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.592198                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0              2911114498     88.36%     88.36% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               296378228      9.00%     97.35% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                12628863      0.38%     97.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                64240941      1.95%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 2558344      0.08%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   64820      0.00%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 7112798      0.22%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  632149      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1935      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total          3294732576                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                134818265                       # number of floating regfile reads
system.cpu3.fp_regfile_writes               124073269                       # number of floating regfile writes
system.cpu3.idleCycles                        1872362                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             3372327                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                59507836                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.274362                       # Inst execution rate
system.cpu3.iew.exec_refs                   603946713                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   6155565                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles             1598021529                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts            127898248                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             65114                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1504454                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             6653666                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          461732169                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts            597791148                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          2818168                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            904463987                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               8475006                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents            954510417                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               3391709                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles            973998164                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked     46489922                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           88321                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses          121                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation       122351                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     16118333                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       599423                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents        122351                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       654962                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       2717365                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                368300636                       # num instructions consuming a value
system.cpu3.iew.wb_count                    420254108                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.824104                       # average fanout of values written-back
system.cpu3.iew.wb_producers                303518006                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.127481                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     420743138                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               945848851                       # number of integer regfile reads
system.cpu3.int_regfile_writes              231087467                       # number of integer regfile writes
system.cpu3.ipc                              0.122920                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.122920                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           101059      0.01%      0.01% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            229483961     25.29%     25.30% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 434      0.00%     25.30% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  480      0.00%     25.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd           54729312      6.03%     31.34% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     31.34% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt            9450157      1.04%     32.38% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult           2514197      0.28%     32.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     32.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv            2828672      0.31%     32.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc           2910424      0.32%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead           365776879     40.32%     73.60% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             141106      0.02%     73.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead      233377442     25.72%     99.34% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite       5968032      0.66%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             907282155                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses              358039307                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads          670113717                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses    130032195                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes         163475280                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                  141681312                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.156160                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                3737891      2.64%      2.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      2.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      2.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                 1618      0.00%      2.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      2.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                13103      0.01%      2.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                  17      0.00%      2.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      2.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv             14503053     10.24%     12.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                5888      0.00%     12.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     12.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     12.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     12.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     12.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     12.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     12.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     12.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     12.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     12.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     12.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     12.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     12.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     12.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     12.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     12.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     12.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     12.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     12.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     12.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     12.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     12.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     12.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     12.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     12.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     12.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     12.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     12.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     12.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     12.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     12.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     12.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     12.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     12.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead              91682295     64.71%     77.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   55      0.00%     77.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead         31736953     22.40%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite             439      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             690823101                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        4583443339                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    290221913                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        354842736                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 461553406                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                907282155                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             178763                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       56463504                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued          2578858                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         23933                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     57027740                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples   3294732576                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.275374                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.014310                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0         2992506238     90.83%     90.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           91534484      2.78%     93.61% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           44510681      1.35%     94.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           28000542      0.85%     95.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4           77825275      2.36%     98.17% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5           44527799      1.35%     99.52% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            7068217      0.21%     99.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            3699434      0.11%     99.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8            5059906      0.15%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total     3294732576                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.275217                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3052071                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1959520                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads           127898248                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6653666                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads              135245815                       # number of misc regfile reads
system.cpu3.misc_regfile_writes              71025382                       # number of misc regfile writes
system.cpu3.numCycles                      3296604938                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    21888175                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles             2678348515                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            343963304                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents             136480686                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                39386040                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents             418855182                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents              3160884                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            673375936                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             474303667                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          403634248                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 82976449                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               1870616                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               3391709                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles            490296449                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                59670944                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups        156343567                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       517032369                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        333414                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              9275                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                254410764                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          9257                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  3741845262                       # The number of ROB reads
system.cpu3.rob.rob_writes                  934692532                       # The number of ROB writes
system.cpu3.timesIdled                          22102                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         88445412                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             31288187                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           259980967                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull          131039832                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               9117939                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    274552153                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     540599385                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     14350688                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      8941801                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    225589912                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    188763997                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    445178424                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      197705798                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1659300454500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          273669052                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3206946                       # Transaction distribution
system.membus.trans_dist::CleanEvict        262841776                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            30946                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           6698                       # Transaction distribution
system.membus.trans_dist::ReadExReq            843770                       # Transaction distribution
system.membus.trans_dist::ReadExResp           842428                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     273669053                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           178                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    815110847                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              815110847                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  17773979264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             17773979264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            29192                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         274550645                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               274550645    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           274550645                       # Request fanout histogram
system.membus.respLayer1.occupancy       1402725303272                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             84.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        673566901889                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              40.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               2454                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         1228                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    8400898.615635                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   11436890.328797                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         1228    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         7500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     56431500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           1228                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   1648984151000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  10316303500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1659300454500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      9594653                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         9594653                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      9594653                       # number of overall hits
system.cpu2.icache.overall_hits::total        9594653                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        26038                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         26038                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        26038                       # number of overall misses
system.cpu2.icache.overall_misses::total        26038                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1542267500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1542267500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1542267500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1542267500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      9620691                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      9620691                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      9620691                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      9620691                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002706                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002706                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002706                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002706                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 59231.411783                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 59231.411783                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 59231.411783                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 59231.411783                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          398                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    66.333333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        24383                       # number of writebacks
system.cpu2.icache.writebacks::total            24383                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1655                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1655                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1655                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1655                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        24383                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        24383                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        24383                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        24383                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1425526500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1425526500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1425526500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1425526500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002534                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002534                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002534                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002534                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 58463.950293                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 58463.950293                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 58463.950293                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 58463.950293                       # average overall mshr miss latency
system.cpu2.icache.replacements                 24383                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      9594653                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        9594653                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        26038                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        26038                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1542267500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1542267500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      9620691                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      9620691                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002706                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002706                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 59231.411783                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 59231.411783                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1655                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1655                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        24383                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        24383                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1425526500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1425526500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002534                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002534                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 58463.950293                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 58463.950293                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1659300454500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            9776544                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            24415                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           400.431866                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         19265765                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        19265765                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1659300454500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     49442360                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        49442360                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     49442360                       # number of overall hits
system.cpu2.dcache.overall_hits::total       49442360                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     72345517                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      72345517                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     72345517                       # number of overall misses
system.cpu2.dcache.overall_misses::total     72345517                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 7877392793494                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 7877392793494                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 7877392793494                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 7877392793494                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data    121787877                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    121787877                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    121787877                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    121787877                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.594029                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.594029                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.594029                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.594029                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 108885.707369                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 108885.707369                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 108885.707369                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 108885.707369                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs   2843179825                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       267162                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs         46964009                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3105                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    60.539547                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    86.042512                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     51453588                       # number of writebacks
system.cpu2.dcache.writebacks::total         51453588                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data     20908767                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     20908767                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data     20908767                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     20908767                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data     51436750                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     51436750                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data     51436750                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     51436750                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 6202433252004                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 6202433252004                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 6202433252004                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 6202433252004                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.422347                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.422347                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.422347                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.422347                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 120583.692632                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 120583.692632                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 120583.692632                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 120583.692632                       # average overall mshr miss latency
system.cpu2.dcache.replacements              51453586                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     45215279                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       45215279                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     70582679                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     70582679                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 7743305933000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 7743305933000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data    115797958                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    115797958                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.609533                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.609533                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 109705.469425                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 109705.469425                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data     19555859                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     19555859                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data     51026820                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     51026820                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 6177127032000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 6177127032000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.440654                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.440654                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 121056.476418                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 121056.476418                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      4227081                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4227081                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1762838                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1762838                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 134086860494                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 134086860494                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5989919                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5989919                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.294301                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.294301                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 76063.064498                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 76063.064498                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1352908                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1352908                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       409930                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       409930                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  25306220004                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  25306220004                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.068437                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.068437                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 61733.027600                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 61733.027600                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         5168                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         5168                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1381                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1381                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     23368500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     23368500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         6549                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         6549                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.210872                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.210872                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 16921.433744                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 16921.433744                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          336                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          336                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         1045                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1045                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     14175000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     14175000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.159566                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.159566                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 13564.593301                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13564.593301                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         2523                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         2523                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         2313                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         2313                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     16483000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     16483000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         4836                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         4836                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.478288                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.478288                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7126.242974                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7126.242974                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         2250                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2250                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     14391000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     14391000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.465261                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.465261                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data         6396                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         6396                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1513000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1513000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1355000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1355000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1680                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1680                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data        46782                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total        46782                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data   1986680499                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total   1986680499                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data        48462                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total        48462                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.965334                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.965334                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 42466.771386                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 42466.771386                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data        46782                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total        46782                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data   1939898499                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total   1939898499                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.965334                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.965334                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 41466.771386                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 41466.771386                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1659300454500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.967522                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          100941461                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         51476921                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             1.960907                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.967522                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.998985                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998985                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        295172342                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       295172342                       # Number of data accesses
system.cpu3.numPwrStateTransitions               2614                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         1308                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    8408747.706422                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   11454113.158198                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         1308    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     56476500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           1308                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   1648301812500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  10998642000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1659300454500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      9681489                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         9681489                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      9681489                       # number of overall hits
system.cpu3.icache.overall_hits::total        9681489                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        26320                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         26320                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        26320                       # number of overall misses
system.cpu3.icache.overall_misses::total        26320                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1646207500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1646207500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1646207500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1646207500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      9707809                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      9707809                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      9707809                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      9707809                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002711                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002711                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002711                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002711                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 62545.877660                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 62545.877660                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 62545.877660                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 62545.877660                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          221                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    73.666667                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        24939                       # number of writebacks
system.cpu3.icache.writebacks::total            24939                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1381                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1381                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1381                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1381                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        24939                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        24939                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        24939                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        24939                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1539823500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1539823500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1539823500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1539823500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002569                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002569                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002569                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002569                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 61743.594370                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 61743.594370                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 61743.594370                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 61743.594370                       # average overall mshr miss latency
system.cpu3.icache.replacements                 24939                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      9681489                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        9681489                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        26320                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        26320                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1646207500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1646207500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      9707809                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      9707809                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002711                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002711                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 62545.877660                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 62545.877660                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1381                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1381                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        24939                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        24939                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1539823500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1539823500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002569                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002569                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 61743.594370                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 61743.594370                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1659300454500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            9884558                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            24971                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           395.841496                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         19440557                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        19440557                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1659300454500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     49370921                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        49370921                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     49370921                       # number of overall hits
system.cpu3.dcache.overall_hits::total       49370921                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     72425741                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      72425741                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     72425741                       # number of overall misses
system.cpu3.dcache.overall_misses::total     72425741                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 7875138217698                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 7875138217698                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 7875138217698                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 7875138217698                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data    121796662                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    121796662                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data    121796662                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    121796662                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.594645                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.594645                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.594645                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.594645                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 108733.968185                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 108733.968185                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 108733.968185                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 108733.968185                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs   2841306471                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       268747                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs         46934278                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3090                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    60.537982                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    86.973139                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     51423554                       # number of writebacks
system.cpu3.dcache.writebacks::total         51423554                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data     21018682                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     21018682                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data     21018682                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     21018682                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data     51407059                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     51407059                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data     51407059                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     51407059                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 6199352207308                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 6199352207308                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 6199352207308                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 6199352207308                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.422073                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.422073                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.422073                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.422073                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 120593.403472                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 120593.403472                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 120593.403472                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 120593.403472                       # average overall mshr miss latency
system.cpu3.dcache.replacements              51423553                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     45198419                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       45198419                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     70597771                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     70597771                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 7733154039000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 7733154039000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data    115796190                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    115796190                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.609673                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.609673                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 109538.218126                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 109538.218126                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data     19601177                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total     19601177                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data     50996594                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total     50996594                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 6173236254500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 6173236254500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.440400                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.440400                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 121051.932498                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 121051.932498                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      4172502                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       4172502                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1827970                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1827970                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 141984178698                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 141984178698                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      6000472                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6000472                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.304638                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.304638                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 77673.144908                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 77673.144908                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1417505                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1417505                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       410465                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       410465                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  26115952808                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  26115952808                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.068405                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.068405                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 63625.285488                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 63625.285488                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         4765                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         4765                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1422                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1422                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     35929000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     35929000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         6187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         6187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.229837                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.229837                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 25266.526020                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 25266.526020                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          239                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          239                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1183                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1183                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     25410000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     25410000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.191207                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.191207                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 21479.289941                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21479.289941                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         2248                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         2248                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         2171                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         2171                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     14606000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     14606000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         4419                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         4419                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.491288                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.491288                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6727.775219                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6727.775219                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         2096                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         2096                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     12767000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     12767000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.474315                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.474315                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6091.125954                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6091.125954                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      2555000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2555000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      2298000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2298000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1884                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1884                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data        47017                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total        47017                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data   2001291497                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total   2001291497                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data        48901                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total        48901                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.961473                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.961473                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 42565.274199                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 42565.274199                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data        47016                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total        47016                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data   1954274497                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total   1954274497                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.961453                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.961453                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 41566.158265                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 41566.158265                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1659300454500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.964980                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          100840376                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         51446961                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             1.960084                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.964980                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.998906                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.998906                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        295159269                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       295159269                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1234                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          617                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    9386708.265802                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   13755002.681698                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          617    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        19000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     38052500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            617                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1653508855500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5791599000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1659300454500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      9678618                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         9678618                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      9678618                       # number of overall hits
system.cpu0.icache.overall_hits::total        9678618                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       120118                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        120118                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       120118                       # number of overall misses
system.cpu0.icache.overall_misses::total       120118                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7751476494                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7751476494                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7751476494                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7751476494                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      9798736                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      9798736                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      9798736                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      9798736                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.012259                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.012259                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.012259                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.012259                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 64532.180806                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 64532.180806                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 64532.180806                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 64532.180806                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4660                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              115                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    40.521739                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       110416                       # number of writebacks
system.cpu0.icache.writebacks::total           110416                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         9698                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         9698                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         9698                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         9698                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       110420                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       110420                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       110420                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       110420                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7147490496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7147490496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7147490496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7147490496                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.011269                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.011269                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.011269                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.011269                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 64730.035283                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 64730.035283                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 64730.035283                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 64730.035283                       # average overall mshr miss latency
system.cpu0.icache.replacements                110416                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      9678618                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        9678618                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       120118                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       120118                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7751476494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7751476494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      9798736                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      9798736                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.012259                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.012259                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 64532.180806                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 64532.180806                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         9698                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         9698                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       110420                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       110420                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7147490496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7147490496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.011269                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.011269                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 64730.035283                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 64730.035283                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1659300454500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           32.000000                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            9789253                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           110452                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            88.629024                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    32.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         19707892                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        19707892                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1659300454500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     49747465                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        49747465                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     49747465                       # number of overall hits
system.cpu0.dcache.overall_hits::total       49747465                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     72557860                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      72557860                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     72557860                       # number of overall misses
system.cpu0.dcache.overall_misses::total     72557860                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 7891106526394                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 7891106526394                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 7891106526394                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 7891106526394                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    122305325                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    122305325                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    122305325                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    122305325                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.593252                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.593252                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.593252                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.593252                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 108756.053809                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 108756.053809                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 108756.053809                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 108756.053809                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   2847298870                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       285128                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         47040806                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3237                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.528276                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    88.084028                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     51525125                       # number of writebacks
system.cpu0.dcache.writebacks::total         51525125                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     21048981                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     21048981                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     21048981                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     21048981                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     51508879                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     51508879                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     51508879                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     51508879                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 6210005071217                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 6210005071217                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 6210005071217                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 6210005071217                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.421150                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.421150                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.421150                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.421150                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 120561.836945                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 120561.836945                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 120561.836945                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 120561.836945                       # average overall mshr miss latency
system.cpu0.dcache.replacements              51525120                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     45566062                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       45566062                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     70535294                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     70535294                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 7727508486500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 7727508486500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    116101356                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    116101356                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.607532                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.607532                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 109555.203477                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 109555.203477                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     19459456                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     19459456                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     51075838                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     51075838                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 6180420553000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 6180420553000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.439925                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.439925                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 121004.780245                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 121004.780245                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4181403                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4181403                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2022566                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2022566                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 163598039894                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 163598039894                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      6203969                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6203969                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.326012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.326012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 80886.378933                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 80886.378933                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1589525                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1589525                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       433041                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       433041                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  29584518217                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  29584518217                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.069801                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.069801                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 68318.053526                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 68318.053526                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5993                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5993                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          886                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          886                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     45246000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     45246000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         6879                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         6879                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.128798                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.128798                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 51067.720090                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 51067.720090                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          631                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          631                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          255                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          255                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      2550000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2550000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.037069                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.037069                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        10000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4156                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4156                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1735                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1735                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      9734500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      9734500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5891                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5891                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.294517                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.294517                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5610.662824                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5610.662824                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1715                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1715                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      8078500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      8078500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.291122                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.291122                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4710.495627                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4710.495627                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       358500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       358500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       299500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       299500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3633                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3633                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        45831                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        45831                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   2004314000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   2004314000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        49464                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        49464                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.926553                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.926553                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 43732.713665                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 43732.713665                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        45831                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        45831                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   1958483000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   1958483000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.926553                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.926553                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 42732.713665                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 42732.713665                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1659300454500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.984690                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          101320900                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         51547407                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             1.965587                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.984690                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999522                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999522                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        296282495                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       296282495                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1659300454500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               37306                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2944181                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9347                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             2934515                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               11273                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data             2944511                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               10694                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data             2936839                       # number of demand (read+write) hits
system.l2.demand_hits::total                 11828666                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              37306                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2944181                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9347                       # number of overall hits
system.l2.overall_hits::.cpu1.data            2934515                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              11273                       # number of overall hits
system.l2.overall_hits::.cpu2.data            2944511                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              10694                       # number of overall hits
system.l2.overall_hits::.cpu3.data            2936839                       # number of overall hits
system.l2.overall_hits::total                11828666                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             73108                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          48578792                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             15720                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          48519246                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             13110                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data          48508710                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             14245                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data          48485748                       # number of demand (read+write) misses
system.l2.demand_misses::total              194208679                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            73108                       # number of overall misses
system.l2.overall_misses::.cpu0.data         48578792                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            15720                       # number of overall misses
system.l2.overall_misses::.cpu1.data         48519246                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            13110                       # number of overall misses
system.l2.overall_misses::.cpu2.data         48508710                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            14245                       # number of overall misses
system.l2.overall_misses::.cpu3.data         48485748                       # number of overall misses
system.l2.overall_misses::total             194208679                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6561020142                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 6022955271061                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1641267136                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 6016268265206                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1251035825                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 6015362697752                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1370337764                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 6012633614578                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     24078043509464                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6561020142                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 6022955271061                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1641267136                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 6016268265206                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1251035825                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 6015362697752                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1370337764                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 6012633614578                       # number of overall miss cycles
system.l2.overall_miss_latency::total    24078043509464                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          110414                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        51522973                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           25067                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        51453761                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           24383                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data        51453221                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           24939                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data        51422587                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            206037345                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         110414                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       51522973                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          25067                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       51453761                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          24383                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data       51453221                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          24939                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data       51422587                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           206037345                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.662126                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.942857                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.627119                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.942968                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.537670                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.942773                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.571194                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.942888                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.942590                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.662126                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.942857                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.627119                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.942968                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.537670                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.942773                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.571194                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.942888                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.942590                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89744.215982                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 123983.224430                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 104406.306361                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 123997.563054                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 95426.073608                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 124005.826948                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 96197.807231                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 124008.267637                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 123980.265112                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89744.215982                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 123983.224430                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 104406.306361                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 123997.563054                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 95426.073608                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 124005.826948                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 96197.807231                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 124008.267637                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 123980.265112                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs          525692764                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                  59489814                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs       8.836685                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  79045671                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3206946                       # number of writebacks
system.l2.writebacks::total                   3206946                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            619                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         591542                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           2640                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         592381                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           2635                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         585252                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           2648                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         587098                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             2364815                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           619                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        591542                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          2640                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        592381                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          2635                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        585252                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          2648                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        587098                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            2364815                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        72489                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     47987250                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        13080                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     47926865                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        10475                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data     47923458                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        11597                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data     47898650                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         191843864                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        72489                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     47987250                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        13080                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     47926865                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        10475                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data     47923458                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        11597                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data     47898650                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     85510267                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        277354131                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5795554654                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 5502374643863                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1321094145                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 5496261835750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    951634331                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 5495919161904                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   1074168275                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 5493278333651                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 21996976426573                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5795554654                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 5502374643863                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1321094145                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 5496261835750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    951634331                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 5495919161904                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   1074168275                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 5493278333651                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 8755777728128                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 30752754154701                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.656520                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.931376                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.521802                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.931455                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.429603                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.931399                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.465015                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.931471                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.931112                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.656520                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.931376                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.521802                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.931455                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.429603                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.931399                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.465015                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.931471                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.346135                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79950.815351                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 114663.262510                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 101001.081422                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 114680.186900                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 90848.146158                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 114681.189365                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 92624.668018                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 114685.452171                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 114660.828696                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79950.815351                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 114663.262510                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 101001.081422                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 114680.186900                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 90848.146158                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 114681.189365                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 92624.668018                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 114685.452171                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 102394.461336                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 110879.019699                       # average overall mshr miss latency
system.l2.replacements                      460716636                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4125827                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4125827                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4125827                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4125827                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    189774565                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        189774565                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    189774565                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    189774565                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     85510267                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       85510267                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 8755777728128                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 8755777728128                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 102394.461336                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 102394.461336                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             459                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1008                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             581                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             795                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2843                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          2085                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          2213                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          2156                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          2178                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               8632                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     16415467                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     19462474                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     17411475                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     18944975                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     72234391                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2544                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         3221                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         2737                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         2973                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            11475                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.819575                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.687054                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.787724                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.732593                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.752244                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7873.125659                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  8794.610935                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  8075.823284                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  8698.335629                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8368.210264                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           38                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           51                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data           46                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data           55                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             190                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         2047                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         2162                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         2110                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         2123                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          8442                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     42900474                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     46146475                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     44709484                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     45561983                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    179318416                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.804638                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.671220                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.770917                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.714094                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.735686                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20957.730337                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21344.345513                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 21189.328910                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 21461.131889                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21241.224354                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           268                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            96                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           190                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                560                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           86                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          147                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          237                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          170                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              640                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       831499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       505998                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       536000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       719498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2592995                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           92                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          415                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          333                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          360                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1200                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.934783                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.354217                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.711712                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.472222                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.533333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  9668.593023                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3442.163265                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  2261.603376                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  4232.341176                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4051.554688                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            17                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           78                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          146                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          233                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          166                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          623                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      2051997                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2952000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      4852996                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      3553998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     13410991                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.847826                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.351807                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.699700                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.461111                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.519167                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 26307.653846                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20219.178082                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20828.309013                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 21409.626506                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21526.470305                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           201569                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           198326                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data           200799                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data           199234                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                799928                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         259597                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         241116                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         238470                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         239818                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              979001                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  26484577178                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  24706317322                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  22291847209                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  23105198080                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   96587939789                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       461166                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       439442                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       439269                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       439052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1778929                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.562914                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.548687                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.542879                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.546218                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.550332                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102021.892310                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102466.519526                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 93478.622925                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 96344.720079                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98659.694718                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        37486                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        35732                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        31336                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        32274                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           136828                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       222111                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       205384                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       207134                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       207544                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         842173                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  21286905270                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  19751427909                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  17935029571                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  18633142999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  77606505749                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.481629                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.467375                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.471542                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.472709                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.473416                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 95839.041155                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 96168.289200                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 86586.603701                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 89779.241987                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92150.313236                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         37306                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9347                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         11273                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         10694                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              68620                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        73108                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        15720                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        13110                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        14245                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           116183                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6561020142                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1641267136                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1251035825                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1370337764                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  10823660867                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       110414                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        25067                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        24383                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        24939                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         184803                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.662126                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.627119                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.537670                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.571194                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.628686                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89744.215982                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 104406.306361                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 95426.073608                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 96197.807231                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93160.452622                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          619                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         2640                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         2635                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         2648                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          8542                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        72489                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        13080                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        10475                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        11597                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       107641                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5795554654                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1321094145                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    951634331                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   1074168275                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9142451405                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.656520                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.521802                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.429603                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.465015                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.582463                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79950.815351                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 101001.081422                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 90848.146158                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 92624.668018                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84934.656915                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2742612                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      2736189                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data      2743712                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data      2737605                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          10960118                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     48319195                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     48278130                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data     48270240                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data     48245930                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       193113495                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 5996470693883                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 5991561947884                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 5993070850543                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 5989528416498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 23970631908808                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     51061807                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     51014319                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data     51013952                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data     50983535                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     204073613                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.946288                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.946364                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.946216                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.946304                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.946293                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 124101.212652                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 124105.095783                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 124156.640832                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 124145.775955                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 124127.171479                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       554056                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       556649                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       553916                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       554824                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      2219445                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     47765139                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     47721481                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data     47716324                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data     47691106                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    190894050                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 5481087738593                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 5476510407841                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 5477984132333                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 5474645190652                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 21910227469419                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.935438                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.935453                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.935358                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.935422                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.935418                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 114750.796362                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 114759.858518                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 114803.146452                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 114793.839980                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 114776.900953                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           32                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           18                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           22                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           20                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                92                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           73                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           71                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           62                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           82                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             288                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2570976                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      3746228                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      1641984                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      3418731                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     11377919                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          105                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           89                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           84                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          102                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           380                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.695238                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.797753                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.738095                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.803922                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.757895                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 35218.849315                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 52763.774648                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 26483.612903                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 41691.841463                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 39506.663194                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           31                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           29                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           20                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           30                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          110                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           42                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           42                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           42                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           52                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          178                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       890496                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       879992                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       859997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      1104745                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3735230                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.400000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.471910                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.509804                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.468421                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 21202.285714                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20952.190476                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20476.119048                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 21245.096154                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20984.438202                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1659300454500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1659300454500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999998                       # Cycle average of tags in use
system.l2.tags.total_refs                   480246782                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 460716902                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.042390                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.685691                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.052864                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        6.320530                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005225                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        6.292823                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.005108                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        6.295465                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.004981                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        6.286437                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    12.050874                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.416964                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000826                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.098758                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000082                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.098325                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.098367                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.098226                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.188295                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            16                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.250000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3660342262                       # Number of tag accesses
system.l2.tags.data_accesses               3660342262                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1659300454500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4639296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3071230528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        837376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    3067359360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        670464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data    3067135808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        742272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data    3065553024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   5290566592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        17568734720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4639296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       837376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       670464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       742272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6889408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    205244544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       205244544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          72489                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       47987977                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          13084                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       47927490                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          10476                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data       47923997                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          11598                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data       47899266                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     82665103                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           274511480                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3206946                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3206946                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2795935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1850918873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           504656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1848585861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           404064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1848451135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           447340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       1847497248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3188431955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total           10588037068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2795935                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       504656                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       404064                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       447340                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4151995                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      123693418                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            123693418                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      123693418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2795935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1850918873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          504656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1848585861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          404064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1848451135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          447340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      1847497248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3188431955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total          10711730486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1597440.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     72490.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  47581048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     13084.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  47519746.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     10476.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples  47511076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     11598.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples  47491120.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  82323818.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001427650250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        99798                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        99798                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           276696668                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1510496                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   274511481                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3206946                       # Number of write requests accepted
system.mem_ctrls.readBursts                 274511481                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3206946                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1977025                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1609506                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          21274200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          21702982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          20034180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          17482902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          16342199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          12823354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          12716517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          11853118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          14751303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          11054505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          9501773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          9409112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         22291971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         25215700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         23800555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         22280085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             88865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             88663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             88846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            120266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            111017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             91236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            122973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            122753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            121440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             92834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            95180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            79227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           106653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            90468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            88700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            88319                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      12.87                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      46.32                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 14979363998133                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               1362672280000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            20089385048133                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     54963.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                73713.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        18                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                206500291                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1441958                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.27                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             274511481                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3206946                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  127271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  159605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  160884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  163838                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  121467                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   96940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   84478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   82583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  180424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 3688918                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               53887641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11              117936791                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               64610694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13               13408647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                8375218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                5054074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                2616587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                1084193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 439055                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                 255148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  13508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  14527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  17294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  19141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  14740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  14047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  13856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  13568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  13280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  13317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  54915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  64529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  74426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  82604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  86821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  88221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  88302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  87637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  87013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  86675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  85890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  85488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  85030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  84573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  85022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  88163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  15504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   3427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     32                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     66189646                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    265.063225                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   163.431806                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   291.092199                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     25391396     38.36%     38.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     18251287     27.57%     65.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      7568607     11.43%     77.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      3800260      5.74%     83.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      2272714      3.43%     86.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      1526848      2.31%     88.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      1114697      1.68%     90.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       853941      1.29%     91.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      5409896      8.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     66189646                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        99798                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2730.861600                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    545.705543                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3540.649657                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        52876     52.98%     52.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047         5378      5.39%     58.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071         5470      5.48%     63.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095         6594      6.61%     70.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119         5354      5.36%     75.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143         4979      4.99%     80.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167         5387      5.40%     86.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191         4396      4.40%     90.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215         3392      3.40%     94.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239         2163      2.17%     96.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263         1376      1.38%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287          877      0.88%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311          509      0.51%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335          295      0.30%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359          220      0.22%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-16383          164      0.16%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407          126      0.13%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431          101      0.10%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455           60      0.06%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479           35      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503           21      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21504-22527           13      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-23551            8      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23552-24575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-25599            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::25600-26623            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         99798                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        99798                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.006734                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.006220                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.136941                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            99492     99.69%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               79      0.08%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              143      0.14%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               53      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               18      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         99798                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            17442205184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               126529600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               102236160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             17568734784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            205244544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                     10511.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        61.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                  10588.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    123.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        82.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    82.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1659300443000                       # Total gap between requests
system.mem_ctrls.avgGap                       5974.76                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4639360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3045187072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       837376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   3041263744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       670464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data   3040708864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       742272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data   3039431680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   5268724352                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    102236160                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2795973.440143476706                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1835223430.296480894089                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 504656.042086318834                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1832858983.285476922989                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 404064.253813533811                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1832524577.302223443985                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 447340.322234570922                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 1831754864.983676195145                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3175268431.772734165192                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 61614013.135919377208                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        72490                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     47987977                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        13084                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     47927490                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        10476                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data     47923997                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        11598                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data     47899266                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     82665103                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3206946                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2781594037                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 3492239140152                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    769047277                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 3488718393064                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    509804050                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 3488594320661                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    584994609                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 3486923007670                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 6128264746613                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 75215796236995                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38372.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     72773.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     58777.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     72791.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     48664.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     72794.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     50439.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     72797.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     74133.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  23454026.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         243562935840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         129456766725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        987497728560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3981925620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     130983471840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     753031662030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3039448320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       2251553938935                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1356.929622                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2028658226                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  55407560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1601864236274                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         229031143740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         121732939845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        958398273000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4356711180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     130983471840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     753096440250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2984898240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2200583878095                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1326.211821                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1875367238                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  55407560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1602017527262                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2382                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1192                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9432310.822148                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   11187569.528731                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1192    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        12000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     56348000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1192                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1648057140000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  11243314500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1659300454500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9675380                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9675380                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9675380                       # number of overall hits
system.cpu1.icache.overall_hits::total        9675380                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        26425                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         26425                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        26425                       # number of overall misses
system.cpu1.icache.overall_misses::total        26425                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1903933500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1903933500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1903933500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1903933500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9701805                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9701805                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9701805                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9701805                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002724                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002724                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002724                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002724                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 72050.463576                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72050.463576                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 72050.463576                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72050.463576                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          838                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    46.555556                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        25067                       # number of writebacks
system.cpu1.icache.writebacks::total            25067                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1358                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1358                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1358                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1358                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        25067                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        25067                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        25067                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        25067                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1799889500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1799889500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1799889500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1799889500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002584                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002584                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002584                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002584                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 71803.147565                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71803.147565                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 71803.147565                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71803.147565                       # average overall mshr miss latency
system.cpu1.icache.replacements                 25067                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9675380                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9675380                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        26425                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        26425                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1903933500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1903933500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9701805                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9701805                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002724                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002724                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 72050.463576                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72050.463576                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1358                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1358                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        25067                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        25067                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1799889500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1799889500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002584                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002584                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 71803.147565                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71803.147565                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1659300454500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9861660                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            25099                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           392.910475                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19428677                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19428677                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1659300454500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     49311004                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        49311004                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     49311004                       # number of overall hits
system.cpu1.dcache.overall_hits::total       49311004                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     72522966                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      72522966                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     72522966                       # number of overall misses
system.cpu1.dcache.overall_misses::total     72522966                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 7880698714310                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 7880698714310                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 7880698714310                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 7880698714310                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    121833970                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    121833970                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    121833970                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    121833970                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.595261                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.595261                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.595261                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.595261                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 108664.870578                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 108664.870578                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 108664.870578                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 108664.870578                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   2844157378                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       287361                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         46986683                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3167                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.531138                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    90.736028                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     51453188                       # number of writebacks
system.cpu1.dcache.writebacks::total         51453188                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     21087180                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     21087180                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     21087180                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     21087180                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     51435786                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     51435786                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     51435786                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     51435786                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 6203020022936                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 6203020022936                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 6203020022936                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 6203020022936                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.422179                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.422179                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.422179                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.422179                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 120597.360424                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 120597.360424                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 120597.360424                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 120597.360424                       # average overall mshr miss latency
system.cpu1.dcache.replacements              51453185                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     45259930                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       45259930                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     70577184                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     70577184                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 7722625543500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 7722625543500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    115837114                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    115837114                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.609280                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.609280                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 109420.992817                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 109420.992817                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     19551302                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     19551302                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     51025882                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     51025882                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 6175321563500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 6175321563500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.440497                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.440497                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 121023.318392                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 121023.318392                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4051074                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4051074                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1945782                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1945782                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 158073170810                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 158073170810                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5996856                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5996856                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.324467                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.324467                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 81238.890487                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 81238.890487                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1535878                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1535878                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       409904                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       409904                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  27698459436                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  27698459436                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.068353                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.068353                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 67573.040117                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 67573.040117                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         4455                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         4455                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1490                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1490                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     68935500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     68935500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         5945                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         5945                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.250631                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.250631                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 46265.436242                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 46265.436242                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          337                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          337                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1153                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1153                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     38447500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     38447500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.193944                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.193944                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 33345.620121                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33345.620121                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         2466                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2466                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1943                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1943                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     13951000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     13951000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         4409                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         4409                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.440689                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.440689                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7180.133814                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7180.133814                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1859                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1859                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     12276000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     12276000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.421638                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.421638                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6603.550296                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6603.550296                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1873000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1873000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1689000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1689000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1927                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1927                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        46674                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        46674                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   1987964000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   1987964000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        48601                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        48601                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.960351                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.960351                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 42592.535459                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 42592.535459                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        46674                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        46674                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   1941290000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   1941290000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.960351                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.960351                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 41592.535459                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 41592.535459                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1659300454500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.967507                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          100808469                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         51476232                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             1.958350                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.967507                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998985                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998985                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        295262054                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       295262054                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1659300454500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         204309103                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            9                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7332773                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    201914375                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       457509690                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        121823125                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              19                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           33263                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          7262                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          40525                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          658                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          658                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1822076                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1822076                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        184810                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    204124303                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          380                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          380                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       331250                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    154607823                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        75201                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    154396596                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        73149                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side    154397156                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        74817                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side    154307380                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             618263372                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     14133056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   6595077632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3208576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   6586044352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3121024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   6586034752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3192192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side   6582152576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            26372964160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       582662132                       # Total snoops (count)
system.tol2bus.snoopTraffic                 211293888                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        800873494                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.279754                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.490808                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              590076093     73.68%     73.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1              199747510     24.94%     98.62% # Request fanout histogram
system.tol2bus.snoop_fanout::2                9176565      1.15%     99.77% # Request fanout histogram
system.tol2bus.snoop_fanout::3                1546279      0.19%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 327047      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          800873494                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       444705199624                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             26.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       77418074886                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          37904120                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       77373793273                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          38753744                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       77522918289                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         166052097                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       77416829608                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          38911042                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            28522                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
