Timing Analyzer report for c4e6e10
Tue Nov 24 00:25:06 2020
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'clk'
 23. Slow 1200mV 0C Model Hold: 'clk'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'clk'
 31. Fast 1200mV 0C Model Hold: 'clk'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; c4e6e10                                             ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE10E22C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.45        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  20.3%      ;
;     Processor 3            ;  14.2%      ;
;     Processor 4            ;  10.3%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; c4e6e10.sdc   ; OK     ; Tue Nov 24 00:25:03 2020 ;
+---------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 74.05 MHz ; 74.05 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clk   ; 6.496 ; 0.000               ;
+-------+-------+---------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.405 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; clk   ; 9.593 ; 0.000                             ;
+-------+-------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.496 ; altsyncram:mem_1[0][7]__4|altsyncram_03h1:auto_generated|ram_block1a1~portb_address_reg0  ; picorv32:picorv32|decoded_rs1[0]                                                                          ; clk          ; clk         ; 20.000       ; -0.476     ; 13.049     ;
; 6.578 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a25~porta_address_reg0      ; picorv32:picorv32|decoded_rs1[0]                                                                          ; clk          ; clk         ; 20.000       ; -0.489     ; 12.954     ;
; 6.580 ; altsyncram:mem_2[0][31]__5|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|decoded_rs1[0]                                                                          ; clk          ; clk         ; 20.000       ; -0.496     ; 12.945     ;
; 6.721 ; altsyncram:mem_2[0][7]__8|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0  ; picorv32:picorv32|decoded_rs1[0]                                                                          ; clk          ; clk         ; 20.000       ; -0.496     ; 12.804     ;
; 6.825 ; altsyncram:mem_1[0][7]__4|altsyncram_03h1:auto_generated|ram_block1a1~portb_address_reg0  ; picorv32:picorv32|decoded_rs1[2]                                                                          ; clk          ; clk         ; 20.000       ; -0.476     ; 12.720     ;
; 6.834 ; altsyncram:mem_1[0][7]__4|altsyncram_03h1:auto_generated|ram_block1a1~portb_address_reg0  ; picorv32:picorv32|decoded_rs1[4]                                                                          ; clk          ; clk         ; 20.000       ; -0.476     ; 12.711     ;
; 6.864 ; altsyncram:mem_1[0][7]__4|altsyncram_03h1:auto_generated|ram_block1a1~portb_address_reg0  ; picorv32:picorv32|decoded_rs1[1]                                                                          ; clk          ; clk         ; 20.000       ; -0.476     ; 12.681     ;
; 6.898 ; altsyncram:mem_1[0][7]__4|altsyncram_03h1:auto_generated|ram_block1a1~portb_address_reg0  ; picorv32:picorv32|decoded_rs1[3]                                                                          ; clk          ; clk         ; 20.000       ; -0.476     ; 12.647     ;
; 6.903 ; altsyncram:mem_2[0][31]__5|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|reg_out[31]                                                                             ; clk          ; clk         ; 20.000       ; -0.485     ; 12.633     ;
; 6.907 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a25~porta_address_reg0      ; picorv32:picorv32|decoded_rs1[2]                                                                          ; clk          ; clk         ; 20.000       ; -0.489     ; 12.625     ;
; 6.909 ; altsyncram:mem_2[0][31]__5|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|decoded_rs1[2]                                                                          ; clk          ; clk         ; 20.000       ; -0.496     ; 12.616     ;
; 6.916 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a25~porta_address_reg0      ; picorv32:picorv32|decoded_rs1[4]                                                                          ; clk          ; clk         ; 20.000       ; -0.489     ; 12.616     ;
; 6.918 ; altsyncram:mem_2[0][31]__5|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|decoded_rs1[4]                                                                          ; clk          ; clk         ; 20.000       ; -0.496     ; 12.607     ;
; 6.946 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a25~porta_address_reg0      ; picorv32:picorv32|decoded_rs1[1]                                                                          ; clk          ; clk         ; 20.000       ; -0.489     ; 12.586     ;
; 6.948 ; altsyncram:mem_2[0][31]__5|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|decoded_rs1[1]                                                                          ; clk          ; clk         ; 20.000       ; -0.496     ; 12.577     ;
; 6.948 ; altsyncram:mem_2[0][31]__5|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|reg_out[30]                                                                             ; clk          ; clk         ; 20.000       ; -0.502     ; 12.571     ;
; 6.950 ; altsyncram:mem_2[0][31]__5|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|reg_out[27]                                                                             ; clk          ; clk         ; 20.000       ; -0.488     ; 12.583     ;
; 6.980 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a25~porta_address_reg0      ; picorv32:picorv32|decoded_rs1[3]                                                                          ; clk          ; clk         ; 20.000       ; -0.489     ; 12.552     ;
; 6.981 ; altsyncram:mem_1[0][7]__4|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0  ; picorv32:picorv32|decoded_rs1[0]                                                                          ; clk          ; clk         ; 20.000       ; -0.494     ; 12.546     ;
; 6.982 ; altsyncram:mem_2[0][31]__5|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|decoded_rs1[3]                                                                          ; clk          ; clk         ; 20.000       ; -0.496     ; 12.543     ;
; 6.989 ; altsyncram:mem_1[0][15]__3|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|decoded_rs1[0]                                                                          ; clk          ; clk         ; 20.000       ; -0.491     ; 12.541     ;
; 7.009 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a28~porta_address_reg0      ; picorv32:picorv32|reg_out[12]                                                                             ; clk          ; clk         ; 20.000       ; -0.489     ; 12.523     ;
; 7.050 ; altsyncram:mem_2[0][7]__8|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0  ; picorv32:picorv32|decoded_rs1[2]                                                                          ; clk          ; clk         ; 20.000       ; -0.496     ; 12.475     ;
; 7.052 ; altsyncram:mem_1[0][7]__4|altsyncram_03h1:auto_generated|ram_block1a1~portb_address_reg0  ; picorv32:picorv32|decoded_rs1[5]                                                                          ; clk          ; clk         ; 20.000       ; -0.476     ; 12.493     ;
; 7.059 ; altsyncram:mem_2[0][7]__8|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0  ; picorv32:picorv32|decoded_rs1[4]                                                                          ; clk          ; clk         ; 20.000       ; -0.496     ; 12.466     ;
; 7.059 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a28~porta_address_reg0      ; picorv32:picorv32|reg_out[4]                                                                              ; clk          ; clk         ; 20.000       ; -0.485     ; 12.477     ;
; 7.069 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a28~porta_address_reg0      ; picorv32:picorv32|decoded_rs1[0]                                                                          ; clk          ; clk         ; 20.000       ; -0.482     ; 12.470     ;
; 7.078 ; altsyncram:mem_1[0][15]__3|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|reg_out[31]                                                                             ; clk          ; clk         ; 20.000       ; -0.480     ; 12.463     ;
; 7.089 ; altsyncram:mem_2[0][31]__5|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|decoded_rs1[5]                                                                          ; clk          ; clk         ; 20.000       ; -0.496     ; 12.436     ;
; 7.089 ; altsyncram:mem_2[0][31]__5|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|reg_out[25]                                                                             ; clk          ; clk         ; 20.000       ; -0.485     ; 12.447     ;
; 7.089 ; altsyncram:mem_2[0][7]__8|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0  ; picorv32:picorv32|decoded_rs1[1]                                                                          ; clk          ; clk         ; 20.000       ; -0.496     ; 12.436     ;
; 7.096 ; altsyncram:mem_2[0][31]__5|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|reg_out[28]                                                                             ; clk          ; clk         ; 20.000       ; -0.485     ; 12.440     ;
; 7.099 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a25~porta_address_reg0      ; picorv32:picorv32|decoded_rs1[5]                                                                          ; clk          ; clk         ; 20.000       ; -0.489     ; 12.433     ;
; 7.107 ; altsyncram:mem_1[0][15]__3|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|reg_out[14]                                                                             ; clk          ; clk         ; 20.000       ; -0.478     ; 12.436     ;
; 7.114 ; altsyncram:mem_2[0][31]__5|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|reg_out[24]                                                                             ; clk          ; clk         ; 20.000       ; -0.487     ; 12.420     ;
; 7.123 ; altsyncram:mem_1[0][15]__3|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|reg_out[30]                                                                             ; clk          ; clk         ; 20.000       ; -0.497     ; 12.401     ;
; 7.123 ; altsyncram:mem_2[0][7]__8|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0  ; picorv32:picorv32|decoded_rs1[3]                                                                          ; clk          ; clk         ; 20.000       ; -0.496     ; 12.402     ;
; 7.125 ; altsyncram:mem_1[0][15]__3|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|reg_out[27]                                                                             ; clk          ; clk         ; 20.000       ; -0.483     ; 12.413     ;
; 7.178 ; picorv32:picorv32|reg_op2[0]                                                              ; picorv32:picorv32|decoder_trigger                                                                         ; clk          ; clk         ; 20.000       ; -0.095     ; 12.748     ;
; 7.199 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a27~porta_address_reg0      ; picorv32:picorv32|decoded_rs1[0]                                                                          ; clk          ; clk         ; 20.000       ; -0.502     ; 12.320     ;
; 7.247 ; altsyncram:mem_1[0][7]__4|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0  ; picorv32:picorv32|decoded_rs1[4]                                                                          ; clk          ; clk         ; 20.000       ; -0.494     ; 12.280     ;
; 7.249 ; altsyncram:mem_2[0][31]__5|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|reg_out[26]                                                                             ; clk          ; clk         ; 20.000       ; -0.485     ; 12.287     ;
; 7.253 ; altsyncram:mem_1[0][7]__4|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0  ; picorv32:picorv32|decoded_rs1[2]                                                                          ; clk          ; clk         ; 20.000       ; -0.494     ; 12.274     ;
; 7.256 ; altsyncram:mem_1[0][7]__4|altsyncram_03h1:auto_generated|ram_block1a1~portb_address_reg0  ; picorv32:picorv32|altsyncram:cpuregs_rtl_0|altsyncram_7sd1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 20.000       ; -0.078     ; 12.734     ;
; 7.257 ; altsyncram:mem_1[0][31]__1|altsyncram_03h1:auto_generated|ram_block1a1~portb_address_reg0 ; picorv32:picorv32|decoded_rs1[0]                                                                          ; clk          ; clk         ; 20.000       ; -0.496     ; 12.268     ;
; 7.264 ; altsyncram:mem_1[0][15]__3|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|reg_out[25]                                                                             ; clk          ; clk         ; 20.000       ; -0.480     ; 12.277     ;
; 7.266 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a29~porta_address_reg0      ; picorv32:picorv32|decoded_rs1[0]                                                                          ; clk          ; clk         ; 20.000       ; -0.497     ; 12.258     ;
; 7.271 ; altsyncram:mem_1[0][15]__3|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|reg_out[28]                                                                             ; clk          ; clk         ; 20.000       ; -0.480     ; 12.270     ;
; 7.273 ; altsyncram:mem_2[0][31]__5|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|reg_out[29]                                                                             ; clk          ; clk         ; 20.000       ; -0.485     ; 12.263     ;
; 7.275 ; altsyncram:mem_1[0][7]__4|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0  ; picorv32:picorv32|decoded_rs1[1]                                                                          ; clk          ; clk         ; 20.000       ; -0.494     ; 12.252     ;
; 7.277 ; altsyncram:mem_2[0][7]__8|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0  ; picorv32:picorv32|decoded_rs1[5]                                                                          ; clk          ; clk         ; 20.000       ; -0.496     ; 12.248     ;
; 7.287 ; altsyncram:mem_1[0][7]__4|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0  ; picorv32:picorv32|decoded_rs1[5]                                                                          ; clk          ; clk         ; 20.000       ; -0.494     ; 12.240     ;
; 7.289 ; altsyncram:mem_1[0][15]__3|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|reg_out[24]                                                                             ; clk          ; clk         ; 20.000       ; -0.482     ; 12.250     ;
; 7.308 ; altsyncram:mem_1[0][7]__4|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0  ; picorv32:picorv32|decoded_rs1[3]                                                                          ; clk          ; clk         ; 20.000       ; -0.494     ; 12.219     ;
; 7.312 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a31~porta_address_reg0      ; picorv32:picorv32|reg_out[31]                                                                             ; clk          ; clk         ; 20.000       ; -0.488     ; 12.221     ;
; 7.338 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a25~porta_address_reg0      ; picorv32:picorv32|altsyncram:cpuregs_rtl_0|altsyncram_7sd1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 20.000       ; -0.091     ; 12.639     ;
; 7.340 ; altsyncram:mem_2[0][31]__5|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|altsyncram:cpuregs_rtl_0|altsyncram_7sd1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 20.000       ; -0.098     ; 12.630     ;
; 7.357 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a31~porta_address_reg0      ; picorv32:picorv32|reg_out[30]                                                                             ; clk          ; clk         ; 20.000       ; -0.505     ; 12.159     ;
; 7.359 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a31~porta_address_reg0      ; picorv32:picorv32|reg_out[27]                                                                             ; clk          ; clk         ; 20.000       ; -0.491     ; 12.171     ;
; 7.398 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a28~porta_address_reg0      ; picorv32:picorv32|decoded_rs1[2]                                                                          ; clk          ; clk         ; 20.000       ; -0.482     ; 12.141     ;
; 7.407 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a28~porta_address_reg0      ; picorv32:picorv32|decoded_rs1[4]                                                                          ; clk          ; clk         ; 20.000       ; -0.482     ; 12.132     ;
; 7.408 ; altsyncram:mem_1[0][7]__4|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0  ; picorv32:picorv32|reg_out[4]                                                                              ; clk          ; clk         ; 20.000       ; -0.497     ; 12.116     ;
; 7.424 ; altsyncram:mem_1[0][15]__3|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|reg_out[26]                                                                             ; clk          ; clk         ; 20.000       ; -0.480     ; 12.117     ;
; 7.431 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a2~porta_address_reg0       ; picorv32:picorv32|decoded_rs1[0]                                                                          ; clk          ; clk         ; 20.000       ; -0.480     ; 12.110     ;
; 7.437 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a28~porta_address_reg0      ; picorv32:picorv32|decoded_rs1[1]                                                                          ; clk          ; clk         ; 20.000       ; -0.482     ; 12.102     ;
; 7.448 ; altsyncram:mem_1[0][15]__3|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|reg_out[29]                                                                             ; clk          ; clk         ; 20.000       ; -0.480     ; 12.093     ;
; 7.462 ; altsyncram:mem_1[0][31]__1|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|reg_out[31]                                                                             ; clk          ; clk         ; 20.000       ; -0.484     ; 12.075     ;
; 7.470 ; altsyncram:mem_1[0][23]__2|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|decoded_rs1[3]                                                                          ; clk          ; clk         ; 20.000       ; -0.494     ; 12.057     ;
; 7.471 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a28~porta_address_reg0      ; picorv32:picorv32|decoded_rs1[3]                                                                          ; clk          ; clk         ; 20.000       ; -0.482     ; 12.068     ;
; 7.481 ; altsyncram:mem_2[0][7]__8|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0  ; picorv32:picorv32|altsyncram:cpuregs_rtl_0|altsyncram_7sd1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 20.000       ; -0.098     ; 12.489     ;
; 7.494 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a7~porta_address_reg0       ; picorv32:picorv32|reg_out[31]                                                                             ; clk          ; clk         ; 20.000       ; -0.466     ; 12.061     ;
; 7.498 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a31~porta_address_reg0      ; picorv32:picorv32|reg_out[25]                                                                             ; clk          ; clk         ; 20.000       ; -0.488     ; 12.035     ;
; 7.505 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a31~porta_address_reg0      ; picorv32:picorv32|reg_out[28]                                                                             ; clk          ; clk         ; 20.000       ; -0.488     ; 12.028     ;
; 7.507 ; altsyncram:mem_1[0][31]__1|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|reg_out[30]                                                                             ; clk          ; clk         ; 20.000       ; -0.501     ; 12.013     ;
; 7.509 ; altsyncram:mem_1[0][31]__1|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|reg_out[27]                                                                             ; clk          ; clk         ; 20.000       ; -0.487     ; 12.025     ;
; 7.523 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a31~porta_address_reg0      ; picorv32:picorv32|reg_out[24]                                                                             ; clk          ; clk         ; 20.000       ; -0.490     ; 12.008     ;
; 7.528 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a27~porta_address_reg0      ; picorv32:picorv32|decoded_rs1[2]                                                                          ; clk          ; clk         ; 20.000       ; -0.502     ; 11.991     ;
; 7.537 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a27~porta_address_reg0      ; picorv32:picorv32|decoded_rs1[4]                                                                          ; clk          ; clk         ; 20.000       ; -0.502     ; 11.982     ;
; 7.538 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[13]                                                                             ; clk          ; clk         ; 20.000       ; -0.085     ; 12.398     ;
; 7.538 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[21]                                                                             ; clk          ; clk         ; 20.000       ; -0.085     ; 12.398     ;
; 7.538 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[24]                                                                             ; clk          ; clk         ; 20.000       ; -0.085     ; 12.398     ;
; 7.539 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a7~porta_address_reg0       ; picorv32:picorv32|reg_out[30]                                                                             ; clk          ; clk         ; 20.000       ; -0.483     ; 11.999     ;
; 7.541 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a7~porta_address_reg0       ; picorv32:picorv32|reg_out[27]                                                                             ; clk          ; clk         ; 20.000       ; -0.469     ; 12.011     ;
; 7.567 ; altsyncram:mem_2[0][31]__5|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|reg_out[22]                                                                             ; clk          ; clk         ; 20.000       ; -0.505     ; 11.949     ;
; 7.567 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[26]                                                                             ; clk          ; clk         ; 20.000       ; -0.088     ; 12.366     ;
; 7.567 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[14]                                                                             ; clk          ; clk         ; 20.000       ; -0.088     ; 12.366     ;
; 7.567 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[12]                                                                             ; clk          ; clk         ; 20.000       ; -0.088     ; 12.366     ;
; 7.567 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[11]                                                                             ; clk          ; clk         ; 20.000       ; -0.088     ; 12.366     ;
; 7.567 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[9]                                                                              ; clk          ; clk         ; 20.000       ; -0.088     ; 12.366     ;
; 7.567 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[18]                                                                             ; clk          ; clk         ; 20.000       ; -0.088     ; 12.366     ;
; 7.567 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[22]                                                                             ; clk          ; clk         ; 20.000       ; -0.088     ; 12.366     ;
; 7.567 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[20]                                                                             ; clk          ; clk         ; 20.000       ; -0.088     ; 12.366     ;
; 7.567 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a27~porta_address_reg0      ; picorv32:picorv32|decoded_rs1[1]                                                                          ; clk          ; clk         ; 20.000       ; -0.502     ; 11.952     ;
; 7.581 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[8]                                                                              ; clk          ; clk         ; 20.000       ; -0.086     ; 12.354     ;
; 7.581 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[10]                                                                             ; clk          ; clk         ; 20.000       ; -0.086     ; 12.354     ;
; 7.581 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[7]                                                                              ; clk          ; clk         ; 20.000       ; -0.086     ; 12.354     ;
; 7.581 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[5]                                                                              ; clk          ; clk         ; 20.000       ; -0.086     ; 12.354     ;
; 7.581 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[6]                                                                              ; clk          ; clk         ; 20.000       ; -0.086     ; 12.354     ;
; 7.581 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[25]                                                                             ; clk          ; clk         ; 20.000       ; -0.086     ; 12.354     ;
; 7.581 ; picorv32:picorv32|reg_op1[0]                                                              ; picorv32:picorv32|decoder_trigger                                                                         ; clk          ; clk         ; 20.000       ; -0.092     ; 12.348     ;
+-------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.405 ; picorv32:picorv32|mem_addr[4]                             ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a7~porta_address_reg0      ; clk          ; clk         ; 0.000        ; 0.480      ; 1.139      ;
; 0.422 ; picorv32:picorv32|mem_wdata[24]                           ; altsyncram:mem_1[0][31]__1|altsyncram_03h1:auto_generated|ram_block1a1~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.480      ; 1.156      ;
; 0.430 ; picorv32:picorv32|mem_wdata[21]                           ; altsyncram:mem_1[0][23]__2|altsyncram_03h1:auto_generated|ram_block1a1~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.481      ; 1.165      ;
; 0.433 ; picorv32:picorv32|mem_addr[11]                            ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a5~porta_address_reg0      ; clk          ; clk         ; 0.000        ; 0.481      ; 1.168      ;
; 0.449 ; picorv32:picorv32|mem_addr[2]                             ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a6~porta_address_reg0      ; clk          ; clk         ; 0.000        ; 0.479      ; 1.182      ;
; 0.451 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[31] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[31]                                ; clk          ; clk         ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[0]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[0]                                 ; clk          ; clk         ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|running      ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|running                                     ; clk          ; clk         ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[3]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[3]                                 ; clk          ; clk         ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[4]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[4]                                 ; clk          ; clk         ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[1]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[1]                                 ; clk          ; clk         ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[2]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[2]                                 ; clk          ; clk         ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[5]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[5]                                 ; clk          ; clk         ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[6]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[6]                                 ; clk          ; clk         ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[7]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[7]                                 ; clk          ; clk         ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[8]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[8]                                 ; clk          ; clk         ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[9]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[9]                                 ; clk          ; clk         ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[10] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[10]                                ; clk          ; clk         ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[25] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[25]                                ; clk          ; clk         ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; picorv32:picorv32|mem_wdata[20]                           ; altsyncram:mem_1[0][23]__2|altsyncram_03h1:auto_generated|ram_block1a1~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.486      ; 1.191      ;
; 0.452 ; picorv32:picorv32|picorv32_pcpi_mul:pcpi_mul|mul_waiting  ; picorv32:picorv32|picorv32_pcpi_mul:pcpi_mul|mul_waiting                                 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|outsign      ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|outsign                                     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[30] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[30]                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32:picorv32|pcpi_timeout_counter[1]                 ; picorv32:picorv32|pcpi_timeout_counter[1]                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32:picorv32|pcpi_timeout_counter[3]                 ; picorv32:picorv32|pcpi_timeout_counter[3]                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32:picorv32|pcpi_timeout_counter[2]                 ; picorv32:picorv32|pcpi_timeout_counter[2]                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[11] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[11]                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[12] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[12]                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[23] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[23]                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[13] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[13]                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[16] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[16]                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[14] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[14]                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[15] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[15]                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[20] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[20]                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[17] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[17]                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[18] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[18]                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[19] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[19]                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[24] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[24]                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[21] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[21]                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[22] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[22]                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[26] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[26]                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[27] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[27]                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[29] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[29]                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[28] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[28]                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32:picorv32|mem_wdata[22]                           ; altsyncram:mem_1[0][23]__2|altsyncram_03h1:auto_generated|ram_block1a1~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.486      ; 1.192      ;
; 0.452 ; picorv32:picorv32|mem_rdata_q[26]                         ; picorv32:picorv32|mem_rdata_q[26]                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32:picorv32|mem_rdata_q[12]                         ; picorv32:picorv32|mem_rdata_q[12]                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; timer_en_storage                                          ; timer_en_storage                                                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; timer_eventmanager_storage                                ; timer_eventmanager_storage                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; timer_zero_pending                                        ; timer_zero_pending                                                                       ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; timer_update_value_storage                                ; timer_update_value_storage                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; picorv32:picorv32|irq_delay                               ; picorv32:picorv32|irq_delay                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|irq_state[0]                            ; picorv32:picorv32|irq_state[0]                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|latched_rd[0]                           ; picorv32:picorv32|latched_rd[0]                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|irq_active                              ; picorv32:picorv32|irq_active                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|mem_rdata_q[16]                         ; picorv32:picorv32|mem_rdata_q[16]                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|mem_rdata_q[20]                         ; picorv32:picorv32|mem_rdata_q[20]                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|mem_rdata_q[19]                         ; picorv32:picorv32|mem_rdata_q[19]                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|mem_rdata_q[17]                         ; picorv32:picorv32|mem_rdata_q[17]                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|mem_rdata_q[15]                         ; picorv32:picorv32|mem_rdata_q[15]                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|mem_rdata_q[18]                         ; picorv32:picorv32|mem_rdata_q[18]                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|latched_stalu                           ; picorv32:picorv32|latched_stalu                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|irq_state[1]                            ; picorv32:picorv32|irq_state[1]                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx_fifo_consume[3]                                   ; uart_tx_fifo_consume[3]                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx_fifo_consume[2]                                   ; uart_tx_fifo_consume[2]                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx_fifo_consume[1]                                   ; uart_tx_fifo_consume[1]                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx_fifo_produce[3]                                   ; uart_tx_fifo_produce[3]                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx_fifo_produce[2]                                   ; uart_tx_fifo_produce[2]                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx_fifo_produce[1]                                   ; uart_tx_fifo_produce[1]                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tx_bitcount[1]                                            ; tx_bitcount[1]                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tx_bitcount[2]                                            ; tx_bitcount[2]                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tx_bitcount[3]                                            ; tx_bitcount[3]                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tx_busy                                                   ; tx_busy                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|mem_state[1]                            ; picorv32:picorv32|mem_state[1]                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|is_beq_bne_blt_bge_bltu_bgeu            ; picorv32:picorv32|is_beq_bne_blt_bge_bltu_bgeu                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|cpu_state.cpu_state_ldmem               ; picorv32:picorv32|cpu_state.cpu_state_ldmem                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|cpu_state.cpu_state_stmem               ; picorv32:picorv32|cpu_state.cpu_state_stmem                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|cpu_state.cpu_state_ld_rs1              ; picorv32:picorv32|cpu_state.cpu_state_ld_rs1                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|mem_state[0]                            ; picorv32:picorv32|mem_state[0]                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32:picorv32|pcpi_valid                              ; picorv32:picorv32|pcpi_valid                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; soccontroller_reset_storage                               ; soccontroller_reset_storage                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx_fifo_consume[1]                                   ; uart_rx_fifo_consume[1]                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx_fifo_consume[2]                                   ; uart_rx_fifo_consume[2]                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx_fifo_consume[3]                                   ; uart_rx_fifo_consume[3]                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx_fifo_readable                                     ; uart_rx_fifo_readable                                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx_pending                                           ; uart_rx_pending                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx_pending                                           ; uart_tx_pending                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; state                                                     ; state                                                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx_fifo_readable                                     ; uart_tx_fifo_readable                                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx_fifo_produce[3]                                   ; uart_rx_fifo_produce[3]                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx_fifo_produce[2]                                   ; uart_rx_fifo_produce[2]                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx_fifo_produce[1]                                   ; uart_rx_fifo_produce[1]                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rx_busy                                                   ; rx_busy                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; picorv32:picorv32|mem_do_rdata                            ; picorv32:picorv32|mem_do_rdata                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; picorv32:picorv32|reg_op1[0]                              ; picorv32:picorv32|reg_op1[0]                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; picorv32:picorv32|latched_is_lb                           ; picorv32:picorv32|latched_is_lb                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; picorv32:picorv32|latched_is_lh                           ; picorv32:picorv32|latched_is_lh                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; picorv32:picorv32|mem_do_wdata                            ; picorv32:picorv32|mem_do_wdata                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial_tx~reg0                                            ; serial_tx~reg0                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_reg[7]                                                 ; tx_reg[7]                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
+-------+-----------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 35.068 ns




+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 79.27 MHz ; 79.27 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 7.385 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.378 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; clk   ; 9.594 ; 0.000                            ;
+-------+-------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.385 ; altsyncram:mem_1[0][7]__4|altsyncram_03h1:auto_generated|ram_block1a1~portb_address_reg0  ; picorv32:picorv32|decoded_rs1[0]                                                                          ; clk          ; clk         ; 20.000       ; -0.422     ; 12.215     ;
; 7.492 ; altsyncram:mem_2[0][31]__5|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|decoded_rs1[0]                                                                          ; clk          ; clk         ; 20.000       ; -0.438     ; 12.092     ;
; 7.495 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a25~porta_address_reg0      ; picorv32:picorv32|decoded_rs1[0]                                                                          ; clk          ; clk         ; 20.000       ; -0.433     ; 12.094     ;
; 7.615 ; altsyncram:mem_2[0][7]__8|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0  ; picorv32:picorv32|decoded_rs1[0]                                                                          ; clk          ; clk         ; 20.000       ; -0.436     ; 11.971     ;
; 7.708 ; altsyncram:mem_1[0][7]__4|altsyncram_03h1:auto_generated|ram_block1a1~portb_address_reg0  ; picorv32:picorv32|decoded_rs1[2]                                                                          ; clk          ; clk         ; 20.000       ; -0.422     ; 11.892     ;
; 7.711 ; altsyncram:mem_1[0][7]__4|altsyncram_03h1:auto_generated|ram_block1a1~portb_address_reg0  ; picorv32:picorv32|decoded_rs1[4]                                                                          ; clk          ; clk         ; 20.000       ; -0.422     ; 11.889     ;
; 7.732 ; altsyncram:mem_1[0][15]__3|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|decoded_rs1[0]                                                                          ; clk          ; clk         ; 20.000       ; -0.434     ; 11.856     ;
; 7.737 ; altsyncram:mem_1[0][7]__4|altsyncram_03h1:auto_generated|ram_block1a1~portb_address_reg0  ; picorv32:picorv32|decoded_rs1[1]                                                                          ; clk          ; clk         ; 20.000       ; -0.422     ; 11.863     ;
; 7.776 ; altsyncram:mem_1[0][7]__4|altsyncram_03h1:auto_generated|ram_block1a1~portb_address_reg0  ; picorv32:picorv32|decoded_rs1[3]                                                                          ; clk          ; clk         ; 20.000       ; -0.422     ; 11.824     ;
; 7.785 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a28~porta_address_reg0      ; picorv32:picorv32|reg_out[12]                                                                             ; clk          ; clk         ; 20.000       ; -0.434     ; 11.803     ;
; 7.815 ; altsyncram:mem_2[0][31]__5|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|decoded_rs1[2]                                                                          ; clk          ; clk         ; 20.000       ; -0.438     ; 11.769     ;
; 7.818 ; altsyncram:mem_2[0][31]__5|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|decoded_rs1[4]                                                                          ; clk          ; clk         ; 20.000       ; -0.438     ; 11.766     ;
; 7.818 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a25~porta_address_reg0      ; picorv32:picorv32|decoded_rs1[2]                                                                          ; clk          ; clk         ; 20.000       ; -0.433     ; 11.771     ;
; 7.821 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a25~porta_address_reg0      ; picorv32:picorv32|decoded_rs1[4]                                                                          ; clk          ; clk         ; 20.000       ; -0.433     ; 11.768     ;
; 7.831 ; altsyncram:mem_2[0][31]__5|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|reg_out[31]                                                                             ; clk          ; clk         ; 20.000       ; -0.429     ; 11.762     ;
; 7.838 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a28~porta_address_reg0      ; picorv32:picorv32|reg_out[4]                                                                              ; clk          ; clk         ; 20.000       ; -0.430     ; 11.754     ;
; 7.841 ; altsyncram:mem_1[0][7]__4|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0  ; picorv32:picorv32|decoded_rs1[0]                                                                          ; clk          ; clk         ; 20.000       ; -0.434     ; 11.747     ;
; 7.844 ; altsyncram:mem_2[0][31]__5|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|decoded_rs1[1]                                                                          ; clk          ; clk         ; 20.000       ; -0.438     ; 11.740     ;
; 7.847 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a25~porta_address_reg0      ; picorv32:picorv32|decoded_rs1[1]                                                                          ; clk          ; clk         ; 20.000       ; -0.433     ; 11.742     ;
; 7.853 ; altsyncram:mem_2[0][31]__5|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|reg_out[30]                                                                             ; clk          ; clk         ; 20.000       ; -0.445     ; 11.724     ;
; 7.873 ; altsyncram:mem_2[0][31]__5|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|reg_out[27]                                                                             ; clk          ; clk         ; 20.000       ; -0.431     ; 11.718     ;
; 7.883 ; altsyncram:mem_2[0][31]__5|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|decoded_rs1[3]                                                                          ; clk          ; clk         ; 20.000       ; -0.438     ; 11.701     ;
; 7.886 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a25~porta_address_reg0      ; picorv32:picorv32|decoded_rs1[3]                                                                          ; clk          ; clk         ; 20.000       ; -0.433     ; 11.703     ;
; 7.920 ; altsyncram:mem_1[0][15]__3|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|reg_out[14]                                                                             ; clk          ; clk         ; 20.000       ; -0.423     ; 11.679     ;
; 7.931 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a28~porta_address_reg0      ; picorv32:picorv32|decoded_rs1[0]                                                                          ; clk          ; clk         ; 20.000       ; -0.428     ; 11.663     ;
; 7.938 ; altsyncram:mem_2[0][7]__8|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0  ; picorv32:picorv32|decoded_rs1[2]                                                                          ; clk          ; clk         ; 20.000       ; -0.436     ; 11.648     ;
; 7.940 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a27~porta_address_reg0      ; picorv32:picorv32|decoded_rs1[0]                                                                          ; clk          ; clk         ; 20.000       ; -0.443     ; 11.639     ;
; 7.941 ; altsyncram:mem_2[0][7]__8|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0  ; picorv32:picorv32|decoded_rs1[4]                                                                          ; clk          ; clk         ; 20.000       ; -0.436     ; 11.645     ;
; 7.967 ; altsyncram:mem_2[0][7]__8|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0  ; picorv32:picorv32|decoded_rs1[1]                                                                          ; clk          ; clk         ; 20.000       ; -0.436     ; 11.619     ;
; 7.991 ; altsyncram:mem_1[0][7]__4|altsyncram_03h1:auto_generated|ram_block1a1~portb_address_reg0  ; picorv32:picorv32|decoded_rs1[5]                                                                          ; clk          ; clk         ; 20.000       ; -0.422     ; 11.609     ;
; 7.992 ; picorv32:picorv32|reg_op2[0]                                                              ; picorv32:picorv32|decoder_trigger                                                                         ; clk          ; clk         ; 20.000       ; -0.085     ; 11.945     ;
; 8.002 ; altsyncram:mem_1[0][15]__3|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|reg_out[31]                                                                             ; clk          ; clk         ; 20.000       ; -0.425     ; 11.595     ;
; 8.006 ; altsyncram:mem_2[0][31]__5|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|reg_out[25]                                                                             ; clk          ; clk         ; 20.000       ; -0.429     ; 11.587     ;
; 8.006 ; altsyncram:mem_2[0][7]__8|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0  ; picorv32:picorv32|decoded_rs1[3]                                                                          ; clk          ; clk         ; 20.000       ; -0.436     ; 11.580     ;
; 8.012 ; altsyncram:mem_2[0][31]__5|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|reg_out[28]                                                                             ; clk          ; clk         ; 20.000       ; -0.429     ; 11.581     ;
; 8.024 ; altsyncram:mem_1[0][15]__3|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|reg_out[30]                                                                             ; clk          ; clk         ; 20.000       ; -0.441     ; 11.557     ;
; 8.033 ; altsyncram:mem_2[0][31]__5|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|reg_out[24]                                                                             ; clk          ; clk         ; 20.000       ; -0.429     ; 11.560     ;
; 8.037 ; altsyncram:mem_1[0][7]__4|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0  ; picorv32:picorv32|decoded_rs1[5]                                                                          ; clk          ; clk         ; 20.000       ; -0.434     ; 11.551     ;
; 8.044 ; altsyncram:mem_1[0][15]__3|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|reg_out[27]                                                                             ; clk          ; clk         ; 20.000       ; -0.427     ; 11.551     ;
; 8.073 ; altsyncram:mem_1[0][7]__4|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0  ; picorv32:picorv32|decoded_rs1[2]                                                                          ; clk          ; clk         ; 20.000       ; -0.434     ; 11.515     ;
; 8.074 ; altsyncram:mem_1[0][7]__4|altsyncram_03h1:auto_generated|ram_block1a1~portb_address_reg0  ; picorv32:picorv32|altsyncram:cpuregs_rtl_0|altsyncram_7sd1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 20.000       ; -0.068     ; 11.917     ;
; 8.086 ; altsyncram:mem_1[0][7]__4|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0  ; picorv32:picorv32|decoded_rs1[4]                                                                          ; clk          ; clk         ; 20.000       ; -0.434     ; 11.502     ;
; 8.098 ; altsyncram:mem_2[0][31]__5|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|decoded_rs1[5]                                                                          ; clk          ; clk         ; 20.000       ; -0.438     ; 11.486     ;
; 8.101 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a25~porta_address_reg0      ; picorv32:picorv32|decoded_rs1[5]                                                                          ; clk          ; clk         ; 20.000       ; -0.433     ; 11.488     ;
; 8.108 ; altsyncram:mem_1[0][7]__4|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0  ; picorv32:picorv32|decoded_rs1[1]                                                                          ; clk          ; clk         ; 20.000       ; -0.434     ; 11.480     ;
; 8.111 ; altsyncram:mem_2[0][31]__5|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|reg_out[26]                                                                             ; clk          ; clk         ; 20.000       ; -0.429     ; 11.482     ;
; 8.117 ; altsyncram:mem_1[0][31]__1|altsyncram_03h1:auto_generated|ram_block1a1~portb_address_reg0 ; picorv32:picorv32|decoded_rs1[0]                                                                          ; clk          ; clk         ; 20.000       ; -0.438     ; 11.467     ;
; 8.128 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a29~porta_address_reg0      ; picorv32:picorv32|decoded_rs1[0]                                                                          ; clk          ; clk         ; 20.000       ; -0.440     ; 11.454     ;
; 8.138 ; altsyncram:mem_1[0][7]__4|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0  ; picorv32:picorv32|decoded_rs1[3]                                                                          ; clk          ; clk         ; 20.000       ; -0.434     ; 11.450     ;
; 8.162 ; altsyncram:mem_1[0][7]__4|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0  ; picorv32:picorv32|reg_out[4]                                                                              ; clk          ; clk         ; 20.000       ; -0.436     ; 11.424     ;
; 8.171 ; altsyncram:mem_2[0][31]__5|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|reg_out[29]                                                                             ; clk          ; clk         ; 20.000       ; -0.429     ; 11.422     ;
; 8.177 ; altsyncram:mem_1[0][15]__3|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|reg_out[25]                                                                             ; clk          ; clk         ; 20.000       ; -0.425     ; 11.420     ;
; 8.181 ; altsyncram:mem_2[0][31]__5|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|altsyncram:cpuregs_rtl_0|altsyncram_7sd1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 20.000       ; -0.084     ; 11.794     ;
; 8.183 ; altsyncram:mem_1[0][15]__3|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|reg_out[28]                                                                             ; clk          ; clk         ; 20.000       ; -0.425     ; 11.414     ;
; 8.184 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a25~porta_address_reg0      ; picorv32:picorv32|altsyncram:cpuregs_rtl_0|altsyncram_7sd1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 20.000       ; -0.079     ; 11.796     ;
; 8.195 ; altsyncram:mem_1[0][23]__2|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|decoded_rs1[3]                                                                          ; clk          ; clk         ; 20.000       ; -0.434     ; 11.393     ;
; 8.202 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[13]                                                                             ; clk          ; clk         ; 20.000       ; -0.075     ; 11.745     ;
; 8.202 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[21]                                                                             ; clk          ; clk         ; 20.000       ; -0.075     ; 11.745     ;
; 8.202 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[24]                                                                             ; clk          ; clk         ; 20.000       ; -0.075     ; 11.745     ;
; 8.204 ; altsyncram:mem_1[0][15]__3|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|reg_out[24]                                                                             ; clk          ; clk         ; 20.000       ; -0.425     ; 11.393     ;
; 8.221 ; altsyncram:mem_2[0][7]__8|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0  ; picorv32:picorv32|decoded_rs1[5]                                                                          ; clk          ; clk         ; 20.000       ; -0.436     ; 11.365     ;
; 8.229 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a31~porta_address_reg0      ; picorv32:picorv32|reg_out[31]                                                                             ; clk          ; clk         ; 20.000       ; -0.433     ; 11.360     ;
; 8.230 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[26]                                                                             ; clk          ; clk         ; 20.000       ; -0.079     ; 11.713     ;
; 8.230 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[14]                                                                             ; clk          ; clk         ; 20.000       ; -0.079     ; 11.713     ;
; 8.230 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[12]                                                                             ; clk          ; clk         ; 20.000       ; -0.079     ; 11.713     ;
; 8.230 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[11]                                                                             ; clk          ; clk         ; 20.000       ; -0.079     ; 11.713     ;
; 8.230 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[9]                                                                              ; clk          ; clk         ; 20.000       ; -0.079     ; 11.713     ;
; 8.230 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[18]                                                                             ; clk          ; clk         ; 20.000       ; -0.079     ; 11.713     ;
; 8.230 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[22]                                                                             ; clk          ; clk         ; 20.000       ; -0.079     ; 11.713     ;
; 8.230 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[20]                                                                             ; clk          ; clk         ; 20.000       ; -0.079     ; 11.713     ;
; 8.244 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[8]                                                                              ; clk          ; clk         ; 20.000       ; -0.076     ; 11.702     ;
; 8.244 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[10]                                                                             ; clk          ; clk         ; 20.000       ; -0.076     ; 11.702     ;
; 8.244 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[7]                                                                              ; clk          ; clk         ; 20.000       ; -0.076     ; 11.702     ;
; 8.244 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[5]                                                                              ; clk          ; clk         ; 20.000       ; -0.076     ; 11.702     ;
; 8.244 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[6]                                                                              ; clk          ; clk         ; 20.000       ; -0.076     ; 11.702     ;
; 8.244 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[25]                                                                             ; clk          ; clk         ; 20.000       ; -0.076     ; 11.702     ;
; 8.251 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a31~porta_address_reg0      ; picorv32:picorv32|reg_out[30]                                                                             ; clk          ; clk         ; 20.000       ; -0.449     ; 11.322     ;
; 8.254 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a28~porta_address_reg0      ; picorv32:picorv32|decoded_rs1[2]                                                                          ; clk          ; clk         ; 20.000       ; -0.428     ; 11.340     ;
; 8.257 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[15]                                                                             ; clk          ; clk         ; 20.000       ; -0.101     ; 11.664     ;
; 8.257 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[19]                                                                             ; clk          ; clk         ; 20.000       ; -0.101     ; 11.664     ;
; 8.257 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[23]                                                                             ; clk          ; clk         ; 20.000       ; -0.101     ; 11.664     ;
; 8.257 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[16]                                                                             ; clk          ; clk         ; 20.000       ; -0.101     ; 11.664     ;
; 8.257 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[17]                                                                             ; clk          ; clk         ; 20.000       ; -0.101     ; 11.664     ;
; 8.257 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a28~porta_address_reg0      ; picorv32:picorv32|decoded_rs1[4]                                                                          ; clk          ; clk         ; 20.000       ; -0.428     ; 11.337     ;
; 8.263 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a27~porta_address_reg0      ; picorv32:picorv32|decoded_rs1[2]                                                                          ; clk          ; clk         ; 20.000       ; -0.443     ; 11.316     ;
; 8.266 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a27~porta_address_reg0      ; picorv32:picorv32|decoded_rs1[4]                                                                          ; clk          ; clk         ; 20.000       ; -0.443     ; 11.313     ;
; 8.271 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a31~porta_address_reg0      ; picorv32:picorv32|reg_out[27]                                                                             ; clk          ; clk         ; 20.000       ; -0.435     ; 11.316     ;
; 8.282 ; altsyncram:mem_1[0][15]__3|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|reg_out[26]                                                                             ; clk          ; clk         ; 20.000       ; -0.425     ; 11.315     ;
; 8.283 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a28~porta_address_reg0      ; picorv32:picorv32|decoded_rs1[1]                                                                          ; clk          ; clk         ; 20.000       ; -0.428     ; 11.311     ;
; 8.292 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a27~porta_address_reg0      ; picorv32:picorv32|decoded_rs1[1]                                                                          ; clk          ; clk         ; 20.000       ; -0.443     ; 11.287     ;
; 8.304 ; altsyncram:mem_2[0][7]__8|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0  ; picorv32:picorv32|altsyncram:cpuregs_rtl_0|altsyncram_7sd1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 20.000       ; -0.082     ; 11.673     ;
; 8.305 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a2~porta_address_reg0       ; picorv32:picorv32|decoded_rs1[0]                                                                          ; clk          ; clk         ; 20.000       ; -0.424     ; 11.293     ;
; 8.306 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[27]                                                                             ; clk          ; clk         ; 20.000       ; -0.098     ; 11.618     ;
; 8.322 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a7~porta_address_reg0       ; picorv32:picorv32|reg_out[31]                                                                             ; clk          ; clk         ; 20.000       ; -0.415     ; 11.285     ;
; 8.322 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a28~porta_address_reg0      ; picorv32:picorv32|decoded_rs1[3]                                                                          ; clk          ; clk         ; 20.000       ; -0.428     ; 11.272     ;
; 8.331 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a27~porta_address_reg0      ; picorv32:picorv32|decoded_rs1[3]                                                                          ; clk          ; clk         ; 20.000       ; -0.443     ; 11.248     ;
; 8.342 ; altsyncram:mem_1[0][15]__3|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|reg_out[29]                                                                             ; clk          ; clk         ; 20.000       ; -0.425     ; 11.255     ;
; 8.344 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a7~porta_address_reg0       ; picorv32:picorv32|reg_out[30]                                                                             ; clk          ; clk         ; 20.000       ; -0.431     ; 11.247     ;
; 8.349 ; count[14]                                                                                 ; picorv32:picorv32|decoded_rs1[0]                                                                          ; clk          ; clk         ; 20.000       ; -0.095     ; 11.578     ;
; 8.355 ; altsyncram:mem_1[0][31]__1|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|reg_out[31]                                                                             ; clk          ; clk         ; 20.000       ; -0.427     ; 11.240     ;
+-------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.378 ; picorv32:picorv32|mem_addr[4]                             ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a7~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.426      ; 1.034      ;
; 0.400 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[31] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[31]                           ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[0]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[0]                            ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|running      ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|running                                ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[1]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[1]                            ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[11] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[11]                           ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[5]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[5]                            ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[6]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[6]                            ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[7]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[7]                            ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[10] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[10]                           ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[12] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[12]                           ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[23] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[23]                           ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[13] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[13]                           ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[16] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[16]                           ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[14] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[14]                           ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[15] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[15]                           ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[20] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[20]                           ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[17] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[17]                           ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[18] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[18]                           ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[19] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[19]                           ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[24] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[24]                           ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[21] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[21]                           ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[22] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[22]                           ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[25] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[25]                           ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; tx_bitcount[1]                                            ; tx_bitcount[1]                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tx_bitcount[2]                                            ; tx_bitcount[2]                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tx_bitcount[3]                                            ; tx_bitcount[3]                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tx_busy                                                   ; tx_busy                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|cpu_state.cpu_state_ld_rs1              ; picorv32:picorv32|cpu_state.cpu_state_ld_rs1                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|mem_rdata_q[12]                         ; picorv32:picorv32|mem_rdata_q[12]                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; timer_en_storage                                          ; timer_en_storage                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; timer_eventmanager_storage                                ; timer_eventmanager_storage                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; timer_zero_pending                                        ; timer_zero_pending                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; timer_update_value_storage                                ; timer_update_value_storage                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|mem_do_rdata                            ; picorv32:picorv32|mem_do_rdata                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|reg_op1[0]                              ; picorv32:picorv32|reg_op1[0]                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|mem_do_wdata                            ; picorv32:picorv32|mem_do_wdata                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|picorv32_pcpi_mul:pcpi_mul|mul_waiting  ; picorv32:picorv32|picorv32_pcpi_mul:pcpi_mul|mul_waiting                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|irq_delay                               ; picorv32:picorv32|irq_delay                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|latched_rd[0]                           ; picorv32:picorv32|latched_rd[0]                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|irq_active                              ; picorv32:picorv32|irq_active                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|outsign      ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|outsign                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[30] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[30]                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|pcpi_timeout_counter[1]                 ; picorv32:picorv32|pcpi_timeout_counter[1]                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|pcpi_timeout_counter[3]                 ; picorv32:picorv32|pcpi_timeout_counter[3]                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|pcpi_timeout_counter[2]                 ; picorv32:picorv32|pcpi_timeout_counter[2]                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[3]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[3]                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[4]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[4]                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[2]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[2]                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[8]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[8]                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[9]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[9]                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[26] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[26]                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[27] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[27]                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[29] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[29]                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[28] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[28]                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|mem_rdata_q[16]                         ; picorv32:picorv32|mem_rdata_q[16]                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|mem_rdata_q[20]                         ; picorv32:picorv32|mem_rdata_q[20]                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|mem_rdata_q[19]                         ; picorv32:picorv32|mem_rdata_q[19]                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|mem_rdata_q[17]                         ; picorv32:picorv32|mem_rdata_q[17]                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|mem_rdata_q[15]                         ; picorv32:picorv32|mem_rdata_q[15]                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|mem_rdata_q[18]                         ; picorv32:picorv32|mem_rdata_q[18]                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32:picorv32|mem_rdata_q[26]                         ; picorv32:picorv32|mem_rdata_q[26]                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; serial_tx~reg0                                            ; serial_tx~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_reg[7]                                                 ; tx_reg[7]                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_tx_fifo_consume[3]                                   ; uart_tx_fifo_consume[3]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_tx_fifo_consume[2]                                   ; uart_tx_fifo_consume[2]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_tx_fifo_consume[1]                                   ; uart_tx_fifo_consume[1]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_tx_fifo_produce[3]                                   ; uart_tx_fifo_produce[3]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_tx_fifo_produce[2]                                   ; uart_tx_fifo_produce[2]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_tx_fifo_produce[1]                                   ; uart_tx_fifo_produce[1]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32:picorv32|mem_state[1]                            ; picorv32:picorv32|mem_state[1]                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32:picorv32|is_beq_bne_blt_bge_bltu_bgeu            ; picorv32:picorv32|is_beq_bne_blt_bge_bltu_bgeu                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32:picorv32|cpu_state.cpu_state_ldmem               ; picorv32:picorv32|cpu_state.cpu_state_ldmem                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32:picorv32|cpu_state.cpu_state_stmem               ; picorv32:picorv32|cpu_state.cpu_state_stmem                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32:picorv32|mem_state[0]                            ; picorv32:picorv32|mem_state[0]                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32:picorv32|pcpi_valid                              ; picorv32:picorv32|pcpi_valid                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32:picorv32|mem_rdata_q[0]                          ; picorv32:picorv32|mem_rdata_q[0]                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32:picorv32|mem_rdata_q[1]                          ; picorv32:picorv32|mem_rdata_q[1]                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32:picorv32|mem_rdata_q[27]                         ; picorv32:picorv32|mem_rdata_q[27]                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32:picorv32|mem_rdata_q[4]                          ; picorv32:picorv32|mem_rdata_q[4]                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32:picorv32|mem_rdata_q[6]                          ; picorv32:picorv32|mem_rdata_q[6]                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32:picorv32|mem_rdata_q[3]                          ; picorv32:picorv32|mem_rdata_q[3]                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32:picorv32|mem_rdata_q[2]                          ; picorv32:picorv32|mem_rdata_q[2]                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soccontroller_reset_storage                               ; soccontroller_reset_storage                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx_fifo_consume[1]                                   ; uart_rx_fifo_consume[1]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx_fifo_consume[2]                                   ; uart_rx_fifo_consume[2]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx_fifo_consume[3]                                   ; uart_rx_fifo_consume[3]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx_fifo_readable                                     ; uart_rx_fifo_readable                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx_pending                                           ; uart_rx_pending                                                                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_tx_pending                                           ; uart_tx_pending                                                                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; state                                                     ; state                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_tx_fifo_readable                                     ; uart_tx_fifo_readable                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx_fifo_produce[3]                                   ; uart_rx_fifo_produce[3]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx_fifo_produce[2]                                   ; uart_rx_fifo_produce[2]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx_fifo_produce[1]                                   ; uart_rx_fifo_produce[1]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rx_busy                                                   ; rx_busy                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32:picorv32|latched_is_lb                           ; picorv32:picorv32|latched_is_lb                                                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32:picorv32|latched_is_lh                           ; picorv32:picorv32|latched_is_lh                                                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32:picorv32|irq_state[0]                            ; picorv32:picorv32|irq_state[0]                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32:picorv32|latched_stalu                           ; picorv32:picorv32|latched_stalu                                                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 35.349 ns




+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; 14.248 ; 0.000             ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.128 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; clk   ; 9.198 ; 0.000                            ;
+-------+-------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.248 ; picorv32:picorv32|reg_op2[0]                                                              ; picorv32:picorv32|decoder_trigger                                                                         ; clk          ; clk         ; 20.000       ; -0.044     ; 5.715      ;
; 14.280 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a25~porta_address_reg0      ; picorv32:picorv32|decoded_rs1[0]                                                                          ; clk          ; clk         ; 20.000       ; -0.228     ; 5.499      ;
; 14.288 ; altsyncram:mem_2[0][31]__5|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|decoded_rs1[0]                                                                          ; clk          ; clk         ; 20.000       ; -0.235     ; 5.484      ;
; 14.302 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a28~porta_address_reg0      ; picorv32:picorv32|reg_out[12]                                                                             ; clk          ; clk         ; 20.000       ; -0.235     ; 5.470      ;
; 14.311 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a28~porta_address_reg0      ; picorv32:picorv32|reg_out[4]                                                                              ; clk          ; clk         ; 20.000       ; -0.231     ; 5.465      ;
; 14.351 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[13]                                                                             ; clk          ; clk         ; 20.000       ; -0.043     ; 5.613      ;
; 14.351 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[21]                                                                             ; clk          ; clk         ; 20.000       ; -0.043     ; 5.613      ;
; 14.351 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[24]                                                                             ; clk          ; clk         ; 20.000       ; -0.043     ; 5.613      ;
; 14.354 ; altsyncram:mem_1[0][15]__3|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|reg_out[14]                                                                             ; clk          ; clk         ; 20.000       ; -0.229     ; 5.424      ;
; 14.372 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[8]                                                                              ; clk          ; clk         ; 20.000       ; -0.045     ; 5.590      ;
; 14.372 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[10]                                                                             ; clk          ; clk         ; 20.000       ; -0.045     ; 5.590      ;
; 14.372 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[7]                                                                              ; clk          ; clk         ; 20.000       ; -0.045     ; 5.590      ;
; 14.372 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[5]                                                                              ; clk          ; clk         ; 20.000       ; -0.045     ; 5.590      ;
; 14.372 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[6]                                                                              ; clk          ; clk         ; 20.000       ; -0.045     ; 5.590      ;
; 14.372 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[25]                                                                             ; clk          ; clk         ; 20.000       ; -0.045     ; 5.590      ;
; 14.373 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[26]                                                                             ; clk          ; clk         ; 20.000       ; -0.046     ; 5.588      ;
; 14.373 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[14]                                                                             ; clk          ; clk         ; 20.000       ; -0.046     ; 5.588      ;
; 14.373 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[12]                                                                             ; clk          ; clk         ; 20.000       ; -0.046     ; 5.588      ;
; 14.373 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[11]                                                                             ; clk          ; clk         ; 20.000       ; -0.046     ; 5.588      ;
; 14.373 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[9]                                                                              ; clk          ; clk         ; 20.000       ; -0.046     ; 5.588      ;
; 14.373 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[18]                                                                             ; clk          ; clk         ; 20.000       ; -0.046     ; 5.588      ;
; 14.373 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[22]                                                                             ; clk          ; clk         ; 20.000       ; -0.046     ; 5.588      ;
; 14.373 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[20]                                                                             ; clk          ; clk         ; 20.000       ; -0.046     ; 5.588      ;
; 14.388 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a25~porta_address_reg0      ; picorv32:picorv32|decoded_rs1[4]                                                                          ; clk          ; clk         ; 20.000       ; -0.228     ; 5.391      ;
; 14.396 ; altsyncram:mem_2[0][31]__5|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|decoded_rs1[4]                                                                          ; clk          ; clk         ; 20.000       ; -0.235     ; 5.376      ;
; 14.404 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a25~porta_address_reg0      ; picorv32:picorv32|decoded_rs1[1]                                                                          ; clk          ; clk         ; 20.000       ; -0.228     ; 5.375      ;
; 14.407 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[15]                                                                             ; clk          ; clk         ; 20.000       ; -0.058     ; 5.542      ;
; 14.407 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[19]                                                                             ; clk          ; clk         ; 20.000       ; -0.058     ; 5.542      ;
; 14.407 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[23]                                                                             ; clk          ; clk         ; 20.000       ; -0.058     ; 5.542      ;
; 14.407 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[16]                                                                             ; clk          ; clk         ; 20.000       ; -0.058     ; 5.542      ;
; 14.407 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[17]                                                                             ; clk          ; clk         ; 20.000       ; -0.058     ; 5.542      ;
; 14.412 ; altsyncram:mem_2[0][31]__5|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|decoded_rs1[1]                                                                          ; clk          ; clk         ; 20.000       ; -0.235     ; 5.360      ;
; 14.413 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a25~porta_address_reg0      ; picorv32:picorv32|decoded_rs1[2]                                                                          ; clk          ; clk         ; 20.000       ; -0.228     ; 5.366      ;
; 14.417 ; altsyncram:mem_1[0][7]__4|altsyncram_03h1:auto_generated|ram_block1a1~portb_address_reg0  ; picorv32:picorv32|decoded_rs1[0]                                                                          ; clk          ; clk         ; 20.000       ; -0.227     ; 5.363      ;
; 14.417 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a25~porta_address_reg0      ; picorv32:picorv32|decoded_rs1[3]                                                                          ; clk          ; clk         ; 20.000       ; -0.228     ; 5.362      ;
; 14.419 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[27]                                                                             ; clk          ; clk         ; 20.000       ; -0.054     ; 5.534      ;
; 14.421 ; altsyncram:mem_2[0][31]__5|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|decoded_rs1[2]                                                                          ; clk          ; clk         ; 20.000       ; -0.235     ; 5.351      ;
; 14.425 ; altsyncram:mem_2[0][31]__5|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|decoded_rs1[3]                                                                          ; clk          ; clk         ; 20.000       ; -0.235     ; 5.347      ;
; 14.468 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a25~porta_address_reg0      ; picorv32:picorv32|decoded_rs1[5]                                                                          ; clk          ; clk         ; 20.000       ; -0.228     ; 5.311      ;
; 14.476 ; altsyncram:mem_2[0][31]__5|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|decoded_rs1[5]                                                                          ; clk          ; clk         ; 20.000       ; -0.235     ; 5.296      ;
; 14.480 ; picorv32:picorv32|reg_op1[0]                                                              ; picorv32:picorv32|decoder_trigger                                                                         ; clk          ; clk         ; 20.000       ; -0.040     ; 5.487      ;
; 14.482 ; count[8]                                                                                  ; picorv32:picorv32|reg_op1[13]                                                                             ; clk          ; clk         ; 20.000       ; -0.044     ; 5.481      ;
; 14.482 ; count[8]                                                                                  ; picorv32:picorv32|reg_op1[21]                                                                             ; clk          ; clk         ; 20.000       ; -0.044     ; 5.481      ;
; 14.482 ; count[8]                                                                                  ; picorv32:picorv32|reg_op1[24]                                                                             ; clk          ; clk         ; 20.000       ; -0.044     ; 5.481      ;
; 14.487 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a28~porta_address_reg0      ; picorv32:picorv32|decoded_rs1[0]                                                                          ; clk          ; clk         ; 20.000       ; -0.229     ; 5.291      ;
; 14.490 ; picorv32:picorv32|reg_op2[1]                                                              ; picorv32:picorv32|decoder_trigger                                                                         ; clk          ; clk         ; 20.000       ; -0.040     ; 5.477      ;
; 14.498 ; altsyncram:mem_2[0][31]__5|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|reg_out[31]                                                                             ; clk          ; clk         ; 20.000       ; -0.232     ; 5.277      ;
; 14.499 ; altsyncram:mem_2[0][31]__5|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|reg_out[27]                                                                             ; clk          ; clk         ; 20.000       ; -0.235     ; 5.273      ;
; 14.503 ; count[8]                                                                                  ; picorv32:picorv32|reg_op1[8]                                                                              ; clk          ; clk         ; 20.000       ; -0.046     ; 5.458      ;
; 14.503 ; count[8]                                                                                  ; picorv32:picorv32|reg_op1[10]                                                                             ; clk          ; clk         ; 20.000       ; -0.046     ; 5.458      ;
; 14.503 ; count[8]                                                                                  ; picorv32:picorv32|reg_op1[7]                                                                              ; clk          ; clk         ; 20.000       ; -0.046     ; 5.458      ;
; 14.503 ; count[8]                                                                                  ; picorv32:picorv32|reg_op1[5]                                                                              ; clk          ; clk         ; 20.000       ; -0.046     ; 5.458      ;
; 14.503 ; count[8]                                                                                  ; picorv32:picorv32|reg_op1[6]                                                                              ; clk          ; clk         ; 20.000       ; -0.046     ; 5.458      ;
; 14.503 ; count[8]                                                                                  ; picorv32:picorv32|reg_op1[25]                                                                             ; clk          ; clk         ; 20.000       ; -0.046     ; 5.458      ;
; 14.504 ; count[8]                                                                                  ; picorv32:picorv32|reg_op1[26]                                                                             ; clk          ; clk         ; 20.000       ; -0.047     ; 5.456      ;
; 14.504 ; count[8]                                                                                  ; picorv32:picorv32|reg_op1[14]                                                                             ; clk          ; clk         ; 20.000       ; -0.047     ; 5.456      ;
; 14.504 ; count[8]                                                                                  ; picorv32:picorv32|reg_op1[12]                                                                             ; clk          ; clk         ; 20.000       ; -0.047     ; 5.456      ;
; 14.504 ; count[8]                                                                                  ; picorv32:picorv32|reg_op1[11]                                                                             ; clk          ; clk         ; 20.000       ; -0.047     ; 5.456      ;
; 14.504 ; count[8]                                                                                  ; picorv32:picorv32|reg_op1[9]                                                                              ; clk          ; clk         ; 20.000       ; -0.047     ; 5.456      ;
; 14.504 ; count[8]                                                                                  ; picorv32:picorv32|reg_op1[18]                                                                             ; clk          ; clk         ; 20.000       ; -0.047     ; 5.456      ;
; 14.504 ; count[8]                                                                                  ; picorv32:picorv32|reg_op1[22]                                                                             ; clk          ; clk         ; 20.000       ; -0.047     ; 5.456      ;
; 14.504 ; count[8]                                                                                  ; picorv32:picorv32|reg_op1[20]                                                                             ; clk          ; clk         ; 20.000       ; -0.047     ; 5.456      ;
; 14.505 ; altsyncram:mem_2[0][31]__5|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|reg_out[30]                                                                             ; clk          ; clk         ; 20.000       ; -0.243     ; 5.259      ;
; 14.519 ; altsyncram:mem_1[0][15]__3|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|decoded_rs1[0]                                                                          ; clk          ; clk         ; 20.000       ; -0.230     ; 5.258      ;
; 14.524 ; altsyncram:mem_2[0][7]__8|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0  ; picorv32:picorv32|decoded_rs1[0]                                                                          ; clk          ; clk         ; 20.000       ; -0.233     ; 5.250      ;
; 14.525 ; altsyncram:mem_1[0][7]__4|altsyncram_03h1:auto_generated|ram_block1a1~portb_address_reg0  ; picorv32:picorv32|decoded_rs1[4]                                                                          ; clk          ; clk         ; 20.000       ; -0.227     ; 5.255      ;
; 14.538 ; count[8]                                                                                  ; picorv32:picorv32|reg_op1[15]                                                                             ; clk          ; clk         ; 20.000       ; -0.059     ; 5.410      ;
; 14.538 ; count[8]                                                                                  ; picorv32:picorv32|reg_op1[19]                                                                             ; clk          ; clk         ; 20.000       ; -0.059     ; 5.410      ;
; 14.538 ; count[8]                                                                                  ; picorv32:picorv32|reg_op1[23]                                                                             ; clk          ; clk         ; 20.000       ; -0.059     ; 5.410      ;
; 14.538 ; count[8]                                                                                  ; picorv32:picorv32|reg_op1[16]                                                                             ; clk          ; clk         ; 20.000       ; -0.059     ; 5.410      ;
; 14.538 ; count[8]                                                                                  ; picorv32:picorv32|reg_op1[17]                                                                             ; clk          ; clk         ; 20.000       ; -0.059     ; 5.410      ;
; 14.540 ; altsyncram:mem_1[0][7]__4|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0  ; picorv32:picorv32|reg_out[4]                                                                              ; clk          ; clk         ; 20.000       ; -0.233     ; 5.234      ;
; 14.541 ; altsyncram:mem_1[0][7]__4|altsyncram_03h1:auto_generated|ram_block1a1~portb_address_reg0  ; picorv32:picorv32|decoded_rs1[1]                                                                          ; clk          ; clk         ; 20.000       ; -0.227     ; 5.239      ;
; 14.550 ; altsyncram:mem_1[0][7]__4|altsyncram_03h1:auto_generated|ram_block1a1~portb_address_reg0  ; picorv32:picorv32|decoded_rs1[2]                                                                          ; clk          ; clk         ; 20.000       ; -0.227     ; 5.230      ;
; 14.550 ; count[8]                                                                                  ; picorv32:picorv32|reg_op1[27]                                                                             ; clk          ; clk         ; 20.000       ; -0.055     ; 5.402      ;
; 14.552 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a25~porta_address_reg0      ; picorv32:picorv32|altsyncram:cpuregs_rtl_0|altsyncram_7sd1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 20.000       ; -0.047     ; 5.430      ;
; 14.554 ; altsyncram:mem_1[0][7]__4|altsyncram_03h1:auto_generated|ram_block1a1~portb_address_reg0  ; picorv32:picorv32|decoded_rs1[3]                                                                          ; clk          ; clk         ; 20.000       ; -0.227     ; 5.226      ;
; 14.556 ; count[14]                                                                                 ; picorv32:picorv32|decoded_rs1[0]                                                                          ; clk          ; clk         ; 20.000       ; -0.051     ; 5.400      ;
; 14.560 ; altsyncram:mem_2[0][31]__5|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|altsyncram:cpuregs_rtl_0|altsyncram_7sd1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 20.000       ; -0.054     ; 5.415      ;
; 14.562 ; count[14]                                                                                 ; picorv32:picorv32|reg_out[4]                                                                              ; clk          ; clk         ; 20.000       ; -0.053     ; 5.392      ;
; 14.569 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[1]                                                                              ; clk          ; clk         ; 20.000       ; -0.049     ; 5.389      ;
; 14.569 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[4]                                                                              ; clk          ; clk         ; 20.000       ; -0.049     ; 5.389      ;
; 14.569 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[3]                                                                              ; clk          ; clk         ; 20.000       ; -0.049     ; 5.389      ;
; 14.569 ; count[14]                                                                                 ; picorv32:picorv32|reg_op1[2]                                                                              ; clk          ; clk         ; 20.000       ; -0.049     ; 5.389      ;
; 14.578 ; altsyncram:mem_2[0][31]__5|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|reg_out[28]                                                                             ; clk          ; clk         ; 20.000       ; -0.232     ; 5.197      ;
; 14.578 ; altsyncram:mem_2[0][31]__5|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|reg_out[25]                                                                             ; clk          ; clk         ; 20.000       ; -0.232     ; 5.197      ;
; 14.591 ; altsyncram:mem_1[0][15]__3|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|reg_out[31]                                                                             ; clk          ; clk         ; 20.000       ; -0.227     ; 5.189      ;
; 14.592 ; altsyncram:mem_1[0][15]__3|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|reg_out[27]                                                                             ; clk          ; clk         ; 20.000       ; -0.230     ; 5.185      ;
; 14.594 ; picorv32:picorv32|reg_op1[4]                                                              ; picorv32:picorv32|decoder_trigger                                                                         ; clk          ; clk         ; 20.000       ; -0.049     ; 5.364      ;
; 14.595 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a28~porta_address_reg0      ; picorv32:picorv32|decoded_rs1[4]                                                                          ; clk          ; clk         ; 20.000       ; -0.229     ; 5.183      ;
; 14.596 ; altsyncram:mem_2[0][31]__5|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|reg_out[24]                                                                             ; clk          ; clk         ; 20.000       ; -0.233     ; 5.178      ;
; 14.598 ; altsyncram:mem_1[0][15]__3|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32:picorv32|reg_out[30]                                                                             ; clk          ; clk         ; 20.000       ; -0.238     ; 5.171      ;
; 14.605 ; altsyncram:mem_1[0][7]__4|altsyncram_03h1:auto_generated|ram_block1a1~portb_address_reg0  ; picorv32:picorv32|decoded_rs1[5]                                                                          ; clk          ; clk         ; 20.000       ; -0.227     ; 5.175      ;
; 14.611 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a28~porta_address_reg0      ; picorv32:picorv32|decoded_rs1[1]                                                                          ; clk          ; clk         ; 20.000       ; -0.229     ; 5.167      ;
; 14.618 ; altsyncram:mem_1[0][31]__1|altsyncram_03h1:auto_generated|ram_block1a1~portb_address_reg0 ; picorv32:picorv32|decoded_rs1[0]                                                                          ; clk          ; clk         ; 20.000       ; -0.235     ; 5.154      ;
; 14.620 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a7~porta_address_reg0       ; picorv32:picorv32|reg_out[31]                                                                             ; clk          ; clk         ; 20.000       ; -0.221     ; 5.166      ;
; 14.620 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a28~porta_address_reg0      ; picorv32:picorv32|decoded_rs1[2]                                                                          ; clk          ; clk         ; 20.000       ; -0.229     ; 5.158      ;
; 14.621 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a7~porta_address_reg0       ; picorv32:picorv32|reg_out[27]                                                                             ; clk          ; clk         ; 20.000       ; -0.224     ; 5.162      ;
; 14.624 ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a28~porta_address_reg0      ; picorv32:picorv32|decoded_rs1[3]                                                                          ; clk          ; clk         ; 20.000       ; -0.229     ; 5.154      ;
; 14.626 ; altsyncram:mem_1[0][7]__4|altsyncram_03h1:auto_generated|ram_block1a0~portb_address_reg0  ; picorv32:picorv32|decoded_rs1[0]                                                                          ; clk          ; clk         ; 20.000       ; -0.231     ; 5.150      ;
+--------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.128 ; picorv32:picorv32|mem_addr[4]                             ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a7~porta_address_reg0      ; clk          ; clk         ; 0.000        ; 0.226      ; 0.458      ;
; 0.151 ; picorv32:picorv32|mem_wdata[22]                           ; altsyncram:mem_1[0][23]__2|altsyncram_03h1:auto_generated|ram_block1a1~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.227      ; 0.482      ;
; 0.152 ; picorv32:picorv32|mem_addr[11]                            ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a5~porta_address_reg0      ; clk          ; clk         ; 0.000        ; 0.225      ; 0.481      ;
; 0.153 ; picorv32:picorv32|mem_wdata[24]                           ; altsyncram:mem_1[0][31]__1|altsyncram_03h1:auto_generated|ram_block1a1~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.221      ; 0.478      ;
; 0.154 ; picorv32:picorv32|mem_wdata[20]                           ; altsyncram:mem_1[0][23]__2|altsyncram_03h1:auto_generated|ram_block1a1~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.227      ; 0.485      ;
; 0.156 ; picorv32:picorv32|mem_wdata[21]                           ; altsyncram:mem_1[0][23]__2|altsyncram_03h1:auto_generated|ram_block1a1~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.221      ; 0.481      ;
; 0.162 ; picorv32:picorv32|mem_wdata[18]                           ; altsyncram:mem_1[0][23]__2|altsyncram_03h1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.225      ; 0.491      ;
; 0.163 ; picorv32:picorv32|mem_addr[13]                            ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a29~porta_address_reg0     ; clk          ; clk         ; 0.000        ; 0.237      ; 0.504      ;
; 0.164 ; picorv32:picorv32|mem_addr[9]                             ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a7~porta_address_reg0      ; clk          ; clk         ; 0.000        ; 0.223      ; 0.491      ;
; 0.165 ; picorv32:picorv32|mem_addr[2]                             ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a6~porta_address_reg0      ; clk          ; clk         ; 0.000        ; 0.224      ; 0.493      ;
; 0.169 ; picorv32:picorv32|mem_addr[6]                             ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a5~porta_address_reg0      ; clk          ; clk         ; 0.000        ; 0.226      ; 0.499      ;
; 0.173 ; picorv32:picorv32|mem_addr[10]                            ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a7~porta_address_reg0      ; clk          ; clk         ; 0.000        ; 0.225      ; 0.502      ;
; 0.175 ; picorv32:picorv32|mem_addr[9]                             ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a5~porta_address_reg0      ; clk          ; clk         ; 0.000        ; 0.225      ; 0.504      ;
; 0.177 ; picorv32:picorv32|mem_addr[9]                             ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a4~porta_address_reg0      ; clk          ; clk         ; 0.000        ; 0.223      ; 0.504      ;
; 0.178 ; picorv32:picorv32|mem_wdata[18]                           ; altsyncram:mem_2[0][23]__6|altsyncram_2tg1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.220      ; 0.502      ;
; 0.181 ; picorv32:picorv32|mem_addr[9]                             ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a8~porta_address_reg0      ; clk          ; clk         ; 0.000        ; 0.227      ; 0.512      ;
; 0.181 ; picorv32:picorv32|mem_addr[9]                             ; altsyncram:mem_rtl_0|altsyncram_1i61:auto_generated|ram_block1a11~porta_address_reg0     ; clk          ; clk         ; 0.000        ; 0.226      ; 0.511      ;
; 0.182 ; picorv32:picorv32|mem_wdata[15]                           ; altsyncram:mem_1[0][15]__3|altsyncram_03h1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.224      ; 0.510      ;
; 0.184 ; picorv32:picorv32|mem_wdata[31]                           ; altsyncram:mem_1[0][31]__1|altsyncram_03h1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.218      ; 0.506      ;
; 0.186 ; picorv32:picorv32|latched_is_lb                           ; picorv32:picorv32|latched_is_lb                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|latched_is_lh                           ; picorv32:picorv32|latched_is_lh                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|picorv32_pcpi_mul:pcpi_mul|mul_waiting  ; picorv32:picorv32|picorv32_pcpi_mul:pcpi_mul|mul_waiting                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|outsign      ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|outsign                                     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[31] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[31]                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[30] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[30]                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[0]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[0]                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|running      ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|running                                     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|pcpi_timeout_counter[1]                 ; picorv32:picorv32|pcpi_timeout_counter[1]                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|pcpi_timeout_counter[3]                 ; picorv32:picorv32|pcpi_timeout_counter[3]                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|pcpi_timeout_counter[2]                 ; picorv32:picorv32|pcpi_timeout_counter[2]                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[3]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[3]                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[4]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[4]                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[1]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[1]                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[2]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[2]                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[11] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[11]                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[5]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[5]                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[6]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[6]                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[7]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[7]                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[8]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[8]                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[9]  ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[9]                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[10] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[10]                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[12] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[12]                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[23] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[23]                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[13] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[13]                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[16] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[16]                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[14] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[14]                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[15] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[15]                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[20] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[20]                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[17] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[17]                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[18] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[18]                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[19] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[19]                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[24] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[24]                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[21] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[21]                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[22] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[22]                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[26] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[26]                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[25] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[25]                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[27] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[27]                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[29] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[29]                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[28] ; picorv32:picorv32|picorv32_pcpi_div:pcpi_div|quotient[28]                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tx_reg[7]                                                 ; tx_reg[7]                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_tx_fifo_produce[3]                                   ; uart_tx_fifo_produce[3]                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_tx_fifo_produce[2]                                   ; uart_tx_fifo_produce[2]                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|mem_state[1]                            ; picorv32:picorv32|mem_state[1]                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32:picorv32|mem_state[0]                            ; picorv32:picorv32|mem_state[0]                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; timer_en_storage                                          ; timer_en_storage                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; timer_eventmanager_storage                                ; timer_eventmanager_storage                                                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; timer_zero_pending                                        ; timer_zero_pending                                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; timer_update_value_storage                                ; timer_update_value_storage                                                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; picorv32:picorv32|mem_do_rdata                            ; picorv32:picorv32|mem_do_rdata                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32:picorv32|reg_op1[0]                              ; picorv32:picorv32|reg_op1[0]                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32:picorv32|mem_do_wdata                            ; picorv32:picorv32|mem_do_wdata                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32:picorv32|irq_delay                               ; picorv32:picorv32|irq_delay                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32:picorv32|irq_state[0]                            ; picorv32:picorv32|irq_state[0]                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32:picorv32|latched_rd[0]                           ; picorv32:picorv32|latched_rd[0]                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32:picorv32|irq_active                              ; picorv32:picorv32|irq_active                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32:picorv32|mem_rdata_q[16]                         ; picorv32:picorv32|mem_rdata_q[16]                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32:picorv32|mem_rdata_q[20]                         ; picorv32:picorv32|mem_rdata_q[20]                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32:picorv32|mem_rdata_q[19]                         ; picorv32:picorv32|mem_rdata_q[19]                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32:picorv32|mem_rdata_q[17]                         ; picorv32:picorv32|mem_rdata_q[17]                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32:picorv32|mem_rdata_q[15]                         ; picorv32:picorv32|mem_rdata_q[15]                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32:picorv32|mem_rdata_q[18]                         ; picorv32:picorv32|mem_rdata_q[18]                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32:picorv32|latched_stalu                           ; picorv32:picorv32|latched_stalu                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32:picorv32|mem_rdata_q[26]                         ; picorv32:picorv32|mem_rdata_q[26]                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32:picorv32|irq_state[1]                            ; picorv32:picorv32|irq_state[1]                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial_tx~reg0                                            ; serial_tx~reg0                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx_fifo_consume[3]                                   ; uart_tx_fifo_consume[3]                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx_fifo_consume[2]                                   ; uart_tx_fifo_consume[2]                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx_fifo_consume[1]                                   ; uart_tx_fifo_consume[1]                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx_fifo_produce[1]                                   ; uart_tx_fifo_produce[1]                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tx_bitcount[1]                                            ; tx_bitcount[1]                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tx_bitcount[2]                                            ; tx_bitcount[2]                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tx_bitcount[3]                                            ; tx_bitcount[3]                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tx_busy                                                   ; tx_busy                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32:picorv32|is_beq_bne_blt_bge_bltu_bgeu            ; picorv32:picorv32|is_beq_bne_blt_bge_bltu_bgeu                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32:picorv32|cpu_state.cpu_state_ldmem               ; picorv32:picorv32|cpu_state.cpu_state_ldmem                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32:picorv32|cpu_state.cpu_state_stmem               ; picorv32:picorv32|cpu_state.cpu_state_stmem                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32:picorv32|cpu_state.cpu_state_ld_rs1              ; picorv32:picorv32|cpu_state.cpu_state_ld_rs1                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32:picorv32|pcpi_valid                              ; picorv32:picorv32|pcpi_valid                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32:picorv32|mem_rdata_q[0]                          ; picorv32:picorv32|mem_rdata_q[0]                                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32:picorv32|mem_rdata_q[12]                         ; picorv32:picorv32|mem_rdata_q[12]                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
+-------+-----------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 37.866 ns




+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 6.496 ; 0.128 ; N/A      ; N/A     ; 9.198               ;
;  clk             ; 6.496 ; 0.128 ; N/A      ; N/A     ; 9.198               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk             ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; serial_tx     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; serial_rx               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; serial_tx     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; serial_tx     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.165 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.165 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; serial_tx     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 158916   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 158916   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1     ; 1    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; serial_rx  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; serial_tx   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; serial_rx  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; serial_tx   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Nov 24 00:25:02 2020
Info: Command: quartus_sta c4e6e10 -c c4e6e10
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332104): Reading SDC File: 'c4e6e10.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk (Rise) to clk (Rise) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 6.496
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.496               0.000 clk 
Info (332146): Worst-case hold slack is 0.405
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.405               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.593
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.593               0.000 clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 35.068 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk (Rise) to clk (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 7.385
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.385               0.000 clk 
Info (332146): Worst-case hold slack is 0.378
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.378               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.594               0.000 clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 35.349 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk (Rise) to clk (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 14.248
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.248               0.000 clk 
Info (332146): Worst-case hold slack is 0.128
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.128               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.198
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.198               0.000 clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 37.866 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 523 megabytes
    Info: Processing ended: Tue Nov 24 00:25:06 2020
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


