[{"DBLP title": "An on-line test solution for addressing interconnect shorts in on-chip networks.", "DBLP authors": ["Biswajit Bhowmik", "Jatindra Kumar Deka", "Santosh Biswas"], "year": 2016, "MAG papers": [{"PaperId": 2537123261, "PaperTitle": "an on line test solution for addressing interconnect shorts in on chip networks", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"indian institute of technology guwahati": 3.0}}], "source": "ES"}, {"DBLP title": "An soft error propagation analysis considering logical masking effect on re-convergent path.", "DBLP authors": ["Shuhei Yoshida", "Go Matsukawa", "Shintaro Izumi", "Hiroshi Kawaguchi", "Masahiko Yoshimoto"], "year": 2016, "MAG papers": [{"PaperId": 2535085345, "PaperTitle": "an soft error propagation analysis considering logical masking effect on re convergent path", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"kobe university": 5.0}}], "source": "ES"}, {"DBLP title": "Cache-aware reliability evaluation through LLVM-based analysis and fault injection.", "DBLP authors": ["Maha Kooli", "Giorgio Di Natale", "Alberto Bosio"], "year": 2016, "MAG papers": [{"PaperId": 2538884290, "PaperTitle": "cache aware reliability evaluation through llvm based analysis and fault injection", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Resilient random modulo cache memories for probabilistically-analyzable real-time systems.", "DBLP authors": ["David Trilla", "Carles Hern\u00e1ndez", "Jaume Abella", "Francisco J. Cazorla"], "year": 2016, "MAG papers": [{"PaperId": 2537098449, "PaperTitle": "resilient random modulo cache memories for probabilistically analyzable real time systems", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"barcelona supercomputing center": 3.0, "spanish national research council": 1.0}}], "source": "ES"}, {"DBLP title": "Statistical analysis and comparison of 2T and 3T1D e-DRAM minimum energy operation.", "DBLP authors": ["Manish Rana", "Ramon Canal", "Esteve Amat", "Antonio Rubio"], "year": 2016, "MAG papers": [{"PaperId": 2538525396, "PaperTitle": "statistical analysis and comparison of 2t and 3t1d e dram minimum energy operation", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"polytechnic university of catalonia": 4.0}}], "source": "ES"}, {"DBLP title": "Variations-tolerant 9T SRAM circuit with robust and low leakage SLEEP mode.", "DBLP authors": ["Hailong Jiao", "Yongmin Qiu", "Volkan Kursun"], "year": 2016, "MAG papers": [{"PaperId": 2536679433, "PaperTitle": "variations tolerant 9t sram circuit with robust and low leakage sleep mode", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"eindhoven university of technology": 2.0, "hong kong university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "Hot-carrier and BTI damage distinction for high performance digital application in 28nm FDSOI and 28nm LP CMOS nodes.", "DBLP authors": ["Alain Bravaix", "M. Saliva", "Florian Cacho", "X. Federspiel", "Cheikh Ndiaye", "Souhir Mhira", "Edith Kussener", "E. Pauly", "Vincent Huard"], "year": 2016, "MAG papers": [{"PaperId": 2536605799, "PaperTitle": "hot carrier and bti damage distinction for high performance digital application in 28nm fdsoi and 28nm lp cmos nodes", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"centre national de la recherche scientifique": 5.0, "stmicroelectronics": 3.0}}], "source": "ES"}, {"DBLP title": "Activity profiling: Review of different solutions to develop reliable and performant design.", "DBLP authors": ["Florian Cacho", "Ahmed Benhassain", "Souhir Mhira", "Ajith Sivadasan", "Vincent Huard", "P. Cathelin", "Vincent Knopik", "A. Jain", "C. R. Parthasarathy", "Lorena Anghel"], "year": 2016, "MAG papers": [{"PaperId": 2536292398, "PaperTitle": "activity profiling review of different solutions to develop reliable and performant design", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"stmicroelectronics": 9.0}}], "source": "ES"}, {"DBLP title": "Evaluating application-aware soft error effects in digital circuits without fault injections or probabilistic computations.", "DBLP authors": ["K. Chibani", "Michele Portolan", "R\u00e9gis Leveugle"], "year": 2016, "MAG papers": [{"PaperId": 2536529846, "PaperTitle": "evaluating application aware soft error effects in digital circuits without fault injections or probabilistic computations", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of grenoble": 3.0}}], "source": "ES"}, {"DBLP title": "Modeling RTL fault models behavior to increase the confidence on TSIM-based fault injection.", "DBLP authors": ["Jaime Espinosa", "Carles Hern\u00e1ndez", "Jaume Abella"], "year": 2016, "MAG papers": [{"PaperId": 2496548005, "PaperTitle": "modeling rtl fault models behavior to increase the confidence on tsim based fault injection", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"barcelona supercomputing center": 2.0, "polytechnic university of valencia": 1.0}}], "source": "ES"}, {"DBLP title": "Revisiting software-based soft error mitigation techniques via accurate error generation and propagation models.", "DBLP authors": ["Mojtaba Ebrahimi", "Maryam Rashvand", "Firas Kaddachi", "Mehdi Baradaran Tahoori", "Giorgio Di Natale"], "year": 2016, "MAG papers": [{"PaperId": 2534205500, "PaperTitle": "revisiting software based soft error mitigation techniques via accurate error generation and propagation models", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"karlsruhe institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "ISA-independent post-silicon validation for the address translation mechanisms of modern microprocessors.", "DBLP authors": ["George Papadimitriou", "Athanasios Chatzidimitriou", "Dimitris Gizopoulos", "Ronny Morad"], "year": 2016, "MAG papers": [{"PaperId": 2537928523, "PaperTitle": "isa independent post silicon validation for the address translation mechanisms of modern microprocessors", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national and kapodistrian university of athens": 3.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Flexible in-silicon checking of run-time programmable assertions.", "DBLP authors": ["Yumin Zhou", "Oliver Bringmann", "Wolfgang Rosenstiel"], "year": 2016, "MAG papers": [{"PaperId": 2535884435, "PaperTitle": "flexible in silicon checking of run time programmable assertions", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of tubingen": 3.0}}], "source": "ES"}, {"DBLP title": "Hardware-simulation correlation of timing error detection performance of software-based error detection mechanisms.", "DBLP authors": ["Yutaka Masuda", "Masanori Hashimoto", "Takao Onoye"], "year": 2016, "MAG papers": [{"PaperId": 2539153613, "PaperTitle": "hardware simulation correlation of timing error detection performance of software based error detection mechanisms", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"osaka university": 3.0}}], "source": "ES"}, {"DBLP title": "On-line write margin estimator to monitor performance degradation in SRAM cores.", "DBLP authors": ["Bartomeu Alorda", "Cristian Carmona", "Gabriel Torrens", "Sebasti\u00e0 A. Bota"], "year": 2016, "MAG papers": [{"PaperId": 2537767489, "PaperTitle": "on line write margin estimator to monitor performance degradation in sram cores", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Recovery of performance degradation in defective branch target buffers.", "DBLP authors": ["Filippos Filippou", "Georgios Keramidas", "Michail Mavropoulos", "Dimitris Nikolos"], "year": 2016, "MAG papers": [{"PaperId": 2533361823, "PaperTitle": "recovery of performance degradation in defective branch target buffers", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of patras": 4.0}}], "source": "ES"}, {"DBLP title": "NBTI aging evaluation of PUF-based differential architectures.", "DBLP authors": ["Mohd Syafiq Mispan", "Basel Halak", "Mark Zwolinski"], "year": 2016, "MAG papers": [{"PaperId": 2533472695, "PaperTitle": "nbti aging evaluation of puf based differential architectures", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of southampton": 2.0}}], "source": "ES"}, {"DBLP title": "REMO: Redundant execution with minimum area, power, performance overhead fault tolerant architecture.", "DBLP authors": ["Shoba Gopalakrishnan", "Virendra Singh"], "year": 2016, "MAG papers": [{"PaperId": 2533946023, "PaperTitle": "remo redundant execution with minimum area power performance overhead fault tolerant architecture", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"indian institute of technology bombay": 2.0}}], "source": "ES"}, {"DBLP title": "Susceptible workload driven selective fault tolerance using a probabilistic fault model.", "DBLP authors": ["Mauricio D. Gutierrez", "Vasileios Tenentes", "Tom J. Kazmierski"], "year": 2016, "MAG papers": [{"PaperId": 2411349706, "PaperTitle": "susceptible workload driven selective fault tolerance using a probabilistic fault model", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of southampton": 3.0}}], "source": "ES"}, {"DBLP title": "Temperature- and aging-resistant inverter for robust and reliable time to digital circuit designs in a 65nm bulk CMOS process.", "DBLP authors": ["Konstantin Tscherkaschin", "Theodor Hillebrand", "Maike Taddiken", "Steffen Paul", "Dagmar Peters-Drolshagen"], "year": 2016, "MAG papers": [{"PaperId": 2534302714, "PaperTitle": "temperature and aging resistant inverter for robust and reliable time to digital circuit designs in a 65nm bulk cmos process", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of bremen": 5.0}}], "source": "ES"}, {"DBLP title": "Leakage mitigation for low power microcontroller design in 40nm for Internet-of-Things (IoT).", "DBLP authors": ["Ajay Kapoor", "Nur Engin", "Johan Verdaasdonk"], "year": 2016, "MAG papers": [{"PaperId": 2538538157, "PaperTitle": "leakage mitigation for low power microcontroller design in 40nm for internet of things iot", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"nxp semiconductors": 3.0}}], "source": "ES"}, {"DBLP title": "Pushing the limits: How fault tolerance extends the scope of approximate computing.", "DBLP authors": ["Hans-Joachim Wunderlich", "Claus Braun", "Alexander Sch\u00f6ll"], "year": 2016, "MAG papers": [{"PaperId": 2533079733, "PaperTitle": "pushing the limits how fault tolerance extends the scope of approximate computing", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of stuttgart": 3.0}}], "source": "ES"}, {"DBLP title": "Tackling long duration transients in sequential logic.", "DBLP authors": ["Erol Koser", "Walter Stechele"], "year": 2016, "MAG papers": [{"PaperId": 2539059759, "PaperTitle": "tackling long duration transients in sequential logic", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"technische universitat munchen": 2.0}}], "source": "ES"}, {"DBLP title": "HLS-based sensitivity-inductive soft error mitigation for satellite communication systems.", "DBLP authors": ["Xiang Chen", "Wenhui Yang", "Ming Zhao", "Jing Wang"], "year": 2016, "MAG papers": [{"PaperId": 2537369590, "PaperTitle": "hls based sensitivity inductive soft error mitigation for satellite communication systems", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"tsinghua university": 2.0, "sun yat sen university": 1.0}}], "source": "ES"}, {"DBLP title": "An efficient LDPC encoder architecture for space applications.", "DBLP authors": ["Dimitris Theodoropoulos", "Nektarios Kranitis", "Antonis M. Paschalis"], "year": 2016, "MAG papers": [{"PaperId": 2535206463, "PaperTitle": "an efficient ldpc encoder architecture for space applications", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"national and kapodistrian university of athens": 3.0}}], "source": "ES"}, {"DBLP title": "Scalable FPGA graph model to detect routing faults.", "DBLP authors": ["Luca Sterpone", "Gianpiero Cabodi", "Sebastiano F. Finocchiaro", "Carmelo Loiacono", "Francesco Savarese", "Boyang Du"], "year": 2016, "MAG papers": [{"PaperId": 2534519971, "PaperTitle": "scalable fpga graph model to detect routing faults", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"polytechnic university of turin": 6.0}}], "source": "ES"}, {"DBLP title": "Concurrent error detection and tolerance in Kalman filters using encoded state and statistical covariance checks.", "DBLP authors": ["Sujay Pandey", "Suvadeep Banerjee", "Abhijit Chatterjee"], "year": 2016, "MAG papers": [{"PaperId": 2535550879, "PaperTitle": "concurrent error detection and tolerance in kalman filters using encoded state and statistical covariance checks", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"georgia institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Automatic generation of stimuli for fault diagnosis in IEEE 1687 networks.", "DBLP authors": ["Riccardo Cantoro", "Mehrdad Montazeri", "Matteo Sonza Reorda", "Farrokh Ghani Zadegan", "Erik Larsson"], "year": 2016, "MAG papers": [{"PaperId": 2537567619, "PaperTitle": "automatic generation of stimuli for fault diagnosis in ieee 1687 networks", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"polytechnic university of turin": 3.0, "lund university": 2.0}}], "source": "ES"}, {"DBLP title": "RIIF-2: Toward the next generation reliability information interchange format.", "DBLP authors": ["Alessandro Savino", "Stefano Di Carlo", "Alessandro Vallero", "Gianfranco Politano", "Dimitris Gizopoulos", "Adrian Evans"], "year": 2016, "MAG papers": [{"PaperId": 2535522643, "PaperTitle": "riif 2 toward the next generation reliability information interchange format", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"polytechnic university of turin": 4.0, "national and kapodistrian university of athens": 1.0}}], "source": "ES"}, {"DBLP title": "STT-MTJ-based TRNG with on-the-fly temperature/current variation compensation.", "DBLP authors": ["Elena Ioana Vatajelu", "Giorgio Di Natale", "Paolo Prinetto"], "year": 2016, "MAG papers": [{"PaperId": 2533872470, "PaperTitle": "stt mtj based trng with on the fly temperature current variation compensation", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"polytechnic university of turin": 2.0, "university of montpellier": 1.0}}], "source": "ES"}, {"DBLP title": "SET response of a SEL protection switch for 130 and 250 nm CMOS technologies.", "DBLP authors": ["Marko S. Andjelkovic", "Aleksandar Ilic", "Vladimir Petrovic", "Miljana Nenadovic", "Zoran Stamenkovic", "Goran S. Ristic"], "year": 2016, "MAG papers": [{"PaperId": 2535773498, "PaperTitle": "set response of a sel protection switch for 130 and 250 nm cmos technologies", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of nis": 3.0}}], "source": "ES"}, {"DBLP title": "An odd-even scheme to prevent a packet from being corrupted and dropped in fault tolerant NoCs.", "DBLP authors": ["Biswajit Bhowmik", "Santosh Biswas", "Jatindra Kumar Deka"], "year": 2016, "MAG papers": [{"PaperId": 2534175007, "PaperTitle": "an odd even scheme to prevent a packet from being corrupted and dropped in fault tolerant nocs", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"indian institute of technology guwahati": 3.0}}], "source": "ES"}, {"DBLP title": "Feasibility of software-based repair for program memories.", "DBLP authors": ["Patryk Skoncej", "Felix M\u00fchlbauer", "Felix Kubicek", "Lukas Schr\u00f6der", "Mario Sch\u00f6lzel"], "year": 2016, "MAG papers": [{"PaperId": 2533997044, "PaperTitle": "feasibility of software based repair for program memories", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of potsdam": 3.0}}], "source": "ES"}, {"DBLP title": "Hardware Trojans classification for gate-level netlists based on machine learning.", "DBLP authors": ["Kento Hasegawa", "Masaru Oya", "Masao Yanagisawa", "Nozomu Togawa"], "year": 2016, "MAG papers": [{"PaperId": 2536483783, "PaperTitle": "hardware trojans classification for gate level netlists based on machine learning", "Year": 2016, "CitationCount": 49, "EstimatedCitation": 72, "Affiliations": {"waseda university": 4.0}}], "source": "ES"}, {"DBLP title": "Power-side-channel analysis of carbon nanotube FET based design.", "DBLP authors": ["Chandra K. H. Suresh", "Bodhisatwa Mazumdar", "Sk Subidh Ali", "Ozgur Sinanoglu"], "year": 2016, "MAG papers": [{"PaperId": 2535138029, "PaperTitle": "power side channel analysis of carbon nanotube fet based design", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"new york university abu dhabi": 3.0, "new york university": 1.0}}], "source": "ES"}, {"DBLP title": "Single-event performance of differential flip-flop designs and hardening implication.", "DBLP authors": ["R. M. Chen", "E. X. Zhang", "Bharat L. Bhuva"], "year": 2016, "MAG papers": [{"PaperId": 2534471508, "PaperTitle": "single event performance of differential flip flop designs and hardening implication", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"vanderbilt university": 2.0, "tsinghua university": 1.0}}], "source": "ES"}, {"DBLP title": "Conditional soft-edge flip-flop for SET mitigation.", "DBLP authors": ["Panagiotis Sismanoglou", "Dimitris Nikolos"], "year": 2016, "MAG papers": [{"PaperId": 2532253114, "PaperTitle": "conditional soft edge flip flop for set mitigation", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of patras": 2.0}}], "source": "ES"}, {"DBLP title": "A high performance scan flip-flop design for serial and mixed mode scan test.", "DBLP authors": ["Satyadev Ahlawat", "Jaynarayan T. Tudu", "Anzhela Yu. Matrosova", "Virendra Singh"], "year": 2016, "MAG papers": [{"PaperId": 2533392450, "PaperTitle": "a high performance scan flip flop design for serial and mixed mode scan test", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"indian institute of technology bombay": 2.0, "tomsk state university": 1.0, "indian institute of science": 1.0}}], "source": "ES"}, {"DBLP title": "Binary decision diagram to design balanced secure logic styles.", "DBLP authors": ["Hyunmin Kim", "Seokhie Hong", "Bart Preneel", "Ingrid Verbauwhede"], "year": 2016, "MAG papers": [{"PaperId": 2534485457, "PaperTitle": "binary decision diagram to design balanced secure logic styles", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"katholieke universiteit leuven": 2.0, "center for information security technologies": 2.0}}], "source": "ES"}, {"DBLP title": "A hybrid self-diagnosis mechanism with defective nodes locating and attack detection for parallel computing systems.", "DBLP authors": ["Lake Bu", "Mark G. Karpovsky"], "year": 2016, "MAG papers": [{"PaperId": 2534727541, "PaperTitle": "a hybrid self diagnosis mechanism with defective nodes locating and attack detection for parallel computing systems", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"boston university": 2.0}}], "source": "ES"}, {"DBLP title": "Hardware enlightening: No where to hide your Hardware Trojans!", "DBLP authors": ["Mohammad Saleh Samimi", "Ehsan Aerabi", "Zahra Kazemi", "Mahdi Fazeli", "Ahmad Patooghy"], "year": 2016, "MAG papers": [{"PaperId": 2536547403, "PaperTitle": "hardware enlightening no where to hide your hardware trojans", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"iran university of science and technology": 5.0}}], "source": "ES"}]