git clone --depth 1 --no-tags https://github.com/skravats/dev.git f:/verilog_sva_gh_scraper/data/full_repos/198265638
git clone --depth 1 --no-tags https://github.com/whik/Wave_Generate.git f:/verilog_sva_gh_scraper/data/full_repos/199606770
git clone --depth 1 --no-tags https://github.com/czshuai/myCPU.git f:/verilog_sva_gh_scraper/data/full_repos/197739250
git clone --depth 1 --no-tags https://github.com/mitaleeb/FPGA-Audio-Effect-Generator.git f:/verilog_sva_gh_scraper/data/full_repos/207717942
git clone --depth 1 --no-tags https://github.com/aquaxis/debug_uart.git f:/verilog_sva_gh_scraper/data/full_repos/207997183
git clone --depth 1 --no-tags https://github.com/gt-retro-computing/S100_VGA_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/208375914
git clone --depth 1 --no-tags https://github.com/pradyuishere/qam-modulation.git f:/verilog_sva_gh_scraper/data/full_repos/204856480
git clone --depth 1 --no-tags https://github.com/strongwong/FPGA-DIP.git f:/verilog_sva_gh_scraper/data/full_repos/205872268
git clone --depth 1 --no-tags https://github.com/martin2250/tinyfpga-modules.git f:/verilog_sva_gh_scraper/data/full_repos/199250411
git clone --depth 1 --no-tags https://github.com/OleJohanBerg/Smartfusion2-Mi-V.git f:/verilog_sva_gh_scraper/data/full_repos/203546740
git clone --depth 1 --no-tags https://github.com/discferret/microcode.git f:/verilog_sva_gh_scraper/data/full_repos/203462103
git clone --depth 1 --no-tags https://github.com/RainyMagician/verilog-pipeline-processor.git f:/verilog_sva_gh_scraper/data/full_repos/202942112
git clone --depth 1 --no-tags https://github.com/AloriumTechnology/XLR8RC.git f:/verilog_sva_gh_scraper/data/full_repos/208153621
git clone --depth 1 --no-tags https://github.com/shenperson/1081_Lu_Project.git f:/verilog_sva_gh_scraper/data/full_repos/209217442
git clone --depth 1 --no-tags https://github.com/WillyumLu/Snake_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/208888029
git clone --depth 1 --no-tags https://github.com/qiongao/Computer_Organization.git f:/verilog_sva_gh_scraper/data/full_repos/198450008
git clone --depth 1 --no-tags https://github.com/samuelreboucas07/Projeto-FPGA---pong.git f:/verilog_sva_gh_scraper/data/full_repos/198821786
git clone --depth 1 --no-tags https://github.com/marsohod4you/marsohod2bis.git f:/verilog_sva_gh_scraper/data/full_repos/202854401
git clone --depth 1 --no-tags https://github.com/cjn9414/snake-hdl.git f:/verilog_sva_gh_scraper/data/full_repos/208609056
git clone --depth 1 --no-tags https://github.com/omer-re/Brick_breaker.git f:/verilog_sva_gh_scraper/data/full_repos/205543810
git clone --depth 1 --no-tags https://github.com/wodzys/DesignCPU.git f:/verilog_sva_gh_scraper/data/full_repos/209945004
git clone --depth 1 --no-tags https://github.com/nguyenquanicd/DEScore.git f:/verilog_sva_gh_scraper/data/full_repos/208278581
git clone --depth 1 --no-tags https://github.com/pcesar22/DoDC2019-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/207048378
git clone --depth 1 --no-tags https://github.com/agnieszkakam/Verilog-Labirynth.git f:/verilog_sva_gh_scraper/data/full_repos/206164742
git clone --depth 1 --no-tags https://github.com/sqdab/CRC.git f:/verilog_sva_gh_scraper/data/full_repos/198771311
git clone --depth 1 --no-tags https://github.com/SamWibatt/prewish-blinky.git f:/verilog_sva_gh_scraper/data/full_repos/198643510
git clone --depth 1 --no-tags https://github.com/zhaohe123/p9030_hdl_prj.git f:/verilog_sva_gh_scraper/data/full_repos/199550379
git clone --depth 1 --no-tags https://github.com/TunaBicim/Verilog-SingleCycleProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/204336968
git clone --depth 1 --no-tags https://github.com/sellicott/BatAmateur.git f:/verilog_sva_gh_scraper/data/full_repos/202776140
git clone --depth 1 --no-tags https://github.com/viduraakalanka/Traffic-Light-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/197224897
git clone --depth 1 --no-tags https://github.com/AmnesiacGarden/KX9016.git f:/verilog_sva_gh_scraper/data/full_repos/198765874
git clone --depth 1 --no-tags https://github.com/TunaBicim/Verilog-DoorLockSystem.git f:/verilog_sva_gh_scraper/data/full_repos/204336221
git clone --depth 1 --no-tags https://github.com/sdziura/ImageProcessing-Verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/202690973
git clone --depth 1 --no-tags https://github.com/tingfengx/csc258labs.git f:/verilog_sva_gh_scraper/data/full_repos/207690209
git clone --depth 1 --no-tags https://github.com/LordRios/Sobel-Filter-with-Project-IceStorm.git f:/verilog_sva_gh_scraper/data/full_repos/208325333
git clone --depth 1 --no-tags https://github.com/d-tchmnt/Keyboard---VGA-Controller-using-SPARTAN---3-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/199889377
git clone --depth 1 --no-tags https://github.com/daveshah1/formal-fpl.git f:/verilog_sva_gh_scraper/data/full_repos/206051672
git clone --depth 1 --no-tags https://github.com/wangwei894535358/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/203290616
git clone --depth 1 --no-tags https://github.com/mohamednour98/AESchipions.git f:/verilog_sva_gh_scraper/data/full_repos/200343373
git clone --depth 1 --no-tags https://github.com/tsaoalbert/openroad.git f:/verilog_sva_gh_scraper/data/full_repos/200945794
git clone --depth 1 --no-tags https://github.com/KosumosuL/Monocycle-32-bit-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/204932004
git clone --depth 1 --no-tags https://github.com/RazeNaan/Zero_one_detector.git f:/verilog_sva_gh_scraper/data/full_repos/198022547
git clone --depth 1 --no-tags https://github.com/BrunoBMoura/BM_CORE.git f:/verilog_sva_gh_scraper/data/full_repos/198630557
git clone --depth 1 --no-tags https://github.com/siat-lxjlab/NEW_Intan_3.0_LVDS.git f:/verilog_sva_gh_scraper/data/full_repos/201197576
git clone --depth 1 --no-tags https://github.com/meganewalsh/ECE385-digital-systems-lab.git f:/verilog_sva_gh_scraper/data/full_repos/202907365
git clone --depth 1 --no-tags https://github.com/mikewolf2014/e203_u.git f:/verilog_sva_gh_scraper/data/full_repos/205834800
git clone --depth 1 --no-tags https://github.com/yangpengfei0123/yangpengfei.git f:/verilog_sva_gh_scraper/data/full_repos/206265455
git clone --depth 1 --no-tags https://github.com/cerkit/max7219TinyFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/208623427
git clone --depth 1 --no-tags https://github.com/sh-cell/cpld.git f:/verilog_sva_gh_scraper/data/full_repos/203156429
git clone --depth 1 --no-tags https://github.com/GitHubPlanB/basic_verilogs.git f:/verilog_sva_gh_scraper/data/full_repos/209032635
git clone --depth 1 --no-tags https://github.com/AloriumTechnology/XLR8PWM.git f:/verilog_sva_gh_scraper/data/full_repos/208299169
git clone --depth 1 --no-tags https://github.com/sowjanyakandula/NN_on_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/204439298
git clone --depth 1 --no-tags https://github.com/lucamps/INF251-Trab2.git f:/verilog_sva_gh_scraper/data/full_repos/205395614
git clone --depth 1 --no-tags https://github.com/rthomp10/parallel_adder_accumulator.git f:/verilog_sva_gh_scraper/data/full_repos/203901704
git clone --depth 1 --no-tags https://github.com/sparkydd3/verilog-exercises.git f:/verilog_sva_gh_scraper/data/full_repos/203882740
git clone --depth 1 --no-tags https://github.com/guoguodian/csapp-seq.git f:/verilog_sva_gh_scraper/data/full_repos/203492087
git clone --depth 1 --no-tags https://github.com/aunarioard/Serial_Adder.git f:/verilog_sva_gh_scraper/data/full_repos/208471666
git clone --depth 1 --no-tags https://github.com/haichuanxuken/ece385_face_detector.git f:/verilog_sva_gh_scraper/data/full_repos/208323254
git clone --depth 1 --no-tags https://github.com/wangk2017/krv_e.git f:/verilog_sva_gh_scraper/data/full_repos/207208757
git clone --depth 1 --no-tags https://github.com/koko-maung/BrentKungAdder.git f:/verilog_sva_gh_scraper/data/full_repos/210084456
git clone --depth 1 --no-tags https://github.com/nguyenquanicd/SynchronousFIFO.git f:/verilog_sva_gh_scraper/data/full_repos/208276136
git clone --depth 1 --no-tags https://github.com/MargotBauman/601-Main-Project-Secure-Enclaves.git f:/verilog_sva_gh_scraper/data/full_repos/209580614
git clone --depth 1 --no-tags https://github.com/gmuraleekrishna/DE10Nano-Balance-Car.git f:/verilog_sva_gh_scraper/data/full_repos/206323987
git clone --depth 1 --no-tags https://github.com/porchio/Taito-MB112S146.git f:/verilog_sva_gh_scraper/data/full_repos/210118624
git clone --depth 1 --no-tags https://github.com/lyuyangly/PRV32_SOPC.git f:/verilog_sva_gh_scraper/data/full_repos/209363728
git clone --depth 1 --no-tags https://github.com/YunjiaXi/CS145-Computer-Architecture-Experiments.git f:/verilog_sva_gh_scraper/data/full_repos/209748187
git clone --depth 1 --no-tags https://github.com/cristianpl1996/Arquitectura-de-Computadores.git f:/verilog_sva_gh_scraper/data/full_repos/200701133
git clone --depth 1 --no-tags https://github.com/SunicYosen/dc-example.git f:/verilog_sva_gh_scraper/data/full_repos/199185145
git clone --depth 1 --no-tags https://github.com/anuragnatoo/ELE301P.git f:/verilog_sva_gh_scraper/data/full_repos/200893858
git clone --depth 1 --no-tags https://github.com/JohnLy57/Single-Cycle-Microprocessor-with-Heart-Rate-Monitor-Simulation.git f:/verilog_sva_gh_scraper/data/full_repos/202782522
git clone --depth 1 --no-tags https://github.com/joycenerd/DD_2019.git f:/verilog_sva_gh_scraper/data/full_repos/198139336
git clone --depth 1 --no-tags https://github.com/A-suozhang/NUEDC-2017E.git f:/verilog_sva_gh_scraper/data/full_repos/197879642
git clone --depth 1 --no-tags https://github.com/Yvonne-Young/16-bit-IDCT.git f:/verilog_sva_gh_scraper/data/full_repos/206226358
git clone --depth 1 --no-tags https://github.com/DarkKowalski/micro-risc-v.git f:/verilog_sva_gh_scraper/data/full_repos/207962157
git clone --depth 1 --no-tags https://github.com/matthewgan/rgmii_ethernet.git f:/verilog_sva_gh_scraper/data/full_repos/204440897
git clone --depth 1 --no-tags https://github.com/mamoin/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/204590453
git clone --depth 1 --no-tags https://github.com/CristianG89/Design_Integrated_Circuits.git f:/verilog_sva_gh_scraper/data/full_repos/206827153
git clone --depth 1 --no-tags https://github.com/TunaBicim/Verilog-MultiCycleProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/204337622
git clone --depth 1 --no-tags https://github.com/aunarioard/8_Bit_Counter.git f:/verilog_sva_gh_scraper/data/full_repos/207683370
git clone --depth 1 --no-tags https://github.com/bjruano/Lab_Digitales_2019-2.git f:/verilog_sva_gh_scraper/data/full_repos/207698193
git clone --depth 1 --no-tags https://github.com/Arcadia-1/MonkeyMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/209093029
git clone --depth 1 --no-tags https://github.com/cpantel/prog_fpgas.git f:/verilog_sva_gh_scraper/data/full_repos/198548420
git clone --depth 1 --no-tags https://github.com/Manish-GS/Motion-Pong.git f:/verilog_sva_gh_scraper/data/full_repos/198725571
git clone --depth 1 --no-tags https://github.com/TheSonders/VideoText.git f:/verilog_sva_gh_scraper/data/full_repos/208041684
git clone --depth 1 --no-tags https://github.com/hnspoorthy/dhd-FPGA-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/207872623
git clone --depth 1 --no-tags https://github.com/dlau-xilinx/pcie_exdes.git f:/verilog_sva_gh_scraper/data/full_repos/200105006
git clone --depth 1 --no-tags https://github.com/zrajani/Hardware-Descriptive-Language.git f:/verilog_sva_gh_scraper/data/full_repos/207835546
git clone --depth 1 --no-tags https://github.com/RazeNaan/Traffic_Light_controller.git f:/verilog_sva_gh_scraper/data/full_repos/198113342
git clone --depth 1 --no-tags https://github.com/sharanyavenkat25/16bit-BarrelShifter-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/198209990
git clone --depth 1 --no-tags https://github.com/SamWibatt/prewish-blinky-5k.git f:/verilog_sva_gh_scraper/data/full_repos/201797126
git clone --depth 1 --no-tags https://github.com/KendrickQ/Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/201725793
git clone --depth 1 --no-tags https://github.com/carollzambelli/Izhikevich-Neural-Model.git f:/verilog_sva_gh_scraper/data/full_repos/202554418
git clone --depth 1 --no-tags https://github.com/GrishaKh/Float_point_arithmetic.git f:/verilog_sva_gh_scraper/data/full_repos/204481625
git clone --depth 1 --no-tags https://github.com/xian19971028/FSM.git f:/verilog_sva_gh_scraper/data/full_repos/209331974
git clone --depth 1 --no-tags https://github.com/ItamarRocha/verilog-safe.git f:/verilog_sva_gh_scraper/data/full_repos/209385243
git clone --depth 1 --no-tags https://github.com/MEICLabFZU/DSM0.git f:/verilog_sva_gh_scraper/data/full_repos/207985688
git clone --depth 1 --no-tags https://github.com/mcjtag/mdma.git f:/verilog_sva_gh_scraper/data/full_repos/204646149
git clone --depth 1 --no-tags https://github.com/xian19971028/Pipelined-CPU-Design.git f:/verilog_sva_gh_scraper/data/full_repos/209324451
git clone --depth 1 --no-tags https://github.com/robJolley/particleDetectorHDL.git f:/verilog_sva_gh_scraper/data/full_repos/199688622
git clone --depth 1 --no-tags https://github.com/Johneill/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/197759990
