-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.2
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity frameSIPO is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    inData_TVALID : IN STD_LOGIC;
    headerData_V_src_MAC_V_TREADY : IN STD_LOGIC;
    inData_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    inData_TREADY : OUT STD_LOGIC;
    inData_TUSER : IN STD_LOGIC_VECTOR (1 downto 0);
    headerData_V_src_MAC_V_TDATA : OUT STD_LOGIC_VECTOR (47 downto 0);
    headerData_V_src_MAC_V_TVALID : OUT STD_LOGIC;
    headerData_V_dest_MAC_V_TDATA : OUT STD_LOGIC_VECTOR (47 downto 0);
    headerData_V_dest_MAC_V_TVALID : OUT STD_LOGIC;
    headerData_V_dest_MAC_V_TREADY : IN STD_LOGIC;
    headerData_V_ethertype_V_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    headerData_V_ethertype_V_TVALID : OUT STD_LOGIC;
    headerData_V_ethertype_V_TREADY : IN STD_LOGIC );
end;


architecture behav of frameSIPO is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "frameSIPO,hls_ip_2016_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=8.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=7.698000,HLS_SYN_LAT=1,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=238,HLS_SYN_LUT=2016}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm0_0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_ST_st2_fsm1_1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_ST_st0_fsm1_0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv8_D5 : STD_LOGIC_VECTOR (7 downto 0) := "11010101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_FFFFFFF0 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111110000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv26_1 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv7_67 : STD_LOGIC_VECTOR (6 downto 0) := "1100111";
    constant ap_const_lv7_60 : STD_LOGIC_VECTOR (6 downto 0) := "1100000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv6_2F : STD_LOGIC_VECTOR (5 downto 0) := "101111";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv48_FFFFFFFFFFFF : STD_LOGIC_VECTOR (47 downto 0) := "111111111111111111111111111111111111111111111111";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_CS_fsm0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm0 : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm0_0 : STD_LOGIC;
    signal ap_sig_21 : BOOLEAN;
    signal ap_CS_fsm1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding of ap_CS_fsm1 : signal is "none";
    signal ap_sig_cseq_ST_st0_fsm1_0 : STD_LOGIC;
    signal ap_sig_32 : BOOLEAN;
    signal tmp_nbreadreq_fu_100_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_45 : BOOLEAN;
    signal tmp_reg_615 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_reg_615_pp0_iter0 : STD_LOGIC_VECTOR (0 downto 0);
    signal CNT_STATE_load_reg_619 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_634 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_6_reg_634_pp0_iter0 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_638 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_9_reg_638_pp0_iter0 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_642 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_reg_642_pp0_iter0 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_646 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_4_reg_646_pp0_iter0 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_ioackin_headerData_V_src_MAC_V_TREADY : STD_LOGIC;
    signal ap_sig_cseq_ST_st2_fsm1_1 : STD_LOGIC;
    signal ap_sig_81 : BOOLEAN;
    signal CNT_STATE : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal byte_cnt : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal curr_header_dest_MAC_V : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000000";
    signal curr_header_src_MAC_V : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000000";
    signal curr_header_ethertype_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal inData_TDATA_blk_n : STD_LOGIC;
    signal headerData_V_src_MAC_V_TDATA_blk_n : STD_LOGIC;
    signal headerData_V_dest_MAC_V_TDATA_blk_n : STD_LOGIC;
    signal headerData_V_ethertype_V_TDATA_blk_n : STD_LOGIC;
    signal CNT_STATE_load_load_fu_158_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_data_V_reg_623 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_fu_194_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_200_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_206_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_212_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_tmp_s_fu_256_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_tmp_s_reg_650 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_fu_286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_reg_655 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_fu_292_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_30_reg_663 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_31_fu_296_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_31_reg_671 : STD_LOGIC_VECTOR (5 downto 0);
    signal Hi_assign_fu_306_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal Hi_assign_reg_677 : STD_LOGIC_VECTOR (31 downto 0);
    signal Lo_assign_fu_312_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal Lo_assign_reg_682 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_fu_318_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_8_reg_687 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_322_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_reg_695 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_reg_phiprechg_storemerge2_reg_131pp0_it0 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_storemerge2_reg_131pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_170_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge2_phi_fu_136_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_aloccmp_CNT_STATE_load : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_182_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_s_fu_597_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal p_Result_1_fu_476_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal p_Result_4_fu_340_p5 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_2_fu_358_p5 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_reg_ioackin_headerData_V_src_MAC_V_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_headerData_V_dest_MAC_V_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_headerData_V_ethertype_V_TREADY : STD_LOGIC := '0';
    signal tmp_5_off_fu_218_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_49_fu_224_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_50_fu_240_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal icmp_fu_234_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp7_fu_250_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_fu_262_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_266_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal Lo_assign_1_fu_280_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal Hi_assign_1_fu_274_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1_fu_300_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_32_fu_378_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_33_fu_383_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_35_fu_393_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_34_fu_388_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_36_fu_399_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal loc_V_1_fu_375_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_37_fu_405_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_40_fu_417_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_41_fu_423_p4 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_38_fu_409_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_39_fu_413_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_43_fu_440_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_44_fu_446_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal p_demorgan_fu_452_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_45_fu_458_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_42_fu_433_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_46_fu_464_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_47_fu_470_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_7_fu_491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_495_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_12_fu_500_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_fu_512_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_13_fu_506_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_15_fu_519_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal loc_V_fu_488_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_16_fu_525_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_19_fu_537_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_20_fu_543_p4 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_17_fu_529_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_18_fu_533_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_22_fu_561_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_23_fu_567_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal p_demorgan8_fu_573_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_24_fu_579_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_21_fu_553_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_25_fu_585_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_26_fu_591_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal ap_NS_fsm0 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm1 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_113 : BOOLEAN;
    signal ap_sig_560 : BOOLEAN;
    signal ap_sig_120 : BOOLEAN;
    signal ap_sig_564 : BOOLEAN;
    signal ap_sig_563 : BOOLEAN;


begin




    ap_CS_fsm0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm0 <= ap_ST_st1_fsm0_0;
            else
                ap_CS_fsm0 <= ap_NS_fsm0;
            end if;
        end if;
    end process;


    ap_CS_fsm1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm1 <= ap_ST_st0_fsm1_0;
            else
                ap_CS_fsm1 <= ap_NS_fsm1;
            end if;
        end if;
    end process;


    ap_reg_ioackin_headerData_V_dest_MAC_V_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ioackin_headerData_V_dest_MAC_V_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_113) then
                    if (not((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_615_pp0_iter0)) and not((ap_const_lv1_0 = ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_6_reg_634_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_9_reg_638_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_2_reg_642_pp0_iter0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_646_pp0_iter0)) and (ap_const_logic_0 = ap_sig_ioackin_headerData_V_src_MAC_V_TREADY)))) then 
                        ap_reg_ioackin_headerData_V_dest_MAC_V_TREADY <= ap_const_logic_0;
                    elsif ((ap_const_logic_1 = headerData_V_dest_MAC_V_TREADY)) then 
                        ap_reg_ioackin_headerData_V_dest_MAC_V_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_headerData_V_ethertype_V_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ioackin_headerData_V_ethertype_V_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_113) then
                    if (not((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_615_pp0_iter0)) and not((ap_const_lv1_0 = ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_6_reg_634_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_9_reg_638_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_2_reg_642_pp0_iter0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_646_pp0_iter0)) and (ap_const_logic_0 = ap_sig_ioackin_headerData_V_src_MAC_V_TREADY)))) then 
                        ap_reg_ioackin_headerData_V_ethertype_V_TREADY <= ap_const_logic_0;
                    elsif ((ap_const_logic_1 = headerData_V_ethertype_V_TREADY)) then 
                        ap_reg_ioackin_headerData_V_ethertype_V_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_headerData_V_src_MAC_V_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ioackin_headerData_V_src_MAC_V_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_113) then
                    if (not((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_615_pp0_iter0)) and not((ap_const_lv1_0 = ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_6_reg_634_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_9_reg_638_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_2_reg_642_pp0_iter0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_646_pp0_iter0)) and (ap_const_logic_0 = ap_sig_ioackin_headerData_V_src_MAC_V_TREADY)))) then 
                        ap_reg_ioackin_headerData_V_src_MAC_V_TREADY <= ap_const_logic_0;
                    elsif ((ap_const_logic_1 = headerData_V_src_MAC_V_TREADY)) then 
                        ap_reg_ioackin_headerData_V_src_MAC_V_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_phiprechg_storemerge2_reg_131pp0_it1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not((tmp_nbreadreq_fu_100_p4 = ap_const_lv1_0)) and not((ap_sig_45 or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_615_pp0_iter0)) and not((ap_const_lv1_0 = ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_6_reg_634_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_9_reg_638_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_2_reg_642_pp0_iter0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_646_pp0_iter0)) and (ap_const_logic_0 = ap_sig_ioackin_headerData_V_src_MAC_V_TREADY) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))) and not((ap_const_lv1_0 = CNT_STATE_load_load_fu_158_p1)) and (ap_const_lv1_0 = tmp_6_fu_194_p2) and not((ap_const_lv1_0 = tmp_9_fu_200_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not((tmp_nbreadreq_fu_100_p4 = ap_const_lv1_0)) and not((ap_sig_45 or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_615_pp0_iter0)) and not((ap_const_lv1_0 = ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_6_reg_634_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_9_reg_638_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_2_reg_642_pp0_iter0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_646_pp0_iter0)) and (ap_const_logic_0 = ap_sig_ioackin_headerData_V_src_MAC_V_TREADY) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))) and not((ap_const_lv1_0 = CNT_STATE_load_load_fu_158_p1)) and not((ap_const_lv1_0 = tmp_6_fu_194_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not((tmp_nbreadreq_fu_100_p4 = ap_const_lv1_0)) and not((ap_sig_45 or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_615_pp0_iter0)) and not((ap_const_lv1_0 = ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_6_reg_634_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_9_reg_638_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_2_reg_642_pp0_iter0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_646_pp0_iter0)) and (ap_const_logic_0 = ap_sig_ioackin_headerData_V_src_MAC_V_TREADY) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))) and (ap_const_lv1_0 = CNT_STATE_load_load_fu_158_p1) and not((ap_const_lv1_0 = tmp_3_fu_170_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not((tmp_nbreadreq_fu_100_p4 = ap_const_lv1_0)) and not((ap_sig_45 or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_615_pp0_iter0)) and not((ap_const_lv1_0 = ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_6_reg_634_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_9_reg_638_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_2_reg_642_pp0_iter0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_646_pp0_iter0)) and (ap_const_logic_0 = ap_sig_ioackin_headerData_V_src_MAC_V_TREADY) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))) and not((ap_const_lv1_0 = CNT_STATE_load_load_fu_158_p1)) and (ap_const_lv1_0 = tmp_6_fu_194_p2) and (ap_const_lv1_0 = tmp_9_fu_200_p2) and not((ap_const_lv1_0 = tmp_2_fu_206_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not((tmp_nbreadreq_fu_100_p4 = ap_const_lv1_0)) and not((ap_sig_45 or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_615_pp0_iter0)) and not((ap_const_lv1_0 = ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_6_reg_634_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_9_reg_638_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_2_reg_642_pp0_iter0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_646_pp0_iter0)) and (ap_const_logic_0 = ap_sig_ioackin_headerData_V_src_MAC_V_TREADY) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))) and not((ap_const_lv1_0 = CNT_STATE_load_load_fu_158_p1)) and (ap_const_lv1_0 = tmp_6_fu_194_p2) and (ap_const_lv1_0 = tmp_9_fu_200_p2) and (ap_const_lv1_0 = tmp_2_fu_206_p2) and not((ap_const_lv1_0 = tmp_4_fu_212_p2))))) then 
                ap_reg_phiprechg_storemerge2_reg_131pp0_it1 <= ap_const_lv1_1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not((tmp_nbreadreq_fu_100_p4 = ap_const_lv1_0)) and not((ap_sig_45 or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_615_pp0_iter0)) and not((ap_const_lv1_0 = ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_6_reg_634_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_9_reg_638_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_2_reg_642_pp0_iter0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_646_pp0_iter0)) and (ap_const_logic_0 = ap_sig_ioackin_headerData_V_src_MAC_V_TREADY) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))) and (ap_const_lv1_0 = CNT_STATE_load_load_fu_158_p1) and (ap_const_lv1_0 = tmp_3_fu_170_p2))) then 
                ap_reg_phiprechg_storemerge2_reg_131pp0_it1 <= ap_const_lv1_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not((ap_sig_45 or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_615_pp0_iter0)) and not((ap_const_lv1_0 = ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_6_reg_634_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_9_reg_638_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_2_reg_642_pp0_iter0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_646_pp0_iter0)) and (ap_const_logic_0 = ap_sig_ioackin_headerData_V_src_MAC_V_TREADY) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))))) then 
                ap_reg_phiprechg_storemerge2_reg_131pp0_it1 <= ap_reg_phiprechg_storemerge2_reg_131pp0_it0;
            end if; 
        end if;
    end process;

    byte_cnt_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_120) then
                if (not((ap_const_lv1_0 = CNT_STATE_load_load_fu_158_p1))) then 
                    byte_cnt <= tmp_5_fu_182_p2;
                elsif (ap_sig_560) then 
                    byte_cnt <= ap_const_lv32_0;
                end if;
            end if; 
        end if;
    end process;

    curr_header_ethertype_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_563) then
                if (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_reg_642_pp0_iter0))) then 
                    curr_header_ethertype_V <= p_Result_2_fu_358_p5;
                elsif (ap_sig_564) then 
                    curr_header_ethertype_V <= p_Result_4_fu_340_p5;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_615_pp0_iter0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_615_pp0_iter0)) and not((ap_const_lv1_0 = ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_6_reg_634_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_9_reg_638_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_2_reg_642_pp0_iter0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_646_pp0_iter0)) and (ap_const_logic_0 = ap_sig_ioackin_headerData_V_src_MAC_V_TREADY))))) then
                CNT_STATE <= storemerge2_phi_fu_136_p14;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not((tmp_nbreadreq_fu_100_p4 = ap_const_lv1_0)) and not((ap_sig_45 or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_615_pp0_iter0)) and not((ap_const_lv1_0 = ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_6_reg_634_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_9_reg_638_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_2_reg_642_pp0_iter0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_646_pp0_iter0)) and (ap_const_logic_0 = ap_sig_ioackin_headerData_V_src_MAC_V_TREADY) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))))) then
                CNT_STATE_load_reg_619 <= ap_sig_aloccmp_CNT_STATE_load;
                tmp_data_V_reg_623 <= inData_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not((tmp_nbreadreq_fu_100_p4 = ap_const_lv1_0)) and not((ap_sig_45 or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_615_pp0_iter0)) and not((ap_const_lv1_0 = ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_6_reg_634_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_9_reg_638_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_2_reg_642_pp0_iter0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_646_pp0_iter0)) and (ap_const_logic_0 = ap_sig_ioackin_headerData_V_src_MAC_V_TREADY) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))) and not((ap_const_lv1_0 = CNT_STATE_load_load_fu_158_p1)) and not((ap_const_lv1_0 = tmp_6_fu_194_p2)))) then
                    Hi_assign_reg_677(31 downto 3) <= Hi_assign_fu_306_p2(31 downto 3);
                    Lo_assign_reg_682(31 downto 3) <= Lo_assign_fu_312_p2(31 downto 3);
                    tmp_10_reg_695(5 downto 3) <= tmp_10_fu_322_p1(5 downto 3);
                    tmp_8_reg_687(5 downto 3) <= tmp_8_fu_318_p1(5 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_615_pp0_iter0)) and not((ap_const_lv1_0 = ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_615_pp0_iter0)) and not((ap_const_lv1_0 = ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_6_reg_634_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_9_reg_638_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_2_reg_642_pp0_iter0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_646_pp0_iter0)) and (ap_const_logic_0 = ap_sig_ioackin_headerData_V_src_MAC_V_TREADY))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_6_reg_634_pp0_iter0)))) then
                curr_header_dest_MAC_V <= p_Result_s_fu_597_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_615_pp0_iter0)) and not((ap_const_lv1_0 = ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_6_reg_634_pp0_iter0) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_615_pp0_iter0)) and not((ap_const_lv1_0 = ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_6_reg_634_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_9_reg_638_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_2_reg_642_pp0_iter0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_646_pp0_iter0)) and (ap_const_logic_0 = ap_sig_ioackin_headerData_V_src_MAC_V_TREADY))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_9_reg_638_pp0_iter0)))) then
                curr_header_src_MAC_V <= p_Result_1_fu_476_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not((tmp_nbreadreq_fu_100_p4 = ap_const_lv1_0)) and not((ap_sig_45 or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_615_pp0_iter0)) and not((ap_const_lv1_0 = ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_6_reg_634_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_9_reg_638_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_2_reg_642_pp0_iter0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_646_pp0_iter0)) and (ap_const_logic_0 = ap_sig_ioackin_headerData_V_src_MAC_V_TREADY) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))) and not((ap_const_lv1_0 = CNT_STATE_load_load_fu_158_p1)) and (ap_const_lv1_0 = tmp_6_fu_194_p2) and (ap_const_lv1_0 = tmp_9_fu_200_p2) and (ap_const_lv1_0 = tmp_2_fu_206_p2) and (ap_const_lv1_0 = tmp_4_fu_212_p2))) then
                p_tmp_s_reg_650 <= p_tmp_s_fu_256_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not((tmp_nbreadreq_fu_100_p4 = ap_const_lv1_0)) and not((ap_sig_45 or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_615_pp0_iter0)) and not((ap_const_lv1_0 = ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_6_reg_634_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_9_reg_638_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_2_reg_642_pp0_iter0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_646_pp0_iter0)) and (ap_const_logic_0 = ap_sig_ioackin_headerData_V_src_MAC_V_TREADY) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))) and not((ap_const_lv1_0 = CNT_STATE_load_load_fu_158_p1)) and (ap_const_lv1_0 = tmp_6_fu_194_p2) and not((ap_const_lv1_0 = tmp_9_fu_200_p2)))) then
                tmp_29_reg_655 <= tmp_29_fu_286_p2;
                    tmp_30_reg_663(5 downto 3) <= tmp_30_fu_292_p1(5 downto 3);
                    tmp_31_reg_671(5 downto 3) <= tmp_31_fu_296_p1(5 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not((tmp_nbreadreq_fu_100_p4 = ap_const_lv1_0)) and not((ap_sig_45 or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_615_pp0_iter0)) and not((ap_const_lv1_0 = ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_6_reg_634_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_9_reg_638_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_2_reg_642_pp0_iter0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_646_pp0_iter0)) and (ap_const_logic_0 = ap_sig_ioackin_headerData_V_src_MAC_V_TREADY) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))) and not((ap_const_lv1_0 = CNT_STATE_load_load_fu_158_p1)) and (ap_const_lv1_0 = tmp_6_fu_194_p2) and (ap_const_lv1_0 = tmp_9_fu_200_p2))) then
                tmp_2_reg_642 <= tmp_2_fu_206_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not((tmp_nbreadreq_fu_100_p4 = ap_const_lv1_0)) and not((ap_sig_45 or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_615_pp0_iter0)) and not((ap_const_lv1_0 = ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_6_reg_634_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_9_reg_638_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_2_reg_642_pp0_iter0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_646_pp0_iter0)) and (ap_const_logic_0 = ap_sig_ioackin_headerData_V_src_MAC_V_TREADY) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))) and not((ap_const_lv1_0 = CNT_STATE_load_load_fu_158_p1)) and (ap_const_lv1_0 = tmp_6_fu_194_p2) and (ap_const_lv1_0 = tmp_9_fu_200_p2) and (ap_const_lv1_0 = tmp_2_fu_206_p2))) then
                tmp_4_reg_646 <= tmp_4_fu_212_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not((tmp_nbreadreq_fu_100_p4 = ap_const_lv1_0)) and not((ap_sig_45 or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_615_pp0_iter0)) and not((ap_const_lv1_0 = ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_6_reg_634_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_9_reg_638_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_2_reg_642_pp0_iter0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_646_pp0_iter0)) and (ap_const_logic_0 = ap_sig_ioackin_headerData_V_src_MAC_V_TREADY) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))) and not((ap_const_lv1_0 = CNT_STATE_load_load_fu_158_p1)))) then
                tmp_6_reg_634 <= tmp_6_fu_194_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not((tmp_nbreadreq_fu_100_p4 = ap_const_lv1_0)) and not((ap_sig_45 or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_615_pp0_iter0)) and not((ap_const_lv1_0 = ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_6_reg_634_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_9_reg_638_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_2_reg_642_pp0_iter0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_646_pp0_iter0)) and (ap_const_logic_0 = ap_sig_ioackin_headerData_V_src_MAC_V_TREADY) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))) and not((ap_const_lv1_0 = CNT_STATE_load_load_fu_158_p1)) and (ap_const_lv1_0 = tmp_6_fu_194_p2))) then
                tmp_9_reg_638 <= tmp_9_fu_200_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not((ap_sig_45 or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_615_pp0_iter0)) and not((ap_const_lv1_0 = ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_6_reg_634_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_9_reg_638_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_2_reg_642_pp0_iter0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_646_pp0_iter0)) and (ap_const_logic_0 = ap_sig_ioackin_headerData_V_src_MAC_V_TREADY) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))))) then
                tmp_reg_615 <= tmp_nbreadreq_fu_100_p4;
            end if;
        end if;
    end process;
    tmp_30_reg_663(2 downto 0) <= "000";
    tmp_31_reg_671(2 downto 0) <= "111";
    Hi_assign_reg_677(2 downto 0) <= "111";
    Lo_assign_reg_682(2 downto 0) <= "000";
    tmp_8_reg_687(2 downto 0) <= "000";
    tmp_10_reg_695(2 downto 0) <= "111";

    ap_NS_fsm0_assign_proc : process (ap_CS_fsm0, ap_sig_45, ap_reg_ppstg_tmp_reg_615_pp0_iter0, ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0, ap_reg_ppstg_tmp_6_reg_634_pp0_iter0, ap_reg_ppstg_tmp_9_reg_638_pp0_iter0, ap_reg_ppstg_tmp_2_reg_642_pp0_iter0, ap_reg_ppstg_tmp_4_reg_646_pp0_iter0, ap_sig_ioackin_headerData_V_src_MAC_V_TREADY, ap_sig_cseq_ST_st2_fsm1_1)
    begin
        case ap_CS_fsm0 is
            when ap_ST_st1_fsm0_0 => 
                ap_NS_fsm0 <= ap_ST_st1_fsm0_0;
            when others =>  
                ap_NS_fsm0 <= "X";
        end case;
    end process;

    ap_NS_fsm1_assign_proc : process (ap_sig_cseq_ST_st1_fsm0_0, ap_CS_fsm1, ap_sig_45, ap_reg_ppstg_tmp_reg_615_pp0_iter0, ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0, ap_reg_ppstg_tmp_6_reg_634_pp0_iter0, ap_reg_ppstg_tmp_9_reg_638_pp0_iter0, ap_reg_ppstg_tmp_2_reg_642_pp0_iter0, ap_reg_ppstg_tmp_4_reg_646_pp0_iter0, ap_sig_ioackin_headerData_V_src_MAC_V_TREADY, ap_sig_cseq_ST_st2_fsm1_1)
    begin
        case ap_CS_fsm1 is
            when ap_ST_st2_fsm1_1 => 
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_615_pp0_iter0)) and not((ap_const_lv1_0 = ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_6_reg_634_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_9_reg_638_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_2_reg_642_pp0_iter0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_646_pp0_iter0)) and (ap_const_logic_0 = ap_sig_ioackin_headerData_V_src_MAC_V_TREADY))) and not(ap_sig_45))) then
                    ap_NS_fsm1 <= ap_ST_st2_fsm1_1;
                elsif ((not((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_615_pp0_iter0)) and not((ap_const_lv1_0 = ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_6_reg_634_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_9_reg_638_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_2_reg_642_pp0_iter0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_646_pp0_iter0)) and (ap_const_logic_0 = ap_sig_ioackin_headerData_V_src_MAC_V_TREADY))) and (not((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and ap_sig_45)))) then
                    ap_NS_fsm1 <= ap_ST_st0_fsm1_0;
                else
                    ap_NS_fsm1 <= ap_ST_st2_fsm1_1;
                end if;
            when ap_ST_st0_fsm1_0 => 
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not((ap_sig_45 or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_615_pp0_iter0)) and not((ap_const_lv1_0 = ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_6_reg_634_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_9_reg_638_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_2_reg_642_pp0_iter0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_646_pp0_iter0)) and (ap_const_logic_0 = ap_sig_ioackin_headerData_V_src_MAC_V_TREADY) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))))) then
                    ap_NS_fsm1 <= ap_ST_st2_fsm1_1;
                else
                    ap_NS_fsm1 <= ap_ST_st0_fsm1_0;
                end if;
            when others =>  
                ap_NS_fsm1 <= "XX";
        end case;
    end process;
    CNT_STATE_load_load_fu_158_p1 <= ap_sig_aloccmp_CNT_STATE_load;
    Hi_assign_1_fu_274_p2 <= std_logic_vector(signed(ap_const_lv7_67) - signed(tmp_s_fu_266_p3));
    Hi_assign_fu_306_p2 <= std_logic_vector(unsigned(ap_const_lv32_37) - unsigned(tmp_1_fu_300_p2));
    Lo_assign_1_fu_280_p2 <= std_logic_vector(signed(ap_const_lv7_60) - signed(tmp_s_fu_266_p3));
    Lo_assign_fu_312_p2 <= std_logic_vector(unsigned(ap_const_lv32_30) - unsigned(tmp_1_fu_300_p2));

    ap_done_assign_proc : process(ap_reg_ppstg_tmp_reg_615_pp0_iter0, ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0, ap_reg_ppstg_tmp_6_reg_634_pp0_iter0, ap_reg_ppstg_tmp_9_reg_638_pp0_iter0, ap_reg_ppstg_tmp_2_reg_642_pp0_iter0, ap_reg_ppstg_tmp_4_reg_646_pp0_iter0, ap_sig_ioackin_headerData_V_src_MAC_V_TREADY, ap_sig_cseq_ST_st2_fsm1_1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_615_pp0_iter0)) and not((ap_const_lv1_0 = ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_6_reg_634_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_9_reg_638_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_2_reg_642_pp0_iter0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_646_pp0_iter0)) and (ap_const_logic_0 = ap_sig_ioackin_headerData_V_src_MAC_V_TREADY))))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm0_0, ap_sig_cseq_ST_st0_fsm1_0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and (ap_const_logic_1 = ap_sig_cseq_ST_st0_fsm1_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_sig_cseq_ST_st1_fsm0_0, ap_sig_45, ap_reg_ppstg_tmp_reg_615_pp0_iter0, ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0, ap_reg_ppstg_tmp_6_reg_634_pp0_iter0, ap_reg_ppstg_tmp_9_reg_638_pp0_iter0, ap_reg_ppstg_tmp_2_reg_642_pp0_iter0, ap_reg_ppstg_tmp_4_reg_646_pp0_iter0, ap_sig_ioackin_headerData_V_src_MAC_V_TREADY, ap_sig_cseq_ST_st2_fsm1_1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not((ap_sig_45 or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_615_pp0_iter0)) and not((ap_const_lv1_0 = ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_6_reg_634_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_9_reg_638_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_2_reg_642_pp0_iter0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_646_pp0_iter0)) and (ap_const_logic_0 = ap_sig_ioackin_headerData_V_src_MAC_V_TREADY) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_reg_phiprechg_storemerge2_reg_131pp0_it0 <= "X";
    ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0 <= CNT_STATE_load_reg_619;
    ap_reg_ppstg_tmp_2_reg_642_pp0_iter0 <= tmp_2_reg_642;
    ap_reg_ppstg_tmp_4_reg_646_pp0_iter0 <= tmp_4_reg_646;
    ap_reg_ppstg_tmp_6_reg_634_pp0_iter0 <= tmp_6_reg_634;
    ap_reg_ppstg_tmp_9_reg_638_pp0_iter0 <= tmp_9_reg_638;
    ap_reg_ppstg_tmp_reg_615_pp0_iter0 <= tmp_reg_615;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    ap_sig_113_assign_proc : process(ap_reg_ppstg_tmp_reg_615_pp0_iter0, ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0, ap_reg_ppstg_tmp_6_reg_634_pp0_iter0, ap_reg_ppstg_tmp_9_reg_638_pp0_iter0, ap_reg_ppstg_tmp_2_reg_642_pp0_iter0, ap_reg_ppstg_tmp_4_reg_646_pp0_iter0, ap_sig_cseq_ST_st2_fsm1_1)
    begin
                ap_sig_113 <= (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_615_pp0_iter0)) and not((ap_const_lv1_0 = ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_6_reg_634_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_9_reg_638_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_2_reg_642_pp0_iter0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_646_pp0_iter0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1));
    end process;


    ap_sig_120_assign_proc : process(ap_sig_cseq_ST_st1_fsm0_0, tmp_nbreadreq_fu_100_p4, ap_sig_45, ap_reg_ppstg_tmp_reg_615_pp0_iter0, ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0, ap_reg_ppstg_tmp_6_reg_634_pp0_iter0, ap_reg_ppstg_tmp_9_reg_638_pp0_iter0, ap_reg_ppstg_tmp_2_reg_642_pp0_iter0, ap_reg_ppstg_tmp_4_reg_646_pp0_iter0, ap_sig_ioackin_headerData_V_src_MAC_V_TREADY, ap_sig_cseq_ST_st2_fsm1_1)
    begin
                ap_sig_120 <= ((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not((tmp_nbreadreq_fu_100_p4 = ap_const_lv1_0)) and not((ap_sig_45 or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_615_pp0_iter0)) and not((ap_const_lv1_0 = ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_6_reg_634_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_9_reg_638_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_2_reg_642_pp0_iter0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_646_pp0_iter0)) and (ap_const_logic_0 = ap_sig_ioackin_headerData_V_src_MAC_V_TREADY) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))));
    end process;


    ap_sig_21_assign_proc : process(ap_CS_fsm0)
    begin
                ap_sig_21 <= (ap_CS_fsm0(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_32_assign_proc : process(ap_CS_fsm1)
    begin
                ap_sig_32 <= (ap_const_lv1_1 = ap_CS_fsm1(0 downto 0));
    end process;


    ap_sig_45_assign_proc : process(ap_start, inData_TVALID, tmp_nbreadreq_fu_100_p4)
    begin
                ap_sig_45 <= (((inData_TVALID = ap_const_logic_0) and not((tmp_nbreadreq_fu_100_p4 = ap_const_lv1_0))) or (ap_start = ap_const_logic_0));
    end process;


    ap_sig_560_assign_proc : process(CNT_STATE_load_load_fu_158_p1, tmp_3_fu_170_p2)
    begin
                ap_sig_560 <= ((ap_const_lv1_0 = CNT_STATE_load_load_fu_158_p1) and (ap_const_lv1_0 = tmp_3_fu_170_p2));
    end process;


    ap_sig_563_assign_proc : process(ap_reg_ppstg_tmp_reg_615_pp0_iter0, ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0, ap_reg_ppstg_tmp_6_reg_634_pp0_iter0, ap_reg_ppstg_tmp_9_reg_638_pp0_iter0, ap_reg_ppstg_tmp_2_reg_642_pp0_iter0, ap_reg_ppstg_tmp_4_reg_646_pp0_iter0, ap_sig_ioackin_headerData_V_src_MAC_V_TREADY, ap_sig_cseq_ST_st2_fsm1_1)
    begin
                ap_sig_563 <= (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_615_pp0_iter0)) and not((ap_const_lv1_0 = ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_6_reg_634_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_9_reg_638_pp0_iter0) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_615_pp0_iter0)) and not((ap_const_lv1_0 = ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_6_reg_634_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_9_reg_638_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_2_reg_642_pp0_iter0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_646_pp0_iter0)) and (ap_const_logic_0 = ap_sig_ioackin_headerData_V_src_MAC_V_TREADY))));
    end process;


    ap_sig_564_assign_proc : process(ap_reg_ppstg_tmp_2_reg_642_pp0_iter0, ap_reg_ppstg_tmp_4_reg_646_pp0_iter0)
    begin
                ap_sig_564 <= ((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_reg_642_pp0_iter0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_646_pp0_iter0)));
    end process;


    ap_sig_81_assign_proc : process(ap_CS_fsm1)
    begin
                ap_sig_81 <= (ap_const_lv1_1 = ap_CS_fsm1(1 downto 1));
    end process;


    ap_sig_aloccmp_CNT_STATE_load_assign_proc : process(ap_reg_ppstg_tmp_reg_615_pp0_iter0, ap_sig_cseq_ST_st2_fsm1_1, CNT_STATE, storemerge2_phi_fu_136_p14)
    begin
        if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_615_pp0_iter0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1))) then 
            ap_sig_aloccmp_CNT_STATE_load <= storemerge2_phi_fu_136_p14;
        else 
            ap_sig_aloccmp_CNT_STATE_load <= CNT_STATE;
        end if; 
    end process;


    ap_sig_cseq_ST_st0_fsm1_0_assign_proc : process(ap_sig_32)
    begin
        if (ap_sig_32) then 
            ap_sig_cseq_ST_st0_fsm1_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st0_fsm1_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st1_fsm0_0_assign_proc : process(ap_sig_21)
    begin
        if (ap_sig_21) then 
            ap_sig_cseq_ST_st1_fsm0_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm0_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st2_fsm1_1_assign_proc : process(ap_sig_81)
    begin
        if (ap_sig_81) then 
            ap_sig_cseq_ST_st2_fsm1_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm1_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_ioackin_headerData_V_src_MAC_V_TREADY_assign_proc : process(headerData_V_src_MAC_V_TREADY, ap_reg_ioackin_headerData_V_src_MAC_V_TREADY)
    begin
        if ((ap_const_logic_0 = ap_reg_ioackin_headerData_V_src_MAC_V_TREADY)) then 
            ap_sig_ioackin_headerData_V_src_MAC_V_TREADY <= headerData_V_src_MAC_V_TREADY;
        else 
            ap_sig_ioackin_headerData_V_src_MAC_V_TREADY <= ap_const_logic_1;
        end if; 
    end process;

    headerData_V_dest_MAC_V_TDATA <= curr_header_dest_MAC_V;

    headerData_V_dest_MAC_V_TDATA_blk_n_assign_proc : process(ap_reg_ppstg_tmp_reg_615_pp0_iter0, ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0, ap_reg_ppstg_tmp_6_reg_634_pp0_iter0, ap_reg_ppstg_tmp_9_reg_638_pp0_iter0, ap_reg_ppstg_tmp_2_reg_642_pp0_iter0, ap_reg_ppstg_tmp_4_reg_646_pp0_iter0, ap_sig_cseq_ST_st2_fsm1_1, headerData_V_dest_MAC_V_TREADY)
    begin
        if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_615_pp0_iter0)) and not((ap_const_lv1_0 = ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_6_reg_634_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_9_reg_638_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_2_reg_642_pp0_iter0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_646_pp0_iter0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1))) then 
            headerData_V_dest_MAC_V_TDATA_blk_n <= headerData_V_dest_MAC_V_TREADY;
        else 
            headerData_V_dest_MAC_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    headerData_V_dest_MAC_V_TVALID_assign_proc : process(ap_reg_ppstg_tmp_reg_615_pp0_iter0, ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0, ap_reg_ppstg_tmp_6_reg_634_pp0_iter0, ap_reg_ppstg_tmp_9_reg_638_pp0_iter0, ap_reg_ppstg_tmp_2_reg_642_pp0_iter0, ap_reg_ppstg_tmp_4_reg_646_pp0_iter0, ap_sig_cseq_ST_st2_fsm1_1, ap_reg_ioackin_headerData_V_dest_MAC_V_TREADY)
    begin
        if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_615_pp0_iter0)) and not((ap_const_lv1_0 = ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_6_reg_634_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_9_reg_638_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_2_reg_642_pp0_iter0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_646_pp0_iter0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and (ap_const_logic_0 = ap_reg_ioackin_headerData_V_dest_MAC_V_TREADY))) then 
            headerData_V_dest_MAC_V_TVALID <= ap_const_logic_1;
        else 
            headerData_V_dest_MAC_V_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    headerData_V_ethertype_V_TDATA <= (curr_header_ethertype_V(15 downto 8) & tmp_data_V_reg_623);

    headerData_V_ethertype_V_TDATA_blk_n_assign_proc : process(ap_reg_ppstg_tmp_reg_615_pp0_iter0, ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0, ap_reg_ppstg_tmp_6_reg_634_pp0_iter0, ap_reg_ppstg_tmp_9_reg_638_pp0_iter0, ap_reg_ppstg_tmp_2_reg_642_pp0_iter0, ap_reg_ppstg_tmp_4_reg_646_pp0_iter0, ap_sig_cseq_ST_st2_fsm1_1, headerData_V_ethertype_V_TREADY)
    begin
        if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_615_pp0_iter0)) and not((ap_const_lv1_0 = ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_6_reg_634_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_9_reg_638_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_2_reg_642_pp0_iter0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_646_pp0_iter0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1))) then 
            headerData_V_ethertype_V_TDATA_blk_n <= headerData_V_ethertype_V_TREADY;
        else 
            headerData_V_ethertype_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    headerData_V_ethertype_V_TVALID_assign_proc : process(ap_reg_ppstg_tmp_reg_615_pp0_iter0, ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0, ap_reg_ppstg_tmp_6_reg_634_pp0_iter0, ap_reg_ppstg_tmp_9_reg_638_pp0_iter0, ap_reg_ppstg_tmp_2_reg_642_pp0_iter0, ap_reg_ppstg_tmp_4_reg_646_pp0_iter0, ap_sig_cseq_ST_st2_fsm1_1, ap_reg_ioackin_headerData_V_ethertype_V_TREADY)
    begin
        if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_615_pp0_iter0)) and not((ap_const_lv1_0 = ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_6_reg_634_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_9_reg_638_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_2_reg_642_pp0_iter0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_646_pp0_iter0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and (ap_const_logic_0 = ap_reg_ioackin_headerData_V_ethertype_V_TREADY))) then 
            headerData_V_ethertype_V_TVALID <= ap_const_logic_1;
        else 
            headerData_V_ethertype_V_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    headerData_V_src_MAC_V_TDATA <= curr_header_src_MAC_V;

    headerData_V_src_MAC_V_TDATA_blk_n_assign_proc : process(ap_reg_ppstg_tmp_reg_615_pp0_iter0, ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0, ap_reg_ppstg_tmp_6_reg_634_pp0_iter0, ap_reg_ppstg_tmp_9_reg_638_pp0_iter0, ap_reg_ppstg_tmp_2_reg_642_pp0_iter0, ap_reg_ppstg_tmp_4_reg_646_pp0_iter0, headerData_V_src_MAC_V_TREADY, ap_sig_cseq_ST_st2_fsm1_1)
    begin
        if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_615_pp0_iter0)) and not((ap_const_lv1_0 = ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_6_reg_634_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_9_reg_638_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_2_reg_642_pp0_iter0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_646_pp0_iter0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1))) then 
            headerData_V_src_MAC_V_TDATA_blk_n <= headerData_V_src_MAC_V_TREADY;
        else 
            headerData_V_src_MAC_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    headerData_V_src_MAC_V_TVALID_assign_proc : process(ap_reg_ppstg_tmp_reg_615_pp0_iter0, ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0, ap_reg_ppstg_tmp_6_reg_634_pp0_iter0, ap_reg_ppstg_tmp_9_reg_638_pp0_iter0, ap_reg_ppstg_tmp_2_reg_642_pp0_iter0, ap_reg_ppstg_tmp_4_reg_646_pp0_iter0, ap_sig_cseq_ST_st2_fsm1_1, ap_reg_ioackin_headerData_V_src_MAC_V_TREADY)
    begin
        if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_615_pp0_iter0)) and not((ap_const_lv1_0 = ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_6_reg_634_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_9_reg_638_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_2_reg_642_pp0_iter0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_646_pp0_iter0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and (ap_const_logic_0 = ap_reg_ioackin_headerData_V_src_MAC_V_TREADY))) then 
            headerData_V_src_MAC_V_TVALID <= ap_const_logic_1;
        else 
            headerData_V_src_MAC_V_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    icmp7_fu_250_p2 <= "1" when (signed(tmp_50_fu_240_p4) < signed(ap_const_lv26_1)) else "0";
    icmp_fu_234_p2 <= "1" when (tmp_49_fu_224_p4 = ap_const_lv31_0) else "0";

    inData_TDATA_blk_n_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm0_0, inData_TVALID, tmp_nbreadreq_fu_100_p4)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not((tmp_nbreadreq_fu_100_p4 = ap_const_lv1_0)) and not((ap_start = ap_const_logic_0)) and (ap_const_logic_1 = ap_start))) then 
            inData_TDATA_blk_n <= inData_TVALID;
        else 
            inData_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    inData_TREADY_assign_proc : process(ap_sig_cseq_ST_st1_fsm0_0, tmp_nbreadreq_fu_100_p4, ap_sig_45, ap_reg_ppstg_tmp_reg_615_pp0_iter0, ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0, ap_reg_ppstg_tmp_6_reg_634_pp0_iter0, ap_reg_ppstg_tmp_9_reg_638_pp0_iter0, ap_reg_ppstg_tmp_2_reg_642_pp0_iter0, ap_reg_ppstg_tmp_4_reg_646_pp0_iter0, ap_sig_ioackin_headerData_V_src_MAC_V_TREADY, ap_sig_cseq_ST_st2_fsm1_1)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not((tmp_nbreadreq_fu_100_p4 = ap_const_lv1_0)) and not((ap_sig_45 or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_615_pp0_iter0)) and not((ap_const_lv1_0 = ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_6_reg_634_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_9_reg_638_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_2_reg_642_pp0_iter0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_646_pp0_iter0)) and (ap_const_logic_0 = ap_sig_ioackin_headerData_V_src_MAC_V_TREADY) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1))))))) then 
            inData_TREADY <= ap_const_logic_1;
        else 
            inData_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    loc_V_1_fu_375_p1 <= std_logic_vector(resize(unsigned(tmp_data_V_reg_623),48));
    loc_V_fu_488_p1 <= std_logic_vector(resize(unsigned(tmp_data_V_reg_623),48));
    p_Result_1_fu_476_p2 <= (tmp_46_fu_464_p2 or tmp_47_fu_470_p2);
    p_Result_2_fu_358_p5 <= (tmp_data_V_reg_623 & curr_header_ethertype_V(7 downto 0));
    p_Result_4_fu_340_p5 <= (curr_header_ethertype_V(15 downto 8) & tmp_data_V_reg_623);
    p_Result_s_fu_597_p2 <= (tmp_25_fu_585_p2 or tmp_26_fu_591_p2);
    p_demorgan8_fu_573_p2 <= (tmp_22_fu_561_p2 and tmp_23_fu_567_p2);
    p_demorgan_fu_452_p2 <= (tmp_43_fu_440_p2 and tmp_44_fu_446_p2);
    p_tmp_s_fu_256_p2 <= (icmp_fu_234_p2 or icmp7_fu_250_p2);

    storemerge2_phi_fu_136_p14_assign_proc : process(ap_reg_ppstg_tmp_reg_615_pp0_iter0, ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0, ap_reg_ppstg_tmp_6_reg_634_pp0_iter0, ap_reg_ppstg_tmp_9_reg_638_pp0_iter0, ap_reg_ppstg_tmp_2_reg_642_pp0_iter0, ap_reg_ppstg_tmp_4_reg_646_pp0_iter0, ap_sig_cseq_ST_st2_fsm1_1, p_tmp_s_reg_650, ap_reg_phiprechg_storemerge2_reg_131pp0_it1)
    begin
        if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_615_pp0_iter0)) and not((ap_const_lv1_0 = ap_reg_ppstg_CNT_STATE_load_reg_619_pp0_iter0)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_6_reg_634_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_9_reg_638_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_2_reg_642_pp0_iter0) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_646_pp0_iter0) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1))) then 
            storemerge2_phi_fu_136_p14 <= p_tmp_s_reg_650;
        else 
            storemerge2_phi_fu_136_p14 <= ap_reg_phiprechg_storemerge2_reg_131pp0_it1;
        end if; 
    end process;

    tmp_10_fu_322_p1 <= Hi_assign_fu_306_p2(6 - 1 downto 0);
    tmp_11_fu_495_p2 <= std_logic_vector(signed(ap_const_lv6_2F) - signed(tmp_8_reg_687));
    tmp_12_fu_500_p3 <= 
        tmp_8_reg_687 when (tmp_7_fu_491_p2(0) = '1') else 
        tmp_10_reg_695;
    tmp_13_fu_506_p3 <= 
        tmp_10_reg_695 when (tmp_7_fu_491_p2(0) = '1') else 
        tmp_8_reg_687;
    tmp_14_fu_512_p3 <= 
        tmp_11_fu_495_p2 when (tmp_7_fu_491_p2(0) = '1') else 
        tmp_8_reg_687;
    tmp_15_fu_519_p2 <= std_logic_vector(signed(ap_const_lv6_2F) - signed(tmp_12_fu_500_p3));
    tmp_16_fu_525_p1 <= std_logic_vector(resize(unsigned(tmp_14_fu_512_p3),48));
    tmp_17_fu_529_p1 <= std_logic_vector(resize(unsigned(tmp_13_fu_506_p3),48));
    tmp_18_fu_533_p1 <= std_logic_vector(resize(unsigned(tmp_15_fu_519_p2),48));
    tmp_19_fu_537_p2 <= std_logic_vector(shift_left(unsigned(loc_V_fu_488_p1),to_integer(unsigned('0' & tmp_16_fu_525_p1(31-1 downto 0)))));
    tmp_1_fu_300_p2 <= std_logic_vector(shift_left(unsigned(tmp_5_fu_182_p2),to_integer(unsigned('0' & ap_const_lv32_3(31-1 downto 0)))));
    
    tmp_20_fu_543_p4_proc : process(tmp_19_fu_537_p2)
    variable vlo_cpy : STD_LOGIC_VECTOR(48+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(48+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(48 - 1 downto 0);
    variable tmp_20_fu_543_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(48 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(48 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(48 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(6 - 1 downto 0) := ap_const_lv32_2F(6 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(6 - 1 downto 0) := ap_const_lv32_0(6 - 1 downto 0);
        v0_cpy := tmp_19_fu_537_p2;
        if (vlo_cpy(6 - 1 downto 0) > vhi_cpy(6 - 1 downto 0)) then
            vhi_cpy(6-1 downto 0) := std_logic_vector(48-1-unsigned(ap_const_lv32_0(6-1 downto 0)));
            vlo_cpy(6-1 downto 0) := std_logic_vector(48-1-unsigned(ap_const_lv32_2F(6-1 downto 0)));
            for tmp_20_fu_543_p4_i in 0 to 48-1 loop
                v0_cpy(tmp_20_fu_543_p4_i) := tmp_19_fu_537_p2(48-1-tmp_20_fu_543_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(6-1 downto 0)))));

        section := (others=>'0');
        section(6-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(6-1 downto 0)) - unsigned(vlo_cpy(6-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(48-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        tmp_20_fu_543_p4 <= resvalue(48-1 downto 0);
    end process;

    tmp_21_fu_553_p3 <= 
        tmp_20_fu_543_p4 when (tmp_7_fu_491_p2(0) = '1') else 
        tmp_19_fu_537_p2;
    tmp_22_fu_561_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv48_FFFFFFFFFFFF),to_integer(unsigned('0' & tmp_17_fu_529_p1(31-1 downto 0)))));
    tmp_23_fu_567_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv48_FFFFFFFFFFFF),to_integer(unsigned('0' & tmp_18_fu_533_p1(31-1 downto 0)))));
    tmp_24_fu_579_p2 <= (p_demorgan8_fu_573_p2 xor ap_const_lv48_FFFFFFFFFFFF);
    tmp_25_fu_585_p2 <= (curr_header_dest_MAC_V and tmp_24_fu_579_p2);
    tmp_26_fu_591_p2 <= (tmp_21_fu_553_p3 and p_demorgan8_fu_573_p2);
    tmp_28_fu_262_p1 <= tmp_5_fu_182_p2(4 - 1 downto 0);
    tmp_29_fu_286_p2 <= "1" when (unsigned(Lo_assign_1_fu_280_p2) > unsigned(Hi_assign_1_fu_274_p2)) else "0";
    tmp_2_fu_206_p2 <= "1" when (tmp_5_fu_182_p2 = ap_const_lv32_D) else "0";
    tmp_30_fu_292_p1 <= Lo_assign_1_fu_280_p2(6 - 1 downto 0);
    tmp_31_fu_296_p1 <= Hi_assign_1_fu_274_p2(6 - 1 downto 0);
    tmp_32_fu_378_p2 <= std_logic_vector(signed(ap_const_lv6_2F) - signed(tmp_30_reg_663));
    tmp_33_fu_383_p3 <= 
        tmp_30_reg_663 when (tmp_29_reg_655(0) = '1') else 
        tmp_31_reg_671;
    tmp_34_fu_388_p3 <= 
        tmp_31_reg_671 when (tmp_29_reg_655(0) = '1') else 
        tmp_30_reg_663;
    tmp_35_fu_393_p3 <= 
        tmp_32_fu_378_p2 when (tmp_29_reg_655(0) = '1') else 
        tmp_30_reg_663;
    tmp_36_fu_399_p2 <= std_logic_vector(signed(ap_const_lv6_2F) - signed(tmp_33_fu_383_p3));
    tmp_37_fu_405_p1 <= std_logic_vector(resize(unsigned(tmp_35_fu_393_p3),48));
    tmp_38_fu_409_p1 <= std_logic_vector(resize(unsigned(tmp_34_fu_388_p3),48));
    tmp_39_fu_413_p1 <= std_logic_vector(resize(unsigned(tmp_36_fu_399_p2),48));
    tmp_3_fu_170_p2 <= "1" when (inData_TDATA = ap_const_lv8_D5) else "0";
    tmp_40_fu_417_p2 <= std_logic_vector(shift_left(unsigned(loc_V_1_fu_375_p1),to_integer(unsigned('0' & tmp_37_fu_405_p1(31-1 downto 0)))));
    
    tmp_41_fu_423_p4_proc : process(tmp_40_fu_417_p2)
    variable vlo_cpy : STD_LOGIC_VECTOR(48+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(48+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(48 - 1 downto 0);
    variable tmp_41_fu_423_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(48 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(48 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(48 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(6 - 1 downto 0) := ap_const_lv32_2F(6 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(6 - 1 downto 0) := ap_const_lv32_0(6 - 1 downto 0);
        v0_cpy := tmp_40_fu_417_p2;
        if (vlo_cpy(6 - 1 downto 0) > vhi_cpy(6 - 1 downto 0)) then
            vhi_cpy(6-1 downto 0) := std_logic_vector(48-1-unsigned(ap_const_lv32_0(6-1 downto 0)));
            vlo_cpy(6-1 downto 0) := std_logic_vector(48-1-unsigned(ap_const_lv32_2F(6-1 downto 0)));
            for tmp_41_fu_423_p4_i in 0 to 48-1 loop
                v0_cpy(tmp_41_fu_423_p4_i) := tmp_40_fu_417_p2(48-1-tmp_41_fu_423_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(6-1 downto 0)))));

        section := (others=>'0');
        section(6-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(6-1 downto 0)) - unsigned(vlo_cpy(6-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(48-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        tmp_41_fu_423_p4 <= resvalue(48-1 downto 0);
    end process;

    tmp_42_fu_433_p3 <= 
        tmp_41_fu_423_p4 when (tmp_29_reg_655(0) = '1') else 
        tmp_40_fu_417_p2;
    tmp_43_fu_440_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv48_FFFFFFFFFFFF),to_integer(unsigned('0' & tmp_38_fu_409_p1(31-1 downto 0)))));
    tmp_44_fu_446_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv48_FFFFFFFFFFFF),to_integer(unsigned('0' & tmp_39_fu_413_p1(31-1 downto 0)))));
    tmp_45_fu_458_p2 <= (p_demorgan_fu_452_p2 xor ap_const_lv48_FFFFFFFFFFFF);
    tmp_46_fu_464_p2 <= (curr_header_src_MAC_V and tmp_45_fu_458_p2);
    tmp_47_fu_470_p2 <= (tmp_42_fu_433_p3 and p_demorgan_fu_452_p2);
    tmp_49_fu_224_p4 <= tmp_5_off_fu_218_p2(31 downto 1);
    tmp_4_fu_212_p2 <= "1" when (tmp_5_fu_182_p2 = ap_const_lv32_E) else "0";
    tmp_50_fu_240_p4 <= tmp_5_fu_182_p2(31 downto 6);
    tmp_5_fu_182_p2 <= std_logic_vector(unsigned(byte_cnt) + unsigned(ap_const_lv32_1));
    tmp_5_off_fu_218_p2 <= std_logic_vector(unsigned(byte_cnt) + unsigned(ap_const_lv32_FFFFFFF0));
    tmp_6_fu_194_p2 <= "1" when (signed(tmp_5_fu_182_p2) < signed(ap_const_lv32_7)) else "0";
    tmp_7_fu_491_p2 <= "1" when (unsigned(Lo_assign_reg_682) > unsigned(Hi_assign_reg_677)) else "0";
    tmp_8_fu_318_p1 <= Lo_assign_fu_312_p2(6 - 1 downto 0);
    tmp_9_fu_200_p2 <= "1" when (signed(tmp_5_fu_182_p2) < signed(ap_const_lv32_D)) else "0";
    tmp_nbreadreq_fu_100_p4 <= (0=>(inData_TVALID), others=>'-');
    tmp_s_fu_266_p3 <= (tmp_28_fu_262_p1 & ap_const_lv3_0);
end behav;
