// Seed: 4042117973
module module_0 (
    input  tri1 id_0,
    output tri  id_1
);
  assign id_1 = id_0;
  assign id_1 = 1'b0;
  id_3(
      id_1.id_0
  );
  assign module_1.id_14 = 0;
  wire id_4, id_5;
endmodule
module module_1 (
    input tri1 id_0,
    output wire id_1,
    input supply0 id_2,
    input supply0 id_3,
    output wire id_4,
    output wor id_5,
    output wire id_6,
    input tri id_7
);
  wire id_9, id_10, id_11;
  wire id_12;
  wire id_13;
  supply0 id_14, id_15 = 1'd0;
  module_0 modCall_1 (
      id_7,
      id_5
  );
  wire id_16;
endmodule
