// Seed: 1068794843
module module_0 ();
  wire id_1;
  assign module_2.id_5 = 0;
  assign module_1.id_1 = 0;
endmodule
module module_1;
  bit id_1 = id_1;
  module_0 modCall_1 ();
  bit id_2;
  always @(1'd0 or posedge -1) begin : LABEL_0
    id_1 <= -1;
    id_2 = -1 != -1'b0;
  end
endmodule
module module_2 #(
    parameter id_0 = 32'd82,
    parameter id_1 = 32'd58
) (
    input wire _id_0
    , id_3,
    input wand _id_1
);
  wire id_4;
  logic [id_0  **  1 : 1] id_5 = id_0 == id_3;
  logic [id_1  &&  id_1 : -1 'b0] id_6;
  module_0 modCall_1 ();
endmodule
