module mux_16x1_test;
reg[15:0] in;
reg[3:0] sel;
wire out;
mux_16x1 dut(.in(in),.sel(sel),.out(out));
initial begin
$monitor($time,"in=%b,sel=%b,out=%b \n",in,sel,out);
#20 in = 876; sel = 1;
#20 sel=3;
#20 sel=4;
#20 sel=7;
#20 $finish;
end

endmodule
