{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1366930376222 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1366930376224 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 25 15:52:55 2013 " "Processing started: Thu Apr 25 15:52:55 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1366930376224 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1366930376224 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MonPro -c MonPro " "Command: quartus_map --read_settings_files=on --write_settings_files=off MonPro -c MonPro" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1366930376225 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1366930377500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monpro_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file monpro_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MonPro_tb " "Found entity 1: MonPro_tb" {  } { { "MonPro_tb.v" "" { Text "D:/altera/12.1sp1/MonPro/MonPro_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366930377725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366930377725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_add.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_add " "Found entity 1: mul_add" {  } { { "mul_add.v" "" { Text "D:/altera/12.1sp1/MonPro/mul_add.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366930377734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366930377734 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "monpro.v(52) " "Verilog HDL information at monpro.v(52): always construct contains both blocking and non-blocking assignments" {  } { { "monpro.v" "" { Text "D:/altera/12.1sp1/MonPro/monpro.v" 52 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1366930377743 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S0 s0 monpro.v(23) " "Verilog HDL Declaration information at monpro.v(23): object \"S0\" differs only in case from object \"s0\" in the same scope" {  } { { "monpro.v" "" { Text "D:/altera/12.1sp1/MonPro/monpro.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1366930377744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monpro.v 1 1 " "Found 1 design units, including 1 entities, in source file monpro.v" { { "Info" "ISGN_ENTITY_NAME" "1 monpro " "Found entity 1: monpro" {  } { { "monpro.v" "" { Text "D:/altera/12.1sp1/MonPro/monpro.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366930377746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366930377746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_parameter.v 0 0 " "Found 0 design units, including 0 entities, in source file _parameter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366930377753 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "monpro " "Elaborating entity \"monpro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1366930377963 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "res monpro.v(13) " "Verilog HDL or VHDL warning at monpro.v(13): object \"res\" assigned a value but never read" {  } { { "monpro.v" "" { Text "D:/altera/12.1sp1/MonPro/monpro.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366930377987 "|monpro"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "monpro.v(200) " "Verilog HDL warning at monpro.v(200): ignoring unsupported system task" {  } { { "monpro.v" "" { Text "D:/altera/12.1sp1/MonPro/monpro.v" 200 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1 1366930378526 "|monpro"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "x.data_a 0 monpro.v(11) " "Net \"x.data_a\" at monpro.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "monpro.v" "" { Text "D:/altera/12.1sp1/MonPro/monpro.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1366930379773 "|monpro"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "x.waddr_a 0 monpro.v(11) " "Net \"x.waddr_a\" at monpro.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "monpro.v" "" { Text "D:/altera/12.1sp1/MonPro/monpro.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1366930379773 "|monpro"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "y.data_a 0 monpro.v(12) " "Net \"y.data_a\" at monpro.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "monpro.v" "" { Text "D:/altera/12.1sp1/MonPro/monpro.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1366930379774 "|monpro"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "y.waddr_a 0 monpro.v(12) " "Net \"y.waddr_a\" at monpro.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "monpro.v" "" { Text "D:/altera/12.1sp1/MonPro/monpro.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1366930379775 "|monpro"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "n.data_a 0 monpro.v(16) " "Net \"n.data_a\" at monpro.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "monpro.v" "" { Text "D:/altera/12.1sp1/MonPro/monpro.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1366930379784 "|monpro"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "n.waddr_a 0 monpro.v(16) " "Net \"n.waddr_a\" at monpro.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "monpro.v" "" { Text "D:/altera/12.1sp1/MonPro/monpro.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1366930379785 "|monpro"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "x.we_a 0 monpro.v(11) " "Net \"x.we_a\" at monpro.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "monpro.v" "" { Text "D:/altera/12.1sp1/MonPro/monpro.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1366930379790 "|monpro"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "y.we_a 0 monpro.v(12) " "Net \"y.we_a\" at monpro.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "monpro.v" "" { Text "D:/altera/12.1sp1/MonPro/monpro.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1366930379791 "|monpro"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "n.we_a 0 monpro.v(16) " "Net \"n.we_a\" at monpro.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "monpro.v" "" { Text "D:/altera/12.1sp1/MonPro/monpro.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1366930379792 "|monpro"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_add mul_add:mul_add0 " "Elaborating entity \"mul_add\" for hierarchy \"mul_add:mul_add0\"" {  } { { "monpro.v" "mul_add0" { Text "D:/altera/12.1sp1/MonPro/monpro.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366930401313 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "76 " "76 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1366930409702 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/altera/12.1sp1/MonPro/output_files/MonPro.map.smsg " "Generated suppressed messages file D:/altera/12.1sp1/MonPro/output_files/MonPro.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1366930409854 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1366930410291 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1366930410291 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "monpro.v" "" { Text "D:/altera/12.1sp1/MonPro/monpro.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366930410398 "|monpro|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "monpro.v" "" { Text "D:/altera/12.1sp1/MonPro/monpro.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366930410398 "|monpro|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1366930410398 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1366930410403 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1366930410403 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1366930410403 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "406 " "Peak virtual memory: 406 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1366930410490 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 25 15:53:30 2013 " "Processing ended: Thu Apr 25 15:53:30 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1366930410490 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1366930410490 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1366930410490 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1366930410490 ""}
