// BMM LOC annotation file.
//
// Release 2013.2 -  HEAD, build April 01, 2013
// Copyright (c) 1995-2016 Xilinx, Inc.  All rights reserved.


///////////////////////////////////////////////////////////////////////////////
//
// Processor 'TheWindowx_theCLIPs_ub1_CLIP0_simpledesign_i_microblaze_0', ID 100, memory map.
//
///////////////////////////////////////////////////////////////////////////////

ADDRESS_MAP TheWindowx_theCLIPs_ub1_CLIP0_simpledesign_i_microblaze_0 MICROBLAZE-LE 100 TheWindowx/theCLIPs/ub1_CLIP0/simpledesign_i/microblaze_0

    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'TheWindowx_theCLIPs_ub1_CLIP0_simpledesign_i_microblaze_0' address space 'TheWindowx_theCLIPs_ub1_CLIP0_simpledesign_i_microblaze_0_local_memory_ilmb_bram_if_cntlr' 0x00000000:0x0000FFFF (64 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE TheWindowx_theCLIPs_ub1_CLIP0_simpledesign_i_microblaze_0_local_memory_ilmb_bram_if_cntlr RAMB32 [0x00000000:0x0000FFFF] TheWindowx/theCLIPs/ub1_CLIP0/simpledesign_i/microblaze_0_local_memory/ilmb_bram_if_cntlr
        BUS_BLOCK
            TheWindowx/theCLIPs/ub1_CLIP0/simpledesign_i/microblaze_0_local_memory/ilmb_bram1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [31:30] [0:16383] PLACED = X4Y8;
            TheWindowx/theCLIPs/ub1_CLIP0/simpledesign_i/microblaze_0_local_memory/ilmb_bram1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [29:28] [0:16383] PLACED = X3Y6;
            TheWindowx/theCLIPs/ub1_CLIP0/simpledesign_i/microblaze_0_local_memory/ilmb_bram1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [27:26] [0:16383] PLACED = X3Y8;
            TheWindowx/theCLIPs/ub1_CLIP0/simpledesign_i/microblaze_0_local_memory/ilmb_bram1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [25:24] [0:16383] PLACED = X4Y6;
            TheWindowx/theCLIPs/ub1_CLIP0/simpledesign_i/microblaze_0_local_memory/ilmb_bram1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [23:22] [0:16383] PLACED = X3Y5;
            TheWindowx/theCLIPs/ub1_CLIP0/simpledesign_i/microblaze_0_local_memory/ilmb_bram1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [21:20] [0:16383] PLACED = X3Y9;
            TheWindowx/theCLIPs/ub1_CLIP0/simpledesign_i/microblaze_0_local_memory/ilmb_bram1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [19:18] [0:16383] PLACED = X2Y5;
            TheWindowx/theCLIPs/ub1_CLIP0/simpledesign_i/microblaze_0_local_memory/ilmb_bram1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [17:16] [0:16383] PLACED = X4Y9;
            TheWindowx/theCLIPs/ub1_CLIP0/simpledesign_i/microblaze_0_local_memory/ilmb_bram1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [15:14] [0:16383] PLACED = X3Y10;
            TheWindowx/theCLIPs/ub1_CLIP0/simpledesign_i/microblaze_0_local_memory/ilmb_bram1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [13:12] [0:16383] PLACED = X3Y7;
            TheWindowx/theCLIPs/ub1_CLIP0/simpledesign_i/microblaze_0_local_memory/ilmb_bram1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [11:10] [0:16383] PLACED = X4Y7;
            TheWindowx/theCLIPs/ub1_CLIP0/simpledesign_i/microblaze_0_local_memory/ilmb_bram1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [9:8] [0:16383] PLACED = X4Y10;
            TheWindowx/theCLIPs/ub1_CLIP0/simpledesign_i/microblaze_0_local_memory/ilmb_bram1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [7:6] [0:16383] PLACED = X2Y7;
            TheWindowx/theCLIPs/ub1_CLIP0/simpledesign_i/microblaze_0_local_memory/ilmb_bram1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [5:4] [0:16383] PLACED = X2Y10;
            TheWindowx/theCLIPs/ub1_CLIP0/simpledesign_i/microblaze_0_local_memory/ilmb_bram1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [3:2] [0:16383] PLACED = X2Y6;
            TheWindowx/theCLIPs/ub1_CLIP0/simpledesign_i/microblaze_0_local_memory/ilmb_bram1/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [1:0] [0:16383] PLACED = X2Y9;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;

END_ADDRESS_MAP;

