
optiboot_atmega649_UART0__.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000002e4  0000fc00  0000fc00  00000074  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .trampolines  00000000  0000fee4  0000fee4  00000358  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .version      00000002  0000fffe  0000fffe  00000358  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .comment      00000030  00000000  00000000  0000035a  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000030  00000000  00000000  0000038a  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000007f5  00000000  00000000  000003ba  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000002ea  00000000  00000000  00000baf  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000003ae  00000000  00000000  00000e99  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000000ac  00000000  00000000  00001248  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000289  00000000  00000000  000012f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000449  00000000  00000000  0000157d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000068  00000000  00000000  000019c6  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0000fc00 <pre_main>:
/* everything that needs to run VERY early */
void pre_main(void) {
  // Allow convenient way of calling do_spm function - jump table, so
  //   entry to this function will always be here, independent of
  //   compilation, features etc
  asm volatile (
    fc00:	01 c0       	rjmp	.+2      	; 0xfc04 <main>
    fc02:	08 c1       	rjmp	.+528    	; 0xfe14 <do_spm>

0000fc04 <main>:
  //  SP points to RAMEND
  //  r1 contains zero
  //
  // If not, uncomment the following instructions:
  // cli();
  asm volatile ("  clr __zero_reg__");
    fc04:	11 24       	eor	r1, r1
#  warning "START_APP_ON_EXTR is defined and NO_START_APP_ON_POR isn't"
#  define APP_START_REASONS 1 /* Always start rge App. */
#  define WDRF_CLR_REASONS 0  /* Never clear WDRF */
#endif

  ch = MCUSR;
    fc06:	84 b7       	in	r24, 0x34	; 52

  // Skip all logic and run bootloader if MCUSR is cleared (application request)
  if (ch != 0) {
    fc08:	88 23       	and	r24, r24
    fc0a:	61 f0       	breq	.+24     	; 0xfc24 <main+0x20>
     * One problematic scenario: broken application code sets watchdog timer
     * without clearing MCUSR before and triggers it quickly. But it's
     * recoverable by power-on with pushed reset button.
     */

    if (APP_START_REASONS) {
    fc0c:	98 2f       	mov	r25, r24
    fc0e:	9a 70       	andi	r25, 0x0A	; 10
    fc10:	92 30       	cpi	r25, 0x02	; 2
    fc12:	41 f0       	breq	.+16     	; 0xfc24 <main+0x20>
      if (WDRF_CLR_REASONS) {
    fc14:	81 ff       	sbrs	r24, 1
    fc16:	02 c0       	rjmp	.+4      	; 0xfc1c <main+0x18>
        /*
         * Clear WDRF if it was most probably set by wdr in bootloader.
         */
        if ((uint16_t)&MCUSR > 0x1F) {
          MCUSR = ~(_BV(WDRF));   // optimize to LDI/OUT
    fc18:	97 ef       	ldi	r25, 0xF7	; 247
    fc1a:	94 bf       	out	0x34, r25	; 52
      /*
       * save the reset flags in the designated register
       * This can be saved in a main program by putting code in .init0 (which
       * executes before normal c init code) to save R2 to a global variable.
       */
      __asm__ __volatile__ ("  mov r2, %0\n" :: "r" (ch));
    fc1c:	28 2e       	mov	r2, r24

      // switch off watchdog
      watchdogConfig(WATCHDOG_OFF);
    fc1e:	80 e0       	ldi	r24, 0x00	; 0
    fc20:	e4 d0       	rcall	.+456    	; 0xfdea <watchdogConfig>
      // Note that appstart_vec is defined so that this works with either
      // real or virtual boot partitions.
      __asm__ __volatile__ (
    fc22:	ee c1       	rjmp	.+988    	; 0x10000 <__VERSION_START__+0x2>
#elif defined(__AVR_ATtiny25__)||defined(__AVR_ATtiny45__)||defined(__AVR_ATtiny85__)
  TCCR1 = 0x0E; //div 8196 - it's an 8-bit timer.
#elif defined(__AVR_ATtiny43__)
#error "LED flash for Tiny43 not yet supported"
#else
  TCCR1B = _BV(CS12) | _BV(CS10); // div 1024
    fc24:	85 e0       	ldi	r24, 0x05	; 5
    fc26:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__RAM__+0x81>
  LINBTR = (1 << LDISR) | (8 << LBT0); 
  LINCR = _BV(LENA) | _BV(LCMD2) | _BV(LCMD1) | _BV(LCMD0);
  LINDAT=0;
#else
#if (SINGLESPEED == 0)
  UART_SRA = _BV(U2X0); //Double speed mode USART0
    fc2a:	82 e0       	ldi	r24, 0x02	; 2
    fc2c:	80 93 c0 00 	sts	0x00C0, r24	; 0x8000c0 <__RAM__+0xc0>
#endif
  UART_SRB = _BV(RXEN0) | _BV(TXEN0);
    fc30:	88 e1       	ldi	r24, 0x18	; 24
    fc32:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__RAM__+0xc1>
  UART_SRC = _BV(UCSZ00) | _BV(UCSZ01);
    fc36:	86 e0       	ldi	r24, 0x06	; 6
    fc38:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__RAM__+0xc2>
  UART_SRL = (uint8_t)BAUD_SETTING;
    fc3c:	80 e1       	ldi	r24, 0x10	; 16
    fc3e:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__RAM__+0xc4>
  RS485_PORT &= ~_BV(RS485_BIT);
  #endif
#endif

  // Set up watchdog to trigger after desired timeout
  watchdogConfig(WDTPERIOD);
    fc42:	8e e0       	ldi	r24, 0x0E	; 14
    fc44:	d2 d0       	rcall	.+420    	; 0xfdea <watchdogConfig>

#if (LED_START_FLASHES > 0) || LED_DATA_FLASH || LED_START_ON
  /* Set LED pin as output */
  LED_DDR |= _BV(LED);
    fc46:	25 9a       	sbi	0x04, 5	; 4
    fc48:	84 e0       	ldi	r24, 0x04	; 4
    TIFR = _BV(TOV1);
    while (!(TIFR & _BV(TOV1)));
#elif defined(__AVR_ATtiny43__)
#error "LED flash for Tiny43 not yet supported"
#else
    TCNT1 = -(F_CPU/(1024*16));
    fc4a:	20 e3       	ldi	r18, 0x30	; 48
    fc4c:	3c ef       	ldi	r19, 0xFC	; 252
    TIFR1 = _BV(TOV1);
    fc4e:	91 e0       	ldi	r25, 0x01	; 1
    TIFR = _BV(TOV1);
    while (!(TIFR & _BV(TOV1)));
#elif defined(__AVR_ATtiny43__)
#error "LED flash for Tiny43 not yet supported"
#else
    TCNT1 = -(F_CPU/(1024*16));
    fc50:	30 93 85 00 	sts	0x0085, r19	; 0x800085 <__RAM__+0x85>
    fc54:	20 93 84 00 	sts	0x0084, r18	; 0x800084 <__RAM__+0x84>
    TIFR1 = _BV(TOV1);
    fc58:	96 bb       	out	0x16, r25	; 22
    while (!(TIFR1 & _BV(TOV1)));
    fc5a:	b0 9b       	sbis	0x16, 0	; 22
    fc5c:	fe cf       	rjmp	.-4      	; 0xfc5a <main+0x56>
  defined(__AVR_ATmega64__)   || defined(__AVR_ATmega128__)
  LED_PORT ^= _BV(LED);
#else
  // Newer AVRs can toggle by writing PINx.
  if (&LED_PIN <= &_SFR_IO8(0x31)) {  // "if" code optimizes away.
    LED_PIN |= _BV(LED); // becomes SBI on low ports (in theory: incorrectly)
    fc5e:	1d 9a       	sbi	0x03, 5	; 3
}
#endif

// Watchdog functions. These are only safe with interrupts turned off.
void watchdogReset() {
  __asm__ __volatile__ (
    fc60:	a8 95       	wdr
     *  by the UART hardware, avrdude sends several attempts in rather
     *  quick succession, some of which will be lost and cause us to
     *  get out of sync.  So if we see any data; stop blinking.
     */
#ifndef LIN_UART
    if (UART_SRA & _BV(RXC0))
    fc62:	40 91 c0 00 	lds	r20, 0x00C0	; 0x8000c0 <__RAM__+0xc0>
    fc66:	47 fd       	sbrc	r20, 7
    fc68:	02 c0       	rjmp	.+4      	; 0xfc6e <main+0x6a>
    fc6a:	81 50       	subi	r24, 0x01	; 1
#else
// This doesn't seem to work?
//    if ((UART_PIN & (1<<UART_RX_BIT)) == 0)
//      break;  // detect start bit on soft uart too.
#endif
  } while (--count);
    fc6c:	89 f7       	brne	.-30     	; 0xfc50 <main+0x4c>

      /*
       * Copy data from the buffer into the flash write buffer.
       */
      do {
        __boot_page_fill_short((uint16_t)(void*)addrPtr, *(mybuff.wptr++));
    fc6e:	ff 24       	eor	r15, r15
    fc70:	f3 94       	inc	r15
      } while (len -= 2);

      /*
       * Actually Write the buffer to flash (and wait for it to finish.)
       */
      __boot_page_write_short(address.word);
    fc72:	55 e0       	ldi	r21, 0x05	; 5
    fc74:	e5 2e       	mov	r14, r21
      boot_spm_busy_wait();
#if defined(RWWSRE)
      // Reenable read access to flash
      __boot_rww_enable_short();
    fc76:	61 e1       	ldi	r22, 0x11	; 17
#endif

  /* Forever loop: exits by causing WDT reset */
  for (;;) {
    /* get character from UART */
    ch = getch();
    fc78:	d6 2e       	mov	r13, r22

    if (ch == STK_GET_PARAMETER) {
    fc7a:	ab d0       	rcall	.+342    	; 0xfdd2 <getch>
      unsigned char which = getch();
    fc7c:	81 34       	cpi	r24, 0x41	; 65
    fc7e:	49 f4       	brne	.+18     	; 0xfc92 <main+0x8e>
    fc80:	a8 d0       	rcall	.+336    	; 0xfdd2 <getch>
      verifySpace();
    fc82:	c8 2f       	mov	r28, r24
       * Send optiboot version as "SW version"
       * Note that the references to memory are optimized away.
       */
      if (which == STK_SW_MINOR) {
        putch(optiboot_version & 0xFF);
      } else if (which == STK_SW_MAJOR) {
    fc84:	b8 d0       	rcall	.+368    	; 0xfdf6 <verifySpace>
    fc86:	c1 38       	cpi	r28, 0x81	; 129
    fc88:	09 f0       	breq	.+2      	; 0xfc8c <main+0x88>
        putch(optiboot_version >> 8);
    fc8a:	92 c0       	rjmp	.+292    	; 0xfdb0 <main+0x1ac>
    fc8c:	88 e0       	ldi	r24, 0x08	; 8
    fc8e:	9a d0       	rcall	.+308    	; 0xfdc4 <putch>
    fc90:	96 c0       	rjmp	.+300    	; 0xfdbe <main+0x1ba>
         * other parameters - enough to keep Avrdude happy
         */
        putch(0x03);
      }
    }
    else if (ch == STK_SET_DEVICE) {
    fc92:	82 34       	cpi	r24, 0x42	; 66
      // SET DEVICE is ignored
      getNch(20);
    fc94:	11 f4       	brne	.+4      	; 0xfc9a <main+0x96>
    fc96:	84 e1       	ldi	r24, 0x14	; 20
    }
    else if (ch == STK_SET_DEVICE_EXT) {
    fc98:	03 c0       	rjmp	.+6      	; 0xfca0 <main+0x9c>
      // SET DEVICE EXT is ignored
      getNch(5);
    fc9a:	85 34       	cpi	r24, 0x45	; 69
    fc9c:	19 f4       	brne	.+6      	; 0xfca4 <main+0xa0>
    fc9e:	85 e0       	ldi	r24, 0x05	; 5
    }
    else if (ch == STK_LOAD_ADDRESS) {
    fca0:	b2 d0       	rcall	.+356    	; 0xfe06 <getNch>
    fca2:	8d c0       	rjmp	.+282    	; 0xfdbe <main+0x1ba>
      // LOAD ADDRESS
      address.bytes[0] = getch();
    fca4:	85 35       	cpi	r24, 0x55	; 85
    fca6:	39 f4       	brne	.+14     	; 0xfcb6 <main+0xb2>
    fca8:	94 d0       	rcall	.+296    	; 0xfdd2 <getch>
      address.bytes[1] = getch();
    fcaa:	08 2f       	mov	r16, r24
    fcac:	92 d0       	rcall	.+292    	; 0xfdd2 <getch>
      }
      else {
        RAMPZ &= 0xFE;
      }
#endif
      address.word *= 2; // Convert from word address to byte address
    fcae:	18 2f       	mov	r17, r24
    fcb0:	00 0f       	add	r16, r16
    fcb2:	11 1f       	adc	r17, r17
      verifySpace();
    }
    else if (ch == STK_UNIVERSAL) {
    fcb4:	83 c0       	rjmp	.+262    	; 0xfdbc <main+0x1b8>
        getNch(3);
        putch(0x00);
      }
#else
      // UNIVERSAL command is ignored
      getNch(4);
    fcb6:	86 35       	cpi	r24, 0x56	; 86
    fcb8:	21 f4       	brne	.+8      	; 0xfcc2 <main+0xbe>
    fcba:	84 e0       	ldi	r24, 0x04	; 4
      putch(0x00);
    fcbc:	a4 d0       	rcall	.+328    	; 0xfe06 <getNch>
#endif
    }
    /* Write memory, length is big endian and is in bytes */
    else if (ch == STK_PROG_PAGE) {
    fcbe:	80 e0       	ldi	r24, 0x00	; 0
    fcc0:	e6 cf       	rjmp	.-52     	; 0xfc8e <main+0x8a>
      // PROGRAM PAGE - we support flash programming only, not EEPROM
      uint8_t desttype;
      uint8_t *bufPtr;
      pagelen_t savelength;

      GETLENGTH(length);
    fcc2:	84 36       	cpi	r24, 0x64	; 100
    fcc4:	09 f0       	breq	.+2      	; 0xfcc8 <main+0xc4>
    fcc6:	48 c0       	rjmp	.+144    	; 0xfd58 <main+0x154>
    fcc8:	84 d0       	rcall	.+264    	; 0xfdd2 <getch>
    fcca:	c8 2f       	mov	r28, r24
    fccc:	d0 e0       	ldi	r29, 0x00	; 0
    fcce:	dc 2f       	mov	r29, r28
    fcd0:	cc 27       	eor	r28, r28
      savelength = length;
      desttype = getch();
    fcd2:	7f d0       	rcall	.+254    	; 0xfdd2 <getch>
    fcd4:	c8 2b       	or	r28, r24
      // PROGRAM PAGE - we support flash programming only, not EEPROM
      uint8_t desttype;
      uint8_t *bufPtr;
      pagelen_t savelength;

      GETLENGTH(length);
    fcd6:	7d d0       	rcall	.+250    	; 0xfdd2 <getch>
      savelength = length;
      desttype = getch();
    fcd8:	c8 2e       	mov	r12, r24
    fcda:	5e 01       	movw	r10, r28
    fcdc:	81 2c       	mov	r8, r1

      // read a page worth of contents
      bufPtr = buff.bptr;
      do *bufPtr++ = getch();
    fcde:	99 24       	eor	r9, r9
    fce0:	93 94       	inc	r9
    fce2:	77 d0       	rcall	.+238    	; 0xfdd2 <getch>
    fce4:	f4 01       	movw	r30, r8
    fce6:	81 93       	st	Z+, r24
      while (--length);
    fce8:	4f 01       	movw	r8, r30
    fcea:	f1 e0       	ldi	r31, 0x01	; 1
    fcec:	af 1a       	sub	r10, r31
    fcee:	b1 08       	sbc	r11, r1

      // Read command terminator, start reply
      verifySpace();
    fcf0:	c1 f7       	brne	.-16     	; 0xfce2 <main+0xde>
    fcf2:	81 d0       	rcall	.+258    	; 0xfdf6 <verifySpace>
 * void writebuffer(memtype, buffer, address, length)
 */
static inline void writebuffer(int8_t memtype, addr16_t mybuff,
                               addr16_t address, pagelen_t len)
{
  switch (memtype) {
    fcf4:	85 e4       	ldi	r24, 0x45	; 69
    fcf6:	c8 12       	cpse	r12, r24
    fcf8:	12 c0       	rjmp	.+36     	; 0xfd1e <main+0x11a>
    fcfa:	d3 95       	inc	r29
    fcfc:	48 01       	movw	r8, r16
    fcfe:	a1 2c       	mov	r10, r1
    fd00:	bb 24       	eor	r11, r11
  case 'E': // EEPROM
#if SUPPORT_EEPROM || BIGBOOT
    while (len--) {
    fd02:	b3 94       	inc	r11
    fd04:	ac 16       	cp	r10, r28
    fd06:	bd 06       	cpc	r11, r29
    fd08:	09 f4       	brne	.+2      	; 0xfd0c <main+0x108>
      eeprom_write_byte((address.bptr++), *(mybuff.bptr++));
    fd0a:	59 c0       	rjmp	.+178    	; 0xfdbe <main+0x1ba>
    fd0c:	f5 01       	movw	r30, r10
    fd0e:	61 91       	ld	r22, Z+
    fd10:	5f 01       	movw	r10, r30
    fd12:	c4 01       	movw	r24, r8
    fd14:	97 d0       	rcall	.+302    	; 0xfe44 <eeprom_write_byte>
    fd16:	ff ef       	ldi	r31, 0xFF	; 255
    fd18:	8f 1a       	sub	r8, r31
    fd1a:	9f 0a       	sbc	r9, r31
    fd1c:	f3 cf       	rjmp	.-26     	; 0xfd04 <main+0x100>
       * and we needed the space back.
       */
#ifdef FOURPAGEERASE
      if ((address.bytes[0] & ((SPM_PAGESIZE<<2)-1))==0) {
#endif
        __boot_page_erase_short(address.word);
    fd1e:	83 e0       	ldi	r24, 0x03	; 3
    fd20:	f8 01       	movw	r30, r16
    fd22:	87 bf       	out	0x37, r24	; 55
    fd24:	e8 95       	spm
        boot_spm_busy_wait();
    fd26:	07 b6       	in	r0, 0x37	; 55
    fd28:	00 fc       	sbrc	r0, 0
    fd2a:	fd cf       	rjmp	.-6      	; 0xfd26 <main+0x122>
    fd2c:	a0 e0       	ldi	r26, 0x00	; 0
    fd2e:	b1 e0       	ldi	r27, 0x01	; 1
    fd30:	f8 01       	movw	r30, r16

      /*
       * Copy data from the buffer into the flash write buffer.
       */
      do {
        __boot_page_fill_short((uint16_t)(void*)addrPtr, *(mybuff.wptr++));
    fd32:	8d 91       	ld	r24, X+
    fd34:	9d 91       	ld	r25, X+
    fd36:	0c 01       	movw	r0, r24
    fd38:	f7 be       	out	0x37, r15	; 55
    fd3a:	e8 95       	spm
        addrPtr += 2;
      } while (len -= 2);
    fd3c:	11 24       	eor	r1, r1
    fd3e:	22 97       	sbiw	r28, 0x02	; 2
    fd40:	32 96       	adiw	r30, 0x02	; 2
    fd42:	20 97       	sbiw	r28, 0x00	; 0

      /*
       * Actually Write the buffer to flash (and wait for it to finish.)
       */
      __boot_page_write_short(address.word);
    fd44:	b1 f7       	brne	.-20     	; 0xfd32 <main+0x12e>
    fd46:	f8 01       	movw	r30, r16
      boot_spm_busy_wait();
    fd48:	e7 be       	out	0x37, r14	; 55
    fd4a:	e8 95       	spm
#if defined(RWWSRE)
      // Reenable read access to flash
      __boot_rww_enable_short();
    fd4c:	07 b6       	in	r0, 0x37	; 55
    fd4e:	00 fc       	sbrc	r0, 0
    fd50:	fd cf       	rjmp	.-6      	; 0xfd4c <main+0x148>
      writebuffer(desttype, buff, address, savelength);


    }
/* Read memory block mode, length is big endian.  */
    else if (ch == STK_READ_PAGE) {
    fd52:	d7 be       	out	0x37, r13	; 55
    fd54:	e8 95       	spm
      uint8_t desttype;
      GETLENGTH(length);
    fd56:	33 c0       	rjmp	.+102    	; 0xfdbe <main+0x1ba>
    fd58:	84 37       	cpi	r24, 0x74	; 116
    fd5a:	19 f5       	brne	.+70     	; 0xfda2 <main+0x19e>
    fd5c:	3a d0       	rcall	.+116    	; 0xfdd2 <getch>
    fd5e:	c8 2f       	mov	r28, r24
    fd60:	d0 e0       	ldi	r29, 0x00	; 0
    fd62:	dc 2f       	mov	r29, r28
    fd64:	cc 27       	eor	r28, r28

      desttype = getch();
    fd66:	35 d0       	rcall	.+106    	; 0xfdd2 <getch>
    fd68:	5e 01       	movw	r10, r28
    fd6a:	a8 2a       	or	r10, r24

      verifySpace();
    fd6c:	32 d0       	rcall	.+100    	; 0xfdd2 <getch>
    fd6e:	98 2e       	mov	r9, r24

static inline void read_mem(uint8_t memtype, addr16_t address, pagelen_t length)
{
  uint8_t ch;

  switch (memtype) {
    fd70:	42 d0       	rcall	.+132    	; 0xfdf6 <verifySpace>
    fd72:	e8 01       	movw	r28, r16
    fd74:	f5 e4       	ldi	r31, 0x45	; 69

#if SUPPORT_EEPROM || BIGBOOT
  case 'E': // EEPROM
    do {
      putch(eeprom_read_byte((address.bptr++)));
    fd76:	9f 12       	cpse	r9, r31
    fd78:	0b c0       	rjmp	.+22     	; 0xfd90 <main+0x18c>
    fd7a:	ce 01       	movw	r24, r28
    fd7c:	5b d0       	rcall	.+182    	; 0xfe34 <eeprom_read_byte>
    } while (--length);
    fd7e:	22 d0       	rcall	.+68     	; 0xfdc4 <putch>
    fd80:	81 e0       	ldi	r24, 0x01	; 1
    fd82:	a8 1a       	sub	r10, r24
    fd84:	b1 08       	sbc	r11, r1
    fd86:	21 96       	adiw	r28, 0x01	; 1
    fd88:	a1 14       	cp	r10, r1
    fd8a:	b1 04       	cpc	r11, r1
      //      while (--length);
      // read a Flash and increment the address (may increment RAMPZ)
      __asm__ ("  elpm %0,Z+\n" : "=r" (ch), "=z" (address.bptr): "1" (address));
#else
      // read a Flash byte and increment the address
      __asm__ ("  lpm %0,Z+\n" : "=r" (ch), "=z" (address.bptr): "1" (address));
    fd8c:	b1 f7       	brne	.-20     	; 0xfd7a <main+0x176>
    fd8e:	17 c0       	rjmp	.+46     	; 0xfdbe <main+0x1ba>
#endif
      putch(ch);
    fd90:	fe 01       	movw	r30, r28
    fd92:	85 91       	lpm	r24, Z+
    } while (--length);
    fd94:	ef 01       	movw	r28, r30
    fd96:	16 d0       	rcall	.+44     	; 0xfdc4 <putch>
    fd98:	e1 e0       	ldi	r30, 0x01	; 1
    fd9a:	ae 1a       	sub	r10, r30
    fd9c:	b1 08       	sbc	r11, r1

      read_mem(desttype, address, length);
    }

/* Get device signature bytes  */
    else if (ch == STK_READ_SIGN) {
    fd9e:	c1 f7       	brne	.-16     	; 0xfd90 <main+0x18c>
    fda0:	0e c0       	rjmp	.+28     	; 0xfdbe <main+0x1ba>
      // READ SIGN - return what Avrdude wants to hear
      verifySpace();
    fda2:	85 37       	cpi	r24, 0x75	; 117
    fda4:	39 f4       	brne	.+14     	; 0xfdb4 <main+0x1b0>
      putch(SIGNATURE_0);
    fda6:	27 d0       	rcall	.+78     	; 0xfdf6 <verifySpace>
    fda8:	8e e1       	ldi	r24, 0x1E	; 30
    fdaa:	0c d0       	rcall	.+24     	; 0xfdc4 <putch>
      putch(SIGNATURE_1);
    fdac:	86 e9       	ldi	r24, 0x96	; 150
    fdae:	0a d0       	rcall	.+20     	; 0xfdc4 <putch>
    fdb0:	83 e0       	ldi	r24, 0x03	; 3
      putch(SIGNATURE_2);
    fdb2:	6d cf       	rjmp	.-294    	; 0xfc8e <main+0x8a>
    fdb4:	81 35       	cpi	r24, 0x51	; 81
    }
    else if (ch == STK_LEAVE_PROGMODE) { /* 'Q' */
    fdb6:	11 f4       	brne	.+4      	; 0xfdbc <main+0x1b8>
    fdb8:	88 e0       	ldi	r24, 0x08	; 8
      // Adaboot no-wait mod
      watchdogConfig(WATCHDOG_16MS);
    fdba:	17 d0       	rcall	.+46     	; 0xfdea <watchdogConfig>
    fdbc:	1c d0       	rcall	.+56     	; 0xfdf6 <verifySpace>
    fdbe:	80 e1       	ldi	r24, 0x10	; 16
      verifySpace();
    }
    else {
      // This covers the response to commands like STK_ENTER_PROGMODE
      verifySpace();
    fdc0:	01 d0       	rcall	.+2      	; 0xfdc4 <putch>
    fdc2:	5b cf       	rjmp	.-330    	; 0xfc7a <main+0x76>

0000fdc4 <putch>:
    }
    putch(STK_OK);
    fdc4:	90 91 c0 00 	lds	r25, 0x00C0	; 0x8000c0 <__RAM__+0xc0>
    fdc8:	95 ff       	sbrs	r25, 5
  }
    fdca:	fc cf       	rjmp	.-8      	; 0xfdc4 <putch>
# else
  RS485_PORT &= ~_BV(RS485_BIT);
# endif
#else //not RS485
  while (!(UART_SRA & _BV(UDRE0))) {  /* Spin */ }
  UART_UDR = ch;
    fdcc:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__RAM__+0xc6>
    fdd0:	08 95       	ret

0000fdd2 <getch>:
    :
    "r25"
    );
#else
#ifndef LIN_UART
  while (!(UART_SRA & _BV(RXC0)))  {  /* Spin */ }
    fdd2:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__RAM__+0xc0>
    fdd6:	87 ff       	sbrs	r24, 7
    fdd8:	fc cf       	rjmp	.-8      	; 0xfdd2 <getch>
  if (!(UART_SRA & _BV(FE0))) {
    fdda:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__RAM__+0xc0>
    fdde:	84 fd       	sbrc	r24, 4
    fde0:	01 c0       	rjmp	.+2      	; 0xfde4 <getch+0x12>
}
#endif

// Watchdog functions. These are only safe with interrupts turned off.
void watchdogReset() {
  __asm__ __volatile__ (
    fde2:	a8 95       	wdr
  while (!(LINSIR & _BV(LRXOK)))  {  /* Spin */ }
  if (!(LINSIR & _BV(LFERR))) {
    watchdogReset();  /* Eventually abort if wrong speed */
  }
#endif
  ch = UART_UDR;
    fde4:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__RAM__+0xc6>
#if LED_DATA_FLASH
  toggle_led();
#endif

  return ch;
}
    fde8:	08 95       	ret

0000fdea <watchdogConfig>:
}

void watchdogConfig(uint8_t x) {
#ifdef WDCE //does it have a Watchdog Change Enable?
#ifdef WDTCSR
  WDTCSR = _BV(WDCE) | _BV(WDE);
    fdea:	e0 e6       	ldi	r30, 0x60	; 96
    fdec:	f0 e0       	ldi	r31, 0x00	; 0
    fdee:	98 e1       	ldi	r25, 0x18	; 24
    fdf0:	90 83       	st	Z, r25
#else //then it must be one of those newfangled ones that use CCP
  CCP=0xD8; //so write this magic number to CCP
#endif

#ifdef WDTCSR
  WDTCSR = x;
    fdf2:	80 83       	st	Z, r24
    fdf4:	08 95       	ret

0000fdf6 <verifySpace>:
  do getch(); while (--count);
  verifySpace();
}

void verifySpace() {
  if (getch() != CRC_EOP) {
    fdf6:	ed df       	rcall	.-38     	; 0xfdd2 <getch>
    fdf8:	80 32       	cpi	r24, 0x20	; 32
    fdfa:	19 f0       	breq	.+6      	; 0xfe02 <verifySpace+0xc>
    watchdogConfig(WATCHDOG_16MS);    // shorten WD timeout
    fdfc:	88 e0       	ldi	r24, 0x08	; 8
    fdfe:	f5 df       	rcall	.-22     	; 0xfdea <watchdogConfig>
    fe00:	ff cf       	rjmp	.-2      	; 0xfe00 <verifySpace+0xa>
    while (1)                         // and busy-loop so that WD causes
      ;                               //  a reset and app start.
  }
  putch(STK_INSYNC);
    fe02:	84 e1       	ldi	r24, 0x14	; 20
    fe04:	df cf       	rjmp	.-66     	; 0xfdc4 <putch>

0000fe06 <getNch>:
    ::[count] "M" (UART_B_VALUE)
    );
}
#endif

void getNch(uint8_t count) {
    fe06:	cf 93       	push	r28
    fe08:	c8 2f       	mov	r28, r24
  do getch(); while (--count);
    fe0a:	e3 df       	rcall	.-58     	; 0xfdd2 <getch>
    fe0c:	c1 50       	subi	r28, 0x01	; 1
    fe0e:	e9 f7       	brne	.-6      	; 0xfe0a <getNch+0x4>
  verifySpace();
}
    fe10:	cf 91       	pop	r28
}
#endif

void getNch(uint8_t count) {
  do getch(); while (--count);
  verifySpace();
    fe12:	f1 cf       	rjmp	.-30     	; 0xfdf6 <verifySpace>

0000fe14 <do_spm>:
    fe14:	fc 01       	movw	r30, r24
 *   data=0 in WRITE
 */
static void do_spm(uint16_t address, uint8_t command, uint16_t data)  __attribute__ ((used));
static void do_spm(uint16_t address, uint8_t command, uint16_t data) {
  // Do spm stuff
  asm volatile (
    fe16:	0a 01       	movw	r0, r20
    fe18:	67 bf       	out	0x37, r22	; 55
    fe1a:	e8 95       	spm
    fe1c:	11 24       	eor	r1, r1
    fe1e:	07 b6       	in	r0, 0x37	; 55
    );

  // wait for spm to complete
  //   it doesn't have much sense for __BOOT_PAGE_FILL,
  //   but it doesn't hurt and saves some bytes on 'if'
  boot_spm_busy_wait();
    fe20:	00 fc       	sbrc	r0, 0
    fe22:	fd cf       	rjmp	.-6      	; 0xfe1e <do_spm+0xa>
    fe24:	66 70       	andi	r22, 0x06	; 6
#if defined(RWWSRE)
  // this 'if' condition should be: (command == __BOOT_PAGE_WRITE || command == __BOOT_PAGE_ERASE)...
  // but it's tweaked a little assuming that in every command we are interested in here, there
  // must be also SELFPRGEN set. If we skip checking this bit, we save here 4B
  if ((command & (_BV(PGWRT)|_BV(PGERS))) && (data == 0) ) {
    fe26:	29 f0       	breq	.+10     	; 0xfe32 <do_spm+0x1e>
    fe28:	45 2b       	or	r20, r21
    fe2a:	19 f4       	brne	.+6      	; 0xfe32 <do_spm+0x1e>
    fe2c:	81 e1       	ldi	r24, 0x11	; 17
    // Reenable read access to flash
    __boot_rww_enable_short();
    fe2e:	87 bf       	out	0x37, r24	; 55
    fe30:	e8 95       	spm
    fe32:	08 95       	ret

0000fe34 <eeprom_read_byte>:
    fe34:	f9 99       	sbic	0x1f, 1	; 31
    fe36:	fe cf       	rjmp	.-4      	; 0xfe34 <eeprom_read_byte>
    fe38:	92 bd       	out	0x22, r25	; 34
    fe3a:	81 bd       	out	0x21, r24	; 33
    fe3c:	f8 9a       	sbi	0x1f, 0	; 31
    fe3e:	99 27       	eor	r25, r25
    fe40:	80 b5       	in	r24, 0x20	; 32
    fe42:	08 95       	ret

0000fe44 <eeprom_write_byte>:
    fe44:	26 2f       	mov	r18, r22

0000fe46 <eeprom_write_r18>:
    fe46:	f9 99       	sbic	0x1f, 1	; 31
    fe48:	fe cf       	rjmp	.-4      	; 0xfe46 <eeprom_write_r18>
    fe4a:	92 bd       	out	0x22, r25	; 34
    fe4c:	81 bd       	out	0x21, r24	; 33
    fe4e:	20 bd       	out	0x20, r18	; 32
    fe50:	0f b6       	in	r0, 0x3f	; 63
    fe52:	f8 94       	cli
    fe54:	fa 9a       	sbi	0x1f, 2	; 31
    fe56:	f9 9a       	sbi	0x1f, 1	; 31
    fe58:	0f be       	out	0x3f, r0	; 63
    fe5a:	01 96       	adiw	r24, 0x01	; 1
    fe5c:	08 95       	ret

0000fe5e <f_delimit>:
    fe5e:	ff                                                  .

0000fe5f <f_version>:
    fe5f:	56 65 72 73 69 6f 6e 3d 38 2e 33 00                 Version=8.3.

0000fe6b <f_device>:
    fe6b:	44 65 76 69 63 65 3d 61 74 6d 65 67 61 36 34 39     Device=atmega649
	...

0000fe7c <fF_CPU>:
    fe7c:	46 5f 43 50 55 3d 31 36 30 30 30 30 30 30 4c 00     F_CPU=16000000L.

0000fe8c <fBIGBOOT>:
    fe8c:	42 49 47 42 4f 4f 54 3d 31 00                       BIGBOOT=1.

0000fe96 <f_date>:
    fe96:	42 75 69 6c 74 3a 41 75 67 20 32 35 20 32 30 32     Built:Aug 25 202
    fea6:	33 3a 30 34 3a 30 33 3a 32 30 00                    3:04:03:20.

0000feb1 <fUART>:
    feb1:	55 41 52 54 3d 30 00                                UART=0.

0000feb8 <fBAUD_RATE>:
    feb8:	42 41 55 44 5f 52 41 54 45 3d 31 31 35 32 30 30     BAUD_RATE=115200
	...

0000fec9 <f_LED>:
    fec9:	4c 45 44 3d 42 35 00                                LED=B5.

0000fed0 <fLED_START_FLASHES>:
    fed0:	4c 45 44 5f 53 54 41 52 54 5f 46 4c 41 53 48 45     LED_START_FLASHE
    fee0:	53 3d 32 00                                         S=2.
