Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc7k160t-1-ffg676

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Cassie\Desktop\13\susica\SEGP25\SegmentDecoder.v" into library work
Parsing module <SegmentDecoder>.
Analyzing Verilog file "C:\Users\Cassie\Desktop\13\susica\SEGP25\ShiftReg.v" into library work
Parsing module <ShiftReg>.
Analyzing Verilog file "C:\Users\Cassie\Desktop\13\susica\SEGP25\Seg7Decode.v" into library work
Parsing module <Seg7Decode>.
Analyzing Verilog file "C:\Users\Cassie\Desktop\13\susica\SEGP25\SEGP2S.v" into library work
Parsing module <SEGP2S>.
Analyzing Verilog file "C:\Users\Cassie\Desktop\13\susica\SEGP25\CreateNumber.v" into library work
Parsing module <CreateNumber>.
Parsing module <pbdebounce>.
Analyzing Verilog file "C:\Users\Cassie\Desktop\13\susica\SEGP25\clkdiv_t.v" into library work
Parsing module <clkdiv_t>.
Analyzing Verilog file "C:\Users\Cassie\Desktop\13\susica\SEGP25\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.
WARNING:HDLCompiler:1127 - "C:\Users\Cassie\Desktop\13\susica\SEGP25\top.v" Line 58: Assignment to LED_EN ignored, since the identifier is never used
WARNING:HDLCompiler:604 - "C:\Users\Cassie\Desktop\13\susica\SEGP25\top.v" Line 59: Module instantiation should have an instance name

Elaborating module <clkdiv_t>.
WARNING:HDLCompiler:604 - "C:\Users\Cassie\Desktop\13\susica\SEGP25\top.v" Line 60: Module instantiation should have an instance name

Elaborating module <CreateNumber>.
WARNING:HDLCompiler:1127 - "C:\Users\Cassie\Desktop\13\susica\SEGP25\CreateNumber.v" Line 33: Assignment to B ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Cassie\Desktop\13\susica\SEGP25\CreateNumber.v" Line 34: Assignment to C ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Cassie\Desktop\13\susica\SEGP25\CreateNumber.v" Line 35: Assignment to D ignored, since the identifier is never used

Elaborating module <pbdebounce>.
WARNING:HDLCompiler:604 - "C:\Users\Cassie\Desktop\13\susica\SEGP25\top.v" Line 61: Module instantiation should have an instance name

Elaborating module <SEGP2S>.

Elaborating module <Seg7Decode>.

Elaborating module <SegmentDecoder>.

Elaborating module <ShiftReg(WIDTH=64)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "C:\Users\Cassie\Desktop\13\susica\SEGP25\top.v".
WARNING:Xst:647 - Input <SW<2:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <BN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RSTN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <clkdiv_t>.
    Related source file is "C:\Users\Cassie\Desktop\13\susica\SEGP25\clkdiv_t.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_2_o_add_0_OUT> created at line 28.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <clkdiv_t> synthesized.

Synthesizing Unit <CreateNumber>.
    Related source file is "C:\Users\Cassie\Desktop\13\susica\SEGP25\CreateNumber.v".
    Found 1-bit register for signal <num<18>>.
    Found 1-bit register for signal <num<17>>.
    Found 1-bit register for signal <num<16>>.
    Found 1-bit register for signal <num<3>>.
    Found 1-bit register for signal <num<2>>.
    Found 1-bit register for signal <num<1>>.
    Found 1-bit register for signal <num<0>>.
    Found 1-bit register for signal <num<23>>.
    Found 1-bit register for signal <num<22>>.
    Found 1-bit register for signal <num<21>>.
    Found 1-bit register for signal <num<20>>.
    Found 1-bit register for signal <num<7>>.
    Found 1-bit register for signal <num<6>>.
    Found 1-bit register for signal <num<5>>.
    Found 1-bit register for signal <num<4>>.
    Found 1-bit register for signal <num<27>>.
    Found 1-bit register for signal <num<26>>.
    Found 1-bit register for signal <num<25>>.
    Found 1-bit register for signal <num<24>>.
    Found 1-bit register for signal <num<11>>.
    Found 1-bit register for signal <num<10>>.
    Found 1-bit register for signal <num<9>>.
    Found 1-bit register for signal <num<8>>.
    Found 1-bit register for signal <num<31>>.
    Found 1-bit register for signal <num<30>>.
    Found 1-bit register for signal <num<29>>.
    Found 1-bit register for signal <num<28>>.
    Found 1-bit register for signal <num<15>>.
    Found 1-bit register for signal <num<14>>.
    Found 1-bit register for signal <num<13>>.
    Found 1-bit register for signal <num<12>>.
    Found 1-bit register for signal <num<19>>.
    Found 4-bit adder for signal <A> created at line 32.
    Found 4-bit adder for signal <E> created at line 36.
    Found 4-bit adder for signal <F> created at line 37.
    Found 4-bit adder for signal <G> created at line 38.
    Found 4-bit adder for signal <H> created at line 39.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <CreateNumber> synthesized.

Synthesizing Unit <pbdebounce>.
    Related source file is "C:\Users\Cassie\Desktop\13\susica\SEGP25\CreateNumber.v".
    Found 1-bit register for signal <pbreg>.
    Found 7-bit register for signal <pbshift<6:0>>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <pbdebounce> synthesized.

Synthesizing Unit <SEGP2S>.
    Related source file is "C:\Users\Cassie\Desktop\13\susica\SEGP25\SEGP2S.v".
WARNING:Xst:647 - Input <clkScan> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SEGP2S> synthesized.

Synthesizing Unit <Seg7Decode>.
    Related source file is "C:\Users\Cassie\Desktop\13\susica\SEGP25\Seg7Decode.v".
    Summary:
	no macro.
Unit <Seg7Decode> synthesized.

Synthesizing Unit <SegmentDecoder>.
    Related source file is "C:\Users\Cassie\Desktop\13\susica\SEGP25\SegmentDecoder.v".
    Found 16x7-bit Read Only RAM for signal <segment>
    Summary:
	inferred   1 RAM(s).
Unit <SegmentDecoder> synthesized.

Synthesizing Unit <ShiftReg>.
    Related source file is "C:\Users\Cassie\Desktop\13\susica\SEGP25\ShiftReg.v".
        WIDTH = 64
        DELAY = 12
    Found 1-bit register for signal <oe>.
    Found 12-bit register for signal <counter>.
    Found 65-bit register for signal <shift>.
    Found 12-bit adder for signal <counter[11]_GND_8_o_add_5_OUT> created at line 56.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  78 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ShiftReg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 8
 16x7-bit single-port Read Only RAM                    : 8
# Adders/Subtractors                                   : 7
 12-bit adder                                          : 1
 32-bit adder                                          : 1
 4-bit adder                                           : 5
# Registers                                            : 20
 1-bit register                                        : 5
 12-bit register                                       : 1
 32-bit register                                       : 1
 4-bit register                                        : 8
 65-bit register                                       : 1
 7-bit register                                        : 4
# Multiplexers                                         : 1
 65-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CreateNumber>.
The following registers are absorbed into counter <num<16>_num<17>_num<18>_num<19>>: 1 register on signal <num<16>_num<17>_num<18>_num<19>>.
The following registers are absorbed into counter <num<3:0>>: 1 register on signal <num<3:0>>.
The following registers are absorbed into counter <num<20>_num<21>_num<22>_num<23>>: 1 register on signal <num<20>_num<21>_num<22>_num<23>>.
The following registers are absorbed into counter <num<24>_num<25>_num<26>_num<27>>: 1 register on signal <num<24>_num<25>_num<26>_num<27>>.
The following registers are absorbed into counter <num<28>_num<29>_num<30>_num<31>>: 1 register on signal <num<28>_num<29>_num<30>_num<31>>.
Unit <CreateNumber> synthesized (advanced).

Synthesizing (advanced) Unit <SegmentDecoder>.
INFO:Xst:3231 - The small RAM <Mram_segment> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hex>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <segment>       |          |
    -----------------------------------------------------------------------
Unit <SegmentDecoder> synthesized (advanced).

Synthesizing (advanced) Unit <ShiftReg>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <ShiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <clkdiv_t>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clkdiv_t> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 8
 16x7-bit single-port distributed Read Only RAM        : 8
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Counters                                             : 7
 12-bit up counter                                     : 1
 32-bit up counter                                     : 1
 4-bit up counter                                      : 5
# Registers                                            : 110
 Flip-Flops                                            : 110
# Multiplexers                                         : 65
 1-bit 2-to-1 multiplexer                              : 65

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <_i000001/clkdiv_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <_i000001/clkdiv_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <_i000001/clkdiv_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <_i000001/clkdiv_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <_i000001/clkdiv_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <_i000001/clkdiv_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <_i000001/clkdiv_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <_i000001/clkdiv_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <_i000001/clkdiv_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <_i000001/clkdiv_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <_i000001/clkdiv_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <_i000001/clkdiv_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <_i000001/clkdiv_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <_i000001/clkdiv_31> of sequential type is unconnected in block <top>.

Optimizing unit <top> ...

Optimizing unit <CreateNumber> ...

Optimizing unit <pbdebounce> ...

Optimizing unit <ShiftReg> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 160
 Flip-Flops                                            : 160

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 235
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 28
#      LUT2                        : 6
#      LUT3                        : 29
#      LUT4                        : 7
#      LUT5                        : 8
#      LUT6                        : 76
#      MUXCY                       : 40
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 30
# FlipFlops/Latches                : 160
#      FD                          : 71
#      FDE                         : 89
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 5
#      OBUF                        : 4

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-1 


Slice Logic Utilization: 
 Number of Slice Registers:             160  out of  202800     0%  
 Number of Slice LUTs:                  162  out of  101400     0%  
    Number used as Logic:               162  out of  101400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    202
   Number with an unused Flip Flop:      42  out of    202    20%  
   Number with an unused LUT:            40  out of    202    19%  
   Number of fully used LUT-FF pairs:   120  out of    202    59%  
   Number of unique control sets:        12

IO Utilization: 
 Number of IOs:                          27
 Number of bonded IOBs:                  10  out of    400     2%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     32     9%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                           | Load  |
-----------------------------------+-------------------------------------------------+-------+
clk                                | BUFGP                                           | 18    |
_i000002/p2/pbreg                  | NONE(_i000002/num<24>_num<25>_num<26>_num<27>_0)| 8     |
_i000002/p3/pbreg                  | NONE(_i000002/num<28>_num<29>_num<30>_num<31>_0)| 8     |
_i000002/p0/pbreg                  | NONE(_i000002/num<3:0>_0)                       | 8     |
_i000002/p1/pbreg                  | NONE(_i000002/num<20>_num<21>_num<22>_num<23>_0)| 8     |
_i000001/clkdiv_17                 | BUFG                                            | 32    |
_i000001/clkdiv_3                  | BUFG                                            | 78    |
-----------------------------------+-------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.892ns (Maximum Frequency: 345.802MHz)
   Minimum input arrival time before clock: 1.612ns
   Maximum output required time after clock: 2.534ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.610ns (frequency: 621.118MHz)
  Total number of paths / destination ports: 171 / 18
-------------------------------------------------------------------------
Delay:               1.610ns (Levels of Logic = 19)
  Source:            _i000001/clkdiv_0 (FF)
  Destination:       _i000001/clkdiv_17 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: _i000001/clkdiv_0 to _i000001/clkdiv_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.282   0.399  _i000001/clkdiv_0 (_i000001/clkdiv_0)
     INV:I->O              1   0.067   0.000  _i000001/Mcount_clkdiv_lut<0>_INV_0 (_i000001/Mcount_clkdiv_lut<0>)
     MUXCY:S->O            1   0.291   0.000  _i000001/Mcount_clkdiv_cy<0> (_i000001/Mcount_clkdiv_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  _i000001/Mcount_clkdiv_cy<1> (_i000001/Mcount_clkdiv_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  _i000001/Mcount_clkdiv_cy<2> (_i000001/Mcount_clkdiv_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  _i000001/Mcount_clkdiv_cy<3> (_i000001/Mcount_clkdiv_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  _i000001/Mcount_clkdiv_cy<4> (_i000001/Mcount_clkdiv_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  _i000001/Mcount_clkdiv_cy<5> (_i000001/Mcount_clkdiv_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  _i000001/Mcount_clkdiv_cy<6> (_i000001/Mcount_clkdiv_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  _i000001/Mcount_clkdiv_cy<7> (_i000001/Mcount_clkdiv_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  _i000001/Mcount_clkdiv_cy<8> (_i000001/Mcount_clkdiv_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  _i000001/Mcount_clkdiv_cy<9> (_i000001/Mcount_clkdiv_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  _i000001/Mcount_clkdiv_cy<10> (_i000001/Mcount_clkdiv_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  _i000001/Mcount_clkdiv_cy<11> (_i000001/Mcount_clkdiv_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  _i000001/Mcount_clkdiv_cy<12> (_i000001/Mcount_clkdiv_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  _i000001/Mcount_clkdiv_cy<13> (_i000001/Mcount_clkdiv_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  _i000001/Mcount_clkdiv_cy<14> (_i000001/Mcount_clkdiv_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  _i000001/Mcount_clkdiv_cy<15> (_i000001/Mcount_clkdiv_cy<15>)
     MUXCY:CI->O           0   0.015   0.000  _i000001/Mcount_clkdiv_cy<16> (_i000001/Mcount_clkdiv_cy<16>)
     XORCY:CI->O           1   0.320   0.000  _i000001/Mcount_clkdiv_xor<17> (Result<17>)
     FD:D                      0.011          _i000001/clkdiv_17
    ----------------------------------------
    Total                      1.610ns (1.211ns logic, 0.399ns route)
                                       (75.2% logic, 24.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock '_i000002/p2/pbreg'
  Clock period: 1.224ns (frequency: 816.993MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               1.224ns (Levels of Logic = 1)
  Source:            _i000002/num<24>_num<25>_num<26>_num<27>_3 (FF)
  Destination:       _i000002/num<24>_num<25>_num<26>_num<27>_3 (FF)
  Source Clock:      _i000002/p2/pbreg rising
  Destination Clock: _i000002/p2/pbreg rising

  Data Path: _i000002/num<24>_num<25>_num<26>_num<27>_3 to _i000002/num<24>_num<25>_num<26>_num<27>_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             11   0.282   0.465  _i000002/num<24>_num<25>_num<26>_num<27>_3 (_i000002/num<24>_num<25>_num<26>_num<27>_3)
     INV:I->O              1   0.067   0.399  _i000002/Mcount_num<24>_num<25>_num<26>_num<27>_xor<0>11_INV_0 (_i000002/Result<0>3)
     FDE:D                     0.011          _i000002/num<24>_num<25>_num<26>_num<27>_3
    ----------------------------------------
    Total                      1.224ns (0.360ns logic, 0.864ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock '_i000002/p3/pbreg'
  Clock period: 1.224ns (frequency: 816.993MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               1.224ns (Levels of Logic = 1)
  Source:            _i000002/num<28>_num<29>_num<30>_num<31>_3 (FF)
  Destination:       _i000002/num<28>_num<29>_num<30>_num<31>_3 (FF)
  Source Clock:      _i000002/p3/pbreg rising
  Destination Clock: _i000002/p3/pbreg rising

  Data Path: _i000002/num<28>_num<29>_num<30>_num<31>_3 to _i000002/num<28>_num<29>_num<30>_num<31>_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             11   0.282   0.465  _i000002/num<28>_num<29>_num<30>_num<31>_3 (_i000002/num<28>_num<29>_num<30>_num<31>_3)
     INV:I->O              1   0.067   0.399  _i000002/Mcount_num<28>_num<29>_num<30>_num<31>_xor<0>11_INV_0 (_i000002/Result<0>4)
     FDE:D                     0.011          _i000002/num<28>_num<29>_num<30>_num<31>_3
    ----------------------------------------
    Total                      1.224ns (0.360ns logic, 0.864ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock '_i000002/p0/pbreg'
  Clock period: 1.244ns (frequency: 803.858MHz)
  Total number of paths / destination ports: 20 / 8
-------------------------------------------------------------------------
Delay:               1.244ns (Levels of Logic = 1)
  Source:            _i000002/num<3:0>_3 (FF)
  Destination:       _i000002/num<3:0>_3 (FF)
  Source Clock:      _i000002/p0/pbreg rising
  Destination Clock: _i000002/p0/pbreg rising

  Data Path: _i000002/num<3:0>_3 to _i000002/num<3:0>_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             11   0.282   0.465  _i000002/num<3:0>_3 (_i000002/num<3:0>_3)
     INV:I->O              4   0.067   0.419  _i000002/A<0>1_INV_0 (_i000002/A<0>)
     FDE:D                     0.011          _i000002/num<3:0>_3
    ----------------------------------------
    Total                      1.244ns (0.360ns logic, 0.884ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock '_i000002/p1/pbreg'
  Clock period: 1.224ns (frequency: 816.993MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               1.224ns (Levels of Logic = 1)
  Source:            _i000002/num<20>_num<21>_num<22>_num<23>_3 (FF)
  Destination:       _i000002/num<20>_num<21>_num<22>_num<23>_3 (FF)
  Source Clock:      _i000002/p1/pbreg rising
  Destination Clock: _i000002/p1/pbreg rising

  Data Path: _i000002/num<20>_num<21>_num<22>_num<23>_3 to _i000002/num<20>_num<21>_num<22>_num<23>_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             11   0.282   0.465  _i000002/num<20>_num<21>_num<22>_num<23>_3 (_i000002/num<20>_num<21>_num<22>_num<23>_3)
     INV:I->O              1   0.067   0.399  _i000002/Mcount_num<20>_num<21>_num<22>_num<23>_xor<0>11_INV_0 (_i000002/Result<0>)
     FDE:D                     0.011          _i000002/num<20>_num<21>_num<22>_num<23>_3
    ----------------------------------------
    Total                      1.224ns (0.360ns logic, 0.864ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock '_i000001/clkdiv_17'
  Clock period: 2.083ns (frequency: 480.077MHz)
  Total number of paths / destination ports: 84 / 28
-------------------------------------------------------------------------
Delay:               2.083ns (Levels of Logic = 3)
  Source:            _i000002/p2/pbshift_3 (FF)
  Destination:       _i000002/p2/pbreg (FF)
  Source Clock:      _i000001/clkdiv_17 rising
  Destination Clock: _i000001/clkdiv_17 rising

  Data Path: _i000002/p2/pbshift_3 to _i000002/p2/pbreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.282   0.616  _i000002/p2/pbshift_3 (_i000002/p2/pbshift_3)
     LUT3:I0->O            1   0.053   0.413  _i000002/p2/_n0011_SW0 (N4)
     LUT6:I5->O            1   0.053   0.602  _i000002/p2/_n0011 (_i000002/p2/_n0011)
     LUT3:I0->O            1   0.053   0.000  _i000002/p2/pbreg_rstpot (_i000002/p2/pbreg_rstpot)
     FD:D                      0.011          _i000002/p2/pbreg
    ----------------------------------------
    Total                      2.083ns (0.452ns logic, 1.631ns route)
                                       (21.7% logic, 78.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock '_i000001/clkdiv_3'
  Clock period: 2.892ns (frequency: 345.802MHz)
  Total number of paths / destination ports: 9595 / 135
-------------------------------------------------------------------------
Delay:               2.892ns (Levels of Logic = 12)
  Source:            _i000003/U2/shift_45 (FF)
  Destination:       _i000003/U2/shift_63 (FF)
  Source Clock:      _i000001/clkdiv_3 rising
  Destination Clock: _i000001/clkdiv_3 rising

  Data Path: _i000003/U2/shift_45 to _i000003/U2/shift_63
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.282   0.745  _i000003/U2/shift_45 (_i000003/U2/shift_45)
     LUT6:I0->O            1   0.053   0.000  _i000003/U2/out1_wg_lut<1> (_i000003/U2/out1_wg_lut<1>)
     MUXCY:S->O            1   0.291   0.000  _i000003/U2/out1_wg_cy<1> (_i000003/U2/out1_wg_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  _i000003/U2/out1_wg_cy<2> (_i000003/U2/out1_wg_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  _i000003/U2/out1_wg_cy<3> (_i000003/U2/out1_wg_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  _i000003/U2/out1_wg_cy<4> (_i000003/U2/out1_wg_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  _i000003/U2/out1_wg_cy<5> (_i000003/U2/out1_wg_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  _i000003/U2/out1_wg_cy<6> (_i000003/U2/out1_wg_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  _i000003/U2/out1_wg_cy<7> (_i000003/U2/out1_wg_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  _i000003/U2/out1_wg_cy<8> (_i000003/U2/out1_wg_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  _i000003/U2/out1_wg_cy<9> (_i000003/U2/out1_wg_cy<9>)
     MUXCY:CI->O          79   0.015   0.576  _i000003/U2/out1_wg_cy<10> (_i000003/U2/sckEn)
     LUT3:I2->O           57   0.053   0.557  _i000003/U2/_n0033_inv1 (_i000003/U2/_n0033_inv)
     FDE:CE                    0.200          _i000003/U2/shift_0
    ----------------------------------------
    Total                      2.892ns (1.014ns logic, 1.878ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock '_i000002/p2/pbreg'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              1.269ns (Levels of Logic = 2)
  Source:            SW<0> (PAD)
  Destination:       _i000002/num<24>_num<25>_num<26>_num<27>_0 (FF)
  Destination Clock: _i000002/p2/pbreg rising

  Data Path: SW<0> to _i000002/num<24>_num<25>_num<26>_num<27>_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   0.000   0.505  SW_0_IBUF (SW_0_IBUF)
     INV:I->O             16   0.067   0.497  _i000002/SW_inv1_INV_0 (_i000002/SW_inv)
     FDE:CE                    0.200          _i000002/num<24>_num<25>_num<26>_num<27>_3
    ----------------------------------------
    Total                      1.269ns (0.267ns logic, 1.002ns route)
                                       (21.0% logic, 79.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock '_i000002/p3/pbreg'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              1.269ns (Levels of Logic = 2)
  Source:            SW<0> (PAD)
  Destination:       _i000002/num<28>_num<29>_num<30>_num<31>_0 (FF)
  Destination Clock: _i000002/p3/pbreg rising

  Data Path: SW<0> to _i000002/num<28>_num<29>_num<30>_num<31>_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   0.000   0.505  SW_0_IBUF (SW_0_IBUF)
     INV:I->O             16   0.067   0.497  _i000002/SW_inv1_INV_0 (_i000002/SW_inv)
     FDE:CE                    0.200          _i000002/num<28>_num<29>_num<30>_num<31>_3
    ----------------------------------------
    Total                      1.269ns (0.267ns logic, 1.002ns route)
                                       (21.0% logic, 79.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock '_i000002/p0/pbreg'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              1.269ns (Levels of Logic = 2)
  Source:            SW<0> (PAD)
  Destination:       _i000002/num<16>_num<17>_num<18>_num<19>_0 (FF)
  Destination Clock: _i000002/p0/pbreg rising

  Data Path: SW<0> to _i000002/num<16>_num<17>_num<18>_num<19>_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   0.000   0.505  SW_0_IBUF (SW_0_IBUF)
     INV:I->O             16   0.067   0.497  _i000002/SW_inv1_INV_0 (_i000002/SW_inv)
     FDE:CE                    0.200          _i000002/num<16>_num<17>_num<18>_num<19>_3
    ----------------------------------------
    Total                      1.269ns (0.267ns logic, 1.002ns route)
                                       (21.0% logic, 79.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock '_i000002/p1/pbreg'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              1.269ns (Levels of Logic = 2)
  Source:            SW<0> (PAD)
  Destination:       _i000002/num<20>_num<21>_num<22>_num<23>_0 (FF)
  Destination Clock: _i000002/p1/pbreg rising

  Data Path: SW<0> to _i000002/num<20>_num<21>_num<22>_num<23>_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   0.000   0.505  SW_0_IBUF (SW_0_IBUF)
     INV:I->O             16   0.067   0.497  _i000002/SW_inv1_INV_0 (_i000002/SW_inv)
     FDE:CE                    0.200          _i000002/num<20>_num<21>_num<22>_num<23>_3
    ----------------------------------------
    Total                      1.269ns (0.267ns logic, 1.002ns route)
                                       (21.0% logic, 79.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock '_i000001/clkdiv_17'
  Total number of paths / destination ports: 12 / 8
-------------------------------------------------------------------------
Offset:              1.612ns (Levels of Logic = 4)
  Source:            btn<2> (PAD)
  Destination:       _i000002/p2/pbreg (FF)
  Destination Clock: _i000001/clkdiv_17 rising

  Data Path: btn<2> to _i000002/p2/pbreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.427  btn_2_IBUF (btn_2_IBUF)
     LUT3:I2->O            1   0.053   0.413  _i000002/p2/_n0011_SW0 (N4)
     LUT6:I5->O            1   0.053   0.602  _i000002/p2/_n0011 (_i000002/p2/_n0011)
     LUT3:I0->O            1   0.053   0.000  _i000002/p2/pbreg_rstpot (_i000002/p2/pbreg_rstpot)
     FD:D                      0.011          _i000002/p2/pbreg
    ----------------------------------------
    Total                      1.612ns (0.170ns logic, 1.442ns route)
                                       (10.5% logic, 89.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.225ns (Levels of Logic = 2)
  Source:            _i000001/clkdiv_3 (FF)
  Destination:       SEG_CLK (PAD)
  Source Clock:      clk rising

  Data Path: _i000001/clkdiv_3 to SEG_CLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.282   0.491  _i000001/clkdiv_3 (_i000001/clkdiv_3)
     LUT2:I0->O            1   0.053   0.399  _i000003/U2/sck1 (SEG_CLK_OBUF)
     OBUF:I->O                 0.000          SEG_CLK_OBUF (SEG_CLK)
    ----------------------------------------
    Total                      1.225ns (0.335ns logic, 0.890ns route)
                                       (27.3% logic, 72.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock '_i000001/clkdiv_3'
  Total number of paths / destination ports: 66 / 3
-------------------------------------------------------------------------
Offset:              2.534ns (Levels of Logic = 13)
  Source:            _i000003/U2/shift_45 (FF)
  Destination:       SEG_CLK (PAD)
  Source Clock:      _i000001/clkdiv_3 rising

  Data Path: _i000003/U2/shift_45 to SEG_CLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.282   0.745  _i000003/U2/shift_45 (_i000003/U2/shift_45)
     LUT6:I0->O            1   0.053   0.000  _i000003/U2/out1_wg_lut<1> (_i000003/U2/out1_wg_lut<1>)
     MUXCY:S->O            1   0.291   0.000  _i000003/U2/out1_wg_cy<1> (_i000003/U2/out1_wg_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  _i000003/U2/out1_wg_cy<2> (_i000003/U2/out1_wg_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  _i000003/U2/out1_wg_cy<3> (_i000003/U2/out1_wg_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  _i000003/U2/out1_wg_cy<4> (_i000003/U2/out1_wg_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  _i000003/U2/out1_wg_cy<5> (_i000003/U2/out1_wg_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  _i000003/U2/out1_wg_cy<6> (_i000003/U2/out1_wg_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  _i000003/U2/out1_wg_cy<7> (_i000003/U2/out1_wg_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  _i000003/U2/out1_wg_cy<8> (_i000003/U2/out1_wg_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  _i000003/U2/out1_wg_cy<9> (_i000003/U2/out1_wg_cy<9>)
     MUXCY:CI->O          79   0.015   0.576  _i000003/U2/out1_wg_cy<10> (_i000003/U2/sckEn)
     LUT2:I1->O            1   0.053   0.399  _i000003/U2/sck1 (SEG_CLK_OBUF)
     OBUF:I->O                 0.000          SEG_CLK_OBUF (SEG_CLK)
    ----------------------------------------
    Total                      2.534ns (0.814ns logic, 1.720ns route)
                                       (32.1% logic, 67.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock _i000001/clkdiv_17
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
_i000001/clkdiv_17|    2.083|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock _i000001/clkdiv_3
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
_i000001/clkdiv_3|    2.892|         |         |         |
_i000002/p0/pbreg|    1.151|         |         |         |
_i000002/p1/pbreg|    1.151|         |         |         |
_i000002/p2/pbreg|    1.151|         |         |         |
_i000002/p3/pbreg|    1.151|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock _i000002/p0/pbreg
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
_i000002/p0/pbreg|    1.244|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock _i000002/p1/pbreg
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
_i000002/p0/pbreg|    1.244|         |         |         |
_i000002/p1/pbreg|    1.224|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock _i000002/p2/pbreg
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
_i000002/p0/pbreg|    1.244|         |         |         |
_i000002/p2/pbreg|    1.224|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock _i000002/p3/pbreg
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
_i000002/p0/pbreg|    1.244|         |         |         |
_i000002/p3/pbreg|    1.224|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.610|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.94 secs
 
--> 

Total memory usage is 4626240 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   25 (   0 filtered)
Number of infos    :    2 (   0 filtered)

