module register(input [15:0] regIn, input clock, reset, init0, load, output reg [15:0] regOut);
	always @(posedge clock, posedge reset) begin
		if (reset)
			regOut <= 16'b0;
		else
			if (load)
				regOut <= init0 ? 16'b0 : regIn;
			else
				regOut <= regOut;
	end
endmodule