<PlexilPlan LineNo="2" ColNo="0" FileName="input/interface-test.ple"><Sequence LineNo="4" ColNo="2"><NodeId>root</NodeId><Interface><In><DeclareVariable LineNo="3" ColNo="5"><Name>i1</Name><Type>Integer</Type></DeclareVariable><DeclareVariable LineNo="4" ColNo="5"><Name>i2</Name><Type>Integer</Type></DeclareVariable><DeclareArray LineNo="5" ColNo="5"><Name>ia3</Name><Type>Integer</Type><MaxSize>6</MaxSize></DeclareArray><DeclareArray LineNo="6" ColNo="5"><Name>ia4</Name><Type>Integer</Type><MaxSize>2</MaxSize><InitialValue><IntegerValue>42</IntegerValue><IntegerValue>69</IntegerValue></InitialValue></DeclareArray></In><InOut><DeclareVariable LineNo="7" ColNo="8"><Name>r1</Name><Type>Real</Type></DeclareVariable><DeclareVariable LineNo="8" ColNo="8"><Name>r2</Name><Type>Real</Type></DeclareVariable><DeclareArray LineNo="9" ColNo="8"><Name>ra3</Name><Type>Real</Type><MaxSize>6</MaxSize></DeclareArray><DeclareArray LineNo="10" ColNo="8"><Name>ra4</Name><Type>Real</Type><MaxSize>2</MaxSize><InitialValue><RealValue>42.0</RealValue><RealValue>69.0</RealValue></InitialValue></DeclareArray></InOut></Interface><Node LineNo="14" ColNo="1" NodeType="Assignment"><NodeId>BLOCK__0</NodeId><Interface><In><DeclareVariable LineNo="12" ColNo="7"><Name>i1</Name><Type>Integer</Type></DeclareVariable><DeclareVariable LineNo="12" ColNo="11"><Name>r1</Name><Type>Real</Type></DeclareVariable></In></Interface><NodeBody><Assignment><RealVariable>r2</RealVariable><NumericRHS><ADD LineNo="14" ColNo="9"><RealVariable>r1</RealVariable><IntegerVariable>i1</IntegerVariable></ADD></NumericRHS></Assignment></NodeBody></Node></Sequence></PlexilPlan>