[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  26799       tick       3122050       1448671       1399536       3122050 
      2  26799       tick       4233105       2072804       2056091       4233105 
      3  26799       tick       4236240       2072659       2051107       4236240 
      4  26799       tick       4231025       2069998       2055750       4231025 
      5  26799       tick       4232753       2071552       2049913       4232753 
      6  26799       tick       4231139       2070372       2051832       4231139 
      7  26799       tick       4229098       2069482       2049317       4229098 
      8  26799       tick       4230594       2069766       2047946       4230594 
      9  26799       tick       4174079       2043443       2025165       4174079 
     10  26799       tick       4279657       2094522       2072842       4279657 
     11  26799       tick       4227770       2069509       2050834       4227770 
     12  26799       tick       4229422       2070157       2053424       4229422 
     13  26799       tick       4237206       2072917       2050266       4237206 
     14  26799       tick       4225588       2067776       2053026       4225588 
     15  26799       tick       4232545       2070108       2051526       4232545 
     16  26799       tick       4139605       2025884       2003130       4139605 
     17  26799       tick       4316258       2111931       2093203       4316258 
     18  26799       tick       4227012       2068266       2047492       4227012 
     19  26799       tick       4227334       2067704       2051707       4227334 
     20  26799       exit       2461351       1204087       1193785       2461351 
