/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [16:0] _03_;
  wire [3:0] _04_;
  wire celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [14:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [21:0] celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire [23:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [6:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [32:0] celloutsig_0_26z;
  wire [6:0] celloutsig_0_27z;
  wire [2:0] celloutsig_0_28z;
  wire [11:0] celloutsig_0_29z;
  wire [6:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [22:0] celloutsig_0_3z;
  wire [9:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [3:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_52z;
  wire celloutsig_0_54z;
  wire [6:0] celloutsig_0_56z;
  wire celloutsig_0_68z;
  wire [6:0] celloutsig_0_69z;
  wire celloutsig_0_6z;
  reg [9:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire [12:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [44:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [22:0] celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_44z = celloutsig_0_16z[0] ? celloutsig_0_28z[0] : celloutsig_0_16z[1];
  assign celloutsig_1_13z = celloutsig_1_2z ? celloutsig_1_12z[0] : celloutsig_1_8z[1];
  assign celloutsig_0_32z = ~celloutsig_0_22z[1];
  assign celloutsig_0_6z = ~((_00_ | _01_) & _01_);
  assign celloutsig_0_21z = ~((celloutsig_0_12z[1] | celloutsig_0_12z[3]) & celloutsig_0_10z[8]);
  assign celloutsig_0_43z = ~((celloutsig_0_10z[7] | celloutsig_0_14z[1]) & (celloutsig_0_25z | celloutsig_0_18z[18]));
  assign celloutsig_0_68z = ~((celloutsig_0_10z[0] | celloutsig_0_33z) & (celloutsig_0_19z | celloutsig_0_32z));
  assign celloutsig_1_11z = ~((celloutsig_1_4z | in_data[106]) & (celloutsig_1_8z[0] | celloutsig_1_5z[12]));
  assign celloutsig_1_17z = celloutsig_1_4z | ~(celloutsig_1_6z[4]);
  assign celloutsig_0_37z = celloutsig_0_21z | celloutsig_0_1z;
  assign celloutsig_0_15z = celloutsig_0_1z | celloutsig_0_6z;
  assign celloutsig_1_2z = ~(celloutsig_1_0z ^ in_data[125]);
  reg [3:0] _17_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _17_ <= 4'h0;
    else _17_ <= in_data[65:62];
  assign { _04_[3:2], _00_, _01_ } = _17_;
  reg [16:0] _18_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _18_ <= 17'h00000;
    else _18_ <= { in_data[92:78], celloutsig_0_1z, celloutsig_0_0z };
  assign { _03_[16:10], _02_, _03_[8:0] } = _18_;
  assign celloutsig_1_18z = celloutsig_1_10z[6:2] & { celloutsig_1_9z, celloutsig_1_17z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_7z };
  assign celloutsig_0_26z = { celloutsig_0_13z[8:4], celloutsig_0_22z, celloutsig_0_9z, celloutsig_0_23z, celloutsig_0_17z, celloutsig_0_25z, _04_[3:2], _00_, _01_ } & { celloutsig_0_18z[21:1], celloutsig_0_25z, celloutsig_0_8z, celloutsig_0_20z };
  assign celloutsig_0_27z = celloutsig_0_3z[18:12] & celloutsig_0_24z;
  assign celloutsig_0_25z = { celloutsig_0_7z[5:2], celloutsig_0_23z } == { _04_[3:2], _00_, _01_, celloutsig_0_21z };
  assign celloutsig_0_36z = in_data[79:70] === in_data[77:68];
  assign celloutsig_1_19z = { celloutsig_1_8z[2:1], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_13z } === celloutsig_1_1z[11:7];
  assign celloutsig_1_0z = in_data[160:156] >= in_data[146:142];
  assign celloutsig_1_3z = { in_data[158:115], celloutsig_1_0z } % { 1'h1, in_data[154:115], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, in_data[96] };
  assign celloutsig_0_30z = { celloutsig_0_9z[6:2], celloutsig_0_19z, celloutsig_0_23z } % { 1'h1, celloutsig_0_13z[11:7], celloutsig_0_0z };
  assign celloutsig_0_41z = { celloutsig_0_29z[10:3], celloutsig_0_0z, celloutsig_0_32z } * celloutsig_0_13z[10:1];
  assign celloutsig_0_10z = celloutsig_0_7z[8:0] * in_data[71:63];
  assign celloutsig_0_14z = celloutsig_0_13z[9:7] * celloutsig_0_8z[3:1];
  assign celloutsig_1_5z = in_data[110] ? { in_data[139:118], celloutsig_1_0z } : { in_data[181:160], celloutsig_1_4z };
  assign celloutsig_1_10z = celloutsig_1_0z ? { celloutsig_1_5z[17:11], celloutsig_1_9z, 1'h1 } : { in_data[133:126], celloutsig_1_9z };
  assign celloutsig_0_54z = { celloutsig_0_47z[3:2], celloutsig_0_29z, celloutsig_0_11z, celloutsig_0_15z } != { celloutsig_0_7z[9:6], celloutsig_0_11z, celloutsig_0_41z, celloutsig_0_36z };
  assign celloutsig_1_9z = celloutsig_1_3z[21:2] != { celloutsig_1_1z[6:3], celloutsig_1_1z[11:1], 1'h0, celloutsig_1_8z, celloutsig_1_7z };
  assign celloutsig_0_1z = in_data[79:75] != in_data[59:55];
  assign celloutsig_0_3z = - { in_data[77:56], celloutsig_0_1z };
  assign celloutsig_1_12z = - { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_9z };
  assign celloutsig_0_9z = - { celloutsig_0_3z[12:11], celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_0z = in_data[42:13] !== in_data[88:59];
  assign celloutsig_0_33z = { celloutsig_0_26z[9:5], celloutsig_0_0z } !== celloutsig_0_16z[6:1];
  assign celloutsig_0_35z = { celloutsig_0_26z[19:15], celloutsig_0_25z } !== celloutsig_0_26z[21:16];
  assign celloutsig_0_52z = celloutsig_0_13z[13:8] | celloutsig_0_30z[6:1];
  assign celloutsig_0_12z = { celloutsig_0_7z[5:4], celloutsig_0_1z, celloutsig_0_11z } | { _04_[3:2], _00_, _01_ };
  assign celloutsig_0_42z = celloutsig_0_16z[1] & celloutsig_0_37z;
  assign celloutsig_0_19z = in_data[61] & celloutsig_0_17z[5];
  assign celloutsig_0_4z = ~^ { _03_[15:10], _02_, _03_[8:4] };
  assign celloutsig_1_7z = ~^ { celloutsig_1_6z[3:1], celloutsig_1_4z };
  assign celloutsig_0_23z = ~^ { celloutsig_0_18z[10:0], celloutsig_0_1z, celloutsig_0_22z };
  assign celloutsig_0_28z = celloutsig_0_24z[3:1] >> _03_[12:10];
  assign celloutsig_0_16z = celloutsig_0_3z[22:1] >> { celloutsig_0_7z[8:1], celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_1z };
  assign celloutsig_0_17z = { celloutsig_0_3z[17:16], celloutsig_0_12z } >> { celloutsig_0_16z[13:9], celloutsig_0_4z };
  assign celloutsig_0_18z = { celloutsig_0_16z[13:12], celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_0z } >> { in_data[23:14], celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_24z = { celloutsig_0_17z[4:1], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z } >> celloutsig_0_20z;
  assign celloutsig_0_29z = { celloutsig_0_27z[4:1], celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_22z } >> { _03_[11:10], _02_, _03_[8:0] };
  assign celloutsig_0_8z = { _03_[15:13], celloutsig_0_4z } >>> { _03_[16:15], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_13z = { celloutsig_0_9z[12:11], celloutsig_0_8z, celloutsig_0_10z } >>> { celloutsig_0_7z[6:1], celloutsig_0_10z };
  assign celloutsig_0_20z = { celloutsig_0_3z[19], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_1z } >>> celloutsig_0_3z[11:5];
  assign celloutsig_0_56z = celloutsig_0_9z[11:5] - { celloutsig_0_10z[6:2], celloutsig_0_35z, celloutsig_0_54z };
  assign celloutsig_1_8z = { celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_4z } - celloutsig_1_1z[7:5];
  assign celloutsig_0_22z = celloutsig_0_3z[12:10] - { _04_[2], _00_, _01_ };
  assign celloutsig_0_47z = celloutsig_0_8z ^ { celloutsig_0_17z[3:2], celloutsig_0_11z, celloutsig_0_4z };
  assign celloutsig_0_69z = { celloutsig_0_35z, celloutsig_0_52z } ^ { celloutsig_0_56z[4:2], celloutsig_0_43z, celloutsig_0_44z, celloutsig_0_68z, celloutsig_0_42z };
  assign celloutsig_1_6z = celloutsig_1_1z[8:1] ^ { celloutsig_1_3z[35:29], celloutsig_1_4z };
  assign celloutsig_1_4z = ~((celloutsig_1_2z & celloutsig_1_0z) | celloutsig_1_3z[7]);
  assign celloutsig_0_11z = ~((celloutsig_0_10z[2] & celloutsig_0_10z[3]) | in_data[1]);
  always_latch
    if (!clkin_data[32]) celloutsig_0_7z = 10'h000;
    else if (!clkin_data[64]) celloutsig_0_7z = in_data[94:85];
  assign { celloutsig_1_1z[1], celloutsig_1_1z[11:2] } = { celloutsig_1_0z, in_data[177:168] } ^ { in_data[162], in_data[172:163] };
  assign _03_[9] = _02_;
  assign _04_[1:0] = { _00_, _01_ };
  assign celloutsig_1_1z[0] = 1'h0;
  assign { out_data[132:128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_68z, celloutsig_0_69z };
endmodule
