

================================================================
== Vitis HLS Report for 'lab1_z2'
================================================================
* Date:           Thu Oct  6 21:05:34 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab1_z2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.00 ns|  4.333 ns|     1.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       10|       10|  60.000 ns|  60.000 ns|   11|   11|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_8_1  |        9|        9|         3|          -|          -|     3|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   -|      -|     -|    -|
|Expression       |        -|   -|      0|    91|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        -|   -|      -|     -|    -|
|Memory           |        -|   -|      -|     -|    -|
|Multiplexer      |        -|   -|      -|    30|    -|
|Register         |        -|   -|     60|     -|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |        0|   0|     60|   121|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |        0|   0|     ~0|     1|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln12_1_fu_152_p2  |         +|   0|  0|  24|          17|          17|
    |add_ln12_fu_108_p2    |         +|   0|  0|  24|          17|          17|
    |add_ln8_fu_137_p2     |         +|   0|  0|  10|           2|           1|
    |y_fu_160_p2           |         +|   0|  0|  25|          18|          18|
    |icmp_ln8_fu_131_p2    |      icmp|   0|  0|   8|           2|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  91|          56|          55|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  21|          5|    1|          5|
    |i_fu_48    |   9|          2|    2|          4|
    +-----------+----+-----------+-----+-----------+
    |Total      |  30|          7|    3|          9|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln12_1_reg_200   |  17|   0|   17|          0|
    |ap_CS_fsm            |   4|   0|    4|          0|
    |i_fu_48              |   2|   0|    2|          0|
    |sext_ln12_1_reg_182  |  18|   0|   18|          0|
    |sext_ln8_reg_177     |  17|   0|   17|          0|
    |zext_ln8_reg_187     |   2|   0|   64|         62|
    +---------------------+----+----+-----+-----------+
    |Total                |  60|   0|  122|         62|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|       lab1_z2|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|       lab1_z2|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|       lab1_z2|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|       lab1_z2|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|       lab1_z2|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|       lab1_z2|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|       lab1_z2|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|       lab1_z2|  return value|
|inArr_address0     |  out|    2|   ap_memory|         inArr|         array|
|inArr_ce0          |  out|    1|   ap_memory|         inArr|         array|
|inArr_q0           |   in|   16|   ap_memory|         inArr|         array|
|a                  |   in|   16|     ap_none|             a|        scalar|
|b                  |   in|   16|     ap_none|             b|        scalar|
|c                  |   in|   16|     ap_none|             c|        scalar|
|outArr_address0    |  out|    2|   ap_memory|        outArr|         array|
|outArr_ce0         |  out|    1|   ap_memory|        outArr|         array|
|outArr_we0         |  out|    1|   ap_memory|        outArr|         array|
|outArr_d0          |  out|   32|   ap_memory|        outArr|         array|
+-------------------+-----+-----+------------+--------------+--------------+

