module decade_counter (
    input clk,
    input reset,
    output reg [3:0] q
);

always @(posedge clk) begin
    if (reset)
        q <= 4'b0001; // Synchronous reset sets counter to 1
    else if (q == 4'b1010)
        q <= 4'b0001; // If count is 10, wrap back to 1
    else
        q <= q + 1;
end

endmodule