#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000273f999b990 .scope module, "stimulus" "stimulus" 2 1;
 .timescale 0 0;
v00000273f99fc500_0 .var "clk", 0 0;
v00000273f99fcbe0_0 .var "en", 0 0;
v00000273f99fbe20_0 .net "q", 3 0, L_00000273f99fcc80;  1 drivers
v00000273f99fb560_0 .var "reset", 0 0;
S_00000273f99ab7d0 .scope module, "a" "C4B" 2 5, 3 1 0, S_00000273f999b990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "q";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_00000273f999a1e0 .functor AND 1, L_00000273f99fba60, v00000273f99fcbe0_0, C4<1>, C4<1>;
L_00000273f999a020 .functor AND 1, L_00000273f99fc780, L_00000273f9999f40, C4<1>, C4<1>;
v00000273f99fc8c0_0 .net *"_ivl_1", 0 0, L_00000273f99fba60;  1 drivers
v00000273f99fbd80_0 .net *"_ivl_7", 0 0, L_00000273f99fc780;  1 drivers
v00000273f99fc320_0 .net "clk", 0 0, v00000273f99fc500_0;  1 drivers
v00000273f99fcd20_0 .net "en", 0 0, v00000273f99fcbe0_0;  1 drivers
v00000273f99fc3c0_0 .net "q", 3 0, L_00000273f99fcc80;  alias, 1 drivers
v00000273f99fc460_0 .net "reset", 0 0, v00000273f99fb560_0;  1 drivers
v00000273f99fbce0_0 .net "t1", 0 0, L_00000273f999a1e0;  1 drivers
v00000273f99fc640_0 .net "t2", 0 0, L_00000273f9999f40;  1 drivers
v00000273f99fb880_0 .net "t3", 0 0, L_00000273f999a020;  1 drivers
L_00000273f99fba60 .part L_00000273f99fcc80, 0, 1;
L_00000273f99fbec0 .part L_00000273f99fcc80, 0, 1;
L_00000273f99fcf00 .part L_00000273f99fcc80, 1, 1;
L_00000273f99fc780 .part L_00000273f99fcc80, 2, 1;
L_00000273f99fcc80 .concat8 [ 1 1 1 1], v00000273f999c480_0, v00000273f999c340_0, v00000273f99fca00_0, v00000273f99fb920_0;
S_00000273f99ab960 .scope module, "a2" "and3" 3 7, 3 36 0, S_00000273f99ab7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
L_00000273f999a330 .functor AND 1, L_00000273f99fbec0, L_00000273f99fcf00, C4<1>, C4<1>;
L_00000273f9999f40 .functor AND 1, L_00000273f999a330, v00000273f99fcbe0_0, C4<1>, C4<1>;
v00000273f999c8e0_0 .net "a", 0 0, L_00000273f99fbec0;  1 drivers
v00000273f999c5c0_0 .net "an0", 0 0, L_00000273f999a330;  1 drivers
v00000273f999c7a0_0 .net "b", 0 0, L_00000273f99fcf00;  1 drivers
v00000273f999c0c0_0 .net "c", 0 0, v00000273f99fcbe0_0;  alias, 1 drivers
v00000273f999bee0_0 .net "out", 0 0, L_00000273f9999f40;  alias, 1 drivers
S_00000273f99a43c0 .scope module, "tff0" "T_FF" 3 9, 3 15 0, S_00000273f99ab7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_00000273f999a090 .functor XOR 1, v00000273f999c480_0, v00000273f99fcbe0_0, C4<0>, C4<0>;
v00000273f999c3e0_0 .net "clk", 0 0, v00000273f99fc500_0;  alias, 1 drivers
v00000273f999c840_0 .net "d", 0 0, L_00000273f999a090;  1 drivers
v00000273f999c020_0 .net "q", 0 0, v00000273f999c480_0;  1 drivers
v00000273f999bf80_0 .net "reset", 0 0, v00000273f99fb560_0;  alias, 1 drivers
v00000273f999c980_0 .net "t", 0 0, v00000273f99fcbe0_0;  alias, 1 drivers
S_00000273f99a9fe0 .scope module, "d1" "D_FF" 3 21, 3 24 0, S_00000273f99a43c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v00000273f999cac0_0 .net "clk", 0 0, v00000273f99fc500_0;  alias, 1 drivers
v00000273f999cb60_0 .net "d", 0 0, L_00000273f999a090;  alias, 1 drivers
v00000273f999c480_0 .var "q", 0 0;
v00000273f999bda0_0 .net "reset", 0 0, v00000273f99fb560_0;  alias, 1 drivers
E_00000273f9996950 .event posedge, v00000273f999cac0_0, v00000273f999bda0_0;
S_00000273f99aa170 .scope module, "tff1" "T_FF" 3 10, 3 15 0, S_00000273f99ab7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_00000273f999a100 .functor XOR 1, v00000273f999c340_0, L_00000273f999a1e0, C4<0>, C4<0>;
v00000273f999c160_0 .net "clk", 0 0, v00000273f99fc500_0;  alias, 1 drivers
v00000273f999c200_0 .net "d", 0 0, L_00000273f999a100;  1 drivers
v00000273f999bd00_0 .net "q", 0 0, v00000273f999c340_0;  1 drivers
v00000273f999c520_0 .net "reset", 0 0, v00000273f99fb560_0;  alias, 1 drivers
v00000273f999be40_0 .net "t", 0 0, L_00000273f999a1e0;  alias, 1 drivers
S_00000273f99a67c0 .scope module, "d1" "D_FF" 3 21, 3 24 0, S_00000273f99aa170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v00000273f999ca20_0 .net "clk", 0 0, v00000273f99fc500_0;  alias, 1 drivers
v00000273f999bc60_0 .net "d", 0 0, L_00000273f999a100;  alias, 1 drivers
v00000273f999c340_0 .var "q", 0 0;
v00000273f999c660_0 .net "reset", 0 0, v00000273f99fb560_0;  alias, 1 drivers
S_00000273f99a6950 .scope module, "tff2" "T_FF" 3 11, 3 15 0, S_00000273f99ab7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_00000273f999a3a0 .functor XOR 1, v00000273f99fca00_0, L_00000273f9999f40, C4<0>, C4<0>;
v00000273f99fcaa0_0 .net "clk", 0 0, v00000273f99fc500_0;  alias, 1 drivers
v00000273f99fc1e0_0 .net "d", 0 0, L_00000273f999a3a0;  1 drivers
v00000273f99fc280_0 .net "q", 0 0, v00000273f99fca00_0;  1 drivers
v00000273f99fbb00_0 .net "reset", 0 0, v00000273f99fb560_0;  alias, 1 drivers
v00000273f99fbc40_0 .net "t", 0 0, L_00000273f9999f40;  alias, 1 drivers
S_00000273f9886530 .scope module, "d1" "D_FF" 3 21, 3 24 0, S_00000273f99a6950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v00000273f999c2a0_0 .net "clk", 0 0, v00000273f99fc500_0;  alias, 1 drivers
v00000273f99fc5a0_0 .net "d", 0 0, L_00000273f999a3a0;  alias, 1 drivers
v00000273f99fca00_0 .var "q", 0 0;
v00000273f99fc0a0_0 .net "reset", 0 0, v00000273f99fb560_0;  alias, 1 drivers
S_00000273f98866c0 .scope module, "tff3" "T_FF" 3 12, 3 15 0, S_00000273f99ab7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
L_00000273f999a410 .functor XOR 1, v00000273f99fb920_0, L_00000273f999a020, C4<0>, C4<0>;
v00000273f99fcb40_0 .net "clk", 0 0, v00000273f99fc500_0;  alias, 1 drivers
v00000273f99fb380_0 .net "d", 0 0, L_00000273f999a410;  1 drivers
v00000273f99fb100_0 .net "q", 0 0, v00000273f99fb920_0;  1 drivers
v00000273f99fc140_0 .net "reset", 0 0, v00000273f99fb560_0;  alias, 1 drivers
v00000273f99fbba0_0 .net "t", 0 0, L_00000273f999a020;  alias, 1 drivers
S_00000273f9886850 .scope module, "d1" "D_FF" 3 21, 3 24 0, S_00000273f98866c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
v00000273f99fbf60_0 .net "clk", 0 0, v00000273f99fc500_0;  alias, 1 drivers
v00000273f99fc960_0 .net "d", 0 0, L_00000273f999a410;  alias, 1 drivers
v00000273f99fb920_0 .var "q", 0 0;
v00000273f99fb9c0_0 .net "reset", 0 0, v00000273f99fb560_0;  alias, 1 drivers
    .scope S_00000273f99a9fe0;
T_0 ;
    %wait E_00000273f9996950;
    %load/vec4 v00000273f999bda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000273f999c480_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000273f999cb60_0;
    %assign/vec4 v00000273f999c480_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000273f99a67c0;
T_1 ;
    %wait E_00000273f9996950;
    %load/vec4 v00000273f999c660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000273f999c340_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000273f999bc60_0;
    %assign/vec4 v00000273f999c340_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000273f9886530;
T_2 ;
    %wait E_00000273f9996950;
    %load/vec4 v00000273f99fc0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000273f99fca00_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000273f99fc5a0_0;
    %assign/vec4 v00000273f99fca00_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000273f9886850;
T_3 ;
    %wait E_00000273f9996950;
    %load/vec4 v00000273f99fb9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000273f99fb920_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000273f99fc960_0;
    %assign/vec4 v00000273f99fb920_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000273f999b990;
T_4 ;
    %vpi_call 2 9 "$dumpfile", "C4BTD.vcd" {0 0 0};
    %vpi_call 2 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000273f999b990 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273f99fcbe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000273f99fb560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000273f99fc500_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_00000273f999b990;
T_5 ;
    %delay 5, 0;
    %load/vec4 v00000273f99fc500_0;
    %inv;
    %store/vec4 v00000273f99fc500_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_00000273f999b990;
T_6 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273f99fb560_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000273f99fcbe0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273f99fcbe0_0, 0, 1;
    %delay 50, 0;
    %vpi_call 2 22 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "stiC4B.v";
    "C4B.v";
