


ARM Macro Assembler    Page 1 


    1 00000000         
    2 00000000                 IF               :DEF: __AARCH32
    3 00000000         
    4 00000000                 area             STARTUP, code, readonly
    5 00000000         
    6 00000000                 export           Reset_Handler
    7 00000000                 import           UndefinedInstruction_Handler
    8 00000000                 import           SupervisorCall_Handler
    9 00000000                 import           PrefetchAbort_Handler
   10 00000000                 import           DataAbort_Handler
   11 00000000                 import           IRQ_Handler
   12 00000000                 import           __use_no_semihosting_swi
   13 00000000                 import           __mpu_init
   14 00000000                 import           __main
   15 00000000                 import           __vectors_start
   16 00000000         
   17 00000000                 entry
   18 00000000         
   19 00000000 EAFFFFFE        b                Reset_Handler ; 0x00
   20 00000004 EA000005        b                UDF_EXC     ; 0x04
   21 00000008 EA000008        b                SVC_EXC     ; 0x08
   22 0000000C EA00000B        b                PAB_EXC     ; 0x0c
   23 00000010 EA00000E        b                DAB_EXC     ; 0x10
   24 00000014 E320F000        nop                          ; 0x14
   25 00000018 EA000010        b                IRQ_EXC     ; 0x18
   26 0000001C         FIQ_EXC                              ; 0x1c
   27 0000001C         ; If you want to use fast interrupt, place its service c
                       ode here.
   28 0000001C         ; Maximum code size allowed is 4kB
   29 0000001C EAFFFFFE        b                FIQ_EXC
   30 00000020         
   31 00000020         UDF_EXC
   32 00000020 E92D5C0F        push             {r0-r3,r10-r12,lr}
   33 00000024 EBFFFFFE        bl               UndefinedInstruction_Handler
   34 00000028 E8BD5C0F        pop              {r0-r3,r10-r12,lr}
   35 0000002C E160006E        eret
   36 00000030         
   37 00000030         SVC_EXC
   38 00000030 E92D5C0F        push             {r0-r3,r10-r12,lr}
   39 00000034 EBFFFFFE        bl               SupervisorCall_Handler
   40 00000038 E8BD5C0F        pop              {r0-r3,r10-r12,lr}
   41 0000003C E160006E        eret
   42 00000040         
   43 00000040         PAB_EXC
   44 00000040 E92D5C0F        push             {r0-r3,r10-r12,lr}
   45 00000044 EBFFFFFE        bl               PrefetchAbort_Handler
   46 00000048 E8BD5C0F        pop              {r0-r3,r10-r12,lr}
   47 0000004C E160006E        eret
   48 00000050         
   49 00000050         DAB_EXC
   50 00000050 E92D5C0F        push             {r0-r3,r10-r12,lr}
   51 00000054 EBFFFFFE        bl               DataAbort_Handler
   52 00000058 E8BD5C0F        pop              {r0-r3,r10-r12,lr}
   53 0000005C E160006E        eret
   54 00000060         
   55 00000060         IRQ_EXC
   56 00000060 E92D5C0F        push             {r0-r3,r10-r12,lr}
   57 00000064 EBFFFFFE        bl               IRQ_Handler
   58 00000068 E8BD5C0F        pop              {r0-r3,r10-r12,lr}



ARM Macro Assembler    Page 2 


   59 0000006C E160006E        eret
   60 00000070         
   61 00000070         Reset_Handler
   62 00000070         
   63 00000070         ; Initialize MPU
   64 00000070 EBFFFFFE        bl               __mpu_init
   65 00000074         
   66 00000074         ; Set the CPACR for access to CP10 and CP11 (the FPU cop
                       rocessors)
   67 00000074 E3A0060F        ldr              r0, = (0xF << 20)
   68 00000078 EE010F50        mcr              p15, 0, r0, c1, c0, 2
   69 0000007C         ; Set the FPEXC EN bit to enable the FPU
   70 0000007C E3A03000        mov              r3, #0x0
   71 00000080 E3443000        movt             r3, #0x4000
   72 00000084 EEE83A10        vmsr             FPEXC, r3
   73 00000088         
   74 00000088         ; Change vector base address
   75 00000088 E59F0CC0        ldr              r0, = __vectors_start
   76 0000008C EE8C0F10        mcr              p15, 4, r0, c12, c0, 0
   77 00000090 EE0C0F10        mcr              p15, 0, r0, c12, c0, 0
   78 00000094         
   79 00000094                 IF               :DEF: __USE_DDR
   80 00000094         
   81 00000094         ; Copy DDR init code from external memory to SRAM
   82 00000094 E3A00000        mov              r0, #0x0
   83 00000098 E34E0730        movt             r0, #0xe730
   84 0000009C         ; sar
   85 0000009C E59F1CB0        ldr              r1, = __ddr_init_start
   86 000000A0 E5801000        str              r1, [r0, #0x0]
   87 000000A4         ; dar
   88 000000A4 E3A01000        mov              r1, #0x0
   89 000000A8 E34E1630        movt             r1, #0xe630
   90 000000AC E59F2CA0        ldr              r2, = __ddr_init_start
   91 000000B0 E0811002        add              r1, r1, r2
   92 000000B4 E5801004        str              r1, [r0, #0x4]
   93 000000B8         ; tcr
   94 000000B8 E59F1C98        ldr              r1, = __ddr_init_end
   95 000000BC E59F2C90        ldr              r2, = __ddr_init_start
   96 000000C0 E0411002        sub              r1, r1, r2
   97 000000C4 E1A01321        lsr              r1, r1, #6
   98 000000C8 E2811001        add              r1, r1, #1
   99 000000CC E5801008        str              r1, [r0, #0x8]
  100 000000D0         ; chcr
  101 000000D0 E3051409        mov              r1, #0x5409
  102 000000D4 E3401010        movt             r1, #0x0010
  103 000000D8 E580100C        str              r1, [r0, #0xc]
  104 000000DC         ; dmaor
  105 000000DC E3A00000        mov              r0, #0x0
  106 000000E0 E34E0735        movt             r0, #0xe735
  107 000000E4 E3A01001        mov              r1, #0x1
  108 000000E8 E5801060        str              r1, [r0, #0x60]
  109 000000EC         ; wait for TE
  110 000000EC E3A00000        mov              r0, #0
  111 000000F0 E34E0730        movt             r0, #0xe730
  112 000000F4         wait_TE
  113 000000F4 E5903008        ldr              r3, [r0, #0x8] ; Check TCR for 
                                                            tarmac log debug on
                                                            ly
  114 000000F8 E590100C        ldr              r1, [r0, #0xc]



ARM Macro Assembler    Page 3 


  115 000000FC E3A02002        mov              r2, #0x2
  116 00000100 E0011002        and              r1, r1, r2
  117 00000104 E1510002        cmp              r1, r2
  118 00000108 1AFFFFF9        bne              wait_TE
  119 0000010C         ; clear TE, DE
  120 0000010C E3A02003        mov              r2, #0x3
  121 00000110 E1E02002        mvn              r2, r2
  122 00000114 E0011002        and              r1, r1, r2
  123 00000118 E580100C        str              r1, [r0, #0xc]
  124 0000011C         ; clear dmaor
  125 0000011C E3A00000        mov              r0, #0x0
  126 00000120 E34E0735        movt             r0, #0xe735
  127 00000124 E3A01000        mov              r1, #0x0
  128 00000128 E5801060        str              r1, [r0, #0x60]
  129 0000012C         
  130 0000012C         ; Jump to DDR init code in SRAM
  131 0000012C E59F0C28        ldr              r0, = 0xe6300000 + __ddr_init_s
tart
  132 00000130 E1A0F000        mov              pc, r0
  133 00000134         
  134 00000134         __ddr_init_start
  135 00000134                 include          rel_dbsc4_init_lpddr4_4266_CL40
WL18_181012_cr52.s
    1 00000134         
    2 00000134         ; MSTP settings for DBQ and DBL
    3 00000134         ;   Control register MSTPCR4 (0xE6152D10), bit 3,4
    4 00000134         ;   Status  register MSTPSR4 (0xE6152E10), bit 3,4
    5 00000134         ;MSTPCR4   EQU  0xE6152D10
    6 00000134         ;MSTPSR4   EQU  0xE6152E10
    7 00000134         ;CPG_LOCK  EQU  0xE6150000
    8 00000134         
    9 00000134 E59F0C2C        LDR              R0, =0xE6152E10 ; MSTPSR4
   10 00000138 E5901000        LDR              R1, [R0]
   11 0000013C E3C11018        AND              R1, #0xFFFFFFE7 ; bit 3,4 are 0
                                                            
   12 00000140 E1E02001        MVN              R2, R1
   13 00000144 E59F0C20        LDR              R0, =0xE6150000
   14 00000148 E5802000        STR              R2, [R0]
   15 0000014C E59F0C1C        LDR              R0, =0xE6152D10 ; MSTPCR4
   16 00000150 E5801000        STR              R1, [R0]
   17 00000154         
   18 00000154 E59F0C0C        LDR              R0, =0xE6152E10 ; MSTPSR4
   19 00000158 E5901000        LDR              R1, [R0]
   20 0000015C         
   21 0000015C E3A00010        LDR              R0, =0x10
   22 00000160         wait_mstp_setting_end
   23 00000160 E2400001        SUB              R0, R0, #0x1
   24 00000164 E3500000        CMP              R0, #0x0
   25 00000168 1AFFFFFC        BNE              wait_mstp_setting_end
   26 0000016C         
   27 0000016C         
   28 0000016C         ;// Original is /design01/rcarh3fed_master/common/utilit
                       y/SIM_TOOLS/DDR_init/ARM/DDR4/rel_dbsc4_init_lpddr4_3200
                       _CL32WL14_160526_es2_arm.h //
   29 0000016C         ;// copy on Fri Jun  3 14:15:41 JST 2016
   30 0000016C         ;// run at  /design03/rcarh3fed_user6/work/mochizhi/1chi
                       pSim/TP_ES2/H3ES2_arm_ddr_ca53_3200_command_combination_
                       inttest
   31 0000016C         ;// run by  mochizhi



ARM Macro Assembler    Page 4 


   32 0000016C         ;// Script is /svhome/mochizhi/mytools/filecopy 
   33 0000016C         ;// History
   34 0000016C         ;// Rev001   2017/09/25   HIENG/Y.Tamura    Copy form Ve
                       r20161207 "rel_dbsc4_init_lpddr4_3200_CL32WL14_161207_ar
                       m.h"
   35 0000016C         ;//                                         modefy for R
                       -CarM3N CT-Sim and Tester-Sim.
   36 0000016C         ;//                                         New file nam
                       e "rel_dbsc4_init_lpddr4_3200_CL32WL14_170925_arm.h"
   37 0000016C         
   38 0000016C         ;-------------------------------------------
   39 0000016C                 MACRO
   40 0000016C                 MYWRITE          $addr, $data
   41 0000016C                 ldr              r0, =$data
   42 0000016C                 ldr              r1, =$addr
   43 0000016C                 str              r0, [r1]    ; 
   44 0000016C         
   45 0000016C                 MEND
   46 0000016C         ;-------------------------------------------
   47 0000016C         ;-------------------------------------------
   48 0000016C                 MACRO
   49 0000016C                 PHYWRITE         $addr, $data
   50 0000016C                 ldr              r0, =$addr
   51 0000016C                 ldr              r1, =0xe6790624
   52 0000016C                 str              r0, [r1,#0x00] ; 
   53 0000016C                 str              r0, [r1,#0x40] ; 
   54 0000016C                 str              r0, [r1,#0x80] ; 
   55 0000016C                 str              r0, [r1,#0xc0] ; 
   56 0000016C                 ldr              r0, =$data
   57 0000016C                 ldr              r1, =0xe6790628
   58 0000016C                 str              r0, [r1,#0x00] ; 
   59 0000016C                 str              r0, [r1,#0x40] ; 
   60 0000016C                 str              r0, [r1,#0x80] ; 
   61 0000016C                 str              r0, [r1,#0xc0] ; 
   62 0000016C                 MEND
   63 0000016C         ;-------------------------------------------
   64 0000016C         
   65 0000016C EA00000C        B                END_INIT_SUBROUTINE
   66 00000170 E320F000        NOP
   67 00000174         ;-------------------------------------------------------
                       -------------------------------------
   68 00000174         ; Write DDR_PHY Register Subroutine
   69 00000174         ;   R0[IN]  : Register Data
   70 00000174         ;   R1[IN]  : Register Address
   71 00000174         ;   R2[IN]  : Access Address for Register Address
   72 00000174         ;   R3[IN]  : Access Address for Register Data
   73 00000174         ;   R4[--]  : Work Use
   74 00000174         ;-------------------------------------------------------
                       -------------------------------------
   75 00000174         SUB_WRITE_PHY_REG
   76 00000174 E3034FFF        LDR              R4, = 0x00003FFF ; Clear py_t_s
                                                            tate/read access of
                                                             Register Address
   77 00000178 E0011004        AND              R1, R1, R4
   78 0000017C E5821000        STR              R1, [R2]    ; Write Register Ad
                                                            dress
   79 00000180 E5830000        STR              R0, [R3]    ; Write Register Da
                                                            ta
   80 00000184         LOOP_PHY_ACCESS



ARM Macro Assembler    Page 5 


   81 00000184 E5920000        LDR              R0, [R2]    ; Read Register Add
                                                            ress
   82 00000188 E3A04902        LDR              R4, = 0x00008000 ; Check py_t_s
                                                            tate of Register Ad
                                                            dress
   83 0000018C E0000004        AND              R0, R0, R4
   84 00000190 E1500004        CMPS             R0, R4
   85 00000194 1AFFFFFA        BNE              LOOP_PHY_ACCESS ; Loop Until Wr
                                                            ite access OK
   86 00000198 E1811004        ORR              R1, R1, R4  ; Set py_t_state_cl
                                                            ear of Register Add
                                                            ress
   87 0000019C E5821000        STR              R1, [R2]    ; Write Register Ad
                                                            dress
   88 000001A0 E12FFF1E        BX               LR          ; Return
   89 000001A4         ; END SUB_WRITE_PHY_REG
   90 000001A4         ;-------------------------------------------------------
                       -------------------------------------
   91 000001A4         END_INIT_SUBROUTINE
   92 000001A4         
   93 000001A4         ;-------------------------------------------
   94 000001A4                 MACRO
   95 000001A4                 MACRO_WRITE_PHY_REG
                                                $add,$dat
   96 000001A4                 ldr              r2,=0xE6790624 ;;DBPDRGA0
   97 000001A4                 ldr              r3,=0xE6790628 ;;DBPDRGD0
   98 000001A4                 ldr              r1,=$add
   99 000001A4                 ldr              r0,=$dat
  100 000001A4                 BL               SUB_WRITE_PHY_REG
  101 000001A4                 nop
  102 000001A4                 MEND
  103 000001A4         ;-------------------------------------------
  104 000001A4         
  105 000001A4         ;;======================================================
                       =================
  106 000001A4         ;; For DBS0
  107 000001A4         ;;======================================================
                       =================
  108 000001A4         ;; ADD H3ES2
  109 000001A4                 MYWRITE          0xE6790100,0x00001234 ;DBSYSCNT
                                                            0 REGROCK enable
   41 000001A4 E3010234        ldr              r0, =0x00001234
   42 000001A8 E59F1BC4        ldr              r1, =0xE6790100
   43 000001AC E5810000        str              r0, [r1]    ; 
   44 000001B0         
  110 000001B0                 MYWRITE          0xE6790108,0x00001234 ;DBSYSCNT
                                                            0A REGROCKA enable
   41 000001B0 E3010234        ldr              r0, =0x00001234
   42 000001B4 E59F1BBC        ldr              r1, =0xE6790108
   43 000001B8 E5810000        str              r0, [r1]    ; 
   44 000001BC         
  111 000001BC         ;;; WAIT
  112 000001BC                 MYWRITE          0xE6790020,0x0000000a ;dbkind d
                                                            dcg=a(lpddr4)
   41 000001BC E3A0000A        ldr              r0, =0x0000000a
   42 000001C0 E59F1BB4        ldr              r1, =0xE6790020
   43 000001C4 E5810000        str              r0, [r1]    ; 
   44 000001C8         
  113 000001C8                 MYWRITE          0xE6790024,0x0000000a ;dbkinda 



ARM Macro Assembler    Page 6 


                                                            ddcga=a(lpddr4)
   41 000001C8 E3A0000A        ldr              r0, =0x0000000a
   42 000001CC E59F1BAC        ldr              r1, =0xE6790024
   43 000001D0 E5810000        str              r0, [r1]    ; 
   44 000001D4         
  114 000001D4         ;;   MYWRITE   0xE6790030,0x0e030a02;memconf00(ch0/rank0
                       ), 4Gbit
  115 000001D4                 MYWRITE          0xE6790030,0x0e030a01 ;memconf0
                                                            0(ch0/rank0), 2Gbit
                                                            
   41 000001D4 E59F0BA8        ldr              r0, =0x0e030a01
   42 000001D8 E59F1BA8        ldr              r1, =0xE6790030
   43 000001DC E5810000        str              r0, [r1]    ; 
   44 000001E0         
  116 000001E0                 MYWRITE          0xE6790070,0x0e030a01 ;memconf0
                                                            0a(ch0/rank0), 2Gbi
                                                            t (clk_axim)
   41 000001E0 E59F0B9C        ldr              r0, =0x0e030a01
   42 000001E4 E59F1BA0        ldr              r1, =0xE6790070
   43 000001E8 E5810000        str              r0, [r1]    ; 
   44 000001EC         
  117 000001EC                 MYWRITE          0xE6790034,0x0e030a01 ;memconf0
                                                            1(ch0/rank1), 2Gbit
                                                            
   41 000001EC E59F0B90        ldr              r0, =0x0e030a01
   42 000001F0 E59F1B98        ldr              r1, =0xE6790034
   43 000001F4 E5810000        str              r0, [r1]    ; 
   44 000001F8         
  118 000001F8                 MYWRITE          0xE6790074,0x0e030a01 ;memconf0
                                                            1a(ch0/rank1), 2Gbi
                                                            t (clk_axim)
   41 000001F8 E59F0B84        ldr              r0, =0x0e030a01
   42 000001FC E59F1B90        ldr              r1, =0xE6790074
   43 00000200 E5810000        str              r0, [r1]    ; 
   44 00000204         
  119 00000204                 MYWRITE          0xE6790040,0x0e030a01 ;memconf1
                                                            0(ch1/rank0), 2Gbit
                                                            
   41 00000204 E59F0B78        ldr              r0, =0x0e030a01
   42 00000208 E59F1B88        ldr              r1, =0xE6790040
   43 0000020C E5810000        str              r0, [r1]    ; 
   44 00000210         
  120 00000210                 MYWRITE          0xE6790080,0x0e030a01 ;memconf1
                                                            0a(ch1/rank0), 2Gbi
                                                            t (clk_axim)
   41 00000210 E59F0B6C        ldr              r0, =0x0e030a01
   42 00000214 E59F1B80        ldr              r1, =0xE6790080
   43 00000218 E5810000        str              r0, [r1]    ; 
   44 0000021C         
  121 0000021C                 MYWRITE          0xE6790044,0x0e030a01 ;memconf1
                                                            1(ch1/rank1), 2Gbit
                                                            
   41 0000021C E59F0B60        ldr              r0, =0x0e030a01
   42 00000220 E59F1B78        ldr              r1, =0xE6790044
   43 00000224 E5810000        str              r0, [r1]    ; 
   44 00000228         
  122 00000228                 MYWRITE          0xE6790084,0x0e030a01 ;memconf1
                                                            1a(ch1/rank1), 2Gbi
                                                            t (clk_axim)



ARM Macro Assembler    Page 7 


   41 00000228 E59F0B54        ldr              r0, =0x0e030a01
   42 0000022C E59F1B70        ldr              r1, =0xE6790084
   43 00000230 E5810000        str              r0, [r1]    ; 
   44 00000234         
  123 00000234                 MYWRITE          0xE6790050,0x0e030a01 ;memconf0
                                                            0(ch2/rank0), 2Gbit
                                                            
   41 00000234 E59F0B48        ldr              r0, =0x0e030a01
   42 00000238 E59F1B68        ldr              r1, =0xE6790050
   43 0000023C E5810000        str              r0, [r1]    ; 
   44 00000240         
  124 00000240                 MYWRITE          0xE6790090,0x0e030a01 ;memconf0
                                                            0a(ch2/rank0), 2Gbi
                                                            t (clk_axim)
   41 00000240 E59F0B3C        ldr              r0, =0x0e030a01
   42 00000244 E59F1B60        ldr              r1, =0xE6790090
   43 00000248 E5810000        str              r0, [r1]    ; 
   44 0000024C         
  125 0000024C                 MYWRITE          0xE6790054,0x0e030a01 ;memconf0
                                                            1(ch2/rank1), 2Gbit
                                                            
   41 0000024C E59F0B30        ldr              r0, =0x0e030a01
   42 00000250 E59F1B58        ldr              r1, =0xE6790054
   43 00000254 E5810000        str              r0, [r1]    ; 
   44 00000258         
  126 00000258                 MYWRITE          0xE6790094,0x0e030a01 ;memconf0
                                                            1a(ch2/rank1), 2Gbi
                                                            t (clk_axim)
   41 00000258 E59F0B24        ldr              r0, =0x0e030a01
   42 0000025C E59F1B50        ldr              r1, =0xE6790094
   43 00000260 E5810000        str              r0, [r1]    ; 
   44 00000264         
  127 00000264                 MYWRITE          0xE6790060,0x0e030a01 ;memconf1
                                                            0(ch3/rank0), 2Gbit
                                                            
   41 00000264 E59F0B18        ldr              r0, =0x0e030a01
   42 00000268 E59F1B48        ldr              r1, =0xE6790060
   43 0000026C E5810000        str              r0, [r1]    ; 
   44 00000270         
  128 00000270                 MYWRITE          0xE67900a0,0x0e030a01 ;memconf1
                                                            0a(ch3/rank0), 2Gbi
                                                            t (clk_axim)
   41 00000270 E59F0B0C        ldr              r0, =0x0e030a01
   42 00000274 E59F1B40        ldr              r1, =0xE67900a0
   43 00000278 E5810000        str              r0, [r1]    ; 
   44 0000027C         
  129 0000027C                 MYWRITE          0xE6790064,0x0e030a01 ;memconf1
                                                            1(ch3/rank1), 2Gbit
                                                            
   41 0000027C E59F0B00        ldr              r0, =0x0e030a01
   42 00000280 E59F1B38        ldr              r1, =0xE6790064
   43 00000284 E5810000        str              r0, [r1]    ; 
   44 00000288         
  130 00000288                 MYWRITE          0xE67900a4,0x0e030a01 ;memconf1
                                                            1a(ch3/rank1), 2Gbi
                                                            t (clk_axim)
   41 00000288 E59F0AF4        ldr              r0, =0x0e030a01
   42 0000028C E59F1B30        ldr              r1, =0xE67900a4
   43 00000290 E5810000        str              r0, [r1]    ; 



ARM Macro Assembler    Page 8 


   44 00000294         
  131 00000294         ;;   MYWRITE   0xE6790050,0x0e030a02;memconf20(ch2/rank0
                       ), 4Gbit
  132 00000294         ;;   MYWRITE   0xE6790054,0x0e030a02;memconf21(ch2/rank1
                       ), 4Gbit
  133 00000294         ;;   MYWRITE   0xE6790060,0x0e030a02;memconf30(ch3/rank0
                       ), 4Gbit
  134 00000294         ;;   MYWRITE   0xE6790064,0x0e030a02;memconf31(ch3/rank1
                       ), 4Gbit
  135 00000294                 MYWRITE          0xE6790104,0x00000000 
                                                            ;dbsyscnt1       
   41 00000294 E3A00000        ldr              r0, =0x00000000
   42 00000298 E59F1B28        ldr              r1, =0xE6790104
   43 0000029C E5810000        str              r0, [r1]    ; 
   44 000002A0         
  136 000002A0                 MYWRITE          0xE6790010,0x00000001 
                                                            ;DBPHYCONF0 01:DFI
   41 000002A0 E3A00001        ldr              r0, =0x00000001
   42 000002A4 E59F1B20        ldr              r1, =0xE6790010
   43 000002A8 E5810000        str              r0, [r1]    ; 
   44 000002AC         
  137 000002AC         ;;        .pool
  138 000002AC                 MYWRITE          0xE6790300,0x00000028 
                                                            ;dbtr0 cl=40
   41 000002AC E3A00028        ldr              r0, =0x00000028
   42 000002B0 E59F1B18        ldr              r1, =0xE6790300
   43 000002B4 E5810000        str              r0, [r1]    ; 
   44 000002B8         
  139 000002B8                 MYWRITE          0xE6790304,0x00000012 
                                                            ;dbtr1 cwl=14
   41 000002B8 E3A00012        ldr              r0, =0x00000012
   42 000002BC E59F1B10        ldr              r1, =0xE6790304
   43 000002C0 E5810000        str              r0, [r1]    ; 
   44 000002C4         
  140 000002C4         ;;   MYWRITE   0xE6790308,0x00000000;dbtr2 al=0
  141 000002C4                 MYWRITE          0xE679030C,0x00000027 
                                                            ;dbtr3 trcd=39
   41 000002C4 E3A00027        ldr              r0, =0x00000027
   42 000002C8 E59F1B08        ldr              r1, =0xE679030C
   43 000002CC E5810000        str              r0, [r1]    ; 
   44 000002D0         
  142 000002D0                 MYWRITE          0xE6790310,0x002D0027 ;dbtr4 tr
                                                            pa=45 trp=39
   41 000002D0 E59F0B04        ldr              r0, =0x002D0027
   42 000002D4 E59F1B04        ldr              r1, =0xE6790310
   43 000002D8 E5810000        str              r0, [r1]    ; 
   44 000002DC         
  143 000002DC                 MYWRITE          0xE6790314,0x00000087 
                                                            ;dbtr5 trc=135
   41 000002DC E3A00087        ldr              r0, =0x00000087
   42 000002E0 E59F1AFC        ldr              r1, =0xE6790314
   43 000002E4 E5810000        str              r0, [r1]    ; 
   44 000002E8         
  144 000002E8                 MYWRITE          0xE6790318,0x0000005A 
                                                            ;dbtr6 tras=90
   41 000002E8 E3A0005A        ldr              r0, =0x0000005A
   42 000002EC E59F1AF4        ldr              r1, =0xE6790318
   43 000002F0 E5810000        str              r0, [r1]    ; 
   44 000002F4         



ARM Macro Assembler    Page 9 


  145 000002F4                 MYWRITE          0xE679031C,0x00100010 ;dbtr7  t
                                                            rrd_s=16 trrd=16
   41 000002F4 E59F0AF0        ldr              r0, =0x00100010
   42 000002F8 E59F1AF0        ldr              r1, =0xE679031C
   43 000002FC E5810000        str              r0, [r1]    ; 
   44 00000300         
  146 00000300                 MYWRITE          0xE6790320,0x00000040 
                                                            ;dbtr8  tfaw=64
   41 00000300 E3A00040        ldr              r0, =0x00000040
   42 00000304 E59F1AE8        ldr              r1, =0xE6790320
   43 00000308 E5810000        str              r0, [r1]    ; 
   44 0000030C         
  147 0000030C                 MYWRITE          0xE6790324,0x00000010 
                                                            ;dbtr9 trdpr=16
   41 0000030C E3A00010        ldr              r0, =0x00000010
   42 00000310 E59F1AE0        ldr              r1, =0xE6790324
   43 00000314 E5810000        str              r0, [r1]    ; 
   44 00000318         
  148 00000318                 MYWRITE          0xE6790328,0x00000029 
                                                            ;dbtr10 twr=41
   41 00000318 E3A00029        ldr              r0, =0x00000029
   42 0000031C E59F1AD8        ldr              r1, =0xE6790328
   43 00000320 E5810000        str              r0, [r1]    ; 
   44 00000324         
  149 00000324                 MYWRITE          0xE679032C,0x00000029 ;dbtr11  
                                                            trdwr>=41 ;; PHY ma
                                                            y have restriction 
                                                            of this value.
   41 00000324 E3A00029        ldr              r0, =0x00000029
   42 00000328 E59F1AD0        ldr              r1, =0xE679032C
   43 0000032C E5810000        str              r0, [r1]    ; 
   44 00000330         
  150 00000330                 MYWRITE          0xE6790330,0x00310031 ;dbtr12 t
                                                            wrrd_s>=49 twrrd>=4
                                                            9 ;; PHY may restri
                                                            ction of this value
                                                            .
   41 00000330 E59F0ACC        ldr              r0, =0x00310031
   42 00000334 E59F1ACC        ldr              r1, =0xE6790330
   43 00000338 E5810000        str              r0, [r1]    ; 
   44 0000033C         
  151 0000033C                 MYWRITE          0xE6790334,0x00000116 ;dbtr13 t
                                                            rfcpb=0(W/A) trfc=2
                                                            78(2Gbit/ch)
   41 0000033C E3000116        ldr              r0, =0x00000116
   42 00000340 E59F1AC4        ldr              r1, =0xE6790334
   43 00000344 E5810000        str              r0, [r1]    ; 
   44 00000348         
  152 00000348                 MYWRITE          0xE6790338,0x00130013 ;dbtr14 t
                                                            ckehdll=19 tckeh=19
                                                            
   41 00000348 E59F0AC0        ldr              r0, =0x00130013
   42 0000034C E59F1AC0        ldr              r1, =0xE6790338
   43 00000350 E5810000        str              r0, [r1]    ; 
   44 00000354         
  153 00000354                 MYWRITE          0xE679033C,0x00200010 ;dbtr15 t
                                                            ckesr=32 tckel=16
   41 00000354 E59F0ABC        ldr              r0, =0x00200010
   42 00000358 E59F1ABC        ldr              r1, =0xE679033C



ARM Macro Assembler    Page 10 


   43 0000035C E5810000        str              r0, [r1]    ; 
   44 00000360         
  154 00000360                 MYWRITE          0xE6790340,0x0d400a0e ;dbtr16 l
                                                            atency?  CWL=13 CL=
                                                            32 New dbsc ;; Plea
                                                            se refer PHY manual
                                                            . 0427
   41 00000360 E59F0AB8        ldr              r0, =0x0d400a0e
   42 00000364 E59F1AB8        ldr              r1, =0xE6790340
   43 00000368 E5810000        str              r0, [r1]    ; 
   44 0000036C         
  155 0000036C                 MYWRITE          0xE6790344,0x081E0000 ;dbtr17 t
                                                            modrd=8  tmod=30
   41 0000036C E59F0AB4        ldr              r0, =0x081E0000
   42 00000370 E59F1AB4        ldr              r1, =0xE6790344
   43 00000374 E5810000        str              r0, [r1]    ; 
   44 00000378         
  156 00000378                 MYWRITE          0xE6790350,0x01290129 ;dbtr20 t
                                                            xsdll=txs=297 txs=t
                                                            rfcab+7.5ns+3nCK(W/
                                                            A)=297
   41 00000378 E59F0AB0        ldr              r0, =0x01290129
   42 0000037C E59F1AB0        ldr              r1, =0xE6790350
   43 00000380 E5810000        str              r0, [r1]    ; 
   44 00000384         
  157 00000384                 MYWRITE          0xE6790354,0x00080008 ;dbtr21 t
                                                            ccd_s=8 tccd=8
   41 00000384 E59F0AAC        ldr              r0, =0x00080008
   42 00000388 E59F1AAC        ldr              r1, =0xE6790354
   43 0000038C E5810000        str              r0, [r1]    ; 
   44 00000390         
  158 00000390                 MYWRITE          0xE6790358,0x08550040 ;dbtr22 t
                                                            zqcal=2133 tzqlat=4
                                                            8
   41 00000390 E59F0AA8        ldr              r0, =0x08550040
   42 00000394 E59F1AA8        ldr              r1, =0xE6790358
   43 00000398 E5810000        str              r0, [r1]    ; 
   44 0000039C         
  159 0000039C                 MYWRITE          0xE679035C,0x00000003 ;dbtr23
   41 0000039C E3A00003        ldr              r0, =0x00000003
   42 000003A0 E59F1AA0        ldr              r1, =0xE679035C
   43 000003A4 E5810000        str              r0, [r1]    ; 
   44 000003A8         
  160 000003A8                 MYWRITE          0xE6790400,0x00000002 ;dbbl  db
                                                            bl=2(BL16)(LPDDR4)
   41 000003A8 E3A00002        ldr              r0, =0x00000002
   42 000003AC E59F1A98        ldr              r1, =0xE6790400
   43 000003B0 E5810000        str              r0, [r1]    ; 
   44 000003B4         
  161 000003B4                 MYWRITE          0xE6790404,0x00000002 ;dbbla db
                                                            bla=2(BL16)(LPDDR4)
                                                            
   41 000003B4 E3A00002        ldr              r0, =0x00000002
   42 000003B8 E59F1A90        ldr              r1, =0xE6790404
   43 000003BC E5810000        str              r0, [r1]    ; 
   44 000003C0         
  162 000003C0         ;;   MYWRITE   0xE6790430,0x00000000;dbrnk0 No odt for D
                       Q exists in LPDDR4(N.Honda).
  163 000003C0         ;;   MYWRITE   0xE6790434,0x00000000;dbrnk1 Don't need t



ARM Macro Assembler    Page 11 


                       o set it cause we use all-rank refresh.
  164 000003C0                 MYWRITE          0xE6790438,0x00004444 ;dbrnk2 r
                                                            krr = 4 (Are there 
                                                            any info ?)
   41 000003C0 E3040444        ldr              r0, =0x00004444
   42 000003C4 E59F1A88        ldr              r1, =0xE6790438
   43 000003C8 E5810000        str              r0, [r1]    ; 
   44 000003CC         
  165 000003CC                 MYWRITE          0xE679043C,0x00004444 ;dbrnk3 r
                                                            krw = 4 (Are there 
                                                            any info ?)
   41 000003CC E3040444        ldr              r0, =0x00004444
   42 000003D0 E59F1A80        ldr              r1, =0xE679043C
   43 000003D4 E5810000        str              r0, [r1]    ; 
   44 000003D8         
  166 000003D8                 MYWRITE          0xE6790440,0x00004444 ;dbrnk4 r
                                                            kwr = 4 (Are there 
                                                            any info ?)
   41 000003D8 E3040444        ldr              r0, =0x00004444
   42 000003DC E59F1A78        ldr              r1, =0xE6790440
   43 000003E0 E5810000        str              r0, [r1]    ; 
   44 000003E4         
  167 000003E4                 MYWRITE          0xE6790444,0x00004444 ;dbrnk5 r
                                                            kww = 4 (Are there 
                                                            any info ?)
   41 000003E4 E3040444        ldr              r0, =0x00004444
   42 000003E8 E59F1A70        ldr              r1, =0xE6790444
   43 000003EC E5810000        str              r0, [r1]    ; 
   44 000003F0         
  168 000003F0         ;;   MYWRITE   0xE6790448,0x00000000;dbrnk6 use all-rank
                       /all-bank refresh
  169 000003F0         ;;   MYWRITE   0xE6790500,0x00000000;dbadj0 currently, n
                       o optional setting exists.
  170 000003F0         ;;   MYWRITE   0xE6790508,0x00000000;dbadj2 currently, n
                       o optional setting exists.
  171 000003F0         ;;   MYWRITE   0xE6790900,0x00000000;dbcam0cnf0 inoen=0,
                        actually it is not used.
  172 000003F0                 MYWRITE          0xE6790904,0x00104214 ;dbcam0cn
                                                            f1 wbkwait=8, wbkmd
                                                            hi=32, wbkmdlo=16
   41 000003F0 E59F0A6C        ldr              r0, =0x00104214
   42 000003F4 E59F1A6C        ldr              r1, =0xE6790904
   43 000003F8 E5810000        str              r0, [r1]    ; 
   44 000003FC         
  173 000003FC                 MYWRITE          0xE6790908,0x000001c4 ;dbcam0cn
                                                            f2 scexp=8192
   41 000003FC E3A00F71        ldr              r0, =0x000001c4
   42 00000400 E59F1A64        ldr              r1, =0xE6790908
   43 00000404 E5810000        str              r0, [r1]    ; 
   44 00000408         
  174 00000408                 MYWRITE          0xE679090C,0x00000003 
                                                            ;dbcam0cnf3       
   41 00000408 E3A00003        ldr              r0, =0x00000003
   42 0000040C E59F1A5C        ldr              r1, =0xE679090C
   43 00000410 E5810000        str              r0, [r1]    ; 
   44 00000414         
  175 00000414         
  176 00000414                 MYWRITE          0xE6791000,0x000f0037 
                                                            ;dbschcnt0



ARM Macro Assembler    Page 12 


   41 00000414 E59F0A58        ldr              r0, =0x000f0037
   42 00000418 E59F1A58        ldr              r1, =0xE6791000
   43 0000041C E5810000        str              r0, [r1]    ; 
   44 00000420         
  177 00000420                 MYWRITE          0xE6791004,0x00001010 
                                                            ;dbschcnt1
   41 00000420 E3010010        ldr              r0, =0x00001010
   42 00000424 E59F1A50        ldr              r1, =0xE6791004
   43 00000428 E5810000        str              r0, [r1]    ; 
   44 0000042C         
  178 0000042C                 MYWRITE          0xE6791010,0x00000001 ;dbschsz0
                                                            
   41 0000042C E3A00001        ldr              r0, =0x00000001
   42 00000430 E59F1A48        ldr              r1, =0xE6791010
   43 00000434 E5810000        str              r0, [r1]    ; 
   44 00000438         
  179 00000438                 MYWRITE          0xE6791020,0xf7311111 ;dbschrw0
                                                            
   41 00000438 E59F0A44        ldr              r0, =0xf7311111
   42 0000043C E59F1A44        ldr              r1, =0xE6791020
   43 00000440 E5810000        str              r0, [r1]    ; 
   44 00000444         
  180 00000444                 MYWRITE          0xE6791024,0x00001834 ;dbschrw1
                                                            
   41 00000444 E3010834        ldr              r0, =0x00001834
   42 00000448 E59F1A3C        ldr              r1, =0xE6791024
   43 0000044C E5810000        str              r0, [r1]    ; 
   44 00000450         
  181 00000450                 MYWRITE          0xE6791030,0xffffffff ;dbschqos
                                                            00 QoS = 00_00 does
                                                            n't come from AXI
   41 00000450 E3E00000        ldr              r0, =0xffffffff
   42 00000454 E59F1A34        ldr              r1, =0xE6791030
   43 00000458 E5810000        str              r0, [r1]    ; 
   44 0000045C         
  182 0000045C                 MYWRITE          0xE6791034,0x00000480 
                                                            ;dbschqos01
   41 0000045C E3A00D12        ldr              r0, =0x00000480
   42 00000460 E59F1A2C        ldr              r1, =0xE6791034
   43 00000464 E5810000        str              r0, [r1]    ; 
   44 00000468         
  183 00000468                 MYWRITE          0xE6791038,0x00000300 
                                                            ;dbschqos02
   41 00000468 E3A00C03        ldr              r0, =0x00000300
   42 0000046C E59F1A24        ldr              r1, =0xE6791038
   43 00000470 E5810000        str              r0, [r1]    ; 
   44 00000474         
  184 00000474                 MYWRITE          0xE679103C,0x00000180 
                                                            ;dbschqos03
   41 00000474 E3A00D06        ldr              r0, =0x00000180
   42 00000478 E59F1A1C        ldr              r1, =0xE679103C
   43 0000047C E5810000        str              r0, [r1]    ; 
   44 00000480         
  185 00000480         ;;   MYWRITE   0xE6791030,0x00000600;dbschqos00 QoS = 00
                       _00 doesn't come from AXI
  186 00000480         ;;   MYWRITE   0xE6791034,0x00000480;dbschqos01
  187 00000480         ;;   MYWRITE   0xE6791038,0x00000300;dbschqos02
  188 00000480         ;;   MYWRITE   0xE679103C,0x00000180;dbschqos03
  189 00000480         ;;   MYWRITE   0xE6791040,0x00000600;dbschqos10 QoS = 00



ARM Macro Assembler    Page 13 


                       _01 doesn't come from AXI
  190 00000480         ;;   MYWRITE   0xE6791044,0x00000480;dbschqos11
  191 00000480         ;;   MYWRITE   0xE6791048,0x00000300;dbschqos12
  192 00000480         ;;   MYWRITE   0xE679104C,0x00000180;dbschqos13
  193 00000480         ;;   MYWRITE   0xE6791050,0x00000600;dbschqos20 QoS = 00
                       _10 doesn't come from AXI
  194 00000480         ;;   MYWRITE   0xE6791054,0x00000480;dbschqos21
  195 00000480         ;;   MYWRITE   0xE6791058,0x00000300;dbschqos22
  196 00000480         ;;   MYWRITE   0xE679105C,0x00000180;dbschqos23
  197 00000480         ;;   MYWRITE   0xE6791060,0x00000600;dbschqos30 QoS = 00
                       _11 doesn't come from AXI
  198 00000480         ;;   MYWRITE   0xE6791064,0x00000480;dbschqos31
  199 00000480         ;;   MYWRITE   0xE6791068,0x00000300;dbschqos32
  200 00000480         ;;   MYWRITE   0xE679106C,0x00000180;dbschqos33
  201 00000480                 MYWRITE          0xE6791070,0x00000600 
                                                            ;dbschqos40
   41 00000480 E3A00C06        ldr              r0, =0x00000600
   42 00000484 E59F1A14        ldr              r1, =0xE6791070
   43 00000488 E5810000        str              r0, [r1]    ; 
   44 0000048C         
  202 0000048C                 MYWRITE          0xE6791074,0x00000480 
                                                            ;dbschqos41
   41 0000048C E3A00D12        ldr              r0, =0x00000480
   42 00000490 E59F1A0C        ldr              r1, =0xE6791074
   43 00000494 E5810000        str              r0, [r1]    ; 
   44 00000498         
  203 00000498                 MYWRITE          0xE6791078,0x00000300 
                                                            ;dbschqos42
   41 00000498 E3A00C03        ldr              r0, =0x00000300
   42 0000049C E59F1A04        ldr              r1, =0xE6791078
   43 000004A0 E5810000        str              r0, [r1]    ; 
   44 000004A4         
  204 000004A4                 MYWRITE          0xE679107C,0x00000180 
                                                            ;dbschqos43
   41 000004A4 E3A00D06        ldr              r0, =0x00000180
   42 000004A8 E59F19FC        ldr              r1, =0xE679107C
   43 000004AC E5810000        str              r0, [r1]    ; 
   44 000004B0         
  205 000004B0         ;;   MYWRITE   0xE6791080,0x00000400;dbschqos50 QoS = 01
                       _01 doesn't come from AXI
  206 000004B0         ;;   MYWRITE   0xE6791084,0x00000300;dbschqos51
  207 000004B0         ;;   MYWRITE   0xE6791088,0x00000200;dbschqos52
  208 000004B0         ;;   MYWRITE   0xE679108C,0x00000100;dbschqos53
  209 000004B0         ;;   MYWRITE   0xE6791090,0x00000400;dbschqos60 QoS = 01
                       _10 doesn't come from AXI
  210 000004B0         ;;   MYWRITE   0xE6791094,0x00000300;dbschqos61
  211 000004B0         ;;   MYWRITE   0xE6791098,0x00000200;dbschqos62
  212 000004B0         ;;   MYWRITE   0xE679109C,0x00000100;dbschqos63
  213 000004B0         ;;   MYWRITE   0xE67910A0,0x00000400;dbschqos70 QoS = 01
                       _11 doesn't come from AXI
  214 000004B0         ;;   MYWRITE   0xE67910A4,0x00000300;dbschqos71
  215 000004B0         ;;   MYWRITE   0xE67910A8,0x00000200;dbschqos72
  216 000004B0         ;;   MYWRITE   0xE67910AC,0x00000100;dbschqos73
  217 000004B0         ;;   MYWRITE   0xE67910B0,0x00000400;dbschqos80 QoS = 10
                       _00 doesn't come from AXI
  218 000004B0         ;;   MYWRITE   0xE67910B4,0x00000300;dbschqos81
  219 000004B0         ;;   MYWRITE   0xE67910B8,0x00000200;dbschqos82
  220 000004B0         ;;   MYWRITE   0xE67910BC,0x00000100;dbschqos83
  221 000004B0                 MYWRITE          0xE67910C0,0x00000400 



ARM Macro Assembler    Page 14 


                                                            ;dbschqos90
   41 000004B0 E3A00B01        ldr              r0, =0x00000400
   42 000004B4 E59F19F4        ldr              r1, =0xE67910C0
   43 000004B8 E5810000        str              r0, [r1]    ; 
   44 000004BC         
  222 000004BC                 MYWRITE          0xE67910C4,0x00000300 
                                                            ;dbschqos91
   41 000004BC E3A00C03        ldr              r0, =0x00000300
   42 000004C0 E59F19EC        ldr              r1, =0xE67910C4
   43 000004C4 E5810000        str              r0, [r1]    ; 
   44 000004C8         
  223 000004C8                 MYWRITE          0xE67910C8,0x00000200 
                                                            ;dbschqos92
   41 000004C8 E3A00C02        ldr              r0, =0x00000200
   42 000004CC E59F19E4        ldr              r1, =0xE67910C8
   43 000004D0 E5810000        str              r0, [r1]    ; 
   44 000004D4         
  224 000004D4                 MYWRITE          0xE67910CC,0x00000100 
                                                            ;dbschqos93
   41 000004D4 E3A00C01        ldr              r0, =0x00000100
   42 000004D8 E59F19DC        ldr              r1, =0xE67910CC
   43 000004DC E5810000        str              r0, [r1]    ; 
   44 000004E0         
  225 000004E0         ;;   MYWRITE   0xE67910D0,0x00000300;dbschqos100 QoS = 1
                       0_10 doesn't come from AXI
  226 000004E0         ;;   MYWRITE   0xE67910D4,0x00000240;dbschqos101
  227 000004E0         ;;   MYWRITE   0xE67910D8,0x00000180;dbschqos102
  228 000004E0         ;;   MYWRITE   0xE67910DC,0x000000c0;dbschqos103
  229 000004E0         ;;   MYWRITE   0xE67910E0,0x00000300;dbschqos110 QoS = 1
                       0_11 doesn't come from AXI
  230 000004E0         ;;   MYWRITE   0xE67910E4,0x00000240;dbschqos111
  231 000004E0         ;;   MYWRITE   0xE67910E8,0x00000180;dbschqos112
  232 000004E0         ;;   MYWRITE   0xE67910EC,0x000000c0;dbschqos113
  233 000004E0         ;;   MYWRITE   0xE67910F0,0x00000300;dbschqos120 QoS = 1
                       1_00 doesn't come from AXI
  234 000004E0         ;;   MYWRITE   0xE67910F4,0x00000240;dbschqos121
  235 000004E0         ;;   MYWRITE   0xE67910F8,0x00000180;dbschqos122
  236 000004E0         ;;   MYWRITE   0xE67910FC,0x000000c0;dbschqos123
  237 000004E0                 MYWRITE          0xE6791100,0x00000300 
                                                            ;dbschqos130
   41 000004E0 E3A00C03        ldr              r0, =0x00000300
   42 000004E4 E59F19D4        ldr              r1, =0xE6791100
   43 000004E8 E5810000        str              r0, [r1]    ; 
   44 000004EC         
  238 000004EC                 MYWRITE          0xE6791104,0x00000240 
                                                            ;dbschqos131
   41 000004EC E3A00D09        ldr              r0, =0x00000240
   42 000004F0 E59F19CC        ldr              r1, =0xE6791104
   43 000004F4 E5810000        str              r0, [r1]    ; 
   44 000004F8         
  239 000004F8                 MYWRITE          0xE6791108,0x00000180 
                                                            ;dbschqos132
   41 000004F8 E3A00D06        ldr              r0, =0x00000180
   42 000004FC E59F19C4        ldr              r1, =0xE6791108
   43 00000500 E5810000        str              r0, [r1]    ; 
   44 00000504         
  240 00000504                 MYWRITE          0xE679110C,0x000000c0 
                                                            ;dbschqos133
   41 00000504 E3A000C0        ldr              r0, =0x000000c0



ARM Macro Assembler    Page 15 


   42 00000508 E59F19BC        ldr              r1, =0xE679110C
   43 0000050C E5810000        str              r0, [r1]    ; 
   44 00000510         
  241 00000510                 MYWRITE          0xE6791110,0x00000200 
                                                            ;dbschqos140
   41 00000510 E3A00C02        ldr              r0, =0x00000200
   42 00000514 E59F19B4        ldr              r1, =0xE6791110
   43 00000518 E5810000        str              r0, [r1]    ; 
   44 0000051C         
  242 0000051C                 MYWRITE          0xE6791114,0x00000180 
                                                            ;dbschqos141
   41 0000051C E3A00D06        ldr              r0, =0x00000180
   42 00000520 E59F19AC        ldr              r1, =0xE6791114
   43 00000524 E5810000        str              r0, [r1]    ; 
   44 00000528         
  243 00000528                 MYWRITE          0xE6791118,0x00000100 
                                                            ;dbschqos142
   41 00000528 E3A00C01        ldr              r0, =0x00000100
   42 0000052C E59F19A4        ldr              r1, =0xE6791118
   43 00000530 E5810000        str              r0, [r1]    ; 
   44 00000534         
  244 00000534                 MYWRITE          0xE679111C,0x00000080 
                                                            ;dbschqos143
   41 00000534 E3A00080        ldr              r0, =0x00000080
   42 00000538 E59F199C        ldr              r1, =0xE679111C
   43 0000053C E5810000        str              r0, [r1]    ; 
   44 00000540         
  245 00000540                 MYWRITE          0xE6791120,0x00000100 
                                                            ;dbschqos150
   41 00000540 E3A00C01        ldr              r0, =0x00000100
   42 00000544 E59F1994        ldr              r1, =0xE6791120
   43 00000548 E5810000        str              r0, [r1]    ; 
   44 0000054C         
  246 0000054C                 MYWRITE          0xE6791124,0x000000c0 
                                                            ;dbschqos151
   41 0000054C E3A000C0        ldr              r0, =0x000000c0
   42 00000550 E59F198C        ldr              r1, =0xE6791124
   43 00000554 E5810000        str              r0, [r1]    ; 
   44 00000558         
  247 00000558                 MYWRITE          0xE6791128,0x00000080 
                                                            ;dbschqos152
   41 00000558 E3A00080        ldr              r0, =0x00000080
   42 0000055C E59F1984        ldr              r1, =0xE6791128
   43 00000560 E5810000        str              r0, [r1]    ; 
   44 00000564         
  248 00000564                 MYWRITE          0xE679112C,0x00000040 
                                                            ;dbschqos153
   41 00000564 E3A00040        ldr              r0, =0x00000040
   42 00000568 E59F197C        ldr              r1, =0xE679112C
   43 0000056C E5810000        str              r0, [r1]    ; 
   44 00000570         
  249 00000570         
  250 00000570                 MYWRITE          0xE6791700,0x220E110A ;dbschfct
                                                            st0 scactact=34, sc
                                                            rdact=14, scwract=1
                                                            7, scpreact=10
   41 00000570 E59F0978        ldr              r0, =0x220E110A
   42 00000574 E59F1978        ldr              r1, =0xE6791700
   43 00000578 E5810000        str              r0, [r1]    ; 



ARM Macro Assembler    Page 16 


   44 0000057C         
  251 0000057C                 MYWRITE          0xE6791708,0x0B0D0A0C ;dbschfct
                                                            st1 scrdwr=11, scwr
                                                            rd=13, scactrdwr=10
                                                            , scasyncofs=12
   41 0000057C E59F0974        ldr              r0, =0x0B0D0A0C
   42 00000580 E59F1974        ldr              r1, =0xE6791708
   43 00000584 E5810000        str              r0, [r1]    ; 
   44 00000588         
  252 00000588                 MYWRITE          0xE679170C,0x111f1fff ;dbschfct
                                                            st2 wrperi3=1, wrpe
                                                            ri2=1, wrperi1=1, w
                                                            rperi0=15, rdperi3=
                                                            1, rdperi2=15, rdpe
                                                            ri1=15, rdperi0=15
   41 00000588 E59F0970        ldr              r0, =0x111f1fff
   42 0000058C E59F1970        ldr              r1, =0xE679170C
   43 00000590 E5810000        str              r0, [r1]    ; 
   44 00000594         
  253 00000594         
  254 00000594                 MYWRITE          0xE6790000,0x00000001 ;dbsyscon
                                                            f0 rg_pch=2, rg_mch
                                                            =2.
   41 00000594 E3A00001        ldr              r0, =0x00000001
   42 00000598 E59F1968        ldr              r1, =0xE6790000
   43 0000059C E5810000        str              r0, [r1]    ; 
   44 000005A0         
  255 000005A0                 MYWRITE          0xE6790004,0x00000002 ;dbsyscon
                                                            f1 freqratio=2.
   41 000005A0 E3A00002        ldr              r0, =0x00000002
   42 000005A4 E59F1960        ldr              r1, =0xE6790004
   43 000005A8 E5810000        str              r0, [r1]    ; 
   44 000005AC         
  256 000005AC                 MYWRITE          0xE6790008,0x00000002 ;dbsyscon
                                                            f1a freqratioa=2.
   41 000005AC E3A00002        ldr              r0, =0x00000002
   42 000005B0 E59F1958        ldr              r1, =0xE6790008
   43 000005B4 E5810000        str              r0, [r1]    ; 
   44 000005B8         
  257 000005B8                 MYWRITE          0xE679000c,0x00000001 ;dbsyscon
                                                            f2 schmd=1 (2ch mod
                                                            e).
   41 000005B8 E3A00001        ldr              r0, =0x00000001
   42 000005BC E59F1950        ldr              r1, =0xE679000c
   43 000005C0 E5810000        str              r0, [r1]    ; 
   44 000005C4         
  258 000005C4                 MYWRITE          0xE6790014,0x00000041 ;dbsyscon
                                                            f2a chpos=8(256Byte
                                                             channel interleave
                                                            ), schmda=1 (2ch mo
                                                            de).
   41 000005C4 E3A00041        ldr              r0, =0x00000041
   42 000005C8 E59F1948        ldr              r1, =0xE6790014
   43 000005CC E5810000        str              r0, [r1]    ; 
   44 000005D0         
  259 000005D0         
  260 000005D0         ;;        .pool
  261 000005D0         ;;   MYWRITE   0xE6790604,0x00000010;dbdficnt0
  262 000005D0         ;;   MYWRITE   0xE6790644,0x00000010;dbdficnt1



ARM Macro Assembler    Page 17 


  263 000005D0         ;;   MYWRITE   0xE6790684,0x00000010;dbdficnt2
  264 000005D0         ;;   MYWRITE   0xE67906C4,0x00000010;dbdficnt3
  265 000005D0         ;; wait init_complete
  266 000005D0         ;;   MYWRITE   0xE6790904,0x00044020;
  267 000005D0         ;;   MYWRITE   0xE6790908,0x00000008;
  268 000005D0         
  269 000005D0         ;; FOR 1212B
  270 000005D0         ;;   MYWRITE   0xE6790904,0x0004140c;
  271 000005D0         ;;   MYWRITE   0xE6790908,0x00000008;
  272 000005D0         ;;   MYWRITE   0xE6791010,0x00000003;
  273 000005D0         ;;   MYWRITE   0xE6791024,0x001a0080;
  274 000005D0         
  275 000005D0         ;; FOR 1213A
  276 000005D0         ;   MYWRITE   0xE6790904,0x00040C04;
  277 000005D0         ;   MYWRITE   0xE6790908,0x00000108;
  278 000005D0         ;   MYWRITE   0xE6791010,0x00000003;
  279 000005D0         ;   MYWRITE   0xE6791024,0x001a0080;
  280 000005D0         
  281 000005D0         ;; Add 2015/07/29 M.Sano
  282 000005D0         ;; Remove comment by mochi for H3 ;; Comment Out 2015/07
                       /29 M.Sano
  283 000005D0                 MYWRITE          0xE6790604,0x00000011 ;dbdficnt
                                                            0 freq_ratio = 01 (
                                                            2:1)init_start =1 
   41 000005D0 E3A00011        ldr              r0, =0x00000011
   42 000005D4 E59F1940        ldr              r1, =0xE6790604
   43 000005D8 E5810000        str              r0, [r1]    ; 
   44 000005DC         
  284 000005DC                 MYWRITE          0xE6790644,0x00000011 ;dbdficnt
                                                            1 freq_ratio = 01 (
                                                            2:1)init_start =1 
   41 000005DC E3A00011        ldr              r0, =0x00000011
   42 000005E0 E59F1938        ldr              r1, =0xE6790644
   43 000005E4 E5810000        str              r0, [r1]    ; 
   44 000005E8         
  285 000005E8                 MYWRITE          0xE6790684,0x00000011 ;dbdficnt
                                                            2 freq_ratio = 01 (
                                                            2:1)init_start =1 
   41 000005E8 E3A00011        ldr              r0, =0x00000011
   42 000005EC E59F1930        ldr              r1, =0xE6790684
   43 000005F0 E5810000        str              r0, [r1]    ; 
   44 000005F4         
  286 000005F4                 MYWRITE          0xE67906C4,0x00000011 ;dbdficnt
                                                            3 freq_ratio = 01 (
                                                            2:1)init_start =1 
   41 000005F4 E3A00011        ldr              r0, =0x00000011
   42 000005F8 E59F1928        ldr              r1, =0xE67906C4
   43 000005FC E5810000        str              r0, [r1]    ; 
   44 00000600         
  287 00000600         
  288 00000600                 MYWRITE          0xE679061C,0x0000CF01 
                                                            ;dll_rst_n0 -> 1
   41 00000600 E30C0F01        ldr              r0, =0x0000CF01
   42 00000604 E59F1920        ldr              r1, =0xE679061C
   43 00000608 E5810000        str              r0, [r1]    ; 
   44 0000060C         
  289 0000060C                 MYWRITE          0xE679065C,0x0000CF01 
                                                            ;dll_rst_n0 -> 1
   41 0000060C E30C0F01        ldr              r0, =0x0000CF01



ARM Macro Assembler    Page 18 


   42 00000610 E59F1918        ldr              r1, =0xE679065C
   43 00000614 E5810000        str              r0, [r1]    ; 
   44 00000618         
  290 00000618                 MYWRITE          0xE679069C,0x0000CF01 
                                                            ;dll_rst_n0 -> 1
   41 00000618 E30C0F01        ldr              r0, =0x0000CF01
   42 0000061C E59F1910        ldr              r1, =0xE679069C
   43 00000620 E5810000        str              r0, [r1]    ; 
   44 00000624         
  291 00000624                 MYWRITE          0xE67906DC,0x0000CF01 
                                                            ;dll_rst_n0 -> 1
   41 00000624 E30C0F01        ldr              r0, =0x0000CF01
   42 00000628 E59F1908        ldr              r1, =0xE67906DC
   43 0000062C E5810000        str              r0, [r1]    ; 
   44 00000630         
  292 00000630         
  293 00000630         
  294 00000630 E3A06001        ldr              r6, =0x00000001
  295 00000634         
  296 00000634         wait_init_complete
  297 00000634 E59F0900        ldr              r0, =0xE6790600
  298 00000638 E5907000        ldr              r7, [r0,#0x0]
  299 0000063C E0067007        and              r7, r6, r7
  300 00000640 E1560007        cmp              r6, r7
  301 00000644 1AFFFFFA        bne              wait_init_complete
  302 00000648         
  303 00000648 E59F08F0        ldr              r0, =0xE6790640
  304 0000064C E5907000        ldr              r7, [r0,#0x0]
  305 00000650 E0067007        and              r7, r6, r7
  306 00000654 E1560007        cmp              r6, r7
  307 00000658 1AFFFFF5        bne              wait_init_complete
  308 0000065C         
  309 0000065C         ;; Remove comment by mochi for H3 ;; Comment Out 2015/07
                       /29 M.Sano
  310 0000065C E59F08E0        ldr              r0, =0xE6790680
  311 00000660 E5907000        ldr              r7, [r0,#0x0]
  312 00000664 E0067007        and              r7, r6, r7
  313 00000668 E1560007        cmp              r6, r7
  314 0000066C 1AFFFFF0        bne              wait_init_complete
  315 00000670         
  316 00000670 E59F08D0        ldr              r0, =0xE67906C0
  317 00000674 E5907000        ldr              r7, [r0,#0x0]
  318 00000678 E0067007        and              r7, r6, r7
  319 0000067C E1560007        cmp              r6, r7
  320 00000680 1AFFFFEB        bne              wait_init_complete
  321 00000684         
  322 00000684 E59F087C        ldr              r0, =0xE6790000
  323 00000688         
  324 00000688         ;;MRR,MRW
  325 00000688                 MYWRITE          0xE6790208,0x08840000 
                                                            ; PDE ch0 rk0
   41 00000688 E59F08BC        ldr              r0, =0x08840000
   42 0000068C E59F18BC        ldr              r1, =0xE6790208
   43 00000690 E5810000        str              r0, [r1]    ; 
   44 00000694         
  326 00000694                 MYWRITE          0xE6790208,0x08840001 
                                                            ; PDX ch0 rk0
   41 00000694 E59F08B8        ldr              r0, =0x08840001
   42 00000698 E59F18B0        ldr              r1, =0xE6790208



ARM Macro Assembler    Page 19 


   43 0000069C E5810000        str              r0, [r1]    ; 
   44 000006A0         
  327 000006A0                 MYWRITE          0xE6790208,0x01840001 
                                                            ; RSX ch0 rk0
   41 000006A0 E59F08B0        ldr              r0, =0x01840001
   42 000006A4 E59F18A4        ldr              r1, =0xE6790208
   43 000006A8 E5810000        str              r0, [r1]    ; 
   44 000006AC         
  328 000006AC                 MYWRITE          0xE6790208,0x0e840aff ; MRW ch0
                                                             rk0 0a:ff ZQCinit
   41 000006AC E59F08A8        ldr              r0, =0x0e840aff
   42 000006B0 E59F1898        ldr              r1, =0xE6790208
   43 000006B4 E5810000        str              r0, [r1]    ; 
   44 000006B8         
  329 000006B8         ;; test 0427    MYWRITE   0xE6790208,0x0e8401d4; MRW ch0
                        rk0 01:43 DeviceFeature1(010, 011(nWR=30,BL8))
  330 000006B8                 MYWRITE          0xE6790208,0x0e840154 ; MRW ch0
                                                             rk0 01:43 DeviceFe
                                                            ature1(010, 011(nWR
                                                            =30,BL8))
   41 000006B8 E59F08A0        ldr              r0, =0x0e840154
   42 000006BC E59F188C        ldr              r1, =0xE6790208
   43 000006C0 E5810000        str              r0, [r1]    ; 
   44 000006C4         
  331 000006C4                 MYWRITE          0xE6790208,0x0e84022e ; MRW ch0
                                                             rk0 02:24 DeviceFe
                                                            ature2(0,0,1,1010(W
                                                            LSetA,RL32,WL14))
   41 000006C4 E59F0898        ldr              r0, =0x0e84022e
   42 000006C8 E59F1880        ldr              r1, =0xE6790208
   43 000006CC E5810000        str              r0, [r1]    ; 
   44 000006D0         
  332 000006D0         
  333 000006D0                 MYWRITE          0xE6790208,0x0d84004F ;     MPC
                                                             chA rkA 4F (ZQCAL 
                                                            start)
   41 000006D0 E59F0890        ldr              r0, =0x0d84004F
   42 000006D4 E59F1874        ldr              r1, =0xE6790208
   43 000006D8 E5810000        str              r0, [r1]    ; 
   44 000006DC         
  334 000006DC                 MYWRITE          0xE6790208,0x0d840051 ;     MPC
                                                             chA rkA 51 (ZQCAL 
                                                            latch)
   41 000006DC E59F0888        ldr              r0, =0x0d840051
   42 000006E0 E59F1868        ldr              r1, =0xE6790208
   43 000006E4 E5810000        str              r0, [r1]    ; 
   44 000006E8         
  335 000006E8         
  336 000006E8         ;
  337 000006E8                 MYWRITE          0xE6790804,0x70000100 
                                                            ;dbbus0cnf1
   41 000006E8 E59F0880        ldr              r0, =0x70000100
   42 000006EC E59F1880        ldr              r1, =0xE6790804
   43 000006F0 E5810000        str              r0, [r1]    ; 
   44 000006F4         
  338 000006F4                 MYWRITE          0xE6790800,0x18010001 
                                                            ;dbbus0cnf
   41 000006F4 E59F087C        ldr              r0, =0x18010001
   42 000006F8 E59F187C        ldr              r1, =0xE6790800



ARM Macro Assembler    Page 20 


   43 000006FC E5810000        str              r0, [r1]    ; 
   44 00000700         
  339 00000700         ;;   MYWRITE   0xE6790410,0x000000000;dbrfcnf0 refthf=0 
                       This parameter is obsolete, no real effect.
  340 00000700                 MYWRITE          0xE6790414,0x00081860 ;dbrfcnf1
                                                             refpmax=8 refint=6
                                                            240
   41 00000700 E59F0878        ldr              r0, =0x00081860
   42 00000704 E59F1878        ldr              r1, =0xE6790414
   43 00000708 E5810000        str              r0, [r1]    ; 
   44 0000070C         
  341 0000070C                 MYWRITE          0xE6790418,0x00010000 ;dbrfcnf2
                                                             refpmin=1 refints=
                                                            0
   41 0000070C E3A00801        ldr              r0, =0x00010000
   42 00000710 E59F1870        ldr              r1, =0xE6790418
   43 00000714 E5810000        str              r0, [r1]    ; 
   44 00000718         
  342 00000718                 MYWRITE          0xE6790204,0x00000001 ;dbrfen
   41 00000718 E3A00001        ldr              r0, =0x00000001
   42 0000071C E59F1868        ldr              r1, =0xE6790204
   43 00000720 E5810000        str              r0, [r1]    ; 
   44 00000724         
  343 00000724         ;; PHY reg patch 
  344 00000724         ;   MYWRITE   0xE6790620,0x0000A55A; Unlock 
  345 00000724         ;      MYWRITE   0xE6790624,0x0000042A; 
  346 00000724         ;      MYWRITE   0xE6790628,0x01000005;   Original = 0x0
                       0000005; add write_path_lat_0 0 -> 1
  347 00000724         ;      MYWRITE   0xE6790624,0x00000408; 
  348 00000724         ;      MYWRITE   0xE6790628,0x31516100;   Original = 0x3
                       1514100; adjust PHY_DQ_OE TIMING start =1/2 tck , end 2t
                       ck -> end 3tck 
  349 00000724         ;      MYWRITE   0xE6790624,0x00000488; 
  350 00000724         ;      MYWRITE   0xE6790628,0x31516100;   Original = 0x3
                       1514100; adjust PHY_DQ_OE TIMING start =1/2 tck , end 2t
                       ck -> end 3tck 
  351 00000724         ;      MYWRITE   0xE6790624,0x00000508; 
  352 00000724         ;      MYWRITE   0xE6790628,0x31516100;   Original = 0x3
                       1514100; adjust PHY_DQ_OE TIMING start =1/2 tck , end 2t
                       ck -> end 3tck 
  353 00000724         ;      MYWRITE   0xE6790624,0x00000588; 
  354 00000724         ;      MYWRITE   0xE6790628,0x31516100;   Original = 0x3
                       1514100; adjust PHY_DQ_OE TIMING start =1/2 tck , end 2t
                       ck -> end 3tck 
  355 00000724         ;      MYWRITE   0xE6790624,0x0000040a; 
  356 00000724         ;      MYWRITE   0xE6790628,0x01315061; Original = 0x013
                       15041; adjust PHY_DQS_OE TIMING start =1/2 tck , end 2tc
                       k -> end 3tck 
  357 00000724         ;      MYWRITE   0xE6790624,0x0000048a; 
  358 00000724         ;      MYWRITE   0xE6790628,0x01315061; Original = 0x013
                       15041; adjust PHY_DQS_OE TIMING start =1/2 tck , end 2tc
                       k -> end 3tck 
  359 00000724         ;      MYWRITE   0xE6790624,0x0000050a; 
  360 00000724         ;      MYWRITE   0xE6790628,0x01315061; Original = 0x013
                       15041; adjust PHY_DQS_OE TIMING start =1/2 tck , end 2tc
                       k -> end 3tck 
  361 00000724         ;      MYWRITE   0xE6790624,0x0000058a; 
  362 00000724         ;      MYWRITE   0xE6790628,0x01315061; Original = 0x013
                       15041; adjust PHY_DQS_OE TIMING start =1/2 tck , end 2tc



ARM Macro Assembler    Page 21 


                       k -> end 3tck 
  363 00000724         
  364 00000724                 MYWRITE          0xE6790620,0x0000A55A ; Unlock 
                                                            
   41 00000724 E30A055A        ldr              r0, =0x0000A55A
   42 00000728 E59F1860        ldr              r1, =0xE6790620
   43 0000072C E5810000        str              r0, [r1]    ; 
   44 00000730         
  365 00000730                 MYWRITE          0xE6790660,0x0000A55A ; Unlock 
                                                            
   41 00000730 E30A055A        ldr              r0, =0x0000A55A
   42 00000734 E59F1858        ldr              r1, =0xE6790660
   43 00000738 E5810000        str              r0, [r1]    ; 
   44 0000073C         
  366 0000073C                 MYWRITE          0xE67906a0,0x0000A55A ; Unlock 
                                                            
   41 0000073C E30A055A        ldr              r0, =0x0000A55A
   42 00000740 E59F1850        ldr              r1, =0xE67906a0
   43 00000744 E5810000        str              r0, [r1]    ; 
   44 00000748         
  367 00000748                 MYWRITE          0xE67906e0,0x0000A55A ; Unlock 
                                                            
   41 00000748 E30A055A        ldr              r0, =0x0000A55A
   42 0000074C E59F1848        ldr              r1, =0xE67906e0
   43 00000750 E5810000        str              r0, [r1]    ; 
   44 00000754         
  368 00000754         ;;   PHYWRITE  0x0000061f , 0x00000355;   Original = #H'
                       00030055; Change phy_adrY_clk_wr_slave_delay 300->3 (hal
                       f_cycle_shift)
  369 00000754         ;;   PHYWRITE  0x00000620 , 0x00030003;   Original = #H'
                       03000300; Change phy_adrY_clk_wr_slave_delay 300->3 (hal
                       f_cycle_shift)
  370 00000754         ;;   PHYWRITE  0x00000621 , 0x00030003;   Original = #H'
                       03000300; Change phy_adrY_clk_wr_slave_delay 300->3 (hal
                       f_cycle_shift)
  371 00000754         ;;   PHYWRITE  0x00000622 , 0x00000003;   Original = #H'
                       00000300; Change phy_adrY_clk_wr_slave_delay 300->3 (hal
                       f_cycle_shift)
  372 00000754         ;;   PHYWRITE  0x0000069d , 0x00000300;   Original = #H'
                       03000300; Change phy_adrY_clk_wr_slave_delay 300->3 (hal
                       f_cycle_shift)
  373 00000754         ;;   PHYWRITE  0x0000069e , 0x00030003;   Original = #H'
                       03000300; Change phy_adrY_clk_wr_slave_delay 300->3 (hal
                       f_cycle_shift)
  374 00000754         ;;   PHYWRITE  0x0000069f , 0x00000003;   Original = #H'
                       00000300; Change phy_adrY_clk_wr_slave_delay 300->3 (hal
                       f_cycle_shift)
  375 00000754         
  376 00000754                 MYWRITE          0xE6790200,0x00000001 ;dbacen
   41 00000754 E3A00001        ldr              r0, =0x00000001
   42 00000758 E59F1840        ldr              r1, =0xE6790200
   43 0000075C E5810000        str              r0, [r1]    ; 
   44 00000760         
  377 00000760         ;;        .pool
  378 00000760         
  379 00000760                 MYWRITE          0xE67F0024,0x00000001 ; ; V3U D
                                                            N2 (test mode)
   41 00000760 E3A00001        ldr              r0, =0x00000001
   42 00000764 E59F1838        ldr              r1, =0xE67F0024



ARM Macro Assembler    Page 22 


   43 00000768 E5810000        str              r0, [r1]    ; 
   44 0000076C         
  380 0000076C         ;   MYWRITE   0xE67F0054,0x00010000;
  381 0000076C         ;   MYWRITE   0xE67F0018,0x00000001;
  382 0000076C                 MYWRITE          0xE67F0018,0x00000000 ; ; V3U D
                                                            N2 (test mode)
   41 0000076C E3A00000        ldr              r0, =0x00000000
   42 00000770 E59F1830        ldr              r1, =0xE67F0018
   43 00000774 E5810000        str              r0, [r1]    ; 
   44 00000778         
  383 00000778         
  384 00000778         
  385 00000778         ;;======================================================
                       =================
  386 00000778         ;; For DBS1
  387 00000778         ;;======================================================
                       =================
  388 00000778         ;; ADD H3ES2
  389 00000778                 MYWRITE          0xE6798100,0x00001234 ;DBSYSCNT
                                                            0 REGROCK enable
   41 00000778 E3010234        ldr              r0, =0x00001234
   42 0000077C E59F1828        ldr              r1, =0xE6798100
   43 00000780 E5810000        str              r0, [r1]    ; 
   44 00000784         
  390 00000784                 MYWRITE          0xE6798108,0x00001234 ;DBSYSCNT
                                                            0A REGROCKA enable
   41 00000784 E3010234        ldr              r0, =0x00001234
   42 00000788 E59F1820        ldr              r1, =0xE6798108
   43 0000078C E5810000        str              r0, [r1]    ; 
   44 00000790         
  391 00000790         ;;; WAIT
  392 00000790                 MYWRITE          0xE6798020,0x0000000a ;dbkind d
                                                            dcg=a(lpddr4)
   41 00000790 E3A0000A        ldr              r0, =0x0000000a
   42 00000794 E59F1818        ldr              r1, =0xE6798020
   43 00000798 E5810000        str              r0, [r1]    ; 
   44 0000079C         
  393 0000079C                 MYWRITE          0xE6798024,0x0000000a ;dbkinda 
                                                            ddcga=a(lpddr4)
   41 0000079C E3A0000A        ldr              r0, =0x0000000a
   42 000007A0 E59F1810        ldr              r1, =0xE6798024
   43 000007A4 E5810000        str              r0, [r1]    ; 
   44 000007A8         
  394 000007A8         ;;   MYWRITE   0xE6798030,0x0e030a02;memconf00(ch0/rank0
                       ), 4Gbit
  395 000007A8                 MYWRITE          0xE6798030,0x0e030a01 ;memconf0
                                                            0(ch0/rank0), 2Gbit
                                                            
   41 000007A8 E59F05D4        ldr              r0, =0x0e030a01
   42 000007AC E59F1808        ldr              r1, =0xE6798030
   43 000007B0 E5810000        str              r0, [r1]    ; 
   44 000007B4         
  396 000007B4                 MYWRITE          0xE6798070,0x0e030a01 ;memconf0
                                                            0a(ch0/rank0), 2Gbi
                                                            t (clk_axim)
   41 000007B4 E59F05C8        ldr              r0, =0x0e030a01
   42 000007B8 E59F1800        ldr              r1, =0xE6798070
   43 000007BC E5810000        str              r0, [r1]    ; 
   44 000007C0         



ARM Macro Assembler    Page 23 


  397 000007C0                 MYWRITE          0xE6798034,0x0e030a01 ;memconf0
                                                            1(ch0/rank1), 2Gbit
                                                            
   41 000007C0 E59F05BC        ldr              r0, =0x0e030a01
   42 000007C4 E59F17F8        ldr              r1, =0xE6798034
   43 000007C8 E5810000        str              r0, [r1]    ; 
   44 000007CC         
  398 000007CC                 MYWRITE          0xE6798074,0x0e030a01 ;memconf0
                                                            1a(ch0/rank1), 2Gbi
                                                            t (clk_axim)
   41 000007CC E59F05B0        ldr              r0, =0x0e030a01
   42 000007D0 E59F17F0        ldr              r1, =0xE6798074
   43 000007D4 E5810000        str              r0, [r1]    ; 
   44 000007D8         
  399 000007D8                 MYWRITE          0xE6798040,0x0e030a01 ;memconf1
                                                            0(ch1/rank0), 2Gbit
                                                            
   41 000007D8 E59F05A4        ldr              r0, =0x0e030a01
   42 000007DC E59F17E8        ldr              r1, =0xE6798040
   43 000007E0 E5810000        str              r0, [r1]    ; 
   44 000007E4         
  400 000007E4                 MYWRITE          0xE6798080,0x0e030a01 ;memconf1
                                                            0a(ch1/rank0), 2Gbi
                                                            t (clk_axim)
   41 000007E4 E59F0598        ldr              r0, =0x0e030a01
   42 000007E8 E59F17E0        ldr              r1, =0xE6798080
   43 000007EC E5810000        str              r0, [r1]    ; 
   44 000007F0         
  401 000007F0                 MYWRITE          0xE6798044,0x0e030a01 ;memconf1
                                                            1(ch1/rank1), 2Gbit
                                                            
   41 000007F0 E59F058C        ldr              r0, =0x0e030a01
   42 000007F4 E59F17D8        ldr              r1, =0xE6798044
   43 000007F8 E5810000        str              r0, [r1]    ; 
   44 000007FC         
  402 000007FC                 MYWRITE          0xE6798084,0x0e030a01 ;memconf1
                                                            1a(ch1/rank1), 2Gbi
                                                            t (clk_axim)
   41 000007FC E59F0580        ldr              r0, =0x0e030a01
   42 00000800 E59F17D0        ldr              r1, =0xE6798084
   43 00000804 E5810000        str              r0, [r1]    ; 
   44 00000808         
  403 00000808                 MYWRITE          0xE6798050,0x0e030a01 ;memconf0
                                                            0(ch2/rank0), 2Gbit
                                                            
   41 00000808 E59F0574        ldr              r0, =0x0e030a01
   42 0000080C E59F17C8        ldr              r1, =0xE6798050
   43 00000810 E5810000        str              r0, [r1]    ; 
   44 00000814         
  404 00000814                 MYWRITE          0xE6798090,0x0e030a01 ;memconf0
                                                            0a(ch2/rank0), 2Gbi
                                                            t (clk_axim)
   41 00000814 E59F0568        ldr              r0, =0x0e030a01
   42 00000818 E59F17C0        ldr              r1, =0xE6798090
   43 0000081C E5810000        str              r0, [r1]    ; 
   44 00000820         
  405 00000820                 MYWRITE          0xE6798054,0x0e030a01 ;memconf0
                                                            1(ch2/rank1), 2Gbit
                                                            



ARM Macro Assembler    Page 24 


   41 00000820 E59F055C        ldr              r0, =0x0e030a01
   42 00000824 E59F17B8        ldr              r1, =0xE6798054
   43 00000828 E5810000        str              r0, [r1]    ; 
   44 0000082C         
  406 0000082C                 MYWRITE          0xE6798094,0x0e030a01 ;memconf0
                                                            1a(ch2/rank1), 2Gbi
                                                            t (clk_axim)
   41 0000082C E59F0550        ldr              r0, =0x0e030a01
   42 00000830 E59F17B0        ldr              r1, =0xE6798094
   43 00000834 E5810000        str              r0, [r1]    ; 
   44 00000838         
  407 00000838                 MYWRITE          0xE6798060,0x0e030a01 ;memconf1
                                                            0(ch3/rank0), 2Gbit
                                                            
   41 00000838 E59F0544        ldr              r0, =0x0e030a01
   42 0000083C E59F17A8        ldr              r1, =0xE6798060
   43 00000840 E5810000        str              r0, [r1]    ; 
   44 00000844         
  408 00000844                 MYWRITE          0xE67980a0,0x0e030a01 ;memconf1
                                                            0a(ch3/rank0), 2Gbi
                                                            t (clk_axim)
   41 00000844 E59F0538        ldr              r0, =0x0e030a01
   42 00000848 E59F17A0        ldr              r1, =0xE67980a0
   43 0000084C E5810000        str              r0, [r1]    ; 
   44 00000850         
  409 00000850                 MYWRITE          0xE6798064,0x0e030a01 ;memconf1
                                                            1(ch3/rank1), 2Gbit
                                                            
   41 00000850 E59F052C        ldr              r0, =0x0e030a01
   42 00000854 E59F1798        ldr              r1, =0xE6798064
   43 00000858 E5810000        str              r0, [r1]    ; 
   44 0000085C         
  410 0000085C                 MYWRITE          0xE67980a4,0x0e030a01 ;memconf1
                                                            1a(ch3/rank1), 2Gbi
                                                            t (clk_axim)
   41 0000085C E59F0520        ldr              r0, =0x0e030a01
   42 00000860 E59F1790        ldr              r1, =0xE67980a4
   43 00000864 E5810000        str              r0, [r1]    ; 
   44 00000868         
  411 00000868         ;;   MYWRITE   0xE6798050,0x0e030a02;memconf20(ch2/rank0
                       ), 4Gbit
  412 00000868         ;;   MYWRITE   0xE6798054,0x0e030a02;memconf21(ch2/rank1
                       ), 4Gbit
  413 00000868         ;;   MYWRITE   0xE6798060,0x0e030a02;memconf30(ch3/rank0
                       ), 4Gbit
  414 00000868         ;;   MYWRITE   0xE6798064,0x0e030a02;memconf31(ch3/rank1
                       ), 4Gbit
  415 00000868                 MYWRITE          0xE6798104,0x00000000 
                                                            ;dbsyscnt1       
   41 00000868 E3A00000        ldr              r0, =0x00000000
   42 0000086C E59F1788        ldr              r1, =0xE6798104
   43 00000870 E5810000        str              r0, [r1]    ; 
   44 00000874         
  416 00000874                 MYWRITE          0xE6798010,0x00000001 
                                                            ;DBPHYCONF0 01:DFI
   41 00000874 E3A00001        ldr              r0, =0x00000001
   42 00000878 E59F1780        ldr              r1, =0xE6798010
   43 0000087C E5810000        str              r0, [r1]    ; 
   44 00000880         



ARM Macro Assembler    Page 25 


  417 00000880         ;;        .pool
  418 00000880                 MYWRITE          0xE6798300,0x00000028 
                                                            ;dbtr0 cl=40
   41 00000880 E3A00028        ldr              r0, =0x00000028
   42 00000884 E59F1778        ldr              r1, =0xE6798300
   43 00000888 E5810000        str              r0, [r1]    ; 
   44 0000088C         
  419 0000088C                 MYWRITE          0xE6798304,0x00000012 
                                                            ;dbtr1 cwl=14
   41 0000088C E3A00012        ldr              r0, =0x00000012
   42 00000890 E59F1770        ldr              r1, =0xE6798304
   43 00000894 E5810000        str              r0, [r1]    ; 
   44 00000898         
  420 00000898         ;;   MYWRITE   0xE6798308,0x00000000;dbtr2 al=0
  421 00000898                 MYWRITE          0xE679830C,0x00000027 
                                                            ;dbtr3 trcd=39
   41 00000898 E3A00027        ldr              r0, =0x00000027
   42 0000089C E59F1768        ldr              r1, =0xE679830C
   43 000008A0 E5810000        str              r0, [r1]    ; 
   44 000008A4         
  422 000008A4                 MYWRITE          0xE6798310,0x002D0027 ;dbtr4 tr
                                                            pa=45 trp=39
   41 000008A4 E59F0530        ldr              r0, =0x002D0027
   42 000008A8 E59F1760        ldr              r1, =0xE6798310
   43 000008AC E5810000        str              r0, [r1]    ; 
   44 000008B0         
  423 000008B0                 MYWRITE          0xE6798314,0x00000087 
                                                            ;dbtr5 trc=135
   41 000008B0 E3A00087        ldr              r0, =0x00000087
   42 000008B4 E59F1758        ldr              r1, =0xE6798314
   43 000008B8 E5810000        str              r0, [r1]    ; 
   44 000008BC         
  424 000008BC                 MYWRITE          0xE6798318,0x0000005A 
                                                            ;dbtr6 tras=90
   41 000008BC E3A0005A        ldr              r0, =0x0000005A
   42 000008C0 E59F1750        ldr              r1, =0xE6798318
   43 000008C4 E5810000        str              r0, [r1]    ; 
   44 000008C8         
  425 000008C8                 MYWRITE          0xE679831C,0x00100010 ;dbtr7  t
                                                            rrd_s=16 trrd=16
   41 000008C8 E59F051C        ldr              r0, =0x00100010
   42 000008CC E59F1748        ldr              r1, =0xE679831C
   43 000008D0 E5810000        str              r0, [r1]    ; 
   44 000008D4         
  426 000008D4                 MYWRITE          0xE6798320,0x00000040 
                                                            ;dbtr8  tfaw=64
   41 000008D4 E3A00040        ldr              r0, =0x00000040
   42 000008D8 E59F1740        ldr              r1, =0xE6798320
   43 000008DC E5810000        str              r0, [r1]    ; 
   44 000008E0         
  427 000008E0                 MYWRITE          0xE6798324,0x00000010 
                                                            ;dbtr9 trdpr=16
   41 000008E0 E3A00010        ldr              r0, =0x00000010
   42 000008E4 E59F1738        ldr              r1, =0xE6798324
   43 000008E8 E5810000        str              r0, [r1]    ; 
   44 000008EC         
  428 000008EC                 MYWRITE          0xE6798328,0x00000029 
                                                            ;dbtr10 twr=41
   41 000008EC E3A00029        ldr              r0, =0x00000029



ARM Macro Assembler    Page 26 


   42 000008F0 E59F1730        ldr              r1, =0xE6798328
   43 000008F4 E5810000        str              r0, [r1]    ; 
   44 000008F8         
  429 000008F8                 MYWRITE          0xE679832C,0x00000029 ;dbtr11  
                                                            trdwr>=41 ;; PHY ma
                                                            y have restriction 
                                                            of this value.
   41 000008F8 E3A00029        ldr              r0, =0x00000029
   42 000008FC E59F1728        ldr              r1, =0xE679832C
   43 00000900 E5810000        str              r0, [r1]    ; 
   44 00000904         
  430 00000904                 MYWRITE          0xE6798330,0x00310031 ;dbtr12 t
                                                            wrrd_s>=49 twrrd>=4
                                                            9 ;; PHY may restri
                                                            ction of this value
                                                            .
   41 00000904 E59F04F8        ldr              r0, =0x00310031
   42 00000908 E59F1720        ldr              r1, =0xE6798330
   43 0000090C E5810000        str              r0, [r1]    ; 
   44 00000910         
  431 00000910                 MYWRITE          0xE6798334,0x00000116 ;dbtr13 t
                                                            rfcpb=0(W/A) trfc=2
                                                            78(2Gbit/ch)
   41 00000910 E3000116        ldr              r0, =0x00000116
   42 00000914 E59F1718        ldr              r1, =0xE6798334
   43 00000918 E5810000        str              r0, [r1]    ; 
   44 0000091C         
  432 0000091C                 MYWRITE          0xE6798338,0x00130013 ;dbtr14 t
                                                            ckehdll=19 tckeh=19
                                                            
   41 0000091C E59F04EC        ldr              r0, =0x00130013
   42 00000920 E59F1710        ldr              r1, =0xE6798338
   43 00000924 E5810000        str              r0, [r1]    ; 
   44 00000928         
  433 00000928                 MYWRITE          0xE679833C,0x00200010 ;dbtr15 t
                                                            ckesr=32 tckel=16
   41 00000928 E59F04E8        ldr              r0, =0x00200010
   42 0000092C E59F1708        ldr              r1, =0xE679833C
   43 00000930 E5810000        str              r0, [r1]    ; 
   44 00000934         
  434 00000934                 MYWRITE          0xE6798340,0x0d400a0e ;dbtr16 l
                                                            atency?  CWL=13 CL=
                                                            32 New dbsc ;; Plea
                                                            se refer PHY manual
                                                            . 0427
   41 00000934 E59F04E4        ldr              r0, =0x0d400a0e
   42 00000938 E59F1700        ldr              r1, =0xE6798340
   43 0000093C E5810000        str              r0, [r1]    ; 
   44 00000940         
  435 00000940                 MYWRITE          0xE6798344,0x081E0000 ;dbtr17 t
                                                            modrd=8  tmod=30
   41 00000940 E59F04E0        ldr              r0, =0x081E0000
   42 00000944 E59F16F8        ldr              r1, =0xE6798344
   43 00000948 E5810000        str              r0, [r1]    ; 
   44 0000094C         
  436 0000094C                 MYWRITE          0xE6798350,0x01290129 ;dbtr20 t
                                                            xsdll=txs=297 txs=t
                                                            rfcab+7.5ns+3nCK(W/
                                                            A)=297



ARM Macro Assembler    Page 27 


   41 0000094C E59F04DC        ldr              r0, =0x01290129
   42 00000950 E59F16F0        ldr              r1, =0xE6798350
   43 00000954 E5810000        str              r0, [r1]    ; 
   44 00000958         
  437 00000958                 MYWRITE          0xE6798354,0x00080008 ;dbtr21 t
                                                            ccd_s=8 tccd=8
   41 00000958 E59F04D8        ldr              r0, =0x00080008
   42 0000095C E59F16E8        ldr              r1, =0xE6798354
   43 00000960 E5810000        str              r0, [r1]    ; 
   44 00000964         
  438 00000964                 MYWRITE          0xE6798358,0x08550040 ;dbtr22 t
                                                            zqcal=2133 tzqlat=4
                                                            8
   41 00000964 E59F04D4        ldr              r0, =0x08550040
   42 00000968 E59F16E0        ldr              r1, =0xE6798358
   43 0000096C E5810000        str              r0, [r1]    ; 
   44 00000970         
  439 00000970                 MYWRITE          0xE679835C,0x00000003 ;dbtr23
   41 00000970 E3A00003        ldr              r0, =0x00000003
   42 00000974 E59F16D8        ldr              r1, =0xE679835C
   43 00000978 E5810000        str              r0, [r1]    ; 
   44 0000097C         
  440 0000097C                 MYWRITE          0xE6798400,0x00000002 ;dbbl  db
                                                            bl=2(BL16)(LPDDR4)
   41 0000097C E3A00002        ldr              r0, =0x00000002
   42 00000980 E59F16D0        ldr              r1, =0xE6798400
   43 00000984 E5810000        str              r0, [r1]    ; 
   44 00000988         
  441 00000988                 MYWRITE          0xE6798404,0x00000002 ;dbbla db
                                                            bla=2(BL16)(LPDDR4)
                                                            
   41 00000988 E3A00002        ldr              r0, =0x00000002
   42 0000098C E59F16C8        ldr              r1, =0xE6798404
   43 00000990 E5810000        str              r0, [r1]    ; 
   44 00000994         
  442 00000994         ;;   MYWRITE   0xE6798430,0x00000000;dbrnk0 No odt for D
                       Q exists in LPDDR4(N.Honda).
  443 00000994         ;;   MYWRITE   0xE6798434,0x00000000;dbrnk1 Don't need t
                       o set it cause we use all-rank refresh.
  444 00000994                 MYWRITE          0xE6798438,0x00004444 ;dbrnk2 r
                                                            krr = 4 (Are there 
                                                            any info ?)
   41 00000994 E3040444        ldr              r0, =0x00004444
   42 00000998 E59F16C0        ldr              r1, =0xE6798438
   43 0000099C E5810000        str              r0, [r1]    ; 
   44 000009A0         
  445 000009A0                 MYWRITE          0xE679843C,0x00004444 ;dbrnk3 r
                                                            krw = 4 (Are there 
                                                            any info ?)
   41 000009A0 E3040444        ldr              r0, =0x00004444
   42 000009A4 E59F16B8        ldr              r1, =0xE679843C
   43 000009A8 E5810000        str              r0, [r1]    ; 
   44 000009AC         
  446 000009AC                 MYWRITE          0xE6798440,0x00004444 ;dbrnk4 r
                                                            kwr = 4 (Are there 
                                                            any info ?)
   41 000009AC E3040444        ldr              r0, =0x00004444
   42 000009B0 E59F16B0        ldr              r1, =0xE6798440
   43 000009B4 E5810000        str              r0, [r1]    ; 



ARM Macro Assembler    Page 28 


   44 000009B8         
  447 000009B8                 MYWRITE          0xE6798444,0x00004444 ;dbrnk5 r
                                                            kww = 4 (Are there 
                                                            any info ?)
   41 000009B8 E3040444        ldr              r0, =0x00004444
   42 000009BC E59F16A8        ldr              r1, =0xE6798444
   43 000009C0 E5810000        str              r0, [r1]    ; 
   44 000009C4         
  448 000009C4         ;;   MYWRITE   0xE6798448,0x00000000;dbrnk6 use all-rank
                       /all-bank refresh
  449 000009C4         ;;   MYWRITE   0xE6798500,0x00000000;dbadj0 currently, n
                       o optional setting exists.
  450 000009C4         ;;   MYWRITE   0xE6798508,0x00000000;dbadj2 currently, n
                       o optional setting exists.
  451 000009C4         ;;   MYWRITE   0xE6798900,0x00000000;dbcam0cnf0 inoen=0,
                        actually it is not used.
  452 000009C4                 MYWRITE          0xE6798904,0x00104214 ;dbcam0cn
                                                            f1 wbkwait=8, wbkmd
                                                            hi=32, wbkmdlo=16
   41 000009C4 E59F0498        ldr              r0, =0x00104214
   42 000009C8 E59F16A0        ldr              r1, =0xE6798904
   43 000009CC E5810000        str              r0, [r1]    ; 
   44 000009D0         
  453 000009D0                 MYWRITE          0xE6798908,0x000001c4 ;dbcam0cn
                                                            f2 scexp=8192
   41 000009D0 E3A00F71        ldr              r0, =0x000001c4
   42 000009D4 E59F1698        ldr              r1, =0xE6798908
   43 000009D8 E5810000        str              r0, [r1]    ; 
   44 000009DC         
  454 000009DC                 MYWRITE          0xE679890C,0x00000003 
                                                            ;dbcam0cnf3       
   41 000009DC E3A00003        ldr              r0, =0x00000003
   42 000009E0 E59F1690        ldr              r1, =0xE679890C
   43 000009E4 E5810000        str              r0, [r1]    ; 
   44 000009E8         
  455 000009E8         
  456 000009E8                 MYWRITE          0xE6799000,0x000f0037 
                                                            ;dbschcnt0
   41 000009E8 E59F0484        ldr              r0, =0x000f0037
   42 000009EC E59F1688        ldr              r1, =0xE6799000
   43 000009F0 E5810000        str              r0, [r1]    ; 
   44 000009F4         
  457 000009F4                 MYWRITE          0xE6799004,0x00001010 
                                                            ;dbschcnt1
   41 000009F4 E3010010        ldr              r0, =0x00001010
   42 000009F8 E59F1680        ldr              r1, =0xE6799004
   43 000009FC E5810000        str              r0, [r1]    ; 
   44 00000A00         
  458 00000A00                 MYWRITE          0xE6799010,0x00000001 ;dbschsz0
                                                            
   41 00000A00 E3A00001        ldr              r0, =0x00000001
   42 00000A04 E59F1678        ldr              r1, =0xE6799010
   43 00000A08 E5810000        str              r0, [r1]    ; 
   44 00000A0C         
  459 00000A0C                 MYWRITE          0xE6799020,0xf7311111 ;dbschrw0
                                                            
   41 00000A0C E59F0470        ldr              r0, =0xf7311111
   42 00000A10 E59F1670        ldr              r1, =0xE6799020
   43 00000A14 E5810000        str              r0, [r1]    ; 



ARM Macro Assembler    Page 29 


   44 00000A18         
  460 00000A18                 MYWRITE          0xE6799024,0x00001834 ;dbschrw1
                                                            
   41 00000A18 E3010834        ldr              r0, =0x00001834
   42 00000A1C E59F1668        ldr              r1, =0xE6799024
   43 00000A20 E5810000        str              r0, [r1]    ; 
   44 00000A24         
  461 00000A24                 MYWRITE          0xE6799030,0xffffffff ;dbschqos
                                                            00 QoS = 00_00 does
                                                            n't come from AXI
   41 00000A24 E3E00000        ldr              r0, =0xffffffff
   42 00000A28 E59F1660        ldr              r1, =0xE6799030
   43 00000A2C E5810000        str              r0, [r1]    ; 
   44 00000A30         
  462 00000A30                 MYWRITE          0xE6799034,0x00000480 
                                                            ;dbschqos01
   41 00000A30 E3A00D12        ldr              r0, =0x00000480
   42 00000A34 E59F1658        ldr              r1, =0xE6799034
   43 00000A38 E5810000        str              r0, [r1]    ; 
   44 00000A3C         
  463 00000A3C                 MYWRITE          0xE6799038,0x00000300 
                                                            ;dbschqos02
   41 00000A3C E3A00C03        ldr              r0, =0x00000300
   42 00000A40 E59F1650        ldr              r1, =0xE6799038
   43 00000A44 E5810000        str              r0, [r1]    ; 
   44 00000A48         
  464 00000A48                 MYWRITE          0xE679903C,0x00000180 
                                                            ;dbschqos03
   41 00000A48 E3A00D06        ldr              r0, =0x00000180
   42 00000A4C E59F1648        ldr              r1, =0xE679903C
   43 00000A50 E5810000        str              r0, [r1]    ; 
   44 00000A54         
  465 00000A54         ;;   MYWRITE   0xE6799030,0x00000600;dbschqos00 QoS = 00
                       _00 doesn't come from AXI
  466 00000A54         ;;   MYWRITE   0xE6799034,0x00000480;dbschqos01
  467 00000A54         ;;   MYWRITE   0xE6799038,0x00000300;dbschqos02
  468 00000A54         ;;   MYWRITE   0xE679903C,0x00000180;dbschqos03
  469 00000A54         ;;   MYWRITE   0xE6799040,0x00000600;dbschqos10 QoS = 00
                       _01 doesn't come from AXI
  470 00000A54         ;;   MYWRITE   0xE6799044,0x00000480;dbschqos11
  471 00000A54         ;;   MYWRITE   0xE6799048,0x00000300;dbschqos12
  472 00000A54         ;;   MYWRITE   0xE679904C,0x00000180;dbschqos13
  473 00000A54         ;;   MYWRITE   0xE6799050,0x00000600;dbschqos20 QoS = 00
                       _10 doesn't come from AXI
  474 00000A54         ;;   MYWRITE   0xE6799054,0x00000480;dbschqos21
  475 00000A54         ;;   MYWRITE   0xE6799058,0x00000300;dbschqos22
  476 00000A54         ;;   MYWRITE   0xE679905C,0x00000180;dbschqos23
  477 00000A54         ;;   MYWRITE   0xE6799060,0x00000600;dbschqos30 QoS = 00
                       _11 doesn't come from AXI
  478 00000A54         ;;   MYWRITE   0xE6799064,0x00000480;dbschqos31
  479 00000A54         ;;   MYWRITE   0xE6799068,0x00000300;dbschqos32
  480 00000A54         ;;   MYWRITE   0xE679906C,0x00000180;dbschqos33
  481 00000A54                 MYWRITE          0xE6799070,0x00000600 
                                                            ;dbschqos40
   41 00000A54 E3A00C06        ldr              r0, =0x00000600
   42 00000A58 E59F1640        ldr              r1, =0xE6799070
   43 00000A5C E5810000        str              r0, [r1]    ; 
   44 00000A60         
  482 00000A60                 MYWRITE          0xE6799074,0x00000480 



ARM Macro Assembler    Page 30 


                                                            ;dbschqos41
   41 00000A60 E3A00D12        ldr              r0, =0x00000480
   42 00000A64 E59F1638        ldr              r1, =0xE6799074
   43 00000A68 E5810000        str              r0, [r1]    ; 
   44 00000A6C         
  483 00000A6C                 MYWRITE          0xE6799078,0x00000300 
                                                            ;dbschqos42
   41 00000A6C E3A00C03        ldr              r0, =0x00000300
   42 00000A70 E59F1630        ldr              r1, =0xE6799078
   43 00000A74 E5810000        str              r0, [r1]    ; 
   44 00000A78         
  484 00000A78                 MYWRITE          0xE679907C,0x00000180 
                                                            ;dbschqos43
   41 00000A78 E3A00D06        ldr              r0, =0x00000180
   42 00000A7C E59F1628        ldr              r1, =0xE679907C
   43 00000A80 E5810000        str              r0, [r1]    ; 
   44 00000A84         
  485 00000A84         ;;   MYWRITE   0xE6799080,0x00000400;dbschqos50 QoS = 01
                       _01 doesn't come from AXI
  486 00000A84         ;;   MYWRITE   0xE6799084,0x00000300;dbschqos51
  487 00000A84         ;;   MYWRITE   0xE6799088,0x00000200;dbschqos52
  488 00000A84         ;;   MYWRITE   0xE679908C,0x00000100;dbschqos53
  489 00000A84         ;;   MYWRITE   0xE6799090,0x00000400;dbschqos60 QoS = 01
                       _10 doesn't come from AXI
  490 00000A84         ;;   MYWRITE   0xE6799094,0x00000300;dbschqos61
  491 00000A84         ;;   MYWRITE   0xE6799098,0x00000200;dbschqos62
  492 00000A84         ;;   MYWRITE   0xE679909C,0x00000100;dbschqos63
  493 00000A84         ;;   MYWRITE   0xE67990A0,0x00000400;dbschqos70 QoS = 01
                       _11 doesn't come from AXI
  494 00000A84         ;;   MYWRITE   0xE67990A4,0x00000300;dbschqos71
  495 00000A84         ;;   MYWRITE   0xE67990A8,0x00000200;dbschqos72
  496 00000A84         ;;   MYWRITE   0xE67990AC,0x00000100;dbschqos73
  497 00000A84         ;;   MYWRITE   0xE67990B0,0x00000400;dbschqos80 QoS = 10
                       _00 doesn't come from AXI
  498 00000A84         ;;   MYWRITE   0xE67990B4,0x00000300;dbschqos81
  499 00000A84         ;;   MYWRITE   0xE67990B8,0x00000200;dbschqos82
  500 00000A84         ;;   MYWRITE   0xE67990BC,0x00000100;dbschqos83
  501 00000A84                 MYWRITE          0xE67990C0,0x00000400 
                                                            ;dbschqos90
   41 00000A84 E3A00B01        ldr              r0, =0x00000400
   42 00000A88 E59F1620        ldr              r1, =0xE67990C0
   43 00000A8C E5810000        str              r0, [r1]    ; 
   44 00000A90         
  502 00000A90                 MYWRITE          0xE67990C4,0x00000300 
                                                            ;dbschqos91
   41 00000A90 E3A00C03        ldr              r0, =0x00000300
   42 00000A94 E59F1618        ldr              r1, =0xE67990C4
   43 00000A98 E5810000        str              r0, [r1]    ; 
   44 00000A9C         
  503 00000A9C                 MYWRITE          0xE67990C8,0x00000200 
                                                            ;dbschqos92
   41 00000A9C E3A00C02        ldr              r0, =0x00000200
   42 00000AA0 E59F1610        ldr              r1, =0xE67990C8
   43 00000AA4 E5810000        str              r0, [r1]    ; 
   44 00000AA8         
  504 00000AA8                 MYWRITE          0xE67990CC,0x00000100 
                                                            ;dbschqos93
   41 00000AA8 E3A00C01        ldr              r0, =0x00000100
   42 00000AAC E59F1608        ldr              r1, =0xE67990CC



ARM Macro Assembler    Page 31 


   43 00000AB0 E5810000        str              r0, [r1]    ; 
   44 00000AB4         
  505 00000AB4         ;;   MYWRITE   0xE67990D0,0x00000300;dbschqos100 QoS = 1
                       0_10 doesn't come from AXI
  506 00000AB4         ;;   MYWRITE   0xE67990D4,0x00000240;dbschqos101
  507 00000AB4         ;;   MYWRITE   0xE67990D8,0x00000180;dbschqos102
  508 00000AB4         ;;   MYWRITE   0xE67990DC,0x000000c0;dbschqos103
  509 00000AB4         ;;   MYWRITE   0xE67990E0,0x00000300;dbschqos110 QoS = 1
                       0_11 doesn't come from AXI
  510 00000AB4         ;;   MYWRITE   0xE67990E4,0x00000240;dbschqos111
  511 00000AB4         ;;   MYWRITE   0xE67990E8,0x00000180;dbschqos112
  512 00000AB4         ;;   MYWRITE   0xE67990EC,0x000000c0;dbschqos113
  513 00000AB4         ;;   MYWRITE   0xE67990F0,0x00000300;dbschqos120 QoS = 1
                       1_00 doesn't come from AXI
  514 00000AB4         ;;   MYWRITE   0xE67990F4,0x00000240;dbschqos121
  515 00000AB4         ;;   MYWRITE   0xE67990F8,0x00000180;dbschqos122
  516 00000AB4         ;;   MYWRITE   0xE67990FC,0x000000c0;dbschqos123
  517 00000AB4                 MYWRITE          0xE6799100,0x00000300 
                                                            ;dbschqos130
   41 00000AB4 E3A00C03        ldr              r0, =0x00000300
   42 00000AB8 E59F1600        ldr              r1, =0xE6799100
   43 00000ABC E5810000        str              r0, [r1]    ; 
   44 00000AC0         
  518 00000AC0                 MYWRITE          0xE6799104,0x00000240 
                                                            ;dbschqos131
   41 00000AC0 E3A00D09        ldr              r0, =0x00000240
   42 00000AC4 E59F15F8        ldr              r1, =0xE6799104
   43 00000AC8 E5810000        str              r0, [r1]    ; 
   44 00000ACC         
  519 00000ACC                 MYWRITE          0xE6799108,0x00000180 
                                                            ;dbschqos132
   41 00000ACC E3A00D06        ldr              r0, =0x00000180
   42 00000AD0 E59F15F0        ldr              r1, =0xE6799108
   43 00000AD4 E5810000        str              r0, [r1]    ; 
   44 00000AD8         
  520 00000AD8                 MYWRITE          0xE679910C,0x000000c0 
                                                            ;dbschqos133
   41 00000AD8 E3A000C0        ldr              r0, =0x000000c0
   42 00000ADC E59F15E8        ldr              r1, =0xE679910C
   43 00000AE0 E5810000        str              r0, [r1]    ; 
   44 00000AE4         
  521 00000AE4                 MYWRITE          0xE6799110,0x00000200 
                                                            ;dbschqos140
   41 00000AE4 E3A00C02        ldr              r0, =0x00000200
   42 00000AE8 E59F15E0        ldr              r1, =0xE6799110
   43 00000AEC E5810000        str              r0, [r1]    ; 
   44 00000AF0         
  522 00000AF0                 MYWRITE          0xE6799114,0x00000180 
                                                            ;dbschqos141
   41 00000AF0 E3A00D06        ldr              r0, =0x00000180
   42 00000AF4 E59F15D8        ldr              r1, =0xE6799114
   43 00000AF8 E5810000        str              r0, [r1]    ; 
   44 00000AFC         
  523 00000AFC                 MYWRITE          0xE6799118,0x00000100 
                                                            ;dbschqos142
   41 00000AFC E3A00C01        ldr              r0, =0x00000100
   42 00000B00 E59F15D0        ldr              r1, =0xE6799118
   43 00000B04 E5810000        str              r0, [r1]    ; 
   44 00000B08         



ARM Macro Assembler    Page 32 


  524 00000B08                 MYWRITE          0xE679911C,0x00000080 
                                                            ;dbschqos143
   41 00000B08 E3A00080        ldr              r0, =0x00000080
   42 00000B0C E59F15C8        ldr              r1, =0xE679911C
   43 00000B10 E5810000        str              r0, [r1]    ; 
   44 00000B14         
  525 00000B14                 MYWRITE          0xE6799120,0x00000100 
                                                            ;dbschqos150
   41 00000B14 E3A00C01        ldr              r0, =0x00000100
   42 00000B18 E59F15C0        ldr              r1, =0xE6799120
   43 00000B1C E5810000        str              r0, [r1]    ; 
   44 00000B20         
  526 00000B20                 MYWRITE          0xE6799124,0x000000c0 
                                                            ;dbschqos151
   41 00000B20 E3A000C0        ldr              r0, =0x000000c0
   42 00000B24 E59F15B8        ldr              r1, =0xE6799124
   43 00000B28 E5810000        str              r0, [r1]    ; 
   44 00000B2C         
  527 00000B2C                 MYWRITE          0xE6799128,0x00000080 
                                                            ;dbschqos152
   41 00000B2C E3A00080        ldr              r0, =0x00000080
   42 00000B30 E59F15B0        ldr              r1, =0xE6799128
   43 00000B34 E5810000        str              r0, [r1]    ; 
   44 00000B38         
  528 00000B38                 MYWRITE          0xE679912C,0x00000040 
                                                            ;dbschqos153
   41 00000B38 E3A00040        ldr              r0, =0x00000040
   42 00000B3C E59F15A8        ldr              r1, =0xE679912C
   43 00000B40 E5810000        str              r0, [r1]    ; 
   44 00000B44         
  529 00000B44         
  530 00000B44                 MYWRITE          0xE6799700,0x220E110A ;dbschfct
                                                            st0 scactact=34, sc
                                                            rdact=14, scwract=1
                                                            7, scpreact=10
   41 00000B44 E59F03A4        ldr              r0, =0x220E110A
   42 00000B48 E59F15A0        ldr              r1, =0xE6799700
   43 00000B4C E5810000        str              r0, [r1]    ; 
   44 00000B50         
  531 00000B50                 MYWRITE          0xE6799708,0x0B0D0A0C ;dbschfct
                                                            st1 scrdwr=11, scwr
                                                            rd=13, scactrdwr=10
                                                            , scasyncofs=12
   41 00000B50 E59F03A0        ldr              r0, =0x0B0D0A0C
   42 00000B54 E59F1598        ldr              r1, =0xE6799708
   43 00000B58 E5810000        str              r0, [r1]    ; 
   44 00000B5C         
  532 00000B5C                 MYWRITE          0xE679970C,0x111f1fff ;dbschfct
                                                            st2 wrperi3=1, wrpe
                                                            ri2=1, wrperi1=1, w
                                                            rperi0=15, rdperi3=
                                                            1, rdperi2=15, rdpe
                                                            ri1=15, rdperi0=15
   41 00000B5C E59F039C        ldr              r0, =0x111f1fff
   42 00000B60 E59F1590        ldr              r1, =0xE679970C
   43 00000B64 E5810000        str              r0, [r1]    ; 
   44 00000B68         
  533 00000B68         
  534 00000B68                 MYWRITE          0xE6798000,0x00000001 ;dbsyscon



ARM Macro Assembler    Page 33 


                                                            f0 rg_pch=2, rg_mch
                                                            =2.
   41 00000B68 E3A00001        ldr              r0, =0x00000001
   42 00000B6C E59F1588        ldr              r1, =0xE6798000
   43 00000B70 E5810000        str              r0, [r1]    ; 
   44 00000B74         
  535 00000B74                 MYWRITE          0xE6798004,0x00000002 ;dbsyscon
                                                            f1 freqratio=2.
   41 00000B74 E3A00002        ldr              r0, =0x00000002
   42 00000B78 E59F1580        ldr              r1, =0xE6798004
   43 00000B7C E5810000        str              r0, [r1]    ; 
   44 00000B80         
  536 00000B80                 MYWRITE          0xE6798008,0x00000002 ;dbsyscon
                                                            f1a freqratioa=2.
   41 00000B80 E3A00002        ldr              r0, =0x00000002
   42 00000B84 E59F1578        ldr              r1, =0xE6798008
   43 00000B88 E5810000        str              r0, [r1]    ; 
   44 00000B8C         
  537 00000B8C                 MYWRITE          0xE679800c,0x00000001 ;dbsyscon
                                                            f2 schmd=1 (2ch mod
                                                            e).
   41 00000B8C E3A00001        ldr              r0, =0x00000001
   42 00000B90 E59F1570        ldr              r1, =0xE679800c
   43 00000B94 E5810000        str              r0, [r1]    ; 
   44 00000B98         
  538 00000B98                 MYWRITE          0xE6798014,0x00000041 ;dbsyscon
                                                            f2a chpos=8(256Byte
                                                             channel interleave
                                                            ), schmda=1 (2ch mo
                                                            de).
   41 00000B98 E3A00041        ldr              r0, =0x00000041
   42 00000B9C E59F1568        ldr              r1, =0xE6798014
   43 00000BA0 E5810000        str              r0, [r1]    ; 
   44 00000BA4         
  539 00000BA4         
  540 00000BA4         ;;        .pool
  541 00000BA4         ;;   MYWRITE   0xE6798604,0x00000010;dbdficnt0
  542 00000BA4         ;;   MYWRITE   0xE6798644,0x00000010;dbdficnt1
  543 00000BA4         ;;   MYWRITE   0xE6798684,0x00000010;dbdficnt2
  544 00000BA4         ;;   MYWRITE   0xE67986C4,0x00000010;dbdficnt3
  545 00000BA4         ;; wait init_complete
  546 00000BA4         ;;   MYWRITE   0xE6798904,0x00044020;
  547 00000BA4         ;;   MYWRITE   0xE6798908,0x00000008;
  548 00000BA4         
  549 00000BA4         ;; FOR 1212B
  550 00000BA4         ;;   MYWRITE   0xE6798904,0x0004140c;
  551 00000BA4         ;;   MYWRITE   0xE6798908,0x00000008;
  552 00000BA4         ;;   MYWRITE   0xE6799010,0x00000003;
  553 00000BA4         ;;   MYWRITE   0xE6799024,0x001a0080;
  554 00000BA4         
  555 00000BA4         ;; FOR 1213A
  556 00000BA4         ;   MYWRITE   0xE6798904,0x00040C04;
  557 00000BA4         ;   MYWRITE   0xE6798908,0x00000108;
  558 00000BA4         ;   MYWRITE   0xE6799010,0x00000003;
  559 00000BA4         ;   MYWRITE   0xE6799024,0x001a0080;
  560 00000BA4         
  561 00000BA4         ;; Add 2015/07/29 M.Sano
  562 00000BA4         ;; Remove comment by mochi for H3 ;; Comment Out 2015/07
                       /29 M.Sano



ARM Macro Assembler    Page 34 


  563 00000BA4                 MYWRITE          0xE6798604,0x00000011 ;dbdficnt
                                                            0 freq_ratio = 01 (
                                                            2:1)init_start =1 
   41 00000BA4 E3A00011        ldr              r0, =0x00000011
   42 00000BA8 E59F1560        ldr              r1, =0xE6798604
   43 00000BAC E5810000        str              r0, [r1]    ; 
   44 00000BB0         
  564 00000BB0                 MYWRITE          0xE6798644,0x00000011 ;dbdficnt
                                                            1 freq_ratio = 01 (
                                                            2:1)init_start =1 
   41 00000BB0 E3A00011        ldr              r0, =0x00000011
   42 00000BB4 E59F1558        ldr              r1, =0xE6798644
   43 00000BB8 E5810000        str              r0, [r1]    ; 
   44 00000BBC         
  565 00000BBC                 MYWRITE          0xE6798684,0x00000011 ;dbdficnt
                                                            2 freq_ratio = 01 (
                                                            2:1)init_start =1 
   41 00000BBC E3A00011        ldr              r0, =0x00000011
   42 00000BC0 E59F1550        ldr              r1, =0xE6798684
   43 00000BC4 E5810000        str              r0, [r1]    ; 
   44 00000BC8         
  566 00000BC8                 MYWRITE          0xE67986C4,0x00000011 ;dbdficnt
                                                            3 freq_ratio = 01 (
                                                            2:1)init_start =1 
   41 00000BC8 E3A00011        ldr              r0, =0x00000011
   42 00000BCC E59F1548        ldr              r1, =0xE67986C4
   43 00000BD0 E5810000        str              r0, [r1]    ; 
   44 00000BD4         
  567 00000BD4         
  568 00000BD4                 MYWRITE          0xE679861C,0x0000CF01 
                                                            ;dll_rst_n0 -> 1
   41 00000BD4 E30C0F01        ldr              r0, =0x0000CF01
   42 00000BD8 E59F1540        ldr              r1, =0xE679861C
   43 00000BDC E5810000        str              r0, [r1]    ; 
   44 00000BE0         
  569 00000BE0                 MYWRITE          0xE679865C,0x0000CF01 
                                                            ;dll_rst_n0 -> 1
   41 00000BE0 E30C0F01        ldr              r0, =0x0000CF01
   42 00000BE4 E59F1538        ldr              r1, =0xE679865C
   43 00000BE8 E5810000        str              r0, [r1]    ; 
   44 00000BEC         
  570 00000BEC                 MYWRITE          0xE679869C,0x0000CF01 
                                                            ;dll_rst_n0 -> 1
   41 00000BEC E30C0F01        ldr              r0, =0x0000CF01
   42 00000BF0 E59F1530        ldr              r1, =0xE679869C
   43 00000BF4 E5810000        str              r0, [r1]    ; 
   44 00000BF8         
  571 00000BF8                 MYWRITE          0xE67986DC,0x0000CF01 
                                                            ;dll_rst_n0 -> 1
   41 00000BF8 E30C0F01        ldr              r0, =0x0000CF01
   42 00000BFC E59F1528        ldr              r1, =0xE67986DC
   43 00000C00 E5810000        str              r0, [r1]    ; 
   44 00000C04         
  572 00000C04         
  573 00000C04         
  574 00000C04 E3A06001        ldr              r6, =0x00000001
  575 00000C08         
  576 00000C08         wait_init_complete_DBS1
  577 00000C08 E59F0520        ldr              r0, =0xE6798600



ARM Macro Assembler    Page 35 


  578 00000C0C E5907000        ldr              r7, [r0,#0x0]
  579 00000C10 E0067007        and              r7, r6, r7
  580 00000C14 E1560007        cmp              r6, r7
  581 00000C18 1AFFFFFA        bne              wait_init_complete_DBS1
  582 00000C1C         
  583 00000C1C E59F0510        ldr              r0, =0xE6798640
  584 00000C20 E5907000        ldr              r7, [r0,#0x0]
  585 00000C24 E0067007        and              r7, r6, r7
  586 00000C28 E1560007        cmp              r6, r7
  587 00000C2C 1AFFFFF5        bne              wait_init_complete_DBS1
  588 00000C30         
  589 00000C30         ;; Remove comment by mochi for H3 ;; Comment Out 2015/07
                       /29 M.Sano
  590 00000C30 E59F0500        ldr              r0, =0xE6798680
  591 00000C34 E5907000        ldr              r7, [r0,#0x0]
  592 00000C38 E0067007        and              r7, r6, r7
  593 00000C3C E1560007        cmp              r6, r7
  594 00000C40 1AFFFFF0        bne              wait_init_complete_DBS1
  595 00000C44         
  596 00000C44 E59F04F0        ldr              r0, =0xE67986C0
  597 00000C48 E5907000        ldr              r7, [r0,#0x0]
  598 00000C4C E0067007        and              r7, r6, r7
  599 00000C50 E1560007        cmp              r6, r7
  600 00000C54 1AFFFFEB        bne              wait_init_complete_DBS1
  601 00000C58         
  602 00000C58 E59F049C        ldr              r0, =0xE6798000
  603 00000C5C         
  604 00000C5C         ;;MRR,MRW
  605 00000C5C                 MYWRITE          0xE6798208,0x08840000 
                                                            ; PDE ch0 rk0
   41 00000C5C E59F02E8        ldr              r0, =0x08840000
   42 00000C60 E59F14D8        ldr              r1, =0xE6798208
   43 00000C64 E5810000        str              r0, [r1]    ; 
   44 00000C68         
  606 00000C68                 MYWRITE          0xE6798208,0x08840001 
                                                            ; PDX ch0 rk0
   41 00000C68 E59F02E4        ldr              r0, =0x08840001
   42 00000C6C E59F14CC        ldr              r1, =0xE6798208
   43 00000C70 E5810000        str              r0, [r1]    ; 
   44 00000C74         
  607 00000C74                 MYWRITE          0xE6798208,0x01840001 
                                                            ; RSX ch0 rk0
   41 00000C74 E59F02DC        ldr              r0, =0x01840001
   42 00000C78 E59F14C0        ldr              r1, =0xE6798208
   43 00000C7C E5810000        str              r0, [r1]    ; 
   44 00000C80         
  608 00000C80                 MYWRITE          0xE6798208,0x0e840aff ; MRW ch0
                                                             rk0 0a:ff ZQCinit
   41 00000C80 E59F02D4        ldr              r0, =0x0e840aff
   42 00000C84 E59F14B4        ldr              r1, =0xE6798208
   43 00000C88 E5810000        str              r0, [r1]    ; 
   44 00000C8C         
  609 00000C8C         ;; test 0427    MYWRITE   0xE6798208,0x0e8401d4; MRW ch0
                        rk0 01:43 DeviceFeature1(010, 011(nWR=30,BL8))
  610 00000C8C                 MYWRITE          0xE6798208,0x0e840154 ; MRW ch0
                                                             rk0 01:43 DeviceFe
                                                            ature1(010, 011(nWR
                                                            =30,BL8))
   41 00000C8C E59F02CC        ldr              r0, =0x0e840154



ARM Macro Assembler    Page 36 


   42 00000C90 E59F14A8        ldr              r1, =0xE6798208
   43 00000C94 E5810000        str              r0, [r1]    ; 
   44 00000C98         
  611 00000C98                 MYWRITE          0xE6798208,0x0e84022e ; MRW ch0
                                                             rk0 02:24 DeviceFe
                                                            ature2(0,0,1,1010(W
                                                            LSetA,RL32,WL14))
   41 00000C98 E59F02C4        ldr              r0, =0x0e84022e
   42 00000C9C E59F149C        ldr              r1, =0xE6798208
   43 00000CA0 E5810000        str              r0, [r1]    ; 
   44 00000CA4         
  612 00000CA4         
  613 00000CA4                 MYWRITE          0xE6798208,0x0d84004F ;     MPC
                                                             chA rkA 4F (ZQCAL 
                                                            start)
   41 00000CA4 E59F02BC        ldr              r0, =0x0d84004F
   42 00000CA8 E59F1490        ldr              r1, =0xE6798208
   43 00000CAC E5810000        str              r0, [r1]    ; 
   44 00000CB0         
  614 00000CB0                 MYWRITE          0xE6798208,0x0d840051 ;     MPC
                                                             chA rkA 51 (ZQCAL 
                                                            latch)
   41 00000CB0 E59F02B4        ldr              r0, =0x0d840051
   42 00000CB4 E59F1484        ldr              r1, =0xE6798208
   43 00000CB8 E5810000        str              r0, [r1]    ; 
   44 00000CBC         
  615 00000CBC         
  616 00000CBC         ;
  617 00000CBC                 MYWRITE          0xE6798804,0x70000100 
                                                            ;dbbus0cnf1
   41 00000CBC E59F02AC        ldr              r0, =0x70000100
   42 00000CC0 E59F147C        ldr              r1, =0xE6798804
   43 00000CC4 E5810000        str              r0, [r1]    ; 
   44 00000CC8         
  618 00000CC8                 MYWRITE          0xE6798800,0x18010001 
                                                            ;dbbus0cnf
   41 00000CC8 E59F02A8        ldr              r0, =0x18010001
   42 00000CCC E59F1474        ldr              r1, =0xE6798800
   43 00000CD0 E5810000        str              r0, [r1]    ; 
   44 00000CD4         
  619 00000CD4         ;;   MYWRITE   0xE6798410,0x000000000;dbrfcnf0 refthf=0 
                       This parameter is obsolete, no real effect.
  620 00000CD4                 MYWRITE          0xE6798414,0x00081860 ;dbrfcnf1
                                                             refpmax=8 refint=6
                                                            240
   41 00000CD4 E59F02A4        ldr              r0, =0x00081860
   42 00000CD8 E59F146C        ldr              r1, =0xE6798414
   43 00000CDC E5810000        str              r0, [r1]    ; 
   44 00000CE0         
  621 00000CE0                 MYWRITE          0xE6798418,0x00010000 ;dbrfcnf2
                                                             refpmin=1 refints=
                                                            0
   41 00000CE0 E3A00801        ldr              r0, =0x00010000
   42 00000CE4 E59F1464        ldr              r1, =0xE6798418
   43 00000CE8 E5810000        str              r0, [r1]    ; 
   44 00000CEC         
  622 00000CEC                 MYWRITE          0xE6798204,0x00000001 ;dbrfen
   41 00000CEC E3A00001        ldr              r0, =0x00000001
   42 00000CF0 E59F145C        ldr              r1, =0xE6798204



ARM Macro Assembler    Page 37 


   43 00000CF4 E5810000        str              r0, [r1]    ; 
   44 00000CF8         
  623 00000CF8         ;; PHY reg patch 
  624 00000CF8         ;   MYWRITE   0xE6798620,0x0000A55A; Unlock 
  625 00000CF8         ;      MYWRITE   0xE6798624,0x0000042A; 
  626 00000CF8         ;      MYWRITE   0xE6798628,0x01000005;   Original = 0x0
                       0000005; add write_path_lat_0 0 -> 1
  627 00000CF8         ;      MYWRITE   0xE6798624,0x00000408; 
  628 00000CF8         ;      MYWRITE   0xE6798628,0x31516100;   Original = 0x3
                       1514100; adjust PHY_DQ_OE TIMING start =1/2 tck , end 2t
                       ck -> end 3tck 
  629 00000CF8         ;      MYWRITE   0xE6798624,0x00000488; 
  630 00000CF8         ;      MYWRITE   0xE6798628,0x31516100;   Original = 0x3
                       1514100; adjust PHY_DQ_OE TIMING start =1/2 tck , end 2t
                       ck -> end 3tck 
  631 00000CF8         ;      MYWRITE   0xE6798624,0x00000508; 
  632 00000CF8         ;      MYWRITE   0xE6798628,0x31516100;   Original = 0x3
                       1514100; adjust PHY_DQ_OE TIMING start =1/2 tck , end 2t
                       ck -> end 3tck 
  633 00000CF8         ;      MYWRITE   0xE6798624,0x00000588; 
  634 00000CF8         ;      MYWRITE   0xE6798628,0x31516100;   Original = 0x3
                       1514100; adjust PHY_DQ_OE TIMING start =1/2 tck , end 2t
                       ck -> end 3tck 
  635 00000CF8         ;      MYWRITE   0xE6798624,0x0000040a; 
  636 00000CF8         ;      MYWRITE   0xE6798628,0x01315061; Original = 0x013
                       15041; adjust PHY_DQS_OE TIMING start =1/2 tck , end 2tc
                       k -> end 3tck 
  637 00000CF8         ;      MYWRITE   0xE6798624,0x0000048a; 
  638 00000CF8         ;      MYWRITE   0xE6798628,0x01315061; Original = 0x013
                       15041; adjust PHY_DQS_OE TIMING start =1/2 tck , end 2tc
                       k -> end 3tck 
  639 00000CF8         ;      MYWRITE   0xE6798624,0x0000050a; 
  640 00000CF8         ;      MYWRITE   0xE6798628,0x01315061; Original = 0x013
                       15041; adjust PHY_DQS_OE TIMING start =1/2 tck , end 2tc
                       k -> end 3tck 
  641 00000CF8         ;      MYWRITE   0xE6798624,0x0000058a; 
  642 00000CF8         ;      MYWRITE   0xE6798628,0x01315061; Original = 0x013
                       15041; adjust PHY_DQS_OE TIMING start =1/2 tck , end 2tc
                       k -> end 3tck 
  643 00000CF8         
  644 00000CF8                 MYWRITE          0xE6798620,0x0000A55A ; Unlock 
                                                            
   41 00000CF8 E30A055A        ldr              r0, =0x0000A55A
   42 00000CFC E59F1454        ldr              r1, =0xE6798620
   43 00000D00 E5810000        str              r0, [r1]    ; 
   44 00000D04         
  645 00000D04                 MYWRITE          0xE6798660,0x0000A55A ; Unlock 
                                                            
   41 00000D04 E30A055A        ldr              r0, =0x0000A55A
   42 00000D08 E59F144C        ldr              r1, =0xE6798660
   43 00000D0C E5810000        str              r0, [r1]    ; 
   44 00000D10         
  646 00000D10                 MYWRITE          0xE67986a0,0x0000A55A ; Unlock 
                                                            
   41 00000D10 E30A055A        ldr              r0, =0x0000A55A
   42 00000D14 E59F1444        ldr              r1, =0xE67986a0
   43 00000D18 E5810000        str              r0, [r1]    ; 
   44 00000D1C         
  647 00000D1C                 MYWRITE          0xE67986e0,0x0000A55A ; Unlock 



ARM Macro Assembler    Page 38 


                                                            
   41 00000D1C E30A055A        ldr              r0, =0x0000A55A
   42 00000D20 E59F143C        ldr              r1, =0xE67986e0
   43 00000D24 E5810000        str              r0, [r1]    ; 
   44 00000D28         
  648 00000D28         ;;   PHYWRITE  0x0000061f , 0x00000355;   Original = #H'
                       00030055; Change phy_adrY_clk_wr_slave_delay 300->3 (hal
                       f_cycle_shift)
  649 00000D28         ;;   PHYWRITE  0x00000620 , 0x00030003;   Original = #H'
                       03000300; Change phy_adrY_clk_wr_slave_delay 300->3 (hal
                       f_cycle_shift)
  650 00000D28         ;;   PHYWRITE  0x00000621 , 0x00030003;   Original = #H'
                       03000300; Change phy_adrY_clk_wr_slave_delay 300->3 (hal
                       f_cycle_shift)
  651 00000D28         ;;   PHYWRITE  0x00000622 , 0x00000003;   Original = #H'
                       00000300; Change phy_adrY_clk_wr_slave_delay 300->3 (hal
                       f_cycle_shift)
  652 00000D28         ;;   PHYWRITE  0x0000069d , 0x00000300;   Original = #H'
                       03000300; Change phy_adrY_clk_wr_slave_delay 300->3 (hal
                       f_cycle_shift)
  653 00000D28         ;;   PHYWRITE  0x0000069e , 0x00030003;   Original = #H'
                       03000300; Change phy_adrY_clk_wr_slave_delay 300->3 (hal
                       f_cycle_shift)
  654 00000D28         ;;   PHYWRITE  0x0000069f , 0x00000003;   Original = #H'
                       00000300; Change phy_adrY_clk_wr_slave_delay 300->3 (hal
                       f_cycle_shift)
  655 00000D28         
  656 00000D28                 MYWRITE          0xE6798200,0x00000001 ;dbacen
   41 00000D28 E3A00001        ldr              r0, =0x00000001
   42 00000D2C E59F1434        ldr              r1, =0xE6798200
   43 00000D30 E5810000        str              r0, [r1]    ; 
   44 00000D34         
  657 00000D34         ;;        .pool
  658 00000D34         
  659 00000D34                 MYWRITE          0xE67F0024,0x00000001 ; ; V3U D
                                                            N2 (test mode)
   41 00000D34 E3A00001        ldr              r0, =0x00000001
   42 00000D38 E59F1264        ldr              r1, =0xE67F0024
   43 00000D3C E5810000        str              r0, [r1]    ; 
   44 00000D40         
  660 00000D40         ;   MYWRITE   0xE67F0054,0x00010000;
  661 00000D40         ;   MYWRITE   0xE67F0018,0x00000001;
  662 00000D40                 MYWRITE          0xE67F0018,0x00000000 ; ; V3U D
                                                            N2 (test mode)
   41 00000D40 E3A00000        ldr              r0, =0x00000000
   42 00000D44 E59F125C        ldr              r1, =0xE67F0018
   43 00000D48 E5810000        str              r0, [r1]    ; 
   44 00000D4C         
  663 00000D4C         
  664 00000D4C EA000106        B                SKIP_DBSCINIT
  665 00000D50 00000000 
              00000000 
              00000000 
              E6300000 
              00000000 
              00000000 
              E6152E10 
              E6150000 
              E6152D10 



ARM Macro Assembler    Page 39 


              E6790100 
              E6790108 
              E6790020 
              E6790024 
              0E030A01 
              E6790030 
              E6790070 
              E6790034 
              E6790074 
              E6790040 
              E6790080 
              E6790044 
              E6790084 
              E6790050 
              E6790090 
              E6790054 
              E6790094 
              E6790060 
              E67900A0 
              E6790064 
              E67900A4 
              E6790104 
              E6790010 
              E6790300 
              E6790304 
              E679030C 
              002D0027 
              E6790310 
              E6790314 
              E6790318 
              00100010 
              E679031C 
              E6790320 
              E6790324 
              E6790328 
              E679032C 
              00310031 
              E6790330 
              E6790334 
              00130013 
              E6790338 
              00200010 
              E679033C 
              0D400A0E 
              E6790340 
              081E0000 
              E6790344 
              01290129 
              E6790350 
              00080008 
              E6790354 
              08550040 
              E6790358 
              E679035C 
              E6790400 
              E6790404 
              E6790438 
              E679043C 
              E6790440 



ARM Macro Assembler    Page 40 


              E6790444 
              00104214 
              E6790904 
              E6790908 
              E679090C 
              000F0037 
              E6791000 
              E6791004 
              E6791010 
              F7311111 
              E6791020 
              E6791024 
              E6791030 
              E6791034 
              E6791038 
              E679103C 
              E6791070 
              E6791074 
              E6791078 
              E679107C 
              E67910C0 
              E67910C4 
              E67910C8 
              E67910CC 
              E6791100 
              E6791104 
              E6791108 
              E679110C 
              E6791110 
              E6791114 
              E6791118 
              E679111C 
              E6791120 
              E6791124 
              E6791128 
              E679112C 
              220E110A 
              E6791700 
              0B0D0A0C 
              E6791708 
              111F1FFF 
              E679170C 
              E6790000 
              E6790004 
              E6790008 
              E679000C 
              E6790014 
              E6790604 
              E6790644 
              E6790684 
              E67906C4 
              E679061C 
              E679065C 
              E679069C 
              E67906DC 
              E6790600 
              E6790640 
              E6790680 
              E67906C0 



ARM Macro Assembler    Page 41 


              08840000 
              E6790208 
              08840001 
              01840001 
              0E840AFF 
              0E840154 
              0E84022E 
              0D84004F 
              0D840051 
              70000100 
              E6790804 
              18010001 
              E6790800 
              00081860 
              E6790414 
              E6790418 
              E6790204 
              E6790620 
              E6790660 
              E67906A0 
              E67906E0 
              E6790200 
              E67F0024 
              E67F0018 
              E6798100 
              E6798108 
              E6798020 
              E6798024 
              E6798030 
              E6798070 
              E6798034 
              E6798074 
              E6798040 
              E6798080 
              E6798044 
              E6798084 
              E6798050 
              E6798090 
              E6798054 
              E6798094 
              E6798060 
              E67980A0 
              E6798064 
              E67980A4 
              E6798104 
              E6798010 
              E6798300 
              E6798304 
              E679830C 
              E6798310 
              E6798314 
              E6798318 
              E679831C 
              E6798320 
              E6798324 
              E6798328 
              E679832C 
              E6798330 
              E6798334 



ARM Macro Assembler    Page 42 


              E6798338 
              E679833C 
              E6798340 
              E6798344 
              E6798350 
              E6798354 
              E6798358 
              E679835C 
              E6798400 
              E6798404 
              E6798438 
              E679843C 
              E6798440 
              E6798444 
              E6798904 
              E6798908 
              E679890C 
              E6799000 
              E6799004 
              E6799010 
              E6799020 
              E6799024 
              E6799030 
              E6799034 
              E6799038 
              E679903C 
              E6799070 
              E6799074 
              E6799078 
              E679907C 
              E67990C0 
              E67990C4 
              E67990C8 
              E67990CC 
              E6799100 
              E6799104 
              E6799108 
              E679910C 
              E6799110 
              E6799114 
              E6799118 
              E679911C 
              E6799120 
              E6799124 
              E6799128 
              E679912C 
              E6799700 
              E6799708 
              E679970C 
              E6798000 
              E6798004 
              E6798008 
              E679800C 
              E6798014 
              E6798604 
              E6798644 
              E6798684 
              E67986C4 
              E679861C 



ARM Macro Assembler    Page 43 


              E679865C 
              E679869C 
              E67986DC 
              E6798600 
              E6798640 
              E6798680 
              E67986C0 
              E6798208 
              E6798804 
              E6798800 
              E6798414 
              E6798418 
              E6798204 
              E6798620 
              E6798660 
              E67986A0 
              E67986E0 
              E6798200         LTORG
  666 0000116C         SKIP_DBSCINIT
  667 0000116C         ;;        .pool
  668 0000116C         
  669 0000116C                 END
  136 0000116C         ; Give the control to the C library
  137 0000116C E59F0000        ldr              r0, = __main
  138 00001170 E1A0F000        mov              pc, r0
  139 00001174         __ddr_init_end
  140 00001174         
  141 00001174                 ELSE
  146                          ENDIF
  147 00001174                 ENDIF
  148 00001174         
  149 00001174                 end
              00000000 
Command Line: --cpu=Cortex-R52 -m -I/design01/rcarv3ufed_master/common_rvc/rcar
v3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check_common -I/design01/rcarv3ufe
d_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include --predefine=
"__AARCH32 SETL {TRUE}" --predefine="__USE_DDR SETL {TRUE}" --list=startup_cr52
.list /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RT
L/ct/include/rcar_v3u/startup/startup_cr52.s
