Analysis & Synthesis report for exp_five_clock
Sun Oct 11 23:51:49 2020
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod15
 11. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod6
 12. Parameter Settings for Inferred Entity Instance: lpm_divide:Div5
 13. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod9
 14. Parameter Settings for Inferred Entity Instance: lpm_divide:Div13
 15. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod18
 16. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod12
 17. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 18. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 19. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3
 20. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod21
 21. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod24
 22. Parameter Settings for Inferred Entity Instance: lpm_divide:Div21
 23. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod27
 24. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod38
 25. Parameter Settings for Inferred Entity Instance: lpm_divide:Div33
 26. Parameter Settings for Inferred Entity Instance: lpm_divide:Div26
 27. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod41
 28. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod50
 29. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod44
 30. Parameter Settings for Inferred Entity Instance: lpm_divide:Div38
 31. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod47
 32. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod32
 33. Parameter Settings for Inferred Entity Instance: lpm_divide:Div28
 34. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod35
 35. Parameter Settings for Inferred Entity Instance: lpm_divide:Div7
 36. Parameter Settings for Inferred Entity Instance: lpm_divide:Div15
 37. Parameter Settings for Inferred Entity Instance: lpm_divide:Div10
 38. Parameter Settings for Inferred Entity Instance: lpm_divide:Div2
 39. Parameter Settings for Inferred Entity Instance: lpm_divide:Div18
 40. Parameter Settings for Inferred Entity Instance: lpm_divide:Div23
 41. Parameter Settings for Inferred Entity Instance: lpm_divide:Div35
 42. Parameter Settings for Inferred Entity Instance: lpm_divide:Div43
 43. Parameter Settings for Inferred Entity Instance: lpm_divide:Div40
 44. Parameter Settings for Inferred Entity Instance: lpm_divide:Div30
 45. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod16
 46. Parameter Settings for Inferred Entity Instance: lpm_divide:Div14
 47. Parameter Settings for Inferred Entity Instance: lpm_divide:Div16
 48. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod7
 49. Parameter Settings for Inferred Entity Instance: lpm_divide:Div6
 50. Parameter Settings for Inferred Entity Instance: lpm_divide:Div8
 51. Parameter Settings for Inferred Entity Instance: lpm_divide:Div11
 52. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 53. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 54. Parameter Settings for Inferred Entity Instance: lpm_divide:Div3
 55. Parameter Settings for Inferred Entity Instance: lpm_divide:Div19
 56. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod25
 57. Parameter Settings for Inferred Entity Instance: lpm_divide:Div22
 58. Parameter Settings for Inferred Entity Instance: lpm_divide:Div24
 59. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod30
 60. Parameter Settings for Inferred Entity Instance: lpm_divide:Div27
 61. Parameter Settings for Inferred Entity Instance: lpm_divide:Div44
 62. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod39
 63. Parameter Settings for Inferred Entity Instance: lpm_divide:Div34
 64. Parameter Settings for Inferred Entity Instance: lpm_divide:Div36
 65. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod45
 66. Parameter Settings for Inferred Entity Instance: lpm_divide:Div39
 67. Parameter Settings for Inferred Entity Instance: lpm_divide:Div41
 68. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod33
 69. Parameter Settings for Inferred Entity Instance: lpm_divide:Div29
 70. Parameter Settings for Inferred Entity Instance: lpm_divide:Div31
 71. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod19
 72. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod10
 73. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod13
 74. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod4
 75. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod22
 76. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod28
 77. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod51
 78. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod42
 79. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod48
 80. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod36
 81. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod8
 82. Parameter Settings for Inferred Entity Instance: lpm_divide:Div9
 83. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod17
 84. Parameter Settings for Inferred Entity Instance: lpm_divide:Div17
 85. Parameter Settings for Inferred Entity Instance: lpm_divide:Div12
 86. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2
 87. Parameter Settings for Inferred Entity Instance: lpm_divide:Div4
 88. Parameter Settings for Inferred Entity Instance: lpm_divide:Div20
 89. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod26
 90. Parameter Settings for Inferred Entity Instance: lpm_divide:Div25
 91. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod40
 92. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod31
 93. Parameter Settings for Inferred Entity Instance: lpm_divide:Div37
 94. Parameter Settings for Inferred Entity Instance: lpm_divide:Div45
 95. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod46
 96. Parameter Settings for Inferred Entity Instance: lpm_divide:Div42
 97. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod34
 98. Parameter Settings for Inferred Entity Instance: lpm_divide:Div32
 99. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod11
100. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod20
101. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod14
102. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod5
103. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod23
104. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod29
105. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod43
106. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod52
107. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod49
108. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod37
109. Post-Synthesis Netlist Statistics for Top Partition
110. Elapsed Time Per Partition
111. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Oct 11 23:51:49 2020       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; exp_five_clock                              ;
; Top-level Entity Name           ; exp_five_clock                              ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 139                                         ;
; Total pins                      ; 55                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; exp_five_clock     ; exp_five_clock     ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                   ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------+---------+
; exp_five_clock.v                 ; yes             ; User Verilog HDL File        ; D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v           ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/aglobal171.inc      ;         ;
; db/lpm_divide_d5m.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/ShuDian_Buildings/exp_five_clock/db/lpm_divide_d5m.tdf      ;         ;
; db/sign_div_unsign_gnh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/ShuDian_Buildings/exp_five_clock/db/sign_div_unsign_gnh.tdf ;         ;
; db/alt_u_div_63f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/ShuDian_Buildings/exp_five_clock/db/alt_u_div_63f.tdf       ;         ;
; db/lpm_divide_4dm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/ShuDian_Buildings/exp_five_clock/db/lpm_divide_4dm.tdf      ;         ;
; db/sign_div_unsign_anh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/ShuDian_Buildings/exp_five_clock/db/sign_div_unsign_anh.tdf ;         ;
; db/alt_u_div_q2f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/ShuDian_Buildings/exp_five_clock/db/alt_u_div_q2f.tdf       ;         ;
; db/lpm_divide_62m.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/ShuDian_Buildings/exp_five_clock/db/lpm_divide_62m.tdf      ;         ;
; db/sign_div_unsign_9kh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/ShuDian_Buildings/exp_five_clock/db/sign_div_unsign_9kh.tdf ;         ;
; db/alt_u_div_ose.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/ShuDian_Buildings/exp_five_clock/db/alt_u_div_ose.tdf       ;         ;
; db/lpm_divide_3am.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/ShuDian_Buildings/exp_five_clock/db/lpm_divide_3am.tdf      ;         ;
; db/lpm_divide_75m.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/ShuDian_Buildings/exp_five_clock/db/lpm_divide_75m.tdf      ;         ;
; db/lpm_divide_ibm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/ShuDian_Buildings/exp_five_clock/db/lpm_divide_ibm.tdf      ;         ;
; db/sign_div_unsign_olh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/ShuDian_Buildings/exp_five_clock/db/sign_div_unsign_olh.tdf ;         ;
; db/alt_u_div_mve.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/ShuDian_Buildings/exp_five_clock/db/alt_u_div_mve.tdf       ;         ;
; db/lpm_divide_q3m.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/ShuDian_Buildings/exp_five_clock/db/lpm_divide_q3m.tdf      ;         ;
; db/sign_div_unsign_tlh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/ShuDian_Buildings/exp_five_clock/db/sign_div_unsign_tlh.tdf ;         ;
; db/alt_u_div_00f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/ShuDian_Buildings/exp_five_clock/db/alt_u_div_00f.tdf       ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimate of Logic utilization (ALMs needed) ; 4211   ;
;                                             ;        ;
; Combinational ALUT usage for logic          ; 8245   ;
;     -- 7 input functions                    ; 7      ;
;     -- 6 input functions                    ; 169    ;
;     -- 5 input functions                    ; 179    ;
;     -- 4 input functions                    ; 1952   ;
;     -- <=3 input functions                  ; 5938   ;
;                                             ;        ;
; Dedicated logic registers                   ; 139    ;
;                                             ;        ;
; I/O pins                                    ; 55     ;
;                                             ;        ;
; Total DSP Blocks                            ; 0      ;
;                                             ;        ;
; Maximum fan-out node                        ; clk_1s ;
; Maximum fan-out                             ; 114    ;
; Total fan-out                               ; 26111  ;
; Average fan-out                             ; 3.07   ;
+---------------------------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                     ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node             ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                              ; Entity Name         ; Library Name ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |exp_five_clock                        ; 8245 (653)          ; 139 (139)                 ; 0                 ; 0          ; 55   ; 0            ; |exp_five_clock                                                                                                  ; exp_five_clock      ; work         ;
;    |lpm_divide:Div0|                   ; 158 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div0                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_4dm:auto_generated|  ; 158 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div0|lpm_divide_4dm:auto_generated                                                    ; lpm_divide_4dm      ; work         ;
;          |sign_div_unsign_anh:divider| ; 158 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div0|lpm_divide_4dm:auto_generated|sign_div_unsign_anh:divider                        ; sign_div_unsign_anh ; work         ;
;             |alt_u_div_q2f:divider|    ; 158 (158)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div0|lpm_divide_4dm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_q2f:divider  ; alt_u_div_q2f       ; work         ;
;    |lpm_divide:Div10|                  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div10                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_3am:auto_generated|  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div10|lpm_divide_3am:auto_generated                                                   ; lpm_divide_3am      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div10|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div10|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Div11|                  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div11                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_3am:auto_generated|  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div11|lpm_divide_3am:auto_generated                                                   ; lpm_divide_3am      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div11|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div11|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Div12|                  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div12                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_3am:auto_generated|  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div12|lpm_divide_3am:auto_generated                                                   ; lpm_divide_3am      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div12|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div12|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Div13|                  ; 158 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div13                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_4dm:auto_generated|  ; 158 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div13|lpm_divide_4dm:auto_generated                                                   ; lpm_divide_4dm      ; work         ;
;          |sign_div_unsign_anh:divider| ; 158 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div13|lpm_divide_4dm:auto_generated|sign_div_unsign_anh:divider                       ; sign_div_unsign_anh ; work         ;
;             |alt_u_div_q2f:divider|    ; 158 (158)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div13|lpm_divide_4dm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_q2f:divider ; alt_u_div_q2f       ; work         ;
;    |lpm_divide:Div14|                  ; 99 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div14                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_ibm:auto_generated|  ; 99 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div14|lpm_divide_ibm:auto_generated                                                   ; lpm_divide_ibm      ; work         ;
;          |sign_div_unsign_olh:divider| ; 99 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div14|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider                       ; sign_div_unsign_olh ; work         ;
;             |alt_u_div_mve:divider|    ; 99 (99)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div14|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider ; alt_u_div_mve       ; work         ;
;    |lpm_divide:Div15|                  ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div15                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_3am:auto_generated|  ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div15|lpm_divide_3am:auto_generated                                                   ; lpm_divide_3am      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div15|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div15|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Div16|                  ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div16                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_3am:auto_generated|  ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div16|lpm_divide_3am:auto_generated                                                   ; lpm_divide_3am      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div16|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div16|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Div17|                  ; 25 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div17                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_3am:auto_generated|  ; 25 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div17|lpm_divide_3am:auto_generated                                                   ; lpm_divide_3am      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 25 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div17|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div17|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Div18|                  ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div18                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_3am:auto_generated|  ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div18|lpm_divide_3am:auto_generated                                                   ; lpm_divide_3am      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div18|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div18|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Div19|                  ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div19                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_3am:auto_generated|  ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div19|lpm_divide_3am:auto_generated                                                   ; lpm_divide_3am      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div19|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div19|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Div1|                   ; 99 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div1                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_ibm:auto_generated|  ; 99 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div1|lpm_divide_ibm:auto_generated                                                    ; lpm_divide_ibm      ; work         ;
;          |sign_div_unsign_olh:divider| ; 99 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div1|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider                        ; sign_div_unsign_olh ; work         ;
;             |alt_u_div_mve:divider|    ; 99 (99)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div1|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider  ; alt_u_div_mve       ; work         ;
;    |lpm_divide:Div20|                  ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div20                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_3am:auto_generated|  ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div20|lpm_divide_3am:auto_generated                                                   ; lpm_divide_3am      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div20|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div20|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Div21|                  ; 158 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div21                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_4dm:auto_generated|  ; 158 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div21|lpm_divide_4dm:auto_generated                                                   ; lpm_divide_4dm      ; work         ;
;          |sign_div_unsign_anh:divider| ; 158 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div21|lpm_divide_4dm:auto_generated|sign_div_unsign_anh:divider                       ; sign_div_unsign_anh ; work         ;
;             |alt_u_div_q2f:divider|    ; 158 (158)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div21|lpm_divide_4dm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_q2f:divider ; alt_u_div_q2f       ; work         ;
;    |lpm_divide:Div22|                  ; 99 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div22                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_ibm:auto_generated|  ; 99 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div22|lpm_divide_ibm:auto_generated                                                   ; lpm_divide_ibm      ; work         ;
;          |sign_div_unsign_olh:divider| ; 99 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div22|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider                       ; sign_div_unsign_olh ; work         ;
;             |alt_u_div_mve:divider|    ; 99 (99)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div22|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider ; alt_u_div_mve       ; work         ;
;    |lpm_divide:Div23|                  ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div23                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_3am:auto_generated|  ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div23|lpm_divide_3am:auto_generated                                                   ; lpm_divide_3am      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div23|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div23|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Div24|                  ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div24                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_3am:auto_generated|  ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div24|lpm_divide_3am:auto_generated                                                   ; lpm_divide_3am      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div24|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div24|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Div25|                  ; 25 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div25                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_3am:auto_generated|  ; 25 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div25|lpm_divide_3am:auto_generated                                                   ; lpm_divide_3am      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 25 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div25|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div25|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Div26|                  ; 164 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div26                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_4dm:auto_generated|  ; 164 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div26|lpm_divide_4dm:auto_generated                                                   ; lpm_divide_4dm      ; work         ;
;          |sign_div_unsign_anh:divider| ; 164 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div26|lpm_divide_4dm:auto_generated|sign_div_unsign_anh:divider                       ; sign_div_unsign_anh ; work         ;
;             |alt_u_div_q2f:divider|    ; 164 (164)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div26|lpm_divide_4dm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_q2f:divider ; alt_u_div_q2f       ; work         ;
;    |lpm_divide:Div27|                  ; 99 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div27                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_ibm:auto_generated|  ; 99 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div27|lpm_divide_ibm:auto_generated                                                   ; lpm_divide_ibm      ; work         ;
;          |sign_div_unsign_olh:divider| ; 99 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div27|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider                       ; sign_div_unsign_olh ; work         ;
;             |alt_u_div_mve:divider|    ; 99 (99)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div27|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider ; alt_u_div_mve       ; work         ;
;    |lpm_divide:Div28|                  ; 158 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div28                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_4dm:auto_generated|  ; 158 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div28|lpm_divide_4dm:auto_generated                                                   ; lpm_divide_4dm      ; work         ;
;          |sign_div_unsign_anh:divider| ; 158 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div28|lpm_divide_4dm:auto_generated|sign_div_unsign_anh:divider                       ; sign_div_unsign_anh ; work         ;
;             |alt_u_div_q2f:divider|    ; 158 (158)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div28|lpm_divide_4dm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_q2f:divider ; alt_u_div_q2f       ; work         ;
;    |lpm_divide:Div29|                  ; 99 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div29                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_ibm:auto_generated|  ; 99 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div29|lpm_divide_ibm:auto_generated                                                   ; lpm_divide_ibm      ; work         ;
;          |sign_div_unsign_olh:divider| ; 99 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div29|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider                       ; sign_div_unsign_olh ; work         ;
;             |alt_u_div_mve:divider|    ; 99 (99)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div29|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider ; alt_u_div_mve       ; work         ;
;    |lpm_divide:Div2|                   ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div2                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_3am:auto_generated|  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div2|lpm_divide_3am:auto_generated                                                    ; lpm_divide_3am      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div2|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider                        ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div2|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider  ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Div30|                  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div30                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_3am:auto_generated|  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div30|lpm_divide_3am:auto_generated                                                   ; lpm_divide_3am      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div30|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div30|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Div31|                  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div31                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_3am:auto_generated|  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div31|lpm_divide_3am:auto_generated                                                   ; lpm_divide_3am      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div31|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div31|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Div32|                  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div32                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_3am:auto_generated|  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div32|lpm_divide_3am:auto_generated                                                   ; lpm_divide_3am      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div32|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div32|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Div33|                  ; 158 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div33                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_4dm:auto_generated|  ; 158 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div33|lpm_divide_4dm:auto_generated                                                   ; lpm_divide_4dm      ; work         ;
;          |sign_div_unsign_anh:divider| ; 158 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div33|lpm_divide_4dm:auto_generated|sign_div_unsign_anh:divider                       ; sign_div_unsign_anh ; work         ;
;             |alt_u_div_q2f:divider|    ; 158 (158)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div33|lpm_divide_4dm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_q2f:divider ; alt_u_div_q2f       ; work         ;
;    |lpm_divide:Div34|                  ; 99 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div34                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_ibm:auto_generated|  ; 99 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div34|lpm_divide_ibm:auto_generated                                                   ; lpm_divide_ibm      ; work         ;
;          |sign_div_unsign_olh:divider| ; 99 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div34|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider                       ; sign_div_unsign_olh ; work         ;
;             |alt_u_div_mve:divider|    ; 99 (99)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div34|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider ; alt_u_div_mve       ; work         ;
;    |lpm_divide:Div35|                  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div35                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_3am:auto_generated|  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div35|lpm_divide_3am:auto_generated                                                   ; lpm_divide_3am      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div35|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div35|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Div36|                  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div36                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_3am:auto_generated|  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div36|lpm_divide_3am:auto_generated                                                   ; lpm_divide_3am      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div36|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div36|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Div37|                  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div37                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_3am:auto_generated|  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div37|lpm_divide_3am:auto_generated                                                   ; lpm_divide_3am      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div37|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div37|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Div38|                  ; 158 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div38                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_4dm:auto_generated|  ; 158 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div38|lpm_divide_4dm:auto_generated                                                   ; lpm_divide_4dm      ; work         ;
;          |sign_div_unsign_anh:divider| ; 158 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div38|lpm_divide_4dm:auto_generated|sign_div_unsign_anh:divider                       ; sign_div_unsign_anh ; work         ;
;             |alt_u_div_q2f:divider|    ; 158 (158)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div38|lpm_divide_4dm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_q2f:divider ; alt_u_div_q2f       ; work         ;
;    |lpm_divide:Div39|                  ; 99 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div39                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_ibm:auto_generated|  ; 99 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div39|lpm_divide_ibm:auto_generated                                                   ; lpm_divide_ibm      ; work         ;
;          |sign_div_unsign_olh:divider| ; 99 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div39|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider                       ; sign_div_unsign_olh ; work         ;
;             |alt_u_div_mve:divider|    ; 99 (99)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div39|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider ; alt_u_div_mve       ; work         ;
;    |lpm_divide:Div3|                   ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div3                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_3am:auto_generated|  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div3|lpm_divide_3am:auto_generated                                                    ; lpm_divide_3am      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div3|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider                        ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div3|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider  ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Div40|                  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div40                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_3am:auto_generated|  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div40|lpm_divide_3am:auto_generated                                                   ; lpm_divide_3am      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div40|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div40|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Div41|                  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div41                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_3am:auto_generated|  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div41|lpm_divide_3am:auto_generated                                                   ; lpm_divide_3am      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div41|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div41|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Div42|                  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div42                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_3am:auto_generated|  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div42|lpm_divide_3am:auto_generated                                                   ; lpm_divide_3am      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div42|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div42|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Div43|                  ; 25 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div43                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_3am:auto_generated|  ; 25 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div43|lpm_divide_3am:auto_generated                                                   ; lpm_divide_3am      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 25 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div43|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div43|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Div44|                  ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div44                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_3am:auto_generated|  ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div44|lpm_divide_3am:auto_generated                                                   ; lpm_divide_3am      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div44|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div44|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Div45|                  ; 25 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div45                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_3am:auto_generated|  ; 25 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div45|lpm_divide_3am:auto_generated                                                   ; lpm_divide_3am      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 25 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div45|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div45|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Div4|                   ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div4                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_3am:auto_generated|  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div4|lpm_divide_3am:auto_generated                                                    ; lpm_divide_3am      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div4|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider                        ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div4|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider  ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Div5|                   ; 158 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div5                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_4dm:auto_generated|  ; 158 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div5|lpm_divide_4dm:auto_generated                                                    ; lpm_divide_4dm      ; work         ;
;          |sign_div_unsign_anh:divider| ; 158 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div5|lpm_divide_4dm:auto_generated|sign_div_unsign_anh:divider                        ; sign_div_unsign_anh ; work         ;
;             |alt_u_div_q2f:divider|    ; 158 (158)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div5|lpm_divide_4dm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_q2f:divider  ; alt_u_div_q2f       ; work         ;
;    |lpm_divide:Div6|                   ; 99 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div6                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_ibm:auto_generated|  ; 99 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div6|lpm_divide_ibm:auto_generated                                                    ; lpm_divide_ibm      ; work         ;
;          |sign_div_unsign_olh:divider| ; 99 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div6|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider                        ; sign_div_unsign_olh ; work         ;
;             |alt_u_div_mve:divider|    ; 99 (99)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div6|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider  ; alt_u_div_mve       ; work         ;
;    |lpm_divide:Div7|                   ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div7                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_3am:auto_generated|  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div7|lpm_divide_3am:auto_generated                                                    ; lpm_divide_3am      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div7|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider                        ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div7|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider  ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Div8|                   ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div8                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_3am:auto_generated|  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div8|lpm_divide_3am:auto_generated                                                    ; lpm_divide_3am      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div8|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider                        ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div8|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider  ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Div9|                   ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div9                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_3am:auto_generated|  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div9|lpm_divide_3am:auto_generated                                                    ; lpm_divide_3am      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div9|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider                        ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Div9|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider  ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Mod0|                   ; 102 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod0                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_d5m:auto_generated|  ; 102 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod0|lpm_divide_d5m:auto_generated                                                    ; lpm_divide_d5m      ; work         ;
;          |sign_div_unsign_gnh:divider| ; 102 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod0|lpm_divide_d5m:auto_generated|sign_div_unsign_gnh:divider                        ; sign_div_unsign_gnh ; work         ;
;             |alt_u_div_63f:divider|    ; 102 (102)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod0|lpm_divide_d5m:auto_generated|sign_div_unsign_gnh:divider|alt_u_div_63f:divider  ; alt_u_div_63f       ; work         ;
;    |lpm_divide:Mod10|                  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod10                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_62m:auto_generated|  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod10|lpm_divide_62m:auto_generated                                                   ; lpm_divide_62m      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod10|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod10|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Mod11|                  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod11                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_62m:auto_generated|  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod11|lpm_divide_62m:auto_generated                                                   ; lpm_divide_62m      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod11|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod11|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Mod12|                  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod12                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_62m:auto_generated|  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod12|lpm_divide_62m:auto_generated                                                   ; lpm_divide_62m      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod12|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod12|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Mod13|                  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod13                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_62m:auto_generated|  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod13|lpm_divide_62m:auto_generated                                                   ; lpm_divide_62m      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod13|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod13|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Mod14|                  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod14                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_62m:auto_generated|  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod14|lpm_divide_62m:auto_generated                                                   ; lpm_divide_62m      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod14|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod14|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Mod15|                  ; 102 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod15                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_d5m:auto_generated|  ; 102 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod15|lpm_divide_d5m:auto_generated                                                   ; lpm_divide_d5m      ; work         ;
;          |sign_div_unsign_gnh:divider| ; 102 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod15|lpm_divide_d5m:auto_generated|sign_div_unsign_gnh:divider                       ; sign_div_unsign_gnh ; work         ;
;             |alt_u_div_63f:divider|    ; 102 (102)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod15|lpm_divide_d5m:auto_generated|sign_div_unsign_gnh:divider|alt_u_div_63f:divider ; alt_u_div_63f       ; work         ;
;    |lpm_divide:Mod16|                  ; 194 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod16                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_75m:auto_generated|  ; 194 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod16|lpm_divide_75m:auto_generated                                                   ; lpm_divide_75m      ; work         ;
;          |sign_div_unsign_anh:divider| ; 194 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod16|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider                       ; sign_div_unsign_anh ; work         ;
;             |alt_u_div_q2f:divider|    ; 194 (194)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod16|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_q2f:divider ; alt_u_div_q2f       ; work         ;
;    |lpm_divide:Mod17|                  ; 206 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod17                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_q3m:auto_generated|  ; 206 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod17|lpm_divide_q3m:auto_generated                                                   ; lpm_divide_q3m      ; work         ;
;          |sign_div_unsign_tlh:divider| ; 206 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod17|lpm_divide_q3m:auto_generated|sign_div_unsign_tlh:divider                       ; sign_div_unsign_tlh ; work         ;
;             |alt_u_div_00f:divider|    ; 206 (206)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod17|lpm_divide_q3m:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_00f:divider ; alt_u_div_00f       ; work         ;
;    |lpm_divide:Mod18|                  ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod18                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_62m:auto_generated|  ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod18|lpm_divide_62m:auto_generated                                                   ; lpm_divide_62m      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod18|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod18|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Mod19|                  ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod19                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_62m:auto_generated|  ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod19|lpm_divide_62m:auto_generated                                                   ; lpm_divide_62m      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod19|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod19|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Mod1|                   ; 194 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod1                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_75m:auto_generated|  ; 194 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod1|lpm_divide_75m:auto_generated                                                    ; lpm_divide_75m      ; work         ;
;          |sign_div_unsign_anh:divider| ; 194 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider                        ; sign_div_unsign_anh ; work         ;
;             |alt_u_div_q2f:divider|    ; 194 (194)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_q2f:divider  ; alt_u_div_q2f       ; work         ;
;    |lpm_divide:Mod20|                  ; 25 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod20                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_62m:auto_generated|  ; 25 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod20|lpm_divide_62m:auto_generated                                                   ; lpm_divide_62m      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 25 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod20|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod20|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Mod21|                  ; 31 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod21                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_62m:auto_generated|  ; 31 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod21|lpm_divide_62m:auto_generated                                                   ; lpm_divide_62m      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 31 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod21|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 31 (31)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod21|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Mod22|                  ; 31 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod22                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_62m:auto_generated|  ; 31 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod22|lpm_divide_62m:auto_generated                                                   ; lpm_divide_62m      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 31 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod22|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 31 (31)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod22|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Mod23|                  ; 31 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod23                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_62m:auto_generated|  ; 31 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod23|lpm_divide_62m:auto_generated                                                   ; lpm_divide_62m      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 31 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod23|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 31 (31)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod23|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Mod24|                  ; 116 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod24                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_d5m:auto_generated|  ; 116 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod24|lpm_divide_d5m:auto_generated                                                   ; lpm_divide_d5m      ; work         ;
;          |sign_div_unsign_gnh:divider| ; 116 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod24|lpm_divide_d5m:auto_generated|sign_div_unsign_gnh:divider                       ; sign_div_unsign_gnh ; work         ;
;             |alt_u_div_63f:divider|    ; 116 (116)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod24|lpm_divide_d5m:auto_generated|sign_div_unsign_gnh:divider|alt_u_div_63f:divider ; alt_u_div_63f       ; work         ;
;    |lpm_divide:Mod25|                  ; 194 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod25                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_75m:auto_generated|  ; 194 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod25|lpm_divide_75m:auto_generated                                                   ; lpm_divide_75m      ; work         ;
;          |sign_div_unsign_anh:divider| ; 194 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod25|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider                       ; sign_div_unsign_anh ; work         ;
;             |alt_u_div_q2f:divider|    ; 194 (194)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod25|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_q2f:divider ; alt_u_div_q2f       ; work         ;
;    |lpm_divide:Mod26|                  ; 196 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod26                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_q3m:auto_generated|  ; 196 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod26|lpm_divide_q3m:auto_generated                                                   ; lpm_divide_q3m      ; work         ;
;          |sign_div_unsign_tlh:divider| ; 196 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod26|lpm_divide_q3m:auto_generated|sign_div_unsign_tlh:divider                       ; sign_div_unsign_tlh ; work         ;
;             |alt_u_div_00f:divider|    ; 196 (196)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod26|lpm_divide_q3m:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_00f:divider ; alt_u_div_00f       ; work         ;
;    |lpm_divide:Mod27|                  ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod27                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_62m:auto_generated|  ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod27|lpm_divide_62m:auto_generated                                                   ; lpm_divide_62m      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod27|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod27|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Mod28|                  ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod28                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_62m:auto_generated|  ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod28|lpm_divide_62m:auto_generated                                                   ; lpm_divide_62m      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod28|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod28|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Mod29|                  ; 25 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod29                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_62m:auto_generated|  ; 25 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod29|lpm_divide_62m:auto_generated                                                   ; lpm_divide_62m      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 25 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod29|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod29|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Mod2|                   ; 195 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod2                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_q3m:auto_generated|  ; 195 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod2|lpm_divide_q3m:auto_generated                                                    ; lpm_divide_q3m      ; work         ;
;          |sign_div_unsign_tlh:divider| ; 195 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod2|lpm_divide_q3m:auto_generated|sign_div_unsign_tlh:divider                        ; sign_div_unsign_tlh ; work         ;
;             |alt_u_div_00f:divider|    ; 195 (195)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod2|lpm_divide_q3m:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_00f:divider  ; alt_u_div_00f       ; work         ;
;    |lpm_divide:Mod30|                  ; 200 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod30                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_75m:auto_generated|  ; 200 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod30|lpm_divide_75m:auto_generated                                                   ; lpm_divide_75m      ; work         ;
;          |sign_div_unsign_anh:divider| ; 200 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod30|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider                       ; sign_div_unsign_anh ; work         ;
;             |alt_u_div_q2f:divider|    ; 200 (200)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod30|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_q2f:divider ; alt_u_div_q2f       ; work         ;
;    |lpm_divide:Mod31|                  ; 207 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod31                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_q3m:auto_generated|  ; 207 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod31|lpm_divide_q3m:auto_generated                                                   ; lpm_divide_q3m      ; work         ;
;          |sign_div_unsign_tlh:divider| ; 207 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod31|lpm_divide_q3m:auto_generated|sign_div_unsign_tlh:divider                       ; sign_div_unsign_tlh ; work         ;
;             |alt_u_div_00f:divider|    ; 207 (207)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod31|lpm_divide_q3m:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_00f:divider ; alt_u_div_00f       ; work         ;
;    |lpm_divide:Mod32|                  ; 102 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod32                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_d5m:auto_generated|  ; 102 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod32|lpm_divide_d5m:auto_generated                                                   ; lpm_divide_d5m      ; work         ;
;          |sign_div_unsign_gnh:divider| ; 102 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod32|lpm_divide_d5m:auto_generated|sign_div_unsign_gnh:divider                       ; sign_div_unsign_gnh ; work         ;
;             |alt_u_div_63f:divider|    ; 102 (102)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod32|lpm_divide_d5m:auto_generated|sign_div_unsign_gnh:divider|alt_u_div_63f:divider ; alt_u_div_63f       ; work         ;
;    |lpm_divide:Mod33|                  ; 194 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod33                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_75m:auto_generated|  ; 194 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod33|lpm_divide_75m:auto_generated                                                   ; lpm_divide_75m      ; work         ;
;          |sign_div_unsign_anh:divider| ; 194 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod33|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider                       ; sign_div_unsign_anh ; work         ;
;             |alt_u_div_q2f:divider|    ; 194 (194)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod33|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_q2f:divider ; alt_u_div_q2f       ; work         ;
;    |lpm_divide:Mod34|                  ; 190 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod34                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_q3m:auto_generated|  ; 190 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod34|lpm_divide_q3m:auto_generated                                                   ; lpm_divide_q3m      ; work         ;
;          |sign_div_unsign_tlh:divider| ; 190 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod34|lpm_divide_q3m:auto_generated|sign_div_unsign_tlh:divider                       ; sign_div_unsign_tlh ; work         ;
;             |alt_u_div_00f:divider|    ; 190 (190)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod34|lpm_divide_q3m:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_00f:divider ; alt_u_div_00f       ; work         ;
;    |lpm_divide:Mod35|                  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod35                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_62m:auto_generated|  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod35|lpm_divide_62m:auto_generated                                                   ; lpm_divide_62m      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod35|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod35|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Mod36|                  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod36                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_62m:auto_generated|  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod36|lpm_divide_62m:auto_generated                                                   ; lpm_divide_62m      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod36|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod36|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Mod37|                  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod37                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_62m:auto_generated|  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod37|lpm_divide_62m:auto_generated                                                   ; lpm_divide_62m      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod37|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod37|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Mod38|                  ; 102 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod38                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_d5m:auto_generated|  ; 102 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod38|lpm_divide_d5m:auto_generated                                                   ; lpm_divide_d5m      ; work         ;
;          |sign_div_unsign_gnh:divider| ; 102 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod38|lpm_divide_d5m:auto_generated|sign_div_unsign_gnh:divider                       ; sign_div_unsign_gnh ; work         ;
;             |alt_u_div_63f:divider|    ; 102 (102)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod38|lpm_divide_d5m:auto_generated|sign_div_unsign_gnh:divider|alt_u_div_63f:divider ; alt_u_div_63f       ; work         ;
;    |lpm_divide:Mod39|                  ; 194 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod39                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_75m:auto_generated|  ; 194 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod39|lpm_divide_75m:auto_generated                                                   ; lpm_divide_75m      ; work         ;
;          |sign_div_unsign_anh:divider| ; 194 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod39|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider                       ; sign_div_unsign_anh ; work         ;
;             |alt_u_div_q2f:divider|    ; 194 (194)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod39|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_q2f:divider ; alt_u_div_q2f       ; work         ;
;    |lpm_divide:Mod3|                   ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod3                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_62m:auto_generated|  ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod3|lpm_divide_62m:auto_generated                                                    ; lpm_divide_62m      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod3|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                        ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod3|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider  ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Mod40|                  ; 190 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod40                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_q3m:auto_generated|  ; 190 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod40|lpm_divide_q3m:auto_generated                                                   ; lpm_divide_q3m      ; work         ;
;          |sign_div_unsign_tlh:divider| ; 190 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod40|lpm_divide_q3m:auto_generated|sign_div_unsign_tlh:divider                       ; sign_div_unsign_tlh ; work         ;
;             |alt_u_div_00f:divider|    ; 190 (190)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod40|lpm_divide_q3m:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_00f:divider ; alt_u_div_00f       ; work         ;
;    |lpm_divide:Mod41|                  ; 31 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod41                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_62m:auto_generated|  ; 31 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod41|lpm_divide_62m:auto_generated                                                   ; lpm_divide_62m      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 31 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod41|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 31 (31)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod41|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Mod42|                  ; 29 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod42                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_62m:auto_generated|  ; 29 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod42|lpm_divide_62m:auto_generated                                                   ; lpm_divide_62m      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 29 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod42|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 29 (29)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod42|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Mod43|                  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod43                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_62m:auto_generated|  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod43|lpm_divide_62m:auto_generated                                                   ; lpm_divide_62m      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod43|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod43|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Mod44|                  ; 102 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod44                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_d5m:auto_generated|  ; 102 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod44|lpm_divide_d5m:auto_generated                                                   ; lpm_divide_d5m      ; work         ;
;          |sign_div_unsign_gnh:divider| ; 102 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod44|lpm_divide_d5m:auto_generated|sign_div_unsign_gnh:divider                       ; sign_div_unsign_gnh ; work         ;
;             |alt_u_div_63f:divider|    ; 102 (102)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod44|lpm_divide_d5m:auto_generated|sign_div_unsign_gnh:divider|alt_u_div_63f:divider ; alt_u_div_63f       ; work         ;
;    |lpm_divide:Mod45|                  ; 194 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod45                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_75m:auto_generated|  ; 194 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod45|lpm_divide_75m:auto_generated                                                   ; lpm_divide_75m      ; work         ;
;          |sign_div_unsign_anh:divider| ; 194 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod45|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider                       ; sign_div_unsign_anh ; work         ;
;             |alt_u_div_q2f:divider|    ; 194 (194)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod45|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_q2f:divider ; alt_u_div_q2f       ; work         ;
;    |lpm_divide:Mod46|                  ; 190 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod46                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_q3m:auto_generated|  ; 190 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod46|lpm_divide_q3m:auto_generated                                                   ; lpm_divide_q3m      ; work         ;
;          |sign_div_unsign_tlh:divider| ; 190 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod46|lpm_divide_q3m:auto_generated|sign_div_unsign_tlh:divider                       ; sign_div_unsign_tlh ; work         ;
;             |alt_u_div_00f:divider|    ; 190 (190)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod46|lpm_divide_q3m:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_00f:divider ; alt_u_div_00f       ; work         ;
;    |lpm_divide:Mod47|                  ; 30 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod47                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_62m:auto_generated|  ; 30 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod47|lpm_divide_62m:auto_generated                                                   ; lpm_divide_62m      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 30 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod47|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod47|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Mod48|                  ; 29 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod48                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_62m:auto_generated|  ; 29 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod48|lpm_divide_62m:auto_generated                                                   ; lpm_divide_62m      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 29 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod48|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 29 (29)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod48|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Mod49|                  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod49                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_62m:auto_generated|  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod49|lpm_divide_62m:auto_generated                                                   ; lpm_divide_62m      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod49|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod49|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Mod4|                   ; 31 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod4                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_62m:auto_generated|  ; 31 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod4|lpm_divide_62m:auto_generated                                                    ; lpm_divide_62m      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 31 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod4|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                        ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 31 (31)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod4|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider  ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Mod50|                  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod50                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_62m:auto_generated|  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod50|lpm_divide_62m:auto_generated                                                   ; lpm_divide_62m      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod50|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod50|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Mod51|                  ; 29 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod51                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_62m:auto_generated|  ; 29 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod51|lpm_divide_62m:auto_generated                                                   ; lpm_divide_62m      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 29 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod51|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 29 (29)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod51|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Mod52|                  ; 25 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod52                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_62m:auto_generated|  ; 25 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod52|lpm_divide_62m:auto_generated                                                   ; lpm_divide_62m      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 25 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod52|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod52|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Mod5|                   ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod5                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_62m:auto_generated|  ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod5|lpm_divide_62m:auto_generated                                                    ; lpm_divide_62m      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod5|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                        ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod5|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider  ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Mod6|                   ; 102 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod6                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_d5m:auto_generated|  ; 102 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod6|lpm_divide_d5m:auto_generated                                                    ; lpm_divide_d5m      ; work         ;
;          |sign_div_unsign_gnh:divider| ; 102 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod6|lpm_divide_d5m:auto_generated|sign_div_unsign_gnh:divider                        ; sign_div_unsign_gnh ; work         ;
;             |alt_u_div_63f:divider|    ; 102 (102)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod6|lpm_divide_d5m:auto_generated|sign_div_unsign_gnh:divider|alt_u_div_63f:divider  ; alt_u_div_63f       ; work         ;
;    |lpm_divide:Mod7|                   ; 194 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod7                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_75m:auto_generated|  ; 194 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod7|lpm_divide_75m:auto_generated                                                    ; lpm_divide_75m      ; work         ;
;          |sign_div_unsign_anh:divider| ; 194 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod7|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider                        ; sign_div_unsign_anh ; work         ;
;             |alt_u_div_q2f:divider|    ; 194 (194)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod7|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_q2f:divider  ; alt_u_div_q2f       ; work         ;
;    |lpm_divide:Mod8|                   ; 195 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod8                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_q3m:auto_generated|  ; 195 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod8|lpm_divide_q3m:auto_generated                                                    ; lpm_divide_q3m      ; work         ;
;          |sign_div_unsign_tlh:divider| ; 195 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod8|lpm_divide_q3m:auto_generated|sign_div_unsign_tlh:divider                        ; sign_div_unsign_tlh ; work         ;
;             |alt_u_div_00f:divider|    ; 195 (195)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod8|lpm_divide_q3m:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_00f:divider  ; alt_u_div_00f       ; work         ;
;    |lpm_divide:Mod9|                   ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod9                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_62m:auto_generated|  ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod9|lpm_divide_62m:auto_generated                                                    ; lpm_divide_62m      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod9|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                        ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp_five_clock|lpm_divide:Mod9|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider  ; alt_u_div_ose       ; work         ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 139   ;
; Number of registers using Synchronous Clear  ; 60    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 111   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+
; 3:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |exp_five_clock|stoptotal[16]  ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |exp_five_clock|alarmtotal[10] ;
; 5:1                ; 17 bits   ; 51 LEs        ; 34 LEs               ; 17 LEs                 ; Yes        ; |exp_five_clock|total[16]      ;
; 16:1               ; 7 bits    ; 70 LEs        ; 49 LEs               ; 21 LEs                 ; Yes        ; |exp_five_clock|seg0h[4]~reg0  ;
; 16:1               ; 7 bits    ; 70 LEs        ; 49 LEs               ; 21 LEs                 ; Yes        ; |exp_five_clock|seg1h[1]~reg0  ;
; 16:1               ; 7 bits    ; 70 LEs        ; 49 LEs               ; 21 LEs                 ; Yes        ; |exp_five_clock|seg1m[2]~reg0  ;
; 16:1               ; 7 bits    ; 70 LEs        ; 49 LEs               ; 21 LEs                 ; Yes        ; |exp_five_clock|seg0m[5]~reg0  ;
; 16:1               ; 7 bits    ; 70 LEs        ; 49 LEs               ; 21 LEs                 ; Yes        ; |exp_five_clock|seg1s[6]~reg0  ;
; 16:1               ; 7 bits    ; 70 LEs        ; 49 LEs               ; 21 LEs                 ; Yes        ; |exp_five_clock|seg0s[3]~reg0  ;
; 12:1               ; 18 bits   ; 144 LEs       ; 108 LEs              ; 36 LEs                 ; Yes        ; |exp_five_clock|hour[4]        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |exp_five_clock|total          ;
; 15:1               ; 8 bits    ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; No         ; |exp_five_clock|hs             ;
; 15:1               ; 8 bits    ; 80 LEs        ; 72 LEs               ; 8 LEs                  ; No         ; |exp_five_clock|lh             ;
; 15:1               ; 8 bits    ; 80 LEs        ; 72 LEs               ; 8 LEs                  ; No         ; |exp_five_clock|hm             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod15 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 18             ; Untyped                 ;
; LPM_WIDTHD             ; 17             ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_d5m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod6 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 18             ; Untyped                ;
; LPM_WIDTHD             ; 17             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_d5m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div5 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                ;
; LPM_WIDTHD             ; 12             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_4dm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod9 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div13 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                 ;
; LPM_WIDTHD             ; 12             ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_4dm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod18 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod12 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 18             ; Untyped                ;
; LPM_WIDTHD             ; 17             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_d5m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                ;
; LPM_WIDTHD             ; 12             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_4dm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod21 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod24 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 18             ; Untyped                 ;
; LPM_WIDTHD             ; 17             ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_d5m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div21 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                 ;
; LPM_WIDTHD             ; 12             ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_4dm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod27 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod38 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 18             ; Untyped                 ;
; LPM_WIDTHD             ; 17             ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_d5m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div33 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                 ;
; LPM_WIDTHD             ; 12             ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_4dm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div26 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                 ;
; LPM_WIDTHD             ; 12             ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_4dm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod41 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod50 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod44 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 18             ; Untyped                 ;
; LPM_WIDTHD             ; 17             ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_d5m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div38 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                 ;
; LPM_WIDTHD             ; 12             ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_4dm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod47 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod32 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 18             ; Untyped                 ;
; LPM_WIDTHD             ; 17             ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_d5m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div28 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                 ;
; LPM_WIDTHD             ; 12             ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_4dm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod35 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div7 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_3am ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div15 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_3am ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div10 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_3am ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_3am ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div18 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_3am ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div23 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_3am ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div35 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_3am ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div43 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_3am ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div40 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_3am ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div30 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_3am ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod16 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                 ;
; LPM_WIDTHD             ; 12             ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_75m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div14 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                 ;
; LPM_WIDTHD             ; 6              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_ibm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div16 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_3am ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod7 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                ;
; LPM_WIDTHD             ; 12             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_75m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div6 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                ;
; LPM_WIDTHD             ; 6              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ibm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div8 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_3am ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div11 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_3am ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                ;
; LPM_WIDTHD             ; 12             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_75m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                ;
; LPM_WIDTHD             ; 6              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ibm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_3am ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div19 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_3am ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod25 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                 ;
; LPM_WIDTHD             ; 12             ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_75m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div22 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                 ;
; LPM_WIDTHD             ; 6              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_ibm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div24 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_3am ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod30 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                 ;
; LPM_WIDTHD             ; 12             ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_75m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div27 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                 ;
; LPM_WIDTHD             ; 6              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_ibm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div44 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_3am ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod39 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                 ;
; LPM_WIDTHD             ; 12             ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_75m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div34 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                 ;
; LPM_WIDTHD             ; 6              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_ibm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div36 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_3am ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod45 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                 ;
; LPM_WIDTHD             ; 12             ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_75m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div39 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                 ;
; LPM_WIDTHD             ; 6              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_ibm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div41 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_3am ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod33 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                 ;
; LPM_WIDTHD             ; 12             ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_75m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div29 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                 ;
; LPM_WIDTHD             ; 6              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_ibm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div31 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_3am ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod19 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod10 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod13 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod4 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod22 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod28 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod51 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod42 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod48 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod36 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod8 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                ;
; LPM_WIDTHD             ; 6              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_q3m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div9 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_3am ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod17 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                 ;
; LPM_WIDTHD             ; 6              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_q3m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div17 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_3am ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div12 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_3am ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                ;
; LPM_WIDTHD             ; 6              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_q3m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div4 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_3am ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div20 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_3am ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod26 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                 ;
; LPM_WIDTHD             ; 6              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_q3m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div25 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_3am ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod40 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                 ;
; LPM_WIDTHD             ; 6              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_q3m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod31 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                 ;
; LPM_WIDTHD             ; 6              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_q3m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div37 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_3am ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div45 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_3am ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod46 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                 ;
; LPM_WIDTHD             ; 6              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_q3m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div42 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_3am ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod34 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                 ;
; LPM_WIDTHD             ; 6              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_q3m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div32 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_3am ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod11 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod20 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod14 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod5 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod23 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod29 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod43 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod52 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod49 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod37 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 139                         ;
;     ENA               ; 76                          ;
;     ENA SCLR          ; 35                          ;
;     SCLR              ; 25                          ;
;     plain             ; 3                           ;
; arriav_lcell_comb     ; 8245                        ;
;     arith             ; 4106                        ;
;         0 data inputs ; 835                         ;
;         1 data inputs ; 327                         ;
;         2 data inputs ; 129                         ;
;         3 data inputs ; 1463                        ;
;         4 data inputs ; 1352                        ;
;     extend            ; 7                           ;
;         7 data inputs ; 7                           ;
;     normal            ; 3883                        ;
;         2 data inputs ; 2107                        ;
;         3 data inputs ; 828                         ;
;         4 data inputs ; 600                         ;
;         5 data inputs ; 179                         ;
;         6 data inputs ; 169                         ;
;     shared            ; 249                         ;
;         0 data inputs ; 28                          ;
;         1 data inputs ; 221                         ;
; boundary_port         ; 55                          ;
;                       ;                             ;
; Max LUT depth         ; 42.60                       ;
; Average LUT depth     ; 32.28                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:45     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sun Oct 11 23:50:28 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off exp_five_clock -c exp_five_clock
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file exp_five_clock.v
    Info (12023): Found entity 1: exp_five_clock File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 1
Info (12127): Elaborating entity "exp_five_clock" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(38): truncated value with size 32 to match size of target (25) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 38
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(52): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 52
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(53): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 53
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(54): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 54
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(55): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 55
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(56): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 56
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(57): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 57
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(70): truncated value with size 32 to match size of target (17) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 70
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(71): truncated value with size 32 to match size of target (6) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 71
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(72): truncated value with size 32 to match size of target (6) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 72
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(73): truncated value with size 32 to match size of target (6) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 73
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(81): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 81
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(82): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 82
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(83): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 83
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(84): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 84
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(88): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 88
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(89): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 89
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(90): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 90
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(91): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 91
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(92): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 92
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(93): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 93
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(107): truncated value with size 32 to match size of target (17) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 107
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(108): truncated value with size 32 to match size of target (6) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 108
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(109): truncated value with size 32 to match size of target (6) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 109
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(110): truncated value with size 32 to match size of target (6) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 110
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(115): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 115
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(116): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 116
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(121): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 121
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(122): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 122
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(126): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 126
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(127): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 127
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(128): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 128
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(129): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 129
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(130): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 130
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(131): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 131
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(145): truncated value with size 32 to match size of target (17) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 145
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(146): truncated value with size 32 to match size of target (6) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 146
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(147): truncated value with size 32 to match size of target (6) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 147
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(148): truncated value with size 32 to match size of target (6) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 148
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(153): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 153
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(154): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 154
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(155): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 155
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(156): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 156
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(163): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 163
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(164): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 164
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(165): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 165
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(166): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 166
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(167): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 167
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(168): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 168
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(173): truncated value with size 32 to match size of target (17) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 173
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(174): truncated value with size 32 to match size of target (6) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 174
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(175): truncated value with size 32 to match size of target (6) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 175
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(176): truncated value with size 32 to match size of target (6) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 176
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(178): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 178
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(179): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 179
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(180): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 180
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(181): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 181
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(182): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 182
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(183): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 183
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(198): truncated value with size 32 to match size of target (17) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 198
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(200): truncated value with size 32 to match size of target (6) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 200
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(201): truncated value with size 32 to match size of target (6) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 201
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(202): truncated value with size 32 to match size of target (6) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 202
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(204): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 204
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(205): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 205
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(206): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 206
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(207): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 207
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(208): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 208
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(209): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 209
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(217): truncated value with size 32 to match size of target (17) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 217
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(219): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 219
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(220): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 220
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(221): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 221
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(222): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 222
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(223): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 223
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(224): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 224
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(228): truncated value with size 32 to match size of target (17) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 228
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(229): truncated value with size 32 to match size of target (17) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 229
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(230): truncated value with size 32 to match size of target (6) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 230
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(231): truncated value with size 32 to match size of target (6) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 231
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(232): truncated value with size 32 to match size of target (6) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 232
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(234): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 234
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(235): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 235
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(236): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 236
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(237): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 237
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(238): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 238
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(239): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 239
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(245): truncated value with size 32 to match size of target (17) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 245
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(247): truncated value with size 32 to match size of target (6) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 247
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(248): truncated value with size 32 to match size of target (6) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 248
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(249): truncated value with size 32 to match size of target (6) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 249
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(262): truncated value with size 32 to match size of target (17) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 262
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(263): truncated value with size 32 to match size of target (6) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 263
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(264): truncated value with size 32 to match size of target (6) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 264
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(265): truncated value with size 32 to match size of target (6) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 265
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(273): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 273
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(274): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 274
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(275): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 275
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(276): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 276
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(280): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 280
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(281): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 281
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(282): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 282
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(283): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 283
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(284): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 284
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(285): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 285
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(299): truncated value with size 32 to match size of target (17) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 299
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(300): truncated value with size 32 to match size of target (6) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 300
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(301): truncated value with size 32 to match size of target (6) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 301
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(302): truncated value with size 32 to match size of target (6) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 302
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(307): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 307
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(308): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 308
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(313): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 313
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(314): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 314
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(318): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 318
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(319): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 319
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(320): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 320
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(321): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 321
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(322): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 322
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(323): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 323
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(337): truncated value with size 32 to match size of target (17) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 337
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(338): truncated value with size 32 to match size of target (6) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 338
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(339): truncated value with size 32 to match size of target (6) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 339
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(340): truncated value with size 32 to match size of target (6) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 340
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(345): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 345
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(346): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 346
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(347): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 347
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(348): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 348
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(355): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 355
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(356): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 356
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(357): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 357
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(358): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 358
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(359): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 359
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(360): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 360
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(381): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 381
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(382): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 382
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(383): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 383
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(384): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 384
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(385): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 385
Warning (10230): Verilog HDL assignment warning at exp_five_clock.v(386): truncated value with size 32 to match size of target (4) File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 386
Info (278001): Inferred 99 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod15" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 173
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod6" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 107
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div5" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 108
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod9" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 127
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div13" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 174
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod18" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 179
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod12" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 164
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 70
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 71
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod3" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 89
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod21" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 220
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod24" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 229
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div21" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 230
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod27" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 235
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod38" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 299
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div33" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 300
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div26" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 247
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod41" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 319
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod50" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 382
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod44" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 337
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div38" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 338
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod47" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 356
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod32" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 262
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div28" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 263
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod35" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 281
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div7" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 126
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div15" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 178
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div10" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 163
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div2" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 88
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div18" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 219
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div23" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 234
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div35" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 318
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div43" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 381
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div40" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 355
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div30" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 280
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod16" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 175
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div14" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 175
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div16" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 180
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod7" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 109
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div6" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 109
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div8" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 128
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div11" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 165
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 72
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 72
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div3" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 90
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div19" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 221
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod25" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 231
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div22" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 231
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div24" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 236
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod30" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 248
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div27" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 248
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div44" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 383
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod39" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 301
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div34" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 301
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div36" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 320
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod45" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 339
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div39" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 339
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div41" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 357
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod33" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 264
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div29" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 264
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div31" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 282
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod19" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 181
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod10" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 129
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod13" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 166
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod4" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 91
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod22" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 222
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod28" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 237
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod51" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 384
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod42" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 321
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod48" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 358
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod36" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 283
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod8" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 110
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div9" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 130
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod17" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 176
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div17" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 182
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div12" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 167
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod2" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 73
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div4" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 92
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div20" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 223
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod26" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 232
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div25" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 238
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod40" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 302
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod31" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 249
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div37" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 322
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div45" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 385
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod46" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 340
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div42" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 359
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod34" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 265
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div32" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 284
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod11" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 131
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod20" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 183
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod14" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 168
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod5" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 93
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod23" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 224
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod29" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 239
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod43" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 323
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod52" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 386
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod49" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 360
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod37" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 285
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod15" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 173
Info (12133): Instantiated megafunction "lpm_divide:Mod15" with the following parameter: File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 173
    Info (12134): Parameter "LPM_WIDTHN" = "18"
    Info (12134): Parameter "LPM_WIDTHD" = "17"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_d5m.tdf
    Info (12023): Found entity 1: lpm_divide_d5m File: D:/ShuDian_Buildings/exp_five_clock/db/lpm_divide_d5m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_gnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_gnh File: D:/ShuDian_Buildings/exp_five_clock/db/sign_div_unsign_gnh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_63f.tdf
    Info (12023): Found entity 1: alt_u_div_63f File: D:/ShuDian_Buildings/exp_five_clock/db/alt_u_div_63f.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div5" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 108
Info (12133): Instantiated megafunction "lpm_divide:Div5" with the following parameter: File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 108
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "12"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_4dm.tdf
    Info (12023): Found entity 1: lpm_divide_4dm File: D:/ShuDian_Buildings/exp_five_clock/db/lpm_divide_4dm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf
    Info (12023): Found entity 1: sign_div_unsign_anh File: D:/ShuDian_Buildings/exp_five_clock/db/sign_div_unsign_anh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_q2f.tdf
    Info (12023): Found entity 1: alt_u_div_q2f File: D:/ShuDian_Buildings/exp_five_clock/db/alt_u_div_q2f.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod9" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 127
Info (12133): Instantiated megafunction "lpm_divide:Mod9" with the following parameter: File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 127
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf
    Info (12023): Found entity 1: lpm_divide_62m File: D:/ShuDian_Buildings/exp_five_clock/db/lpm_divide_62m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh File: D:/ShuDian_Buildings/exp_five_clock/db/sign_div_unsign_9kh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf
    Info (12023): Found entity 1: alt_u_div_ose File: D:/ShuDian_Buildings/exp_five_clock/db/alt_u_div_ose.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div7" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 126
Info (12133): Instantiated megafunction "lpm_divide:Div7" with the following parameter: File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 126
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3am.tdf
    Info (12023): Found entity 1: lpm_divide_3am File: D:/ShuDian_Buildings/exp_five_clock/db/lpm_divide_3am.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod16" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 175
Info (12133): Instantiated megafunction "lpm_divide:Mod16" with the following parameter: File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 175
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "12"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_75m.tdf
    Info (12023): Found entity 1: lpm_divide_75m File: D:/ShuDian_Buildings/exp_five_clock/db/lpm_divide_75m.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div14" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 175
Info (12133): Instantiated megafunction "lpm_divide:Div14" with the following parameter: File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 175
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf
    Info (12023): Found entity 1: lpm_divide_ibm File: D:/ShuDian_Buildings/exp_five_clock/db/lpm_divide_ibm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: D:/ShuDian_Buildings/exp_five_clock/db/sign_div_unsign_olh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf
    Info (12023): Found entity 1: alt_u_div_mve File: D:/ShuDian_Buildings/exp_five_clock/db/alt_u_div_mve.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod8" File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 110
Info (12133): Instantiated megafunction "lpm_divide:Mod8" with the following parameter: File: D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v Line: 110
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_q3m.tdf
    Info (12023): Found entity 1: lpm_divide_q3m File: D:/ShuDian_Buildings/exp_five_clock/db/lpm_divide_q3m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_tlh File: D:/ShuDian_Buildings/exp_five_clock/db/sign_div_unsign_tlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf
    Info (12023): Found entity 1: alt_u_div_00f File: D:/ShuDian_Buildings/exp_five_clock/db/alt_u_div_00f.tdf Line: 22
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 8316 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 43 output pins
    Info (21061): Implemented 8261 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 140 warnings
    Info: Peak virtual memory: 4908 megabytes
    Info: Processing ended: Sun Oct 11 23:51:49 2020
    Info: Elapsed time: 00:01:21
    Info: Total CPU time (on all processors): 00:01:33


