LIBRARY IEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY EX0 IS PORT (
	A: IN  STD_LOGIC;
	B: IN  STD_LOGIC;
	C: OUT STD_LOGIC;
);
END EX0;

ARCHITECTURE EX0_HARDWARE OF EX0 IS 
	C <= A AND B;
END EX0_HARDWARE;

