// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module jpeg2bmp_read_markers_1_Pipeline_VITIS_LOOP_1135_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        add_ln886_4,
        sext_ln1125_1,
        num_out,
        num_out_ap_vld,
        p_jinfo_quant_tbl_quantval_address0,
        p_jinfo_quant_tbl_quantval_ce0,
        p_jinfo_quant_tbl_quantval_we0,
        p_jinfo_quant_tbl_quantval_d0,
        p_jinfo_quant_tbl_quantval_address1,
        p_jinfo_quant_tbl_quantval_ce1,
        p_jinfo_quant_tbl_quantval_we1,
        p_jinfo_quant_tbl_quantval_d1
);

parameter    ap_ST_fsm_pp0_stage0 = 32'd1;
parameter    ap_ST_fsm_pp0_stage1 = 32'd2;
parameter    ap_ST_fsm_pp0_stage2 = 32'd4;
parameter    ap_ST_fsm_pp0_stage3 = 32'd8;
parameter    ap_ST_fsm_pp0_stage4 = 32'd16;
parameter    ap_ST_fsm_pp0_stage5 = 32'd32;
parameter    ap_ST_fsm_pp0_stage6 = 32'd64;
parameter    ap_ST_fsm_pp0_stage7 = 32'd128;
parameter    ap_ST_fsm_pp0_stage8 = 32'd256;
parameter    ap_ST_fsm_pp0_stage9 = 32'd512;
parameter    ap_ST_fsm_pp0_stage10 = 32'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 32'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 32'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 32'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 32'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 32'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 32'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 32'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 32'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 32'd524288;
parameter    ap_ST_fsm_pp0_stage20 = 32'd1048576;
parameter    ap_ST_fsm_pp0_stage21 = 32'd2097152;
parameter    ap_ST_fsm_pp0_stage22 = 32'd4194304;
parameter    ap_ST_fsm_pp0_stage23 = 32'd8388608;
parameter    ap_ST_fsm_pp0_stage24 = 32'd16777216;
parameter    ap_ST_fsm_pp0_stage25 = 32'd33554432;
parameter    ap_ST_fsm_pp0_stage26 = 32'd67108864;
parameter    ap_ST_fsm_pp0_stage27 = 32'd134217728;
parameter    ap_ST_fsm_pp0_stage28 = 32'd268435456;
parameter    ap_ST_fsm_pp0_stage29 = 32'd536870912;
parameter    ap_ST_fsm_pp0_stage30 = 32'd1073741824;
parameter    ap_ST_fsm_pp0_stage31 = 32'd2147483648;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] add_ln886_4;
input  [16:0] sext_ln1125_1;
output  [7:0] num_out;
output   num_out_ap_vld;
output  [7:0] p_jinfo_quant_tbl_quantval_address0;
output   p_jinfo_quant_tbl_quantval_ce0;
output   p_jinfo_quant_tbl_quantval_we0;
output  [15:0] p_jinfo_quant_tbl_quantval_d0;
output  [7:0] p_jinfo_quant_tbl_quantval_address1;
output   p_jinfo_quant_tbl_quantval_ce1;
output   p_jinfo_quant_tbl_quantval_we1;
output  [15:0] p_jinfo_quant_tbl_quantval_d1;

reg ap_idle;
reg num_out_ap_vld;
reg[7:0] p_jinfo_quant_tbl_quantval_address0;
reg p_jinfo_quant_tbl_quantval_ce0;
reg p_jinfo_quant_tbl_quantval_we0;
reg[15:0] p_jinfo_quant_tbl_quantval_d0;
reg[7:0] p_jinfo_quant_tbl_quantval_address1;
reg p_jinfo_quant_tbl_quantval_ce1;
reg p_jinfo_quant_tbl_quantval_we1;
reg[15:0] p_jinfo_quant_tbl_quantval_d1;

(* fsm_encoding = "none" *) reg   [31:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_subdone;
wire   [0:0] icmp_ln1135_fu_873_p2;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage31;
wire    ap_block_pp0_stage31_subdone;
reg   [31:0] i_get_dqt;
reg   [31:0] length_1_reg_3470;
wire    ap_block_pp0_stage1_11001;
reg   [7:0] num_1_reg_3475;
wire   [7:0] shl_ln1153_fu_901_p2;
reg   [7:0] shl_ln1153_reg_3607;
wire   [0:0] icmp_fu_939_p2;
reg   [0:0] icmp_reg_3673;
wire   [7:0] add_ln886_fu_955_p2;
reg   [7:0] add_ln886_reg_3741;
wire   [7:0] add_ln885_1_fu_965_p2;
reg   [7:0] add_ln885_1_reg_3746;
wire   [7:0] add_ln886_1_fu_1028_p2;
reg   [7:0] add_ln886_1_reg_3751;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
wire   [7:0] add_ln885_2_fu_1036_p2;
reg   [7:0] add_ln885_2_reg_3756;
wire   [7:0] add_ln886_2_fu_1041_p2;
reg   [7:0] add_ln886_2_reg_3761;
wire   [7:0] add_ln885_3_fu_1046_p2;
reg   [7:0] add_ln885_3_reg_3766;
wire   [7:0] add_ln886_3_fu_1109_p2;
reg   [7:0] add_ln886_3_reg_3771;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_11001;
wire   [7:0] add_ln885_4_fu_1114_p2;
reg   [7:0] add_ln885_4_reg_3776;
wire   [7:0] add_ln886_5_fu_1119_p2;
reg   [7:0] add_ln886_5_reg_3781;
wire   [7:0] add_ln885_5_fu_1124_p2;
reg   [7:0] add_ln885_5_reg_3786;
wire   [7:0] add_ln886_6_fu_1187_p2;
reg   [7:0] add_ln886_6_reg_3791;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_11001;
wire   [7:0] add_ln885_6_fu_1192_p2;
reg   [7:0] add_ln885_6_reg_3796;
wire   [7:0] add_ln886_7_fu_1197_p2;
reg   [7:0] add_ln886_7_reg_3801;
wire   [7:0] add_ln885_7_fu_1202_p2;
reg   [7:0] add_ln885_7_reg_3806;
wire   [7:0] add_ln886_8_fu_1265_p2;
reg   [7:0] add_ln886_8_reg_3811;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_11001;
wire   [7:0] add_ln885_8_fu_1270_p2;
reg   [7:0] add_ln885_8_reg_3816;
wire   [7:0] add_ln886_9_fu_1275_p2;
reg   [7:0] add_ln886_9_reg_3821;
wire   [7:0] add_ln885_9_fu_1280_p2;
reg   [7:0] add_ln885_9_reg_3826;
wire   [7:0] add_ln886_10_fu_1343_p2;
reg   [7:0] add_ln886_10_reg_3831;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6_11001;
wire   [7:0] add_ln885_10_fu_1348_p2;
reg   [7:0] add_ln885_10_reg_3836;
wire   [7:0] add_ln886_11_fu_1353_p2;
reg   [7:0] add_ln886_11_reg_3841;
wire   [7:0] add_ln885_11_fu_1358_p2;
reg   [7:0] add_ln885_11_reg_3846;
wire   [7:0] add_ln886_12_fu_1421_p2;
reg   [7:0] add_ln886_12_reg_3851;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7_11001;
wire   [7:0] add_ln885_12_fu_1426_p2;
reg   [7:0] add_ln885_12_reg_3856;
wire   [7:0] add_ln886_13_fu_1431_p2;
reg   [7:0] add_ln886_13_reg_3861;
wire   [7:0] add_ln885_13_fu_1436_p2;
reg   [7:0] add_ln885_13_reg_3866;
wire   [7:0] add_ln886_14_fu_1499_p2;
reg   [7:0] add_ln886_14_reg_3871;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8_11001;
wire   [7:0] add_ln885_14_fu_1504_p2;
reg   [7:0] add_ln885_14_reg_3876;
wire   [7:0] add_ln886_15_fu_1509_p2;
reg   [7:0] add_ln886_15_reg_3881;
wire   [7:0] add_ln885_15_fu_1514_p2;
reg   [7:0] add_ln885_15_reg_3886;
wire   [7:0] add_ln886_16_fu_1577_p2;
reg   [7:0] add_ln886_16_reg_3891;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9_11001;
wire   [7:0] add_ln885_16_fu_1582_p2;
reg   [7:0] add_ln885_16_reg_3896;
wire   [7:0] add_ln886_17_fu_1587_p2;
reg   [7:0] add_ln886_17_reg_3901;
wire   [7:0] add_ln885_17_fu_1592_p2;
reg   [7:0] add_ln885_17_reg_3906;
wire   [7:0] add_ln886_18_fu_1655_p2;
reg   [7:0] add_ln886_18_reg_3911;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10_11001;
wire   [7:0] add_ln885_18_fu_1660_p2;
reg   [7:0] add_ln885_18_reg_3916;
wire   [7:0] add_ln886_19_fu_1665_p2;
reg   [7:0] add_ln886_19_reg_3921;
wire   [7:0] add_ln885_19_fu_1670_p2;
reg   [7:0] add_ln885_19_reg_3926;
wire   [7:0] add_ln886_20_fu_1733_p2;
reg   [7:0] add_ln886_20_reg_3931;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11_11001;
wire   [7:0] add_ln885_20_fu_1738_p2;
reg   [7:0] add_ln885_20_reg_3936;
wire   [7:0] add_ln886_21_fu_1743_p2;
reg   [7:0] add_ln886_21_reg_3941;
wire   [7:0] add_ln885_21_fu_1748_p2;
reg   [7:0] add_ln885_21_reg_3946;
wire   [7:0] add_ln886_22_fu_1811_p2;
reg   [7:0] add_ln886_22_reg_3951;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12_11001;
wire   [7:0] add_ln885_22_fu_1816_p2;
reg   [7:0] add_ln885_22_reg_3956;
wire   [7:0] add_ln886_23_fu_1821_p2;
reg   [7:0] add_ln886_23_reg_3961;
wire   [7:0] add_ln885_23_fu_1826_p2;
reg   [7:0] add_ln885_23_reg_3966;
wire   [7:0] add_ln886_24_fu_1889_p2;
reg   [7:0] add_ln886_24_reg_3971;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13_11001;
wire   [7:0] add_ln885_24_fu_1894_p2;
reg   [7:0] add_ln885_24_reg_3976;
wire   [7:0] add_ln886_25_fu_1899_p2;
reg   [7:0] add_ln886_25_reg_3981;
wire   [7:0] add_ln885_25_fu_1904_p2;
reg   [7:0] add_ln885_25_reg_3986;
wire   [7:0] add_ln886_26_fu_1967_p2;
reg   [7:0] add_ln886_26_reg_3991;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14_11001;
wire   [7:0] add_ln885_26_fu_1972_p2;
reg   [7:0] add_ln885_26_reg_3996;
wire   [7:0] add_ln886_27_fu_1977_p2;
reg   [7:0] add_ln886_27_reg_4001;
wire   [7:0] add_ln885_27_fu_1982_p2;
reg   [7:0] add_ln885_27_reg_4006;
wire   [7:0] add_ln886_28_fu_2045_p2;
reg   [7:0] add_ln886_28_reg_4011;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_pp0_stage15_11001;
wire   [7:0] add_ln885_28_fu_2050_p2;
reg   [7:0] add_ln885_28_reg_4016;
wire   [7:0] add_ln886_29_fu_2055_p2;
reg   [7:0] add_ln886_29_reg_4021;
wire   [7:0] add_ln885_29_fu_2060_p2;
reg   [7:0] add_ln885_29_reg_4026;
wire   [7:0] add_ln886_30_fu_2123_p2;
reg   [7:0] add_ln886_30_reg_4031;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_pp0_stage16_11001;
wire   [7:0] add_ln885_30_fu_2128_p2;
reg   [7:0] add_ln885_30_reg_4036;
wire   [7:0] add_ln886_31_fu_2133_p2;
reg   [7:0] add_ln886_31_reg_4041;
wire   [7:0] add_ln885_31_fu_2138_p2;
reg   [7:0] add_ln885_31_reg_4046;
wire   [7:0] add_ln886_32_fu_2201_p2;
reg   [7:0] add_ln886_32_reg_4051;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_pp0_stage17_11001;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage0_subdone;
wire   [63:0] zext_ln1153_64_fu_913_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln1153_65_fu_924_p1;
wire   [63:0] zext_ln1153_66_fu_1010_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln1153_67_fu_1020_p1;
wire   [63:0] zext_ln1153_68_fu_1088_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln1153_69_fu_1098_p1;
wire   [63:0] zext_ln1153_70_fu_1166_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln1153_71_fu_1176_p1;
wire   [63:0] zext_ln1153_72_fu_1244_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln1153_73_fu_1254_p1;
wire   [63:0] zext_ln1153_74_fu_1322_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln1153_75_fu_1332_p1;
wire   [63:0] zext_ln1153_76_fu_1400_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln1153_77_fu_1410_p1;
wire   [63:0] zext_ln1153_78_fu_1478_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] zext_ln1153_79_fu_1488_p1;
wire   [63:0] zext_ln1153_80_fu_1556_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] zext_ln1153_81_fu_1566_p1;
wire   [63:0] zext_ln1153_82_fu_1634_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] zext_ln1153_83_fu_1644_p1;
wire   [63:0] zext_ln1153_84_fu_1712_p1;
wire    ap_block_pp0_stage11;
wire   [63:0] zext_ln1153_85_fu_1722_p1;
wire   [63:0] zext_ln1153_86_fu_1790_p1;
wire    ap_block_pp0_stage12;
wire   [63:0] zext_ln1153_87_fu_1800_p1;
wire   [63:0] zext_ln1153_88_fu_1868_p1;
wire    ap_block_pp0_stage13;
wire   [63:0] zext_ln1153_89_fu_1878_p1;
wire   [63:0] zext_ln1153_90_fu_1946_p1;
wire    ap_block_pp0_stage14;
wire   [63:0] zext_ln1153_91_fu_1956_p1;
wire   [63:0] zext_ln1153_92_fu_2024_p1;
wire    ap_block_pp0_stage15;
wire   [63:0] zext_ln1153_93_fu_2034_p1;
wire   [63:0] zext_ln1153_94_fu_2102_p1;
wire    ap_block_pp0_stage16;
wire   [63:0] zext_ln1153_95_fu_2112_p1;
wire   [63:0] zext_ln1153_96_fu_2180_p1;
wire    ap_block_pp0_stage17;
wire   [63:0] zext_ln1153_97_fu_2190_p1;
wire   [63:0] zext_ln1153_98_fu_2258_p1;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_pp0_stage18;
wire   [63:0] zext_ln1153_99_fu_2268_p1;
wire   [63:0] zext_ln1153_100_fu_2336_p1;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_pp0_stage19;
wire   [63:0] zext_ln1153_101_fu_2346_p1;
wire   [63:0] zext_ln1153_102_fu_2414_p1;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_pp0_stage20;
wire   [63:0] zext_ln1153_103_fu_2424_p1;
wire   [63:0] zext_ln1153_104_fu_2492_p1;
wire    ap_CS_fsm_pp0_stage21;
wire    ap_block_pp0_stage21;
wire   [63:0] zext_ln1153_105_fu_2502_p1;
wire   [63:0] zext_ln1153_106_fu_2570_p1;
wire    ap_CS_fsm_pp0_stage22;
wire    ap_block_pp0_stage22;
wire   [63:0] zext_ln1153_107_fu_2580_p1;
wire   [63:0] zext_ln1153_108_fu_2648_p1;
wire    ap_CS_fsm_pp0_stage23;
wire    ap_block_pp0_stage23;
wire   [63:0] zext_ln1153_109_fu_2658_p1;
wire   [63:0] zext_ln1153_110_fu_2726_p1;
wire    ap_CS_fsm_pp0_stage24;
wire    ap_block_pp0_stage24;
wire   [63:0] zext_ln1153_111_fu_2736_p1;
wire   [63:0] zext_ln1153_112_fu_2804_p1;
wire    ap_CS_fsm_pp0_stage25;
wire    ap_block_pp0_stage25;
wire   [63:0] zext_ln1153_113_fu_2814_p1;
wire   [63:0] zext_ln1153_114_fu_2882_p1;
wire    ap_CS_fsm_pp0_stage26;
wire    ap_block_pp0_stage26;
wire   [63:0] zext_ln1153_115_fu_2892_p1;
wire   [63:0] zext_ln1153_116_fu_2960_p1;
wire    ap_CS_fsm_pp0_stage27;
wire    ap_block_pp0_stage27;
wire   [63:0] zext_ln1153_117_fu_2970_p1;
wire   [63:0] zext_ln1153_118_fu_3038_p1;
wire    ap_CS_fsm_pp0_stage28;
wire    ap_block_pp0_stage28;
wire   [63:0] zext_ln1153_119_fu_3048_p1;
wire   [63:0] zext_ln1153_120_fu_3116_p1;
wire    ap_CS_fsm_pp0_stage29;
wire    ap_block_pp0_stage29;
wire   [63:0] zext_ln1153_121_fu_3126_p1;
wire   [63:0] zext_ln1153_122_fu_3194_p1;
wire    ap_CS_fsm_pp0_stage30;
wire    ap_block_pp0_stage30;
wire   [63:0] zext_ln1153_123_fu_3204_p1;
wire   [63:0] zext_ln1153_124_fu_3272_p1;
wire    ap_block_pp0_stage31;
wire   [63:0] zext_ln1153_125_fu_3282_p1;
wire   [63:0] zext_ln1153_126_fu_3350_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln1153_127_fu_3360_p1;
wire   [31:0] add_ln1145_fu_889_p2;
reg   [31:0] length_fu_304;
wire   [31:0] length_2_fu_3441_p2;
wire  signed [31:0] sext_ln1125_1_cast_fu_852_p1;
wire    ap_block_pp0_stage0_11001;
wire    ap_loop_init;
reg   [7:0] num_fu_308;
wire   [7:0] inc2_i10_i94_63_fu_3420_p3;
wire    ap_block_pp0_stage1_01001;
wire   [15:0] phi_ln1153_31_fu_987_p3;
wire   [15:0] phi_ln1153_32_fu_996_p3;
wire   [15:0] phi_ln1153_30_fu_1067_p3;
wire   [15:0] phi_ln1153_33_fu_1075_p3;
wire   [15:0] phi_ln1153_29_fu_1145_p3;
wire   [15:0] phi_ln1153_34_fu_1153_p3;
wire   [15:0] phi_ln1153_28_fu_1223_p3;
wire   [15:0] phi_ln1153_35_fu_1231_p3;
wire   [15:0] phi_ln1153_27_fu_1301_p3;
wire   [15:0] phi_ln1153_36_fu_1309_p3;
wire   [15:0] phi_ln1153_26_fu_1379_p3;
wire   [15:0] phi_ln1153_37_fu_1387_p3;
wire   [15:0] phi_ln1153_25_fu_1457_p3;
wire   [15:0] phi_ln1153_38_fu_1465_p3;
wire   [15:0] phi_ln1153_24_fu_1535_p3;
wire   [15:0] phi_ln1153_39_fu_1543_p3;
wire   [15:0] phi_ln1153_23_fu_1613_p3;
wire   [15:0] phi_ln1153_40_fu_1621_p3;
wire   [15:0] phi_ln1153_22_fu_1691_p3;
wire   [15:0] phi_ln1153_41_fu_1699_p3;
wire   [15:0] phi_ln1153_21_fu_1769_p3;
wire   [15:0] phi_ln1153_42_fu_1777_p3;
wire   [15:0] phi_ln1153_20_fu_1847_p3;
wire   [15:0] phi_ln1153_43_fu_1855_p3;
wire   [15:0] phi_ln1153_19_fu_1925_p3;
wire   [15:0] phi_ln1153_44_fu_1933_p3;
wire   [15:0] phi_ln1153_18_fu_2003_p3;
wire   [15:0] phi_ln1153_45_fu_2011_p3;
wire   [15:0] phi_ln1153_17_fu_2081_p3;
wire   [15:0] phi_ln1153_46_fu_2089_p3;
wire   [15:0] phi_ln1153_16_fu_2159_p3;
wire   [15:0] phi_ln1153_47_fu_2167_p3;
wire   [15:0] phi_ln1153_15_fu_2237_p3;
wire   [15:0] phi_ln1153_48_fu_2245_p3;
wire    ap_block_pp0_stage18_11001;
wire   [15:0] phi_ln1153_14_fu_2315_p3;
wire   [15:0] phi_ln1153_49_fu_2323_p3;
wire    ap_block_pp0_stage19_11001;
wire   [15:0] phi_ln1153_13_fu_2393_p3;
wire   [15:0] phi_ln1153_50_fu_2401_p3;
wire    ap_block_pp0_stage20_11001;
wire   [15:0] phi_ln1153_12_fu_2471_p3;
wire   [15:0] phi_ln1153_51_fu_2479_p3;
wire    ap_block_pp0_stage21_11001;
wire   [15:0] phi_ln1153_11_fu_2549_p3;
wire   [15:0] phi_ln1153_52_fu_2557_p3;
wire    ap_block_pp0_stage22_11001;
wire   [15:0] phi_ln1153_10_fu_2627_p3;
wire   [15:0] phi_ln1153_53_fu_2635_p3;
wire    ap_block_pp0_stage23_11001;
wire   [15:0] phi_ln1153_9_fu_2705_p3;
wire   [15:0] phi_ln1153_54_fu_2713_p3;
wire    ap_block_pp0_stage24_11001;
wire   [15:0] phi_ln1153_8_fu_2783_p3;
wire   [15:0] phi_ln1153_55_fu_2791_p3;
wire    ap_block_pp0_stage25_11001;
wire   [15:0] phi_ln1153_7_fu_2861_p3;
wire   [15:0] phi_ln1153_56_fu_2869_p3;
wire    ap_block_pp0_stage26_11001;
wire   [15:0] phi_ln1153_6_fu_2939_p3;
wire   [15:0] phi_ln1153_57_fu_2947_p3;
wire    ap_block_pp0_stage27_11001;
wire   [15:0] phi_ln1153_5_fu_3017_p3;
wire   [15:0] phi_ln1153_58_fu_3025_p3;
wire    ap_block_pp0_stage28_11001;
wire   [15:0] phi_ln1153_4_fu_3095_p3;
wire   [15:0] phi_ln1153_59_fu_3103_p3;
wire    ap_block_pp0_stage29_11001;
wire   [15:0] phi_ln1153_3_fu_3173_p3;
wire   [15:0] phi_ln1153_60_fu_3181_p3;
wire    ap_block_pp0_stage30_11001;
wire   [15:0] phi_ln1153_2_fu_3251_p3;
wire   [15:0] phi_ln1153_61_fu_3259_p3;
wire    ap_block_pp0_stage31_11001;
wire   [15:0] phi_ln1153_1_fu_3329_p3;
wire   [15:0] phi_ln1153_62_fu_3337_p3;
wire   [15:0] phi_ln1153_fu_3412_p3;
wire   [15:0] phi_ln1153_63_fu_3426_p3;
wire   [7:0] add_ln1153_fu_907_p2;
wire   [7:0] add_ln1153_1_fu_918_p2;
wire   [3:0] tmp_fu_929_p4;
wire   [7:0] add_ln878_fu_879_p2;
wire   [7:0] add_ln885_fu_945_p2;
wire   [15:0] c_fu_971_p3;
wire   [15:0] zext_ln1153_fu_951_p1;
wire   [15:0] c_1_fu_979_p3;
wire   [15:0] zext_ln1153_1_fu_961_p1;
wire   [7:0] add_ln1153_2_fu_1005_p2;
wire   [7:0] add_ln1153_3_fu_1015_p2;
wire   [15:0] c_2_fu_1051_p3;
wire   [15:0] zext_ln1153_2_fu_1025_p1;
wire   [15:0] c_3_fu_1059_p3;
wire   [15:0] zext_ln1153_3_fu_1033_p1;
wire   [7:0] add_ln1153_4_fu_1083_p2;
wire   [7:0] add_ln1153_5_fu_1093_p2;
wire   [15:0] c_4_fu_1129_p3;
wire   [15:0] zext_ln1153_4_fu_1103_p1;
wire   [15:0] c_5_fu_1137_p3;
wire   [15:0] zext_ln1153_5_fu_1106_p1;
wire   [7:0] add_ln1153_6_fu_1161_p2;
wire   [7:0] add_ln1153_7_fu_1171_p2;
wire   [15:0] c_6_fu_1207_p3;
wire   [15:0] zext_ln1153_6_fu_1181_p1;
wire   [15:0] c_7_fu_1215_p3;
wire   [15:0] zext_ln1153_7_fu_1184_p1;
wire   [7:0] add_ln1153_8_fu_1239_p2;
wire   [7:0] add_ln1153_9_fu_1249_p2;
wire   [15:0] c_8_fu_1285_p3;
wire   [15:0] zext_ln1153_8_fu_1259_p1;
wire   [15:0] c_9_fu_1293_p3;
wire   [15:0] zext_ln1153_9_fu_1262_p1;
wire   [7:0] add_ln1153_10_fu_1317_p2;
wire   [7:0] add_ln1153_11_fu_1327_p2;
wire   [15:0] c_10_fu_1363_p3;
wire   [15:0] zext_ln1153_10_fu_1337_p1;
wire   [15:0] c_11_fu_1371_p3;
wire   [15:0] zext_ln1153_11_fu_1340_p1;
wire   [7:0] add_ln1153_12_fu_1395_p2;
wire   [7:0] add_ln1153_13_fu_1405_p2;
wire   [15:0] c_12_fu_1441_p3;
wire   [15:0] zext_ln1153_12_fu_1415_p1;
wire   [15:0] c_13_fu_1449_p3;
wire   [15:0] zext_ln1153_13_fu_1418_p1;
wire   [7:0] add_ln1153_14_fu_1473_p2;
wire   [7:0] add_ln1153_15_fu_1483_p2;
wire   [15:0] c_14_fu_1519_p3;
wire   [15:0] zext_ln1153_14_fu_1493_p1;
wire   [15:0] c_15_fu_1527_p3;
wire   [15:0] zext_ln1153_15_fu_1496_p1;
wire   [7:0] add_ln1153_16_fu_1551_p2;
wire   [7:0] add_ln1153_17_fu_1561_p2;
wire   [15:0] c_16_fu_1597_p3;
wire   [15:0] zext_ln1153_16_fu_1571_p1;
wire   [15:0] c_17_fu_1605_p3;
wire   [15:0] zext_ln1153_17_fu_1574_p1;
wire   [7:0] add_ln1153_18_fu_1629_p2;
wire   [7:0] add_ln1153_19_fu_1639_p2;
wire   [15:0] c_18_fu_1675_p3;
wire   [15:0] zext_ln1153_18_fu_1649_p1;
wire   [15:0] c_19_fu_1683_p3;
wire   [15:0] zext_ln1153_19_fu_1652_p1;
wire   [7:0] add_ln1153_20_fu_1707_p2;
wire   [7:0] add_ln1153_21_fu_1717_p2;
wire   [15:0] c_20_fu_1753_p3;
wire   [15:0] zext_ln1153_20_fu_1727_p1;
wire   [15:0] c_21_fu_1761_p3;
wire   [15:0] zext_ln1153_21_fu_1730_p1;
wire   [7:0] add_ln1153_22_fu_1785_p2;
wire   [7:0] add_ln1153_23_fu_1795_p2;
wire   [15:0] c_22_fu_1831_p3;
wire   [15:0] zext_ln1153_22_fu_1805_p1;
wire   [15:0] c_23_fu_1839_p3;
wire   [15:0] zext_ln1153_23_fu_1808_p1;
wire   [7:0] add_ln1153_24_fu_1863_p2;
wire   [7:0] add_ln1153_25_fu_1873_p2;
wire   [15:0] c_24_fu_1909_p3;
wire   [15:0] zext_ln1153_24_fu_1883_p1;
wire   [15:0] c_25_fu_1917_p3;
wire   [15:0] zext_ln1153_25_fu_1886_p1;
wire   [7:0] add_ln1153_26_fu_1941_p2;
wire   [7:0] add_ln1153_27_fu_1951_p2;
wire   [15:0] c_26_fu_1987_p3;
wire   [15:0] zext_ln1153_26_fu_1961_p1;
wire   [15:0] c_27_fu_1995_p3;
wire   [15:0] zext_ln1153_27_fu_1964_p1;
wire   [7:0] add_ln1153_28_fu_2019_p2;
wire   [7:0] add_ln1153_29_fu_2029_p2;
wire   [15:0] c_28_fu_2065_p3;
wire   [15:0] zext_ln1153_28_fu_2039_p1;
wire   [15:0] c_29_fu_2073_p3;
wire   [15:0] zext_ln1153_29_fu_2042_p1;
wire   [7:0] add_ln1153_30_fu_2097_p2;
wire   [7:0] add_ln1153_31_fu_2107_p2;
wire   [15:0] c_30_fu_2143_p3;
wire   [15:0] zext_ln1153_30_fu_2117_p1;
wire   [15:0] c_31_fu_2151_p3;
wire   [15:0] zext_ln1153_31_fu_2120_p1;
wire   [7:0] add_ln1153_32_fu_2175_p2;
wire   [7:0] add_ln1153_33_fu_2185_p2;
wire   [7:0] add_ln885_32_fu_2206_p2;
wire   [7:0] add_ln886_33_fu_2211_p2;
wire   [7:0] add_ln885_33_fu_2224_p2;
wire   [15:0] c_32_fu_2216_p3;
wire   [15:0] zext_ln1153_32_fu_2195_p1;
wire   [15:0] c_33_fu_2229_p3;
wire   [15:0] zext_ln1153_33_fu_2198_p1;
wire   [7:0] add_ln1153_34_fu_2253_p2;
wire   [7:0] add_ln1153_35_fu_2263_p2;
wire   [7:0] add_ln886_34_fu_2279_p2;
wire   [7:0] add_ln885_34_fu_2284_p2;
wire   [7:0] add_ln886_35_fu_2289_p2;
wire   [7:0] add_ln885_35_fu_2302_p2;
wire   [15:0] c_34_fu_2294_p3;
wire   [15:0] zext_ln1153_34_fu_2273_p1;
wire   [15:0] c_35_fu_2307_p3;
wire   [15:0] zext_ln1153_35_fu_2276_p1;
wire   [7:0] add_ln1153_36_fu_2331_p2;
wire   [7:0] add_ln1153_37_fu_2341_p2;
wire   [7:0] add_ln886_36_fu_2357_p2;
wire   [7:0] add_ln885_36_fu_2362_p2;
wire   [7:0] add_ln886_37_fu_2367_p2;
wire   [7:0] add_ln885_37_fu_2380_p2;
wire   [15:0] c_36_fu_2372_p3;
wire   [15:0] zext_ln1153_36_fu_2351_p1;
wire   [15:0] c_37_fu_2385_p3;
wire   [15:0] zext_ln1153_37_fu_2354_p1;
wire   [7:0] add_ln1153_38_fu_2409_p2;
wire   [7:0] add_ln1153_39_fu_2419_p2;
wire   [7:0] add_ln886_38_fu_2435_p2;
wire   [7:0] add_ln885_38_fu_2440_p2;
wire   [7:0] add_ln886_39_fu_2445_p2;
wire   [7:0] add_ln885_39_fu_2458_p2;
wire   [15:0] c_38_fu_2450_p3;
wire   [15:0] zext_ln1153_38_fu_2429_p1;
wire   [15:0] c_39_fu_2463_p3;
wire   [15:0] zext_ln1153_39_fu_2432_p1;
wire   [7:0] add_ln1153_40_fu_2487_p2;
wire   [7:0] add_ln1153_41_fu_2497_p2;
wire   [7:0] add_ln886_40_fu_2513_p2;
wire   [7:0] add_ln885_40_fu_2518_p2;
wire   [7:0] add_ln886_41_fu_2523_p2;
wire   [7:0] add_ln885_41_fu_2536_p2;
wire   [15:0] c_40_fu_2528_p3;
wire   [15:0] zext_ln1153_40_fu_2507_p1;
wire   [15:0] c_41_fu_2541_p3;
wire   [15:0] zext_ln1153_41_fu_2510_p1;
wire   [7:0] add_ln1153_42_fu_2565_p2;
wire   [7:0] add_ln1153_43_fu_2575_p2;
wire   [7:0] add_ln886_42_fu_2591_p2;
wire   [7:0] add_ln885_42_fu_2596_p2;
wire   [7:0] add_ln886_43_fu_2601_p2;
wire   [7:0] add_ln885_43_fu_2614_p2;
wire   [15:0] c_42_fu_2606_p3;
wire   [15:0] zext_ln1153_42_fu_2585_p1;
wire   [15:0] c_43_fu_2619_p3;
wire   [15:0] zext_ln1153_43_fu_2588_p1;
wire   [7:0] add_ln1153_44_fu_2643_p2;
wire   [7:0] add_ln1153_45_fu_2653_p2;
wire   [7:0] add_ln886_44_fu_2669_p2;
wire   [7:0] add_ln885_44_fu_2674_p2;
wire   [7:0] add_ln886_45_fu_2679_p2;
wire   [7:0] add_ln885_45_fu_2692_p2;
wire   [15:0] c_44_fu_2684_p3;
wire   [15:0] zext_ln1153_44_fu_2663_p1;
wire   [15:0] c_45_fu_2697_p3;
wire   [15:0] zext_ln1153_45_fu_2666_p1;
wire   [7:0] add_ln1153_46_fu_2721_p2;
wire   [7:0] add_ln1153_47_fu_2731_p2;
wire   [7:0] add_ln886_46_fu_2747_p2;
wire   [7:0] add_ln885_46_fu_2752_p2;
wire   [7:0] add_ln886_47_fu_2757_p2;
wire   [7:0] add_ln885_47_fu_2770_p2;
wire   [15:0] c_46_fu_2762_p3;
wire   [15:0] zext_ln1153_46_fu_2741_p1;
wire   [15:0] c_47_fu_2775_p3;
wire   [15:0] zext_ln1153_47_fu_2744_p1;
wire   [7:0] add_ln1153_48_fu_2799_p2;
wire   [7:0] add_ln1153_49_fu_2809_p2;
wire   [7:0] add_ln886_48_fu_2825_p2;
wire   [7:0] add_ln885_48_fu_2830_p2;
wire   [7:0] add_ln886_49_fu_2835_p2;
wire   [7:0] add_ln885_49_fu_2848_p2;
wire   [15:0] c_48_fu_2840_p3;
wire   [15:0] zext_ln1153_48_fu_2819_p1;
wire   [15:0] c_49_fu_2853_p3;
wire   [15:0] zext_ln1153_49_fu_2822_p1;
wire   [7:0] add_ln1153_50_fu_2877_p2;
wire   [7:0] add_ln1153_51_fu_2887_p2;
wire   [7:0] add_ln886_50_fu_2903_p2;
wire   [7:0] add_ln885_50_fu_2908_p2;
wire   [7:0] add_ln886_51_fu_2913_p2;
wire   [7:0] add_ln885_51_fu_2926_p2;
wire   [15:0] c_50_fu_2918_p3;
wire   [15:0] zext_ln1153_50_fu_2897_p1;
wire   [15:0] c_51_fu_2931_p3;
wire   [15:0] zext_ln1153_51_fu_2900_p1;
wire   [7:0] add_ln1153_52_fu_2955_p2;
wire   [7:0] add_ln1153_53_fu_2965_p2;
wire   [7:0] add_ln886_52_fu_2981_p2;
wire   [7:0] add_ln885_52_fu_2986_p2;
wire   [7:0] add_ln886_53_fu_2991_p2;
wire   [7:0] add_ln885_53_fu_3004_p2;
wire   [15:0] c_52_fu_2996_p3;
wire   [15:0] zext_ln1153_52_fu_2975_p1;
wire   [15:0] c_53_fu_3009_p3;
wire   [15:0] zext_ln1153_53_fu_2978_p1;
wire   [7:0] add_ln1153_54_fu_3033_p2;
wire   [7:0] add_ln1153_55_fu_3043_p2;
wire   [7:0] add_ln886_54_fu_3059_p2;
wire   [7:0] add_ln885_54_fu_3064_p2;
wire   [7:0] add_ln886_55_fu_3069_p2;
wire   [7:0] add_ln885_55_fu_3082_p2;
wire   [15:0] c_54_fu_3074_p3;
wire   [15:0] zext_ln1153_54_fu_3053_p1;
wire   [15:0] c_55_fu_3087_p3;
wire   [15:0] zext_ln1153_55_fu_3056_p1;
wire   [7:0] add_ln1153_56_fu_3111_p2;
wire   [7:0] add_ln1153_57_fu_3121_p2;
wire   [7:0] add_ln886_56_fu_3137_p2;
wire   [7:0] add_ln885_56_fu_3142_p2;
wire   [7:0] add_ln886_57_fu_3147_p2;
wire   [7:0] add_ln885_57_fu_3160_p2;
wire   [15:0] c_56_fu_3152_p3;
wire   [15:0] zext_ln1153_56_fu_3131_p1;
wire   [15:0] c_57_fu_3165_p3;
wire   [15:0] zext_ln1153_57_fu_3134_p1;
wire   [7:0] add_ln1153_58_fu_3189_p2;
wire   [7:0] add_ln1153_59_fu_3199_p2;
wire   [7:0] add_ln886_58_fu_3215_p2;
wire   [7:0] add_ln885_58_fu_3220_p2;
wire   [7:0] add_ln886_59_fu_3225_p2;
wire   [7:0] add_ln885_59_fu_3238_p2;
wire   [15:0] c_58_fu_3230_p3;
wire   [15:0] zext_ln1153_58_fu_3209_p1;
wire   [15:0] c_59_fu_3243_p3;
wire   [15:0] zext_ln1153_59_fu_3212_p1;
wire   [7:0] add_ln1153_60_fu_3267_p2;
wire   [7:0] add_ln1153_61_fu_3277_p2;
wire   [7:0] add_ln886_60_fu_3293_p2;
wire   [7:0] add_ln885_60_fu_3298_p2;
wire   [7:0] add_ln886_61_fu_3303_p2;
wire   [7:0] add_ln885_61_fu_3316_p2;
wire   [15:0] c_60_fu_3308_p3;
wire   [15:0] zext_ln1153_60_fu_3287_p1;
wire   [15:0] c_61_fu_3321_p3;
wire   [15:0] zext_ln1153_61_fu_3290_p1;
wire   [7:0] add_ln1153_62_fu_3345_p2;
wire   [7:0] add_ln1153_63_fu_3355_p2;
wire   [7:0] add_ln886_62_fu_3371_p2;
wire   [7:0] add_ln885_62_fu_3376_p2;
wire   [7:0] add_ln886_63_fu_3381_p2;
wire   [7:0] xor_ln885_fu_3394_p2;
wire   [15:0] c_62_fu_3386_p3;
wire   [15:0] zext_ln1153_62_fu_3365_p1;
wire   [7:0] add_ln886_64_fu_3399_p2;
wire   [15:0] c_63_fu_3404_p3;
wire   [15:0] zext_ln1153_63_fu_3368_p1;
wire   [31:0] select_ln1157_fu_3434_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [31:0] ap_NS_fsm;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_pp0_stage16_subdone;
wire    ap_block_pp0_stage17_subdone;
wire    ap_block_pp0_stage18_subdone;
wire    ap_block_pp0_stage19_subdone;
wire    ap_block_pp0_stage20_subdone;
wire    ap_block_pp0_stage21_subdone;
wire    ap_block_pp0_stage22_subdone;
wire    ap_block_pp0_stage23_subdone;
wire    ap_block_pp0_stage24_subdone;
wire    ap_block_pp0_stage25_subdone;
wire    ap_block_pp0_stage26_subdone;
wire    ap_block_pp0_stage27_subdone;
wire    ap_block_pp0_stage28_subdone;
wire    ap_block_pp0_stage29_subdone;
wire    ap_block_pp0_stage30_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 32'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 i_get_dqt = 32'd0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 length_fu_304 = 32'd0;
#0 num_fu_308 = 8'd0;
#0 ap_done_reg = 1'b0;
end

jpeg2bmp_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage31_subdone) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            length_fu_304 <= sext_ln1125_1_cast_fu_852_p1;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            length_fu_304 <= length_2_fu_3441_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            num_fu_308 <= add_ln886_4;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            num_fu_308 <= inc2_i10_i94_63_fu_3420_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add_ln885_10_reg_3836 <= add_ln885_10_fu_1348_p2;
        add_ln885_11_reg_3846 <= add_ln885_11_fu_1358_p2;
        add_ln886_10_reg_3831 <= add_ln886_10_fu_1343_p2;
        add_ln886_11_reg_3841 <= add_ln886_11_fu_1353_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        add_ln885_12_reg_3856 <= add_ln885_12_fu_1426_p2;
        add_ln885_13_reg_3866 <= add_ln885_13_fu_1436_p2;
        add_ln886_12_reg_3851 <= add_ln886_12_fu_1421_p2;
        add_ln886_13_reg_3861 <= add_ln886_13_fu_1431_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        add_ln885_14_reg_3876 <= add_ln885_14_fu_1504_p2;
        add_ln885_15_reg_3886 <= add_ln885_15_fu_1514_p2;
        add_ln886_14_reg_3871 <= add_ln886_14_fu_1499_p2;
        add_ln886_15_reg_3881 <= add_ln886_15_fu_1509_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        add_ln885_16_reg_3896 <= add_ln885_16_fu_1582_p2;
        add_ln885_17_reg_3906 <= add_ln885_17_fu_1592_p2;
        add_ln886_16_reg_3891 <= add_ln886_16_fu_1577_p2;
        add_ln886_17_reg_3901 <= add_ln886_17_fu_1587_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        add_ln885_18_reg_3916 <= add_ln885_18_fu_1660_p2;
        add_ln885_19_reg_3926 <= add_ln885_19_fu_1670_p2;
        add_ln886_18_reg_3911 <= add_ln886_18_fu_1655_p2;
        add_ln886_19_reg_3921 <= add_ln886_19_fu_1665_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln885_1_reg_3746 <= add_ln885_1_fu_965_p2;
        add_ln886_reg_3741 <= add_ln886_fu_955_p2;
        icmp_reg_3673 <= icmp_fu_939_p2;
        length_1_reg_3470 <= length_fu_304;
        shl_ln1153_reg_3607[7 : 6] <= shl_ln1153_fu_901_p2[7 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        add_ln885_20_reg_3936 <= add_ln885_20_fu_1738_p2;
        add_ln885_21_reg_3946 <= add_ln885_21_fu_1748_p2;
        add_ln886_20_reg_3931 <= add_ln886_20_fu_1733_p2;
        add_ln886_21_reg_3941 <= add_ln886_21_fu_1743_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        add_ln885_22_reg_3956 <= add_ln885_22_fu_1816_p2;
        add_ln885_23_reg_3966 <= add_ln885_23_fu_1826_p2;
        add_ln886_22_reg_3951 <= add_ln886_22_fu_1811_p2;
        add_ln886_23_reg_3961 <= add_ln886_23_fu_1821_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        add_ln885_24_reg_3976 <= add_ln885_24_fu_1894_p2;
        add_ln885_25_reg_3986 <= add_ln885_25_fu_1904_p2;
        add_ln886_24_reg_3971 <= add_ln886_24_fu_1889_p2;
        add_ln886_25_reg_3981 <= add_ln886_25_fu_1899_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        add_ln885_26_reg_3996 <= add_ln885_26_fu_1972_p2;
        add_ln885_27_reg_4006 <= add_ln885_27_fu_1982_p2;
        add_ln886_26_reg_3991 <= add_ln886_26_fu_1967_p2;
        add_ln886_27_reg_4001 <= add_ln886_27_fu_1977_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        add_ln885_28_reg_4016 <= add_ln885_28_fu_2050_p2;
        add_ln885_29_reg_4026 <= add_ln885_29_fu_2060_p2;
        add_ln886_28_reg_4011 <= add_ln886_28_fu_2045_p2;
        add_ln886_29_reg_4021 <= add_ln886_29_fu_2055_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln885_2_reg_3756 <= add_ln885_2_fu_1036_p2;
        add_ln885_3_reg_3766 <= add_ln885_3_fu_1046_p2;
        add_ln886_1_reg_3751 <= add_ln886_1_fu_1028_p2;
        add_ln886_2_reg_3761 <= add_ln886_2_fu_1041_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        add_ln885_30_reg_4036 <= add_ln885_30_fu_2128_p2;
        add_ln885_31_reg_4046 <= add_ln885_31_fu_2138_p2;
        add_ln886_30_reg_4031 <= add_ln886_30_fu_2123_p2;
        add_ln886_31_reg_4041 <= add_ln886_31_fu_2133_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln885_4_reg_3776 <= add_ln885_4_fu_1114_p2;
        add_ln885_5_reg_3786 <= add_ln885_5_fu_1124_p2;
        add_ln886_3_reg_3771 <= add_ln886_3_fu_1109_p2;
        add_ln886_5_reg_3781 <= add_ln886_5_fu_1119_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add_ln885_6_reg_3796 <= add_ln885_6_fu_1192_p2;
        add_ln885_7_reg_3806 <= add_ln885_7_fu_1202_p2;
        add_ln886_6_reg_3791 <= add_ln886_6_fu_1187_p2;
        add_ln886_7_reg_3801 <= add_ln886_7_fu_1197_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add_ln885_8_reg_3816 <= add_ln885_8_fu_1270_p2;
        add_ln885_9_reg_3826 <= add_ln885_9_fu_1280_p2;
        add_ln886_8_reg_3811 <= add_ln886_8_fu_1265_p2;
        add_ln886_9_reg_3821 <= add_ln886_9_fu_1275_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        add_ln886_32_reg_4051 <= add_ln886_32_fu_2201_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1135_fu_873_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        i_get_dqt <= add_ln1145_fu_889_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        num_1_reg_3475 <= num_fu_308;
    end
end

always @ (*) begin
    if (((icmp_ln1135_fu_873_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage31_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1135_fu_873_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        num_out_ap_vld = 1'b1;
    end else begin
        num_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_jinfo_quant_tbl_quantval_address0 = zext_ln1153_127_fu_3360_p1;
    end else if (((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        p_jinfo_quant_tbl_quantval_address0 = zext_ln1153_125_fu_3282_p1;
    end else if (((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        p_jinfo_quant_tbl_quantval_address0 = zext_ln1153_123_fu_3204_p1;
    end else if (((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        p_jinfo_quant_tbl_quantval_address0 = zext_ln1153_121_fu_3126_p1;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        p_jinfo_quant_tbl_quantval_address0 = zext_ln1153_119_fu_3048_p1;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        p_jinfo_quant_tbl_quantval_address0 = zext_ln1153_117_fu_2970_p1;
    end else if (((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        p_jinfo_quant_tbl_quantval_address0 = zext_ln1153_115_fu_2892_p1;
    end else if (((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        p_jinfo_quant_tbl_quantval_address0 = zext_ln1153_113_fu_2814_p1;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        p_jinfo_quant_tbl_quantval_address0 = zext_ln1153_111_fu_2736_p1;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        p_jinfo_quant_tbl_quantval_address0 = zext_ln1153_109_fu_2658_p1;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        p_jinfo_quant_tbl_quantval_address0 = zext_ln1153_107_fu_2580_p1;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        p_jinfo_quant_tbl_quantval_address0 = zext_ln1153_105_fu_2502_p1;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        p_jinfo_quant_tbl_quantval_address0 = zext_ln1153_103_fu_2424_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        p_jinfo_quant_tbl_quantval_address0 = zext_ln1153_101_fu_2346_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        p_jinfo_quant_tbl_quantval_address0 = zext_ln1153_99_fu_2268_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        p_jinfo_quant_tbl_quantval_address0 = zext_ln1153_97_fu_2190_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        p_jinfo_quant_tbl_quantval_address0 = zext_ln1153_95_fu_2112_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        p_jinfo_quant_tbl_quantval_address0 = zext_ln1153_93_fu_2034_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        p_jinfo_quant_tbl_quantval_address0 = zext_ln1153_91_fu_1956_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        p_jinfo_quant_tbl_quantval_address0 = zext_ln1153_89_fu_1878_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        p_jinfo_quant_tbl_quantval_address0 = zext_ln1153_87_fu_1800_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        p_jinfo_quant_tbl_quantval_address0 = zext_ln1153_85_fu_1722_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        p_jinfo_quant_tbl_quantval_address0 = zext_ln1153_83_fu_1644_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        p_jinfo_quant_tbl_quantval_address0 = zext_ln1153_81_fu_1566_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        p_jinfo_quant_tbl_quantval_address0 = zext_ln1153_79_fu_1488_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        p_jinfo_quant_tbl_quantval_address0 = zext_ln1153_77_fu_1410_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_jinfo_quant_tbl_quantval_address0 = zext_ln1153_75_fu_1332_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_jinfo_quant_tbl_quantval_address0 = zext_ln1153_73_fu_1254_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        p_jinfo_quant_tbl_quantval_address0 = zext_ln1153_71_fu_1176_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        p_jinfo_quant_tbl_quantval_address0 = zext_ln1153_69_fu_1098_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_jinfo_quant_tbl_quantval_address0 = zext_ln1153_67_fu_1020_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_jinfo_quant_tbl_quantval_address0 = zext_ln1153_65_fu_924_p1;
    end else begin
        p_jinfo_quant_tbl_quantval_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_jinfo_quant_tbl_quantval_address1 = zext_ln1153_126_fu_3350_p1;
    end else if (((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        p_jinfo_quant_tbl_quantval_address1 = zext_ln1153_124_fu_3272_p1;
    end else if (((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        p_jinfo_quant_tbl_quantval_address1 = zext_ln1153_122_fu_3194_p1;
    end else if (((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        p_jinfo_quant_tbl_quantval_address1 = zext_ln1153_120_fu_3116_p1;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        p_jinfo_quant_tbl_quantval_address1 = zext_ln1153_118_fu_3038_p1;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        p_jinfo_quant_tbl_quantval_address1 = zext_ln1153_116_fu_2960_p1;
    end else if (((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        p_jinfo_quant_tbl_quantval_address1 = zext_ln1153_114_fu_2882_p1;
    end else if (((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        p_jinfo_quant_tbl_quantval_address1 = zext_ln1153_112_fu_2804_p1;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        p_jinfo_quant_tbl_quantval_address1 = zext_ln1153_110_fu_2726_p1;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        p_jinfo_quant_tbl_quantval_address1 = zext_ln1153_108_fu_2648_p1;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        p_jinfo_quant_tbl_quantval_address1 = zext_ln1153_106_fu_2570_p1;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        p_jinfo_quant_tbl_quantval_address1 = zext_ln1153_104_fu_2492_p1;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        p_jinfo_quant_tbl_quantval_address1 = zext_ln1153_102_fu_2414_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        p_jinfo_quant_tbl_quantval_address1 = zext_ln1153_100_fu_2336_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        p_jinfo_quant_tbl_quantval_address1 = zext_ln1153_98_fu_2258_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        p_jinfo_quant_tbl_quantval_address1 = zext_ln1153_96_fu_2180_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        p_jinfo_quant_tbl_quantval_address1 = zext_ln1153_94_fu_2102_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        p_jinfo_quant_tbl_quantval_address1 = zext_ln1153_92_fu_2024_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        p_jinfo_quant_tbl_quantval_address1 = zext_ln1153_90_fu_1946_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        p_jinfo_quant_tbl_quantval_address1 = zext_ln1153_88_fu_1868_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        p_jinfo_quant_tbl_quantval_address1 = zext_ln1153_86_fu_1790_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        p_jinfo_quant_tbl_quantval_address1 = zext_ln1153_84_fu_1712_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        p_jinfo_quant_tbl_quantval_address1 = zext_ln1153_82_fu_1634_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        p_jinfo_quant_tbl_quantval_address1 = zext_ln1153_80_fu_1556_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        p_jinfo_quant_tbl_quantval_address1 = zext_ln1153_78_fu_1478_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        p_jinfo_quant_tbl_quantval_address1 = zext_ln1153_76_fu_1400_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_jinfo_quant_tbl_quantval_address1 = zext_ln1153_74_fu_1322_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_jinfo_quant_tbl_quantval_address1 = zext_ln1153_72_fu_1244_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        p_jinfo_quant_tbl_quantval_address1 = zext_ln1153_70_fu_1166_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        p_jinfo_quant_tbl_quantval_address1 = zext_ln1153_68_fu_1088_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_jinfo_quant_tbl_quantval_address1 = zext_ln1153_66_fu_1010_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_jinfo_quant_tbl_quantval_address1 = zext_ln1153_64_fu_913_p1;
    end else begin
        p_jinfo_quant_tbl_quantval_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage31_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage30_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage29_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 
    1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) 
    | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        p_jinfo_quant_tbl_quantval_ce0 = 1'b1;
    end else begin
        p_jinfo_quant_tbl_quantval_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage31_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage30_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage29_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 
    1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) 
    | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        p_jinfo_quant_tbl_quantval_ce1 = 1'b1;
    end else begin
        p_jinfo_quant_tbl_quantval_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_jinfo_quant_tbl_quantval_d0 = phi_ln1153_63_fu_3426_p3;
    end else if (((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        p_jinfo_quant_tbl_quantval_d0 = phi_ln1153_62_fu_3337_p3;
    end else if (((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        p_jinfo_quant_tbl_quantval_d0 = phi_ln1153_61_fu_3259_p3;
    end else if (((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        p_jinfo_quant_tbl_quantval_d0 = phi_ln1153_60_fu_3181_p3;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        p_jinfo_quant_tbl_quantval_d0 = phi_ln1153_59_fu_3103_p3;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        p_jinfo_quant_tbl_quantval_d0 = phi_ln1153_58_fu_3025_p3;
    end else if (((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        p_jinfo_quant_tbl_quantval_d0 = phi_ln1153_57_fu_2947_p3;
    end else if (((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        p_jinfo_quant_tbl_quantval_d0 = phi_ln1153_56_fu_2869_p3;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        p_jinfo_quant_tbl_quantval_d0 = phi_ln1153_55_fu_2791_p3;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        p_jinfo_quant_tbl_quantval_d0 = phi_ln1153_54_fu_2713_p3;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        p_jinfo_quant_tbl_quantval_d0 = phi_ln1153_53_fu_2635_p3;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        p_jinfo_quant_tbl_quantval_d0 = phi_ln1153_52_fu_2557_p3;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        p_jinfo_quant_tbl_quantval_d0 = phi_ln1153_51_fu_2479_p3;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        p_jinfo_quant_tbl_quantval_d0 = phi_ln1153_50_fu_2401_p3;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        p_jinfo_quant_tbl_quantval_d0 = phi_ln1153_49_fu_2323_p3;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        p_jinfo_quant_tbl_quantval_d0 = phi_ln1153_48_fu_2245_p3;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        p_jinfo_quant_tbl_quantval_d0 = phi_ln1153_47_fu_2167_p3;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        p_jinfo_quant_tbl_quantval_d0 = phi_ln1153_46_fu_2089_p3;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        p_jinfo_quant_tbl_quantval_d0 = phi_ln1153_45_fu_2011_p3;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        p_jinfo_quant_tbl_quantval_d0 = phi_ln1153_44_fu_1933_p3;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        p_jinfo_quant_tbl_quantval_d0 = phi_ln1153_43_fu_1855_p3;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        p_jinfo_quant_tbl_quantval_d0 = phi_ln1153_42_fu_1777_p3;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        p_jinfo_quant_tbl_quantval_d0 = phi_ln1153_41_fu_1699_p3;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        p_jinfo_quant_tbl_quantval_d0 = phi_ln1153_40_fu_1621_p3;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        p_jinfo_quant_tbl_quantval_d0 = phi_ln1153_39_fu_1543_p3;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        p_jinfo_quant_tbl_quantval_d0 = phi_ln1153_38_fu_1465_p3;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_jinfo_quant_tbl_quantval_d0 = phi_ln1153_37_fu_1387_p3;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_jinfo_quant_tbl_quantval_d0 = phi_ln1153_36_fu_1309_p3;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        p_jinfo_quant_tbl_quantval_d0 = phi_ln1153_35_fu_1231_p3;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        p_jinfo_quant_tbl_quantval_d0 = phi_ln1153_34_fu_1153_p3;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_jinfo_quant_tbl_quantval_d0 = phi_ln1153_33_fu_1075_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_jinfo_quant_tbl_quantval_d0 = phi_ln1153_32_fu_996_p3;
    end else begin
        p_jinfo_quant_tbl_quantval_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_jinfo_quant_tbl_quantval_d1 = phi_ln1153_fu_3412_p3;
    end else if (((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        p_jinfo_quant_tbl_quantval_d1 = phi_ln1153_1_fu_3329_p3;
    end else if (((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        p_jinfo_quant_tbl_quantval_d1 = phi_ln1153_2_fu_3251_p3;
    end else if (((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        p_jinfo_quant_tbl_quantval_d1 = phi_ln1153_3_fu_3173_p3;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        p_jinfo_quant_tbl_quantval_d1 = phi_ln1153_4_fu_3095_p3;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        p_jinfo_quant_tbl_quantval_d1 = phi_ln1153_5_fu_3017_p3;
    end else if (((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        p_jinfo_quant_tbl_quantval_d1 = phi_ln1153_6_fu_2939_p3;
    end else if (((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        p_jinfo_quant_tbl_quantval_d1 = phi_ln1153_7_fu_2861_p3;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        p_jinfo_quant_tbl_quantval_d1 = phi_ln1153_8_fu_2783_p3;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        p_jinfo_quant_tbl_quantval_d1 = phi_ln1153_9_fu_2705_p3;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        p_jinfo_quant_tbl_quantval_d1 = phi_ln1153_10_fu_2627_p3;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        p_jinfo_quant_tbl_quantval_d1 = phi_ln1153_11_fu_2549_p3;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        p_jinfo_quant_tbl_quantval_d1 = phi_ln1153_12_fu_2471_p3;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        p_jinfo_quant_tbl_quantval_d1 = phi_ln1153_13_fu_2393_p3;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        p_jinfo_quant_tbl_quantval_d1 = phi_ln1153_14_fu_2315_p3;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        p_jinfo_quant_tbl_quantval_d1 = phi_ln1153_15_fu_2237_p3;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        p_jinfo_quant_tbl_quantval_d1 = phi_ln1153_16_fu_2159_p3;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        p_jinfo_quant_tbl_quantval_d1 = phi_ln1153_17_fu_2081_p3;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        p_jinfo_quant_tbl_quantval_d1 = phi_ln1153_18_fu_2003_p3;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        p_jinfo_quant_tbl_quantval_d1 = phi_ln1153_19_fu_1925_p3;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        p_jinfo_quant_tbl_quantval_d1 = phi_ln1153_20_fu_1847_p3;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        p_jinfo_quant_tbl_quantval_d1 = phi_ln1153_21_fu_1769_p3;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        p_jinfo_quant_tbl_quantval_d1 = phi_ln1153_22_fu_1691_p3;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        p_jinfo_quant_tbl_quantval_d1 = phi_ln1153_23_fu_1613_p3;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        p_jinfo_quant_tbl_quantval_d1 = phi_ln1153_24_fu_1535_p3;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        p_jinfo_quant_tbl_quantval_d1 = phi_ln1153_25_fu_1457_p3;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        p_jinfo_quant_tbl_quantval_d1 = phi_ln1153_26_fu_1379_p3;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_jinfo_quant_tbl_quantval_d1 = phi_ln1153_27_fu_1301_p3;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        p_jinfo_quant_tbl_quantval_d1 = phi_ln1153_28_fu_1223_p3;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        p_jinfo_quant_tbl_quantval_d1 = phi_ln1153_29_fu_1145_p3;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_jinfo_quant_tbl_quantval_d1 = phi_ln1153_30_fu_1067_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_jinfo_quant_tbl_quantval_d1 = phi_ln1153_31_fu_987_p3;
    end else begin
        p_jinfo_quant_tbl_quantval_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage31_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage30_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage29_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln1135_fu_873_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) 
    & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        p_jinfo_quant_tbl_quantval_we0 = 1'b1;
    end else begin
        p_jinfo_quant_tbl_quantval_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage31_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage30_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage29_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln1135_fu_873_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) 
    & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        p_jinfo_quant_tbl_quantval_we1 = 1'b1;
    end else begin
        p_jinfo_quant_tbl_quantval_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        ap_ST_fsm_pp0_stage21 : begin
            if ((1'b0 == ap_block_pp0_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end
        end
        ap_ST_fsm_pp0_stage22 : begin
            if ((1'b0 == ap_block_pp0_stage22_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end
        end
        ap_ST_fsm_pp0_stage23 : begin
            if ((1'b0 == ap_block_pp0_stage23_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end
        end
        ap_ST_fsm_pp0_stage24 : begin
            if ((1'b0 == ap_block_pp0_stage24_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end
        end
        ap_ST_fsm_pp0_stage25 : begin
            if ((1'b0 == ap_block_pp0_stage25_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end
        end
        ap_ST_fsm_pp0_stage26 : begin
            if ((1'b0 == ap_block_pp0_stage26_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end
        end
        ap_ST_fsm_pp0_stage27 : begin
            if ((1'b0 == ap_block_pp0_stage27_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end
        end
        ap_ST_fsm_pp0_stage28 : begin
            if ((1'b0 == ap_block_pp0_stage28_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end
        end
        ap_ST_fsm_pp0_stage29 : begin
            if ((1'b0 == ap_block_pp0_stage29_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end
        end
        ap_ST_fsm_pp0_stage30 : begin
            if ((1'b0 == ap_block_pp0_stage30_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end
        end
        ap_ST_fsm_pp0_stage31 : begin
            if ((1'b0 == ap_block_pp0_stage31_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1145_fu_889_p2 = (i_get_dqt + 32'd1);

assign add_ln1153_10_fu_1317_p2 = (shl_ln1153_reg_3607 + 8'd96);

assign add_ln1153_11_fu_1327_p2 = (shl_ln1153_reg_3607 + 8'd89);

assign add_ln1153_12_fu_1395_p2 = (shl_ln1153_reg_3607 + 8'd82);

assign add_ln1153_13_fu_1405_p2 = (shl_ln1153_reg_3607 + 8'd75);

assign add_ln1153_14_fu_1473_p2 = (shl_ln1153_reg_3607 + 8'd68);

assign add_ln1153_15_fu_1483_p2 = (shl_ln1153_reg_3607 + 8'd69);

assign add_ln1153_16_fu_1551_p2 = (shl_ln1153_reg_3607 + 8'd76);

assign add_ln1153_17_fu_1561_p2 = (shl_ln1153_reg_3607 + 8'd83);

assign add_ln1153_18_fu_1629_p2 = (shl_ln1153_reg_3607 + 8'd90);

assign add_ln1153_19_fu_1639_p2 = (shl_ln1153_reg_3607 + 8'd97);

assign add_ln1153_1_fu_918_p2 = (shl_ln1153_fu_901_p2 + 8'd65);

assign add_ln1153_20_fu_1707_p2 = (shl_ln1153_reg_3607 + 8'd104);

assign add_ln1153_21_fu_1717_p2 = (shl_ln1153_reg_3607 + 8'd112);

assign add_ln1153_22_fu_1785_p2 = (shl_ln1153_reg_3607 + 8'd105);

assign add_ln1153_23_fu_1795_p2 = (shl_ln1153_reg_3607 + 8'd98);

assign add_ln1153_24_fu_1863_p2 = (shl_ln1153_reg_3607 + 8'd91);

assign add_ln1153_25_fu_1873_p2 = (shl_ln1153_reg_3607 + 8'd84);

assign add_ln1153_26_fu_1941_p2 = (shl_ln1153_reg_3607 + 8'd77);

assign add_ln1153_27_fu_1951_p2 = (shl_ln1153_reg_3607 + 8'd70);

assign add_ln1153_28_fu_2019_p2 = (shl_ln1153_reg_3607 + 8'd71);

assign add_ln1153_29_fu_2029_p2 = (shl_ln1153_reg_3607 + 8'd78);

assign add_ln1153_2_fu_1005_p2 = (shl_ln1153_reg_3607 + 8'd72);

assign add_ln1153_30_fu_2097_p2 = (shl_ln1153_reg_3607 + 8'd85);

assign add_ln1153_31_fu_2107_p2 = (shl_ln1153_reg_3607 + 8'd92);

assign add_ln1153_32_fu_2175_p2 = (shl_ln1153_reg_3607 + 8'd99);

assign add_ln1153_33_fu_2185_p2 = (shl_ln1153_reg_3607 + 8'd106);

assign add_ln1153_34_fu_2253_p2 = (shl_ln1153_reg_3607 + 8'd113);

assign add_ln1153_35_fu_2263_p2 = (shl_ln1153_reg_3607 + 8'd120);

assign add_ln1153_36_fu_2331_p2 = (shl_ln1153_reg_3607 + 8'd121);

assign add_ln1153_37_fu_2341_p2 = (shl_ln1153_reg_3607 + 8'd114);

assign add_ln1153_38_fu_2409_p2 = (shl_ln1153_reg_3607 + 8'd107);

assign add_ln1153_39_fu_2419_p2 = (shl_ln1153_reg_3607 + 8'd100);

assign add_ln1153_3_fu_1015_p2 = (shl_ln1153_reg_3607 + 8'd80);

assign add_ln1153_40_fu_2487_p2 = (shl_ln1153_reg_3607 + 8'd93);

assign add_ln1153_41_fu_2497_p2 = (shl_ln1153_reg_3607 + 8'd86);

assign add_ln1153_42_fu_2565_p2 = (shl_ln1153_reg_3607 + 8'd79);

assign add_ln1153_43_fu_2575_p2 = (shl_ln1153_reg_3607 + 8'd87);

assign add_ln1153_44_fu_2643_p2 = (shl_ln1153_reg_3607 + 8'd94);

assign add_ln1153_45_fu_2653_p2 = (shl_ln1153_reg_3607 + 8'd101);

assign add_ln1153_46_fu_2721_p2 = (shl_ln1153_reg_3607 + 8'd108);

assign add_ln1153_47_fu_2731_p2 = (shl_ln1153_reg_3607 + 8'd115);

assign add_ln1153_48_fu_2799_p2 = (shl_ln1153_reg_3607 + 8'd122);

assign add_ln1153_49_fu_2809_p2 = (shl_ln1153_reg_3607 + 8'd123);

assign add_ln1153_4_fu_1083_p2 = (shl_ln1153_reg_3607 + 8'd73);

assign add_ln1153_50_fu_2877_p2 = (shl_ln1153_reg_3607 + 8'd116);

assign add_ln1153_51_fu_2887_p2 = (shl_ln1153_reg_3607 + 8'd109);

assign add_ln1153_52_fu_2955_p2 = (shl_ln1153_reg_3607 + 8'd102);

assign add_ln1153_53_fu_2965_p2 = (shl_ln1153_reg_3607 + 8'd95);

assign add_ln1153_54_fu_3033_p2 = (shl_ln1153_reg_3607 + 8'd103);

assign add_ln1153_55_fu_3043_p2 = (shl_ln1153_reg_3607 + 8'd110);

assign add_ln1153_56_fu_3111_p2 = (shl_ln1153_reg_3607 + 8'd117);

assign add_ln1153_57_fu_3121_p2 = (shl_ln1153_reg_3607 + 8'd124);

assign add_ln1153_58_fu_3189_p2 = (shl_ln1153_reg_3607 + 8'd125);

assign add_ln1153_59_fu_3199_p2 = (shl_ln1153_reg_3607 + 8'd118);

assign add_ln1153_5_fu_1093_p2 = (shl_ln1153_reg_3607 + 8'd66);

assign add_ln1153_60_fu_3267_p2 = (shl_ln1153_reg_3607 + 8'd111);

assign add_ln1153_61_fu_3277_p2 = (shl_ln1153_reg_3607 + 8'd119);

assign add_ln1153_62_fu_3345_p2 = (shl_ln1153_reg_3607 + 8'd126);

assign add_ln1153_63_fu_3355_p2 = (shl_ln1153_reg_3607 + 8'd127);

assign add_ln1153_6_fu_1161_p2 = (shl_ln1153_reg_3607 + 8'd67);

assign add_ln1153_7_fu_1171_p2 = (shl_ln1153_reg_3607 + 8'd74);

assign add_ln1153_8_fu_1239_p2 = (shl_ln1153_reg_3607 + 8'd81);

assign add_ln1153_9_fu_1249_p2 = (shl_ln1153_reg_3607 + 8'd88);

assign add_ln1153_fu_907_p2 = (shl_ln1153_fu_901_p2 + 8'd64);

assign add_ln878_fu_879_p2 = (num_fu_308 + 8'd1);

assign add_ln885_10_fu_1348_p2 = (num_1_reg_3475 + 8'd22);

assign add_ln885_11_fu_1358_p2 = (num_1_reg_3475 + 8'd24);

assign add_ln885_12_fu_1426_p2 = (num_1_reg_3475 + 8'd26);

assign add_ln885_13_fu_1436_p2 = (num_1_reg_3475 + 8'd28);

assign add_ln885_14_fu_1504_p2 = (num_1_reg_3475 + 8'd30);

assign add_ln885_15_fu_1514_p2 = (num_1_reg_3475 + 8'd32);

assign add_ln885_16_fu_1582_p2 = (num_1_reg_3475 + 8'd34);

assign add_ln885_17_fu_1592_p2 = (num_1_reg_3475 + 8'd36);

assign add_ln885_18_fu_1660_p2 = (num_1_reg_3475 + 8'd38);

assign add_ln885_19_fu_1670_p2 = (num_1_reg_3475 + 8'd40);

assign add_ln885_1_fu_965_p2 = (num_fu_308 + 8'd4);

assign add_ln885_20_fu_1738_p2 = (num_1_reg_3475 + 8'd42);

assign add_ln885_21_fu_1748_p2 = (num_1_reg_3475 + 8'd44);

assign add_ln885_22_fu_1816_p2 = (num_1_reg_3475 + 8'd46);

assign add_ln885_23_fu_1826_p2 = (num_1_reg_3475 + 8'd48);

assign add_ln885_24_fu_1894_p2 = (num_1_reg_3475 + 8'd50);

assign add_ln885_25_fu_1904_p2 = (num_1_reg_3475 + 8'd52);

assign add_ln885_26_fu_1972_p2 = (num_1_reg_3475 + 8'd54);

assign add_ln885_27_fu_1982_p2 = (num_1_reg_3475 + 8'd56);

assign add_ln885_28_fu_2050_p2 = (num_1_reg_3475 + 8'd58);

assign add_ln885_29_fu_2060_p2 = (num_1_reg_3475 + 8'd60);

assign add_ln885_2_fu_1036_p2 = (num_1_reg_3475 + 8'd6);

assign add_ln885_30_fu_2128_p2 = (num_1_reg_3475 + 8'd62);

assign add_ln885_31_fu_2138_p2 = (num_1_reg_3475 + 8'd64);

assign add_ln885_32_fu_2206_p2 = (num_1_reg_3475 + 8'd66);

assign add_ln885_33_fu_2224_p2 = (num_1_reg_3475 + 8'd68);

assign add_ln885_34_fu_2284_p2 = (num_1_reg_3475 + 8'd70);

assign add_ln885_35_fu_2302_p2 = (num_1_reg_3475 + 8'd72);

assign add_ln885_36_fu_2362_p2 = (num_1_reg_3475 + 8'd74);

assign add_ln885_37_fu_2380_p2 = (num_1_reg_3475 + 8'd76);

assign add_ln885_38_fu_2440_p2 = (num_1_reg_3475 + 8'd78);

assign add_ln885_39_fu_2458_p2 = (num_1_reg_3475 + 8'd80);

assign add_ln885_3_fu_1046_p2 = (num_1_reg_3475 + 8'd8);

assign add_ln885_40_fu_2518_p2 = (num_1_reg_3475 + 8'd82);

assign add_ln885_41_fu_2536_p2 = (num_1_reg_3475 + 8'd84);

assign add_ln885_42_fu_2596_p2 = (num_1_reg_3475 + 8'd86);

assign add_ln885_43_fu_2614_p2 = (num_1_reg_3475 + 8'd88);

assign add_ln885_44_fu_2674_p2 = (num_1_reg_3475 + 8'd90);

assign add_ln885_45_fu_2692_p2 = (num_1_reg_3475 + 8'd92);

assign add_ln885_46_fu_2752_p2 = (num_1_reg_3475 + 8'd94);

assign add_ln885_47_fu_2770_p2 = (num_1_reg_3475 + 8'd96);

assign add_ln885_48_fu_2830_p2 = (num_1_reg_3475 + 8'd98);

assign add_ln885_49_fu_2848_p2 = (num_1_reg_3475 + 8'd100);

assign add_ln885_4_fu_1114_p2 = (num_1_reg_3475 + 8'd10);

assign add_ln885_50_fu_2908_p2 = (num_1_reg_3475 + 8'd102);

assign add_ln885_51_fu_2926_p2 = (num_1_reg_3475 + 8'd104);

assign add_ln885_52_fu_2986_p2 = (num_1_reg_3475 + 8'd106);

assign add_ln885_53_fu_3004_p2 = (num_1_reg_3475 + 8'd108);

assign add_ln885_54_fu_3064_p2 = (num_1_reg_3475 + 8'd110);

assign add_ln885_55_fu_3082_p2 = (num_1_reg_3475 + 8'd112);

assign add_ln885_56_fu_3142_p2 = (num_1_reg_3475 + 8'd114);

assign add_ln885_57_fu_3160_p2 = (num_1_reg_3475 + 8'd116);

assign add_ln885_58_fu_3220_p2 = (num_1_reg_3475 + 8'd118);

assign add_ln885_59_fu_3238_p2 = (num_1_reg_3475 + 8'd120);

assign add_ln885_5_fu_1124_p2 = (num_1_reg_3475 + 8'd12);

assign add_ln885_60_fu_3298_p2 = (num_1_reg_3475 + 8'd122);

assign add_ln885_61_fu_3316_p2 = (num_1_reg_3475 + 8'd124);

assign add_ln885_62_fu_3376_p2 = (num_1_reg_3475 + 8'd126);

assign add_ln885_6_fu_1192_p2 = (num_1_reg_3475 + 8'd14);

assign add_ln885_7_fu_1202_p2 = (num_1_reg_3475 + 8'd16);

assign add_ln885_8_fu_1270_p2 = (num_1_reg_3475 + 8'd18);

assign add_ln885_9_fu_1280_p2 = (num_1_reg_3475 + 8'd20);

assign add_ln885_fu_945_p2 = (num_fu_308 + 8'd2);

assign add_ln886_10_fu_1343_p2 = (num_1_reg_3475 + 8'd21);

assign add_ln886_11_fu_1353_p2 = (num_1_reg_3475 + 8'd23);

assign add_ln886_12_fu_1421_p2 = (num_1_reg_3475 + 8'd25);

assign add_ln886_13_fu_1431_p2 = (num_1_reg_3475 + 8'd27);

assign add_ln886_14_fu_1499_p2 = (num_1_reg_3475 + 8'd29);

assign add_ln886_15_fu_1509_p2 = (num_1_reg_3475 + 8'd31);

assign add_ln886_16_fu_1577_p2 = (num_1_reg_3475 + 8'd33);

assign add_ln886_17_fu_1587_p2 = (num_1_reg_3475 + 8'd35);

assign add_ln886_18_fu_1655_p2 = (num_1_reg_3475 + 8'd37);

assign add_ln886_19_fu_1665_p2 = (num_1_reg_3475 + 8'd39);

assign add_ln886_1_fu_1028_p2 = (num_1_reg_3475 + 8'd5);

assign add_ln886_20_fu_1733_p2 = (num_1_reg_3475 + 8'd41);

assign add_ln886_21_fu_1743_p2 = (num_1_reg_3475 + 8'd43);

assign add_ln886_22_fu_1811_p2 = (num_1_reg_3475 + 8'd45);

assign add_ln886_23_fu_1821_p2 = (num_1_reg_3475 + 8'd47);

assign add_ln886_24_fu_1889_p2 = (num_1_reg_3475 + 8'd49);

assign add_ln886_25_fu_1899_p2 = (num_1_reg_3475 + 8'd51);

assign add_ln886_26_fu_1967_p2 = (num_1_reg_3475 + 8'd53);

assign add_ln886_27_fu_1977_p2 = (num_1_reg_3475 + 8'd55);

assign add_ln886_28_fu_2045_p2 = (num_1_reg_3475 + 8'd57);

assign add_ln886_29_fu_2055_p2 = (num_1_reg_3475 + 8'd59);

assign add_ln886_2_fu_1041_p2 = (num_1_reg_3475 + 8'd7);

assign add_ln886_30_fu_2123_p2 = (num_1_reg_3475 + 8'd61);

assign add_ln886_31_fu_2133_p2 = (num_1_reg_3475 + 8'd63);

assign add_ln886_32_fu_2201_p2 = (num_1_reg_3475 + 8'd65);

assign add_ln886_33_fu_2211_p2 = (num_1_reg_3475 + 8'd67);

assign add_ln886_34_fu_2279_p2 = (num_1_reg_3475 + 8'd69);

assign add_ln886_35_fu_2289_p2 = (num_1_reg_3475 + 8'd71);

assign add_ln886_36_fu_2357_p2 = (num_1_reg_3475 + 8'd73);

assign add_ln886_37_fu_2367_p2 = (num_1_reg_3475 + 8'd75);

assign add_ln886_38_fu_2435_p2 = (num_1_reg_3475 + 8'd77);

assign add_ln886_39_fu_2445_p2 = (num_1_reg_3475 + 8'd79);

assign add_ln886_3_fu_1109_p2 = (num_1_reg_3475 + 8'd9);

assign add_ln886_40_fu_2513_p2 = (num_1_reg_3475 + 8'd81);

assign add_ln886_41_fu_2523_p2 = (num_1_reg_3475 + 8'd83);

assign add_ln886_42_fu_2591_p2 = (num_1_reg_3475 + 8'd85);

assign add_ln886_43_fu_2601_p2 = (num_1_reg_3475 + 8'd87);

assign add_ln886_44_fu_2669_p2 = (num_1_reg_3475 + 8'd89);

assign add_ln886_45_fu_2679_p2 = (num_1_reg_3475 + 8'd91);

assign add_ln886_46_fu_2747_p2 = (num_1_reg_3475 + 8'd93);

assign add_ln886_47_fu_2757_p2 = (num_1_reg_3475 + 8'd95);

assign add_ln886_48_fu_2825_p2 = (num_1_reg_3475 + 8'd97);

assign add_ln886_49_fu_2835_p2 = (num_1_reg_3475 + 8'd99);

assign add_ln886_50_fu_2903_p2 = (num_1_reg_3475 + 8'd101);

assign add_ln886_51_fu_2913_p2 = (num_1_reg_3475 + 8'd103);

assign add_ln886_52_fu_2981_p2 = (num_1_reg_3475 + 8'd105);

assign add_ln886_53_fu_2991_p2 = (num_1_reg_3475 + 8'd107);

assign add_ln886_54_fu_3059_p2 = (num_1_reg_3475 + 8'd109);

assign add_ln886_55_fu_3069_p2 = (num_1_reg_3475 + 8'd111);

assign add_ln886_56_fu_3137_p2 = (num_1_reg_3475 + 8'd113);

assign add_ln886_57_fu_3147_p2 = (num_1_reg_3475 + 8'd115);

assign add_ln886_58_fu_3215_p2 = (num_1_reg_3475 + 8'd117);

assign add_ln886_59_fu_3225_p2 = (num_1_reg_3475 + 8'd119);

assign add_ln886_5_fu_1119_p2 = (num_1_reg_3475 + 8'd11);

assign add_ln886_60_fu_3293_p2 = (num_1_reg_3475 + 8'd121);

assign add_ln886_61_fu_3303_p2 = (num_1_reg_3475 + 8'd123);

assign add_ln886_62_fu_3371_p2 = (num_1_reg_3475 + 8'd125);

assign add_ln886_63_fu_3381_p2 = (num_1_reg_3475 + 8'd127);

assign add_ln886_64_fu_3399_p2 = ($signed(num_1_reg_3475) + $signed(8'd129));

assign add_ln886_6_fu_1187_p2 = (num_1_reg_3475 + 8'd13);

assign add_ln886_7_fu_1197_p2 = (num_1_reg_3475 + 8'd15);

assign add_ln886_8_fu_1265_p2 = (num_1_reg_3475 + 8'd17);

assign add_ln886_9_fu_1275_p2 = (num_1_reg_3475 + 8'd19);

assign add_ln886_fu_955_p2 = (num_fu_308 + 8'd3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp0_stage25 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_pp0_stage26 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_pp0_stage27 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_pp0_stage28 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_pp0_stage29 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage30 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_pp0_stage31 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign c_10_fu_1363_p3 = {{add_ln886_10_fu_1343_p2}, {add_ln885_10_fu_1348_p2}};

assign c_11_fu_1371_p3 = {{add_ln886_11_fu_1353_p2}, {add_ln885_11_fu_1358_p2}};

assign c_12_fu_1441_p3 = {{add_ln886_12_fu_1421_p2}, {add_ln885_12_fu_1426_p2}};

assign c_13_fu_1449_p3 = {{add_ln886_13_fu_1431_p2}, {add_ln885_13_fu_1436_p2}};

assign c_14_fu_1519_p3 = {{add_ln886_14_fu_1499_p2}, {add_ln885_14_fu_1504_p2}};

assign c_15_fu_1527_p3 = {{add_ln886_15_fu_1509_p2}, {add_ln885_15_fu_1514_p2}};

assign c_16_fu_1597_p3 = {{add_ln886_16_fu_1577_p2}, {add_ln885_16_fu_1582_p2}};

assign c_17_fu_1605_p3 = {{add_ln886_17_fu_1587_p2}, {add_ln885_17_fu_1592_p2}};

assign c_18_fu_1675_p3 = {{add_ln886_18_fu_1655_p2}, {add_ln885_18_fu_1660_p2}};

assign c_19_fu_1683_p3 = {{add_ln886_19_fu_1665_p2}, {add_ln885_19_fu_1670_p2}};

assign c_1_fu_979_p3 = {{add_ln886_fu_955_p2}, {add_ln885_1_fu_965_p2}};

assign c_20_fu_1753_p3 = {{add_ln886_20_fu_1733_p2}, {add_ln885_20_fu_1738_p2}};

assign c_21_fu_1761_p3 = {{add_ln886_21_fu_1743_p2}, {add_ln885_21_fu_1748_p2}};

assign c_22_fu_1831_p3 = {{add_ln886_22_fu_1811_p2}, {add_ln885_22_fu_1816_p2}};

assign c_23_fu_1839_p3 = {{add_ln886_23_fu_1821_p2}, {add_ln885_23_fu_1826_p2}};

assign c_24_fu_1909_p3 = {{add_ln886_24_fu_1889_p2}, {add_ln885_24_fu_1894_p2}};

assign c_25_fu_1917_p3 = {{add_ln886_25_fu_1899_p2}, {add_ln885_25_fu_1904_p2}};

assign c_26_fu_1987_p3 = {{add_ln886_26_fu_1967_p2}, {add_ln885_26_fu_1972_p2}};

assign c_27_fu_1995_p3 = {{add_ln886_27_fu_1977_p2}, {add_ln885_27_fu_1982_p2}};

assign c_28_fu_2065_p3 = {{add_ln886_28_fu_2045_p2}, {add_ln885_28_fu_2050_p2}};

assign c_29_fu_2073_p3 = {{add_ln886_29_fu_2055_p2}, {add_ln885_29_fu_2060_p2}};

assign c_2_fu_1051_p3 = {{add_ln886_1_fu_1028_p2}, {add_ln885_2_fu_1036_p2}};

assign c_30_fu_2143_p3 = {{add_ln886_30_fu_2123_p2}, {add_ln885_30_fu_2128_p2}};

assign c_31_fu_2151_p3 = {{add_ln886_31_fu_2133_p2}, {add_ln885_31_fu_2138_p2}};

assign c_32_fu_2216_p3 = {{add_ln886_32_fu_2201_p2}, {add_ln885_32_fu_2206_p2}};

assign c_33_fu_2229_p3 = {{add_ln886_33_fu_2211_p2}, {add_ln885_33_fu_2224_p2}};

assign c_34_fu_2294_p3 = {{add_ln886_34_fu_2279_p2}, {add_ln885_34_fu_2284_p2}};

assign c_35_fu_2307_p3 = {{add_ln886_35_fu_2289_p2}, {add_ln885_35_fu_2302_p2}};

assign c_36_fu_2372_p3 = {{add_ln886_36_fu_2357_p2}, {add_ln885_36_fu_2362_p2}};

assign c_37_fu_2385_p3 = {{add_ln886_37_fu_2367_p2}, {add_ln885_37_fu_2380_p2}};

assign c_38_fu_2450_p3 = {{add_ln886_38_fu_2435_p2}, {add_ln885_38_fu_2440_p2}};

assign c_39_fu_2463_p3 = {{add_ln886_39_fu_2445_p2}, {add_ln885_39_fu_2458_p2}};

assign c_3_fu_1059_p3 = {{add_ln886_2_fu_1041_p2}, {add_ln885_3_fu_1046_p2}};

assign c_40_fu_2528_p3 = {{add_ln886_40_fu_2513_p2}, {add_ln885_40_fu_2518_p2}};

assign c_41_fu_2541_p3 = {{add_ln886_41_fu_2523_p2}, {add_ln885_41_fu_2536_p2}};

assign c_42_fu_2606_p3 = {{add_ln886_42_fu_2591_p2}, {add_ln885_42_fu_2596_p2}};

assign c_43_fu_2619_p3 = {{add_ln886_43_fu_2601_p2}, {add_ln885_43_fu_2614_p2}};

assign c_44_fu_2684_p3 = {{add_ln886_44_fu_2669_p2}, {add_ln885_44_fu_2674_p2}};

assign c_45_fu_2697_p3 = {{add_ln886_45_fu_2679_p2}, {add_ln885_45_fu_2692_p2}};

assign c_46_fu_2762_p3 = {{add_ln886_46_fu_2747_p2}, {add_ln885_46_fu_2752_p2}};

assign c_47_fu_2775_p3 = {{add_ln886_47_fu_2757_p2}, {add_ln885_47_fu_2770_p2}};

assign c_48_fu_2840_p3 = {{add_ln886_48_fu_2825_p2}, {add_ln885_48_fu_2830_p2}};

assign c_49_fu_2853_p3 = {{add_ln886_49_fu_2835_p2}, {add_ln885_49_fu_2848_p2}};

assign c_4_fu_1129_p3 = {{add_ln886_3_fu_1109_p2}, {add_ln885_4_fu_1114_p2}};

assign c_50_fu_2918_p3 = {{add_ln886_50_fu_2903_p2}, {add_ln885_50_fu_2908_p2}};

assign c_51_fu_2931_p3 = {{add_ln886_51_fu_2913_p2}, {add_ln885_51_fu_2926_p2}};

assign c_52_fu_2996_p3 = {{add_ln886_52_fu_2981_p2}, {add_ln885_52_fu_2986_p2}};

assign c_53_fu_3009_p3 = {{add_ln886_53_fu_2991_p2}, {add_ln885_53_fu_3004_p2}};

assign c_54_fu_3074_p3 = {{add_ln886_54_fu_3059_p2}, {add_ln885_54_fu_3064_p2}};

assign c_55_fu_3087_p3 = {{add_ln886_55_fu_3069_p2}, {add_ln885_55_fu_3082_p2}};

assign c_56_fu_3152_p3 = {{add_ln886_56_fu_3137_p2}, {add_ln885_56_fu_3142_p2}};

assign c_57_fu_3165_p3 = {{add_ln886_57_fu_3147_p2}, {add_ln885_57_fu_3160_p2}};

assign c_58_fu_3230_p3 = {{add_ln886_58_fu_3215_p2}, {add_ln885_58_fu_3220_p2}};

assign c_59_fu_3243_p3 = {{add_ln886_59_fu_3225_p2}, {add_ln885_59_fu_3238_p2}};

assign c_5_fu_1137_p3 = {{add_ln886_5_fu_1119_p2}, {add_ln885_5_fu_1124_p2}};

assign c_60_fu_3308_p3 = {{add_ln886_60_fu_3293_p2}, {add_ln885_60_fu_3298_p2}};

assign c_61_fu_3321_p3 = {{add_ln886_61_fu_3303_p2}, {add_ln885_61_fu_3316_p2}};

assign c_62_fu_3386_p3 = {{add_ln886_62_fu_3371_p2}, {add_ln885_62_fu_3376_p2}};

assign c_63_fu_3404_p3 = {{add_ln886_63_fu_3381_p2}, {xor_ln885_fu_3394_p2}};

assign c_6_fu_1207_p3 = {{add_ln886_6_fu_1187_p2}, {add_ln885_6_fu_1192_p2}};

assign c_7_fu_1215_p3 = {{add_ln886_7_fu_1197_p2}, {add_ln885_7_fu_1202_p2}};

assign c_8_fu_1285_p3 = {{add_ln886_8_fu_1265_p2}, {add_ln885_8_fu_1270_p2}};

assign c_9_fu_1293_p3 = {{add_ln886_9_fu_1275_p2}, {add_ln885_9_fu_1280_p2}};

assign c_fu_971_p3 = {{add_ln878_fu_879_p2}, {add_ln885_fu_945_p2}};

assign icmp_fu_939_p2 = ((tmp_fu_929_p4 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln1135_fu_873_p2 = (($signed(length_fu_304) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign inc2_i10_i94_63_fu_3420_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? add_ln886_64_fu_3399_p2 : add_ln886_32_reg_4051);

assign length_2_fu_3441_p2 = (select_ln1157_fu_3434_p3 + length_1_reg_3470);

assign num_out = num_fu_308;

assign phi_ln1153_10_fu_2627_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_42_fu_2606_p3 : zext_ln1153_42_fu_2585_p1);

assign phi_ln1153_11_fu_2549_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_40_fu_2528_p3 : zext_ln1153_40_fu_2507_p1);

assign phi_ln1153_12_fu_2471_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_38_fu_2450_p3 : zext_ln1153_38_fu_2429_p1);

assign phi_ln1153_13_fu_2393_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_36_fu_2372_p3 : zext_ln1153_36_fu_2351_p1);

assign phi_ln1153_14_fu_2315_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_34_fu_2294_p3 : zext_ln1153_34_fu_2273_p1);

assign phi_ln1153_15_fu_2237_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_32_fu_2216_p3 : zext_ln1153_32_fu_2195_p1);

assign phi_ln1153_16_fu_2159_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_30_fu_2143_p3 : zext_ln1153_30_fu_2117_p1);

assign phi_ln1153_17_fu_2081_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_28_fu_2065_p3 : zext_ln1153_28_fu_2039_p1);

assign phi_ln1153_18_fu_2003_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_26_fu_1987_p3 : zext_ln1153_26_fu_1961_p1);

assign phi_ln1153_19_fu_1925_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_24_fu_1909_p3 : zext_ln1153_24_fu_1883_p1);

assign phi_ln1153_1_fu_3329_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_60_fu_3308_p3 : zext_ln1153_60_fu_3287_p1);

assign phi_ln1153_20_fu_1847_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_22_fu_1831_p3 : zext_ln1153_22_fu_1805_p1);

assign phi_ln1153_21_fu_1769_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_20_fu_1753_p3 : zext_ln1153_20_fu_1727_p1);

assign phi_ln1153_22_fu_1691_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_18_fu_1675_p3 : zext_ln1153_18_fu_1649_p1);

assign phi_ln1153_23_fu_1613_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_16_fu_1597_p3 : zext_ln1153_16_fu_1571_p1);

assign phi_ln1153_24_fu_1535_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_14_fu_1519_p3 : zext_ln1153_14_fu_1493_p1);

assign phi_ln1153_25_fu_1457_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_12_fu_1441_p3 : zext_ln1153_12_fu_1415_p1);

assign phi_ln1153_26_fu_1379_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_10_fu_1363_p3 : zext_ln1153_10_fu_1337_p1);

assign phi_ln1153_27_fu_1301_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_8_fu_1285_p3 : zext_ln1153_8_fu_1259_p1);

assign phi_ln1153_28_fu_1223_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_6_fu_1207_p3 : zext_ln1153_6_fu_1181_p1);

assign phi_ln1153_29_fu_1145_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_4_fu_1129_p3 : zext_ln1153_4_fu_1103_p1);

assign phi_ln1153_2_fu_3251_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_58_fu_3230_p3 : zext_ln1153_58_fu_3209_p1);

assign phi_ln1153_30_fu_1067_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_2_fu_1051_p3 : zext_ln1153_2_fu_1025_p1);

assign phi_ln1153_31_fu_987_p3 = ((icmp_fu_939_p2[0:0] == 1'b1) ? c_fu_971_p3 : zext_ln1153_fu_951_p1);

assign phi_ln1153_32_fu_996_p3 = ((icmp_fu_939_p2[0:0] == 1'b1) ? c_1_fu_979_p3 : zext_ln1153_1_fu_961_p1);

assign phi_ln1153_33_fu_1075_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_3_fu_1059_p3 : zext_ln1153_3_fu_1033_p1);

assign phi_ln1153_34_fu_1153_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_5_fu_1137_p3 : zext_ln1153_5_fu_1106_p1);

assign phi_ln1153_35_fu_1231_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_7_fu_1215_p3 : zext_ln1153_7_fu_1184_p1);

assign phi_ln1153_36_fu_1309_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_9_fu_1293_p3 : zext_ln1153_9_fu_1262_p1);

assign phi_ln1153_37_fu_1387_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_11_fu_1371_p3 : zext_ln1153_11_fu_1340_p1);

assign phi_ln1153_38_fu_1465_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_13_fu_1449_p3 : zext_ln1153_13_fu_1418_p1);

assign phi_ln1153_39_fu_1543_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_15_fu_1527_p3 : zext_ln1153_15_fu_1496_p1);

assign phi_ln1153_3_fu_3173_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_56_fu_3152_p3 : zext_ln1153_56_fu_3131_p1);

assign phi_ln1153_40_fu_1621_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_17_fu_1605_p3 : zext_ln1153_17_fu_1574_p1);

assign phi_ln1153_41_fu_1699_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_19_fu_1683_p3 : zext_ln1153_19_fu_1652_p1);

assign phi_ln1153_42_fu_1777_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_21_fu_1761_p3 : zext_ln1153_21_fu_1730_p1);

assign phi_ln1153_43_fu_1855_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_23_fu_1839_p3 : zext_ln1153_23_fu_1808_p1);

assign phi_ln1153_44_fu_1933_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_25_fu_1917_p3 : zext_ln1153_25_fu_1886_p1);

assign phi_ln1153_45_fu_2011_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_27_fu_1995_p3 : zext_ln1153_27_fu_1964_p1);

assign phi_ln1153_46_fu_2089_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_29_fu_2073_p3 : zext_ln1153_29_fu_2042_p1);

assign phi_ln1153_47_fu_2167_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_31_fu_2151_p3 : zext_ln1153_31_fu_2120_p1);

assign phi_ln1153_48_fu_2245_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_33_fu_2229_p3 : zext_ln1153_33_fu_2198_p1);

assign phi_ln1153_49_fu_2323_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_35_fu_2307_p3 : zext_ln1153_35_fu_2276_p1);

assign phi_ln1153_4_fu_3095_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_54_fu_3074_p3 : zext_ln1153_54_fu_3053_p1);

assign phi_ln1153_50_fu_2401_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_37_fu_2385_p3 : zext_ln1153_37_fu_2354_p1);

assign phi_ln1153_51_fu_2479_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_39_fu_2463_p3 : zext_ln1153_39_fu_2432_p1);

assign phi_ln1153_52_fu_2557_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_41_fu_2541_p3 : zext_ln1153_41_fu_2510_p1);

assign phi_ln1153_53_fu_2635_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_43_fu_2619_p3 : zext_ln1153_43_fu_2588_p1);

assign phi_ln1153_54_fu_2713_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_45_fu_2697_p3 : zext_ln1153_45_fu_2666_p1);

assign phi_ln1153_55_fu_2791_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_47_fu_2775_p3 : zext_ln1153_47_fu_2744_p1);

assign phi_ln1153_56_fu_2869_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_49_fu_2853_p3 : zext_ln1153_49_fu_2822_p1);

assign phi_ln1153_57_fu_2947_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_51_fu_2931_p3 : zext_ln1153_51_fu_2900_p1);

assign phi_ln1153_58_fu_3025_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_53_fu_3009_p3 : zext_ln1153_53_fu_2978_p1);

assign phi_ln1153_59_fu_3103_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_55_fu_3087_p3 : zext_ln1153_55_fu_3056_p1);

assign phi_ln1153_5_fu_3017_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_52_fu_2996_p3 : zext_ln1153_52_fu_2975_p1);

assign phi_ln1153_60_fu_3181_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_57_fu_3165_p3 : zext_ln1153_57_fu_3134_p1);

assign phi_ln1153_61_fu_3259_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_59_fu_3243_p3 : zext_ln1153_59_fu_3212_p1);

assign phi_ln1153_62_fu_3337_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_61_fu_3321_p3 : zext_ln1153_61_fu_3290_p1);

assign phi_ln1153_63_fu_3426_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_63_fu_3404_p3 : zext_ln1153_63_fu_3368_p1);

assign phi_ln1153_6_fu_2939_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_50_fu_2918_p3 : zext_ln1153_50_fu_2897_p1);

assign phi_ln1153_7_fu_2861_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_48_fu_2840_p3 : zext_ln1153_48_fu_2819_p1);

assign phi_ln1153_8_fu_2783_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_46_fu_2762_p3 : zext_ln1153_46_fu_2741_p1);

assign phi_ln1153_9_fu_2705_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_44_fu_2684_p3 : zext_ln1153_44_fu_2663_p1);

assign phi_ln1153_fu_3412_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? c_62_fu_3386_p3 : zext_ln1153_62_fu_3365_p1);

assign select_ln1157_fu_3434_p3 = ((icmp_reg_3673[0:0] == 1'b1) ? 32'd4294967167 : 32'd4294967231);

assign sext_ln1125_1_cast_fu_852_p1 = $signed(sext_ln1125_1);

assign shl_ln1153_fu_901_p2 = num_fu_308 << 8'd6;

assign tmp_fu_929_p4 = {{num_fu_308[7:4]}};

assign xor_ln885_fu_3394_p2 = (num_1_reg_3475 ^ 8'd128);

assign zext_ln1153_100_fu_2336_p1 = add_ln1153_36_fu_2331_p2;

assign zext_ln1153_101_fu_2346_p1 = add_ln1153_37_fu_2341_p2;

assign zext_ln1153_102_fu_2414_p1 = add_ln1153_38_fu_2409_p2;

assign zext_ln1153_103_fu_2424_p1 = add_ln1153_39_fu_2419_p2;

assign zext_ln1153_104_fu_2492_p1 = add_ln1153_40_fu_2487_p2;

assign zext_ln1153_105_fu_2502_p1 = add_ln1153_41_fu_2497_p2;

assign zext_ln1153_106_fu_2570_p1 = add_ln1153_42_fu_2565_p2;

assign zext_ln1153_107_fu_2580_p1 = add_ln1153_43_fu_2575_p2;

assign zext_ln1153_108_fu_2648_p1 = add_ln1153_44_fu_2643_p2;

assign zext_ln1153_109_fu_2658_p1 = add_ln1153_45_fu_2653_p2;

assign zext_ln1153_10_fu_1337_p1 = add_ln886_5_reg_3781;

assign zext_ln1153_110_fu_2726_p1 = add_ln1153_46_fu_2721_p2;

assign zext_ln1153_111_fu_2736_p1 = add_ln1153_47_fu_2731_p2;

assign zext_ln1153_112_fu_2804_p1 = add_ln1153_48_fu_2799_p2;

assign zext_ln1153_113_fu_2814_p1 = add_ln1153_49_fu_2809_p2;

assign zext_ln1153_114_fu_2882_p1 = add_ln1153_50_fu_2877_p2;

assign zext_ln1153_115_fu_2892_p1 = add_ln1153_51_fu_2887_p2;

assign zext_ln1153_116_fu_2960_p1 = add_ln1153_52_fu_2955_p2;

assign zext_ln1153_117_fu_2970_p1 = add_ln1153_53_fu_2965_p2;

assign zext_ln1153_118_fu_3038_p1 = add_ln1153_54_fu_3033_p2;

assign zext_ln1153_119_fu_3048_p1 = add_ln1153_55_fu_3043_p2;

assign zext_ln1153_11_fu_1340_p1 = add_ln885_5_reg_3786;

assign zext_ln1153_120_fu_3116_p1 = add_ln1153_56_fu_3111_p2;

assign zext_ln1153_121_fu_3126_p1 = add_ln1153_57_fu_3121_p2;

assign zext_ln1153_122_fu_3194_p1 = add_ln1153_58_fu_3189_p2;

assign zext_ln1153_123_fu_3204_p1 = add_ln1153_59_fu_3199_p2;

assign zext_ln1153_124_fu_3272_p1 = add_ln1153_60_fu_3267_p2;

assign zext_ln1153_125_fu_3282_p1 = add_ln1153_61_fu_3277_p2;

assign zext_ln1153_126_fu_3350_p1 = add_ln1153_62_fu_3345_p2;

assign zext_ln1153_127_fu_3360_p1 = add_ln1153_63_fu_3355_p2;

assign zext_ln1153_12_fu_1415_p1 = add_ln886_6_reg_3791;

assign zext_ln1153_13_fu_1418_p1 = add_ln885_6_reg_3796;

assign zext_ln1153_14_fu_1493_p1 = add_ln886_7_reg_3801;

assign zext_ln1153_15_fu_1496_p1 = add_ln885_7_reg_3806;

assign zext_ln1153_16_fu_1571_p1 = add_ln886_8_reg_3811;

assign zext_ln1153_17_fu_1574_p1 = add_ln885_8_reg_3816;

assign zext_ln1153_18_fu_1649_p1 = add_ln886_9_reg_3821;

assign zext_ln1153_19_fu_1652_p1 = add_ln885_9_reg_3826;

assign zext_ln1153_1_fu_961_p1 = add_ln885_fu_945_p2;

assign zext_ln1153_20_fu_1727_p1 = add_ln886_10_reg_3831;

assign zext_ln1153_21_fu_1730_p1 = add_ln885_10_reg_3836;

assign zext_ln1153_22_fu_1805_p1 = add_ln886_11_reg_3841;

assign zext_ln1153_23_fu_1808_p1 = add_ln885_11_reg_3846;

assign zext_ln1153_24_fu_1883_p1 = add_ln886_12_reg_3851;

assign zext_ln1153_25_fu_1886_p1 = add_ln885_12_reg_3856;

assign zext_ln1153_26_fu_1961_p1 = add_ln886_13_reg_3861;

assign zext_ln1153_27_fu_1964_p1 = add_ln885_13_reg_3866;

assign zext_ln1153_28_fu_2039_p1 = add_ln886_14_reg_3871;

assign zext_ln1153_29_fu_2042_p1 = add_ln885_14_reg_3876;

assign zext_ln1153_2_fu_1025_p1 = add_ln886_reg_3741;

assign zext_ln1153_30_fu_2117_p1 = add_ln886_15_reg_3881;

assign zext_ln1153_31_fu_2120_p1 = add_ln885_15_reg_3886;

assign zext_ln1153_32_fu_2195_p1 = add_ln886_16_reg_3891;

assign zext_ln1153_33_fu_2198_p1 = add_ln885_16_reg_3896;

assign zext_ln1153_34_fu_2273_p1 = add_ln886_17_reg_3901;

assign zext_ln1153_35_fu_2276_p1 = add_ln885_17_reg_3906;

assign zext_ln1153_36_fu_2351_p1 = add_ln886_18_reg_3911;

assign zext_ln1153_37_fu_2354_p1 = add_ln885_18_reg_3916;

assign zext_ln1153_38_fu_2429_p1 = add_ln886_19_reg_3921;

assign zext_ln1153_39_fu_2432_p1 = add_ln885_19_reg_3926;

assign zext_ln1153_3_fu_1033_p1 = add_ln885_1_reg_3746;

assign zext_ln1153_40_fu_2507_p1 = add_ln886_20_reg_3931;

assign zext_ln1153_41_fu_2510_p1 = add_ln885_20_reg_3936;

assign zext_ln1153_42_fu_2585_p1 = add_ln886_21_reg_3941;

assign zext_ln1153_43_fu_2588_p1 = add_ln885_21_reg_3946;

assign zext_ln1153_44_fu_2663_p1 = add_ln886_22_reg_3951;

assign zext_ln1153_45_fu_2666_p1 = add_ln885_22_reg_3956;

assign zext_ln1153_46_fu_2741_p1 = add_ln886_23_reg_3961;

assign zext_ln1153_47_fu_2744_p1 = add_ln885_23_reg_3966;

assign zext_ln1153_48_fu_2819_p1 = add_ln886_24_reg_3971;

assign zext_ln1153_49_fu_2822_p1 = add_ln885_24_reg_3976;

assign zext_ln1153_4_fu_1103_p1 = add_ln886_1_reg_3751;

assign zext_ln1153_50_fu_2897_p1 = add_ln886_25_reg_3981;

assign zext_ln1153_51_fu_2900_p1 = add_ln885_25_reg_3986;

assign zext_ln1153_52_fu_2975_p1 = add_ln886_26_reg_3991;

assign zext_ln1153_53_fu_2978_p1 = add_ln885_26_reg_3996;

assign zext_ln1153_54_fu_3053_p1 = add_ln886_27_reg_4001;

assign zext_ln1153_55_fu_3056_p1 = add_ln885_27_reg_4006;

assign zext_ln1153_56_fu_3131_p1 = add_ln886_28_reg_4011;

assign zext_ln1153_57_fu_3134_p1 = add_ln885_28_reg_4016;

assign zext_ln1153_58_fu_3209_p1 = add_ln886_29_reg_4021;

assign zext_ln1153_59_fu_3212_p1 = add_ln885_29_reg_4026;

assign zext_ln1153_5_fu_1106_p1 = add_ln885_2_reg_3756;

assign zext_ln1153_60_fu_3287_p1 = add_ln886_30_reg_4031;

assign zext_ln1153_61_fu_3290_p1 = add_ln885_30_reg_4036;

assign zext_ln1153_62_fu_3365_p1 = add_ln886_31_reg_4041;

assign zext_ln1153_63_fu_3368_p1 = add_ln885_31_reg_4046;

assign zext_ln1153_64_fu_913_p1 = add_ln1153_fu_907_p2;

assign zext_ln1153_65_fu_924_p1 = add_ln1153_1_fu_918_p2;

assign zext_ln1153_66_fu_1010_p1 = add_ln1153_2_fu_1005_p2;

assign zext_ln1153_67_fu_1020_p1 = add_ln1153_3_fu_1015_p2;

assign zext_ln1153_68_fu_1088_p1 = add_ln1153_4_fu_1083_p2;

assign zext_ln1153_69_fu_1098_p1 = add_ln1153_5_fu_1093_p2;

assign zext_ln1153_6_fu_1181_p1 = add_ln886_2_reg_3761;

assign zext_ln1153_70_fu_1166_p1 = add_ln1153_6_fu_1161_p2;

assign zext_ln1153_71_fu_1176_p1 = add_ln1153_7_fu_1171_p2;

assign zext_ln1153_72_fu_1244_p1 = add_ln1153_8_fu_1239_p2;

assign zext_ln1153_73_fu_1254_p1 = add_ln1153_9_fu_1249_p2;

assign zext_ln1153_74_fu_1322_p1 = add_ln1153_10_fu_1317_p2;

assign zext_ln1153_75_fu_1332_p1 = add_ln1153_11_fu_1327_p2;

assign zext_ln1153_76_fu_1400_p1 = add_ln1153_12_fu_1395_p2;

assign zext_ln1153_77_fu_1410_p1 = add_ln1153_13_fu_1405_p2;

assign zext_ln1153_78_fu_1478_p1 = add_ln1153_14_fu_1473_p2;

assign zext_ln1153_79_fu_1488_p1 = add_ln1153_15_fu_1483_p2;

assign zext_ln1153_7_fu_1184_p1 = add_ln885_3_reg_3766;

assign zext_ln1153_80_fu_1556_p1 = add_ln1153_16_fu_1551_p2;

assign zext_ln1153_81_fu_1566_p1 = add_ln1153_17_fu_1561_p2;

assign zext_ln1153_82_fu_1634_p1 = add_ln1153_18_fu_1629_p2;

assign zext_ln1153_83_fu_1644_p1 = add_ln1153_19_fu_1639_p2;

assign zext_ln1153_84_fu_1712_p1 = add_ln1153_20_fu_1707_p2;

assign zext_ln1153_85_fu_1722_p1 = add_ln1153_21_fu_1717_p2;

assign zext_ln1153_86_fu_1790_p1 = add_ln1153_22_fu_1785_p2;

assign zext_ln1153_87_fu_1800_p1 = add_ln1153_23_fu_1795_p2;

assign zext_ln1153_88_fu_1868_p1 = add_ln1153_24_fu_1863_p2;

assign zext_ln1153_89_fu_1878_p1 = add_ln1153_25_fu_1873_p2;

assign zext_ln1153_8_fu_1259_p1 = add_ln886_3_reg_3771;

assign zext_ln1153_90_fu_1946_p1 = add_ln1153_26_fu_1941_p2;

assign zext_ln1153_91_fu_1956_p1 = add_ln1153_27_fu_1951_p2;

assign zext_ln1153_92_fu_2024_p1 = add_ln1153_28_fu_2019_p2;

assign zext_ln1153_93_fu_2034_p1 = add_ln1153_29_fu_2029_p2;

assign zext_ln1153_94_fu_2102_p1 = add_ln1153_30_fu_2097_p2;

assign zext_ln1153_95_fu_2112_p1 = add_ln1153_31_fu_2107_p2;

assign zext_ln1153_96_fu_2180_p1 = add_ln1153_32_fu_2175_p2;

assign zext_ln1153_97_fu_2190_p1 = add_ln1153_33_fu_2185_p2;

assign zext_ln1153_98_fu_2258_p1 = add_ln1153_34_fu_2253_p2;

assign zext_ln1153_99_fu_2268_p1 = add_ln1153_35_fu_2263_p2;

assign zext_ln1153_9_fu_1262_p1 = add_ln885_4_reg_3776;

assign zext_ln1153_fu_951_p1 = add_ln878_fu_879_p2;

always @ (posedge ap_clk) begin
    shl_ln1153_reg_3607[5:0] <= 6'b000000;
end

endmodule //jpeg2bmp_read_markers_1_Pipeline_VITIS_LOOP_1135_1
