// Wava Chan
// wchan@g.hmc.edu
// Sept. 8, 2025
// Testbench for the lab 2 demux module

module mux2_testbench();
    logic clk, reset, select;
    logic [1:0] anode_out, anode_expected;
	
	// 0 selects switch 2, 1 selects switch 1
	//Instantiate device under test
	demux2_1 dut(select, anode_out); 
	
	// Generate clock 
	always 
		begin 
			clk = 1; #5; clk = 0; #5;
		end 
		
	initial
		begin
			select = 1'b0; #1; assert(anode_out == 2'b10); else $error ("for select = 0, error!");
			select = 1'b1; #1; assert(anode_out == 2'b01); else $error ("for select = 1, error!");
			$finish
		end

endmodule