Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon May 25 19:22:59 2020
| Host         : DESKTOP-9OGL4CH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file undertale_timing_summary_routed.rpt -pb undertale_timing_summary_routed.pb -rpx undertale_timing_summary_routed.rpx -warn_on_violation
| Design       : undertale
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: controller/page_num_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: controller/page_num_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bullet1_hit_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bullet2_hit_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[11]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[16]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[17]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[18]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[19]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[20]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[21]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[22]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[23]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[24]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[25]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[26]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[27]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[28]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[29]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[30]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[31]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos2_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[11]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[16]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[17]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[18]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[19]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[20]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[21]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[22]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[23]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[24]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[25]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[26]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[27]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[28]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[29]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[30]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[31]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/bulletPos_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/player_hp_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/player_hp_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/player_hp_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/player_hp_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/player_hp_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/player_hp_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[11]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[11]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: menu_page/selection_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: menu_page/selection_reg[1]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: uart/baudrate_gen/baud_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/line_clk_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga/pix_stb_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 133 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.185       -6.088                      8                  338        0.129        0.000                      0                  338        4.500        0.000                       0                   209  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.185       -6.088                      8                  338        0.129        0.000                      0                  338        4.500        0.000                       0                   209  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            8  Failing Endpoints,  Worst Slack       -1.185ns,  Total Violation       -6.088ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.185ns  (required time - arrival time)
  Source:                 game_page/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/player_hp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.617ns  (logic 5.166ns (48.658%)  route 5.451ns (51.342%))
  Logic Levels:           23  (CARRY4=15 LUT3=1 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 15.430 - 10.000 ) 
    Source Clock Delay      (SCD):    6.049ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.036     3.494    controller/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.118     3.612 r  controller/n_0_5515_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.588     4.200    n_0_5515_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.498 r  n_0_5515_BUFG_inst/O
                         net (fo=128, routed)         1.551     6.049    game_page/n_0_5515_BUFG
    SLICE_X37Y21         FDRE                                         r  game_page/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     6.505 r  game_page/cnt_reg[0]/Q
                         net (fo=3, routed)           0.343     6.848    game_page/cnt_reg[0]
    SLICE_X38Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.443 r  game_page/bulletPos_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.443    game_page/bulletPos_reg[0]_i_7_n_1
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.560 r  game_page/bulletPos_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.560    game_page/bulletPos_reg[0]_i_6_n_1
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.677 r  game_page/bulletPos_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.009     7.686    game_page/bulletPos_reg[0]_i_8_n_1
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.803 r  game_page/bulletPos_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.803    game_page/bulletPos_reg[0]_i_11_n_1
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.920 r  game_page/bulletPos_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.920    game_page/bulletPos_reg[0]_i_14_n_1
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.235 f  game_page/bulletPos_reg[0]_i_16/O[3]
                         net (fo=1, routed)           0.777     9.012    game_page/bulletPos_reg[0]_i_16_n_5
    SLICE_X41Y24         LUT4 (Prop_lut4_I1_O)        0.307     9.319 f  game_page/bulletPos[0]_i_15/O
                         net (fo=1, routed)           0.264     9.583    game_page/bulletPos[0]_i_15_n_1
    SLICE_X41Y24         LUT5 (Prop_lut5_I4_O)        0.124     9.707 f  game_page/bulletPos[0]_i_4/O
                         net (fo=3, routed)           0.621    10.329    game_page/bulletPos[0]_i_4_n_1
    SLICE_X36Y24         LUT4 (Prop_lut4_I2_O)        0.124    10.453 r  game_page/cnt[0]_i_1/O
                         net (fo=196, routed)         0.768    11.220    game_page/clear
    SLICE_X34Y23         LUT4 (Prop_lut4_I1_O)        0.124    11.344 r  game_page/i__carry_i_12/O
                         net (fo=1, routed)           0.000    11.344    game_page/i__carry_i_12_n_1
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.877 r  game_page/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.877    game_page/i__carry_i_5_n_1
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.096 r  game_page/i__carry__0_i_5/O[0]
                         net (fo=1, routed)           0.492    12.589    vga/p_1_out_inferred__0/i__carry__1[0]
    SLICE_X33Y24         LUT6 (Prop_lut6_I5_O)        0.295    12.884 r  vga/i__carry__0_i_3__9/O
                         net (fo=1, routed)           0.000    12.884    game_page/p_1_out_inferred__0/i__carry__1_0[1]
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.434 r  game_page/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    13.443    game_page/p_1_out_inferred__0/i__carry__0_n_1
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.557 r  game_page/p_1_out_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.557    game_page/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.671 r  game_page/p_1_out_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.671    game_page/p_1_out_inferred__0/i__carry__2_n_1
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.785 r  game_page/p_1_out_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.785    game_page/p_1_out_inferred__0/i__carry__3_n_1
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.899 r  game_page/p_1_out_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.899    game_page/p_1_out_inferred__0/i__carry__4_n_1
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.013 r  game_page/p_1_out_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.013    game_page/p_1_out_inferred__0/i__carry__5_n_1
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.127 f  game_page/p_1_out_inferred__0/i__carry__6/CO[3]
                         net (fo=2, routed)           0.614    14.741    vga/bullet2_hit_reg_1[0]
    SLICE_X33Y32         LUT3 (Prop_lut3_I2_O)        0.124    14.865 r  vga/bullet2_hit_i_2/O
                         net (fo=2, routed)           0.729    15.593    vga/game_page/player_hp1
    SLICE_X35Y33         LUT5 (Prop_lut5_I2_O)        0.124    15.717 f  vga/player_hp[5]_i_4/O
                         net (fo=3, routed)           0.485    16.203    game_page/player_hp_reg[2]_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I4_O)        0.124    16.327 r  game_page/player_hp[5]_i_1/O
                         net (fo=4, routed)           0.340    16.666    game_page/player_hp[5]_i_1_n_1
    SLICE_X33Y34         FDRE                                         r  game_page/player_hp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.725    13.113    controller/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.095    13.208 r  controller/n_0_5515_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.529    13.737    n_0_5515_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    13.991 r  n_0_5515_BUFG_inst/O
                         net (fo=128, routed)         1.439    15.430    game_page/n_0_5515_BUFG
    SLICE_X33Y34         FDRE                                         r  game_page/player_hp_reg[0]/C
                         clock pessimism              0.515    15.945    
                         clock uncertainty           -0.035    15.910    
    SLICE_X33Y34         FDRE (Setup_fdre_C_R)       -0.429    15.481    game_page/player_hp_reg[0]
  -------------------------------------------------------------------
                         required time                         15.481    
                         arrival time                         -16.666    
  -------------------------------------------------------------------
                         slack                                 -1.185    

Slack (VIOLATED) :        -1.185ns  (required time - arrival time)
  Source:                 game_page/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/player_hp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.617ns  (logic 5.166ns (48.658%)  route 5.451ns (51.342%))
  Logic Levels:           23  (CARRY4=15 LUT3=1 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 15.430 - 10.000 ) 
    Source Clock Delay      (SCD):    6.049ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.036     3.494    controller/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.118     3.612 r  controller/n_0_5515_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.588     4.200    n_0_5515_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.498 r  n_0_5515_BUFG_inst/O
                         net (fo=128, routed)         1.551     6.049    game_page/n_0_5515_BUFG
    SLICE_X37Y21         FDRE                                         r  game_page/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     6.505 r  game_page/cnt_reg[0]/Q
                         net (fo=3, routed)           0.343     6.848    game_page/cnt_reg[0]
    SLICE_X38Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.443 r  game_page/bulletPos_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.443    game_page/bulletPos_reg[0]_i_7_n_1
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.560 r  game_page/bulletPos_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.560    game_page/bulletPos_reg[0]_i_6_n_1
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.677 r  game_page/bulletPos_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.009     7.686    game_page/bulletPos_reg[0]_i_8_n_1
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.803 r  game_page/bulletPos_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.803    game_page/bulletPos_reg[0]_i_11_n_1
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.920 r  game_page/bulletPos_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.920    game_page/bulletPos_reg[0]_i_14_n_1
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.235 f  game_page/bulletPos_reg[0]_i_16/O[3]
                         net (fo=1, routed)           0.777     9.012    game_page/bulletPos_reg[0]_i_16_n_5
    SLICE_X41Y24         LUT4 (Prop_lut4_I1_O)        0.307     9.319 f  game_page/bulletPos[0]_i_15/O
                         net (fo=1, routed)           0.264     9.583    game_page/bulletPos[0]_i_15_n_1
    SLICE_X41Y24         LUT5 (Prop_lut5_I4_O)        0.124     9.707 f  game_page/bulletPos[0]_i_4/O
                         net (fo=3, routed)           0.621    10.329    game_page/bulletPos[0]_i_4_n_1
    SLICE_X36Y24         LUT4 (Prop_lut4_I2_O)        0.124    10.453 r  game_page/cnt[0]_i_1/O
                         net (fo=196, routed)         0.768    11.220    game_page/clear
    SLICE_X34Y23         LUT4 (Prop_lut4_I1_O)        0.124    11.344 r  game_page/i__carry_i_12/O
                         net (fo=1, routed)           0.000    11.344    game_page/i__carry_i_12_n_1
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.877 r  game_page/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.877    game_page/i__carry_i_5_n_1
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.096 r  game_page/i__carry__0_i_5/O[0]
                         net (fo=1, routed)           0.492    12.589    vga/p_1_out_inferred__0/i__carry__1[0]
    SLICE_X33Y24         LUT6 (Prop_lut6_I5_O)        0.295    12.884 r  vga/i__carry__0_i_3__9/O
                         net (fo=1, routed)           0.000    12.884    game_page/p_1_out_inferred__0/i__carry__1_0[1]
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.434 r  game_page/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    13.443    game_page/p_1_out_inferred__0/i__carry__0_n_1
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.557 r  game_page/p_1_out_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.557    game_page/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.671 r  game_page/p_1_out_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.671    game_page/p_1_out_inferred__0/i__carry__2_n_1
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.785 r  game_page/p_1_out_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.785    game_page/p_1_out_inferred__0/i__carry__3_n_1
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.899 r  game_page/p_1_out_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.899    game_page/p_1_out_inferred__0/i__carry__4_n_1
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.013 r  game_page/p_1_out_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.013    game_page/p_1_out_inferred__0/i__carry__5_n_1
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.127 f  game_page/p_1_out_inferred__0/i__carry__6/CO[3]
                         net (fo=2, routed)           0.614    14.741    vga/bullet2_hit_reg_1[0]
    SLICE_X33Y32         LUT3 (Prop_lut3_I2_O)        0.124    14.865 r  vga/bullet2_hit_i_2/O
                         net (fo=2, routed)           0.729    15.593    vga/game_page/player_hp1
    SLICE_X35Y33         LUT5 (Prop_lut5_I2_O)        0.124    15.717 f  vga/player_hp[5]_i_4/O
                         net (fo=3, routed)           0.485    16.203    game_page/player_hp_reg[2]_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I4_O)        0.124    16.327 r  game_page/player_hp[5]_i_1/O
                         net (fo=4, routed)           0.340    16.666    game_page/player_hp[5]_i_1_n_1
    SLICE_X33Y34         FDRE                                         r  game_page/player_hp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.725    13.113    controller/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.095    13.208 r  controller/n_0_5515_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.529    13.737    n_0_5515_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    13.991 r  n_0_5515_BUFG_inst/O
                         net (fo=128, routed)         1.439    15.430    game_page/n_0_5515_BUFG
    SLICE_X33Y34         FDRE                                         r  game_page/player_hp_reg[1]/C
                         clock pessimism              0.515    15.945    
                         clock uncertainty           -0.035    15.910    
    SLICE_X33Y34         FDRE (Setup_fdre_C_R)       -0.429    15.481    game_page/player_hp_reg[1]
  -------------------------------------------------------------------
                         required time                         15.481    
                         arrival time                         -16.666    
  -------------------------------------------------------------------
                         slack                                 -1.185    

Slack (VIOLATED) :        -1.185ns  (required time - arrival time)
  Source:                 game_page/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/player_hp_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.617ns  (logic 5.166ns (48.658%)  route 5.451ns (51.342%))
  Logic Levels:           23  (CARRY4=15 LUT3=1 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 15.430 - 10.000 ) 
    Source Clock Delay      (SCD):    6.049ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.036     3.494    controller/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.118     3.612 r  controller/n_0_5515_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.588     4.200    n_0_5515_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.498 r  n_0_5515_BUFG_inst/O
                         net (fo=128, routed)         1.551     6.049    game_page/n_0_5515_BUFG
    SLICE_X37Y21         FDRE                                         r  game_page/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     6.505 r  game_page/cnt_reg[0]/Q
                         net (fo=3, routed)           0.343     6.848    game_page/cnt_reg[0]
    SLICE_X38Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.443 r  game_page/bulletPos_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.443    game_page/bulletPos_reg[0]_i_7_n_1
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.560 r  game_page/bulletPos_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.560    game_page/bulletPos_reg[0]_i_6_n_1
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.677 r  game_page/bulletPos_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.009     7.686    game_page/bulletPos_reg[0]_i_8_n_1
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.803 r  game_page/bulletPos_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.803    game_page/bulletPos_reg[0]_i_11_n_1
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.920 r  game_page/bulletPos_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.920    game_page/bulletPos_reg[0]_i_14_n_1
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.235 f  game_page/bulletPos_reg[0]_i_16/O[3]
                         net (fo=1, routed)           0.777     9.012    game_page/bulletPos_reg[0]_i_16_n_5
    SLICE_X41Y24         LUT4 (Prop_lut4_I1_O)        0.307     9.319 f  game_page/bulletPos[0]_i_15/O
                         net (fo=1, routed)           0.264     9.583    game_page/bulletPos[0]_i_15_n_1
    SLICE_X41Y24         LUT5 (Prop_lut5_I4_O)        0.124     9.707 f  game_page/bulletPos[0]_i_4/O
                         net (fo=3, routed)           0.621    10.329    game_page/bulletPos[0]_i_4_n_1
    SLICE_X36Y24         LUT4 (Prop_lut4_I2_O)        0.124    10.453 r  game_page/cnt[0]_i_1/O
                         net (fo=196, routed)         0.768    11.220    game_page/clear
    SLICE_X34Y23         LUT4 (Prop_lut4_I1_O)        0.124    11.344 r  game_page/i__carry_i_12/O
                         net (fo=1, routed)           0.000    11.344    game_page/i__carry_i_12_n_1
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.877 r  game_page/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.877    game_page/i__carry_i_5_n_1
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.096 r  game_page/i__carry__0_i_5/O[0]
                         net (fo=1, routed)           0.492    12.589    vga/p_1_out_inferred__0/i__carry__1[0]
    SLICE_X33Y24         LUT6 (Prop_lut6_I5_O)        0.295    12.884 r  vga/i__carry__0_i_3__9/O
                         net (fo=1, routed)           0.000    12.884    game_page/p_1_out_inferred__0/i__carry__1_0[1]
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.434 r  game_page/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    13.443    game_page/p_1_out_inferred__0/i__carry__0_n_1
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.557 r  game_page/p_1_out_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.557    game_page/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.671 r  game_page/p_1_out_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.671    game_page/p_1_out_inferred__0/i__carry__2_n_1
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.785 r  game_page/p_1_out_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.785    game_page/p_1_out_inferred__0/i__carry__3_n_1
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.899 r  game_page/p_1_out_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.899    game_page/p_1_out_inferred__0/i__carry__4_n_1
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.013 r  game_page/p_1_out_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.013    game_page/p_1_out_inferred__0/i__carry__5_n_1
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.127 f  game_page/p_1_out_inferred__0/i__carry__6/CO[3]
                         net (fo=2, routed)           0.614    14.741    vga/bullet2_hit_reg_1[0]
    SLICE_X33Y32         LUT3 (Prop_lut3_I2_O)        0.124    14.865 r  vga/bullet2_hit_i_2/O
                         net (fo=2, routed)           0.729    15.593    vga/game_page/player_hp1
    SLICE_X35Y33         LUT5 (Prop_lut5_I2_O)        0.124    15.717 f  vga/player_hp[5]_i_4/O
                         net (fo=3, routed)           0.485    16.203    game_page/player_hp_reg[2]_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I4_O)        0.124    16.327 r  game_page/player_hp[5]_i_1/O
                         net (fo=4, routed)           0.340    16.666    game_page/player_hp[5]_i_1_n_1
    SLICE_X33Y34         FDRE                                         r  game_page/player_hp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.725    13.113    controller/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.095    13.208 r  controller/n_0_5515_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.529    13.737    n_0_5515_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    13.991 r  n_0_5515_BUFG_inst/O
                         net (fo=128, routed)         1.439    15.430    game_page/n_0_5515_BUFG
    SLICE_X33Y34         FDRE                                         r  game_page/player_hp_reg[3]/C
                         clock pessimism              0.515    15.945    
                         clock uncertainty           -0.035    15.910    
    SLICE_X33Y34         FDRE (Setup_fdre_C_R)       -0.429    15.481    game_page/player_hp_reg[3]
  -------------------------------------------------------------------
                         required time                         15.481    
                         arrival time                         -16.666    
  -------------------------------------------------------------------
                         slack                                 -1.185    

Slack (VIOLATED) :        -1.185ns  (required time - arrival time)
  Source:                 game_page/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/player_hp_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.617ns  (logic 5.166ns (48.658%)  route 5.451ns (51.342%))
  Logic Levels:           23  (CARRY4=15 LUT3=1 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 15.430 - 10.000 ) 
    Source Clock Delay      (SCD):    6.049ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.036     3.494    controller/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.118     3.612 r  controller/n_0_5515_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.588     4.200    n_0_5515_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.498 r  n_0_5515_BUFG_inst/O
                         net (fo=128, routed)         1.551     6.049    game_page/n_0_5515_BUFG
    SLICE_X37Y21         FDRE                                         r  game_page/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     6.505 r  game_page/cnt_reg[0]/Q
                         net (fo=3, routed)           0.343     6.848    game_page/cnt_reg[0]
    SLICE_X38Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.443 r  game_page/bulletPos_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.443    game_page/bulletPos_reg[0]_i_7_n_1
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.560 r  game_page/bulletPos_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.560    game_page/bulletPos_reg[0]_i_6_n_1
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.677 r  game_page/bulletPos_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.009     7.686    game_page/bulletPos_reg[0]_i_8_n_1
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.803 r  game_page/bulletPos_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.803    game_page/bulletPos_reg[0]_i_11_n_1
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.920 r  game_page/bulletPos_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.920    game_page/bulletPos_reg[0]_i_14_n_1
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.235 f  game_page/bulletPos_reg[0]_i_16/O[3]
                         net (fo=1, routed)           0.777     9.012    game_page/bulletPos_reg[0]_i_16_n_5
    SLICE_X41Y24         LUT4 (Prop_lut4_I1_O)        0.307     9.319 f  game_page/bulletPos[0]_i_15/O
                         net (fo=1, routed)           0.264     9.583    game_page/bulletPos[0]_i_15_n_1
    SLICE_X41Y24         LUT5 (Prop_lut5_I4_O)        0.124     9.707 f  game_page/bulletPos[0]_i_4/O
                         net (fo=3, routed)           0.621    10.329    game_page/bulletPos[0]_i_4_n_1
    SLICE_X36Y24         LUT4 (Prop_lut4_I2_O)        0.124    10.453 r  game_page/cnt[0]_i_1/O
                         net (fo=196, routed)         0.768    11.220    game_page/clear
    SLICE_X34Y23         LUT4 (Prop_lut4_I1_O)        0.124    11.344 r  game_page/i__carry_i_12/O
                         net (fo=1, routed)           0.000    11.344    game_page/i__carry_i_12_n_1
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.877 r  game_page/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.877    game_page/i__carry_i_5_n_1
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.096 r  game_page/i__carry__0_i_5/O[0]
                         net (fo=1, routed)           0.492    12.589    vga/p_1_out_inferred__0/i__carry__1[0]
    SLICE_X33Y24         LUT6 (Prop_lut6_I5_O)        0.295    12.884 r  vga/i__carry__0_i_3__9/O
                         net (fo=1, routed)           0.000    12.884    game_page/p_1_out_inferred__0/i__carry__1_0[1]
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.434 r  game_page/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    13.443    game_page/p_1_out_inferred__0/i__carry__0_n_1
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.557 r  game_page/p_1_out_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.557    game_page/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.671 r  game_page/p_1_out_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.671    game_page/p_1_out_inferred__0/i__carry__2_n_1
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.785 r  game_page/p_1_out_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.785    game_page/p_1_out_inferred__0/i__carry__3_n_1
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.899 r  game_page/p_1_out_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.899    game_page/p_1_out_inferred__0/i__carry__4_n_1
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.013 r  game_page/p_1_out_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.013    game_page/p_1_out_inferred__0/i__carry__5_n_1
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.127 f  game_page/p_1_out_inferred__0/i__carry__6/CO[3]
                         net (fo=2, routed)           0.614    14.741    vga/bullet2_hit_reg_1[0]
    SLICE_X33Y32         LUT3 (Prop_lut3_I2_O)        0.124    14.865 r  vga/bullet2_hit_i_2/O
                         net (fo=2, routed)           0.729    15.593    vga/game_page/player_hp1
    SLICE_X35Y33         LUT5 (Prop_lut5_I2_O)        0.124    15.717 f  vga/player_hp[5]_i_4/O
                         net (fo=3, routed)           0.485    16.203    game_page/player_hp_reg[2]_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I4_O)        0.124    16.327 r  game_page/player_hp[5]_i_1/O
                         net (fo=4, routed)           0.340    16.666    game_page/player_hp[5]_i_1_n_1
    SLICE_X33Y34         FDRE                                         r  game_page/player_hp_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.725    13.113    controller/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.095    13.208 r  controller/n_0_5515_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.529    13.737    n_0_5515_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    13.991 r  n_0_5515_BUFG_inst/O
                         net (fo=128, routed)         1.439    15.430    game_page/n_0_5515_BUFG
    SLICE_X33Y34         FDRE                                         r  game_page/player_hp_reg[5]/C
                         clock pessimism              0.515    15.945    
                         clock uncertainty           -0.035    15.910    
    SLICE_X33Y34         FDRE (Setup_fdre_C_R)       -0.429    15.481    game_page/player_hp_reg[5]
  -------------------------------------------------------------------
                         required time                         15.481    
                         arrival time                         -16.666    
  -------------------------------------------------------------------
                         slack                                 -1.185    

Slack (VIOLATED) :        -0.608ns  (required time - arrival time)
  Source:                 game_page/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/player_hp_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.547ns  (logic 5.166ns (48.980%)  route 5.381ns (51.020%))
  Logic Levels:           23  (CARRY4=15 LUT3=1 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 15.429 - 10.000 ) 
    Source Clock Delay      (SCD):    6.049ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.036     3.494    controller/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.118     3.612 r  controller/n_0_5515_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.588     4.200    n_0_5515_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.498 r  n_0_5515_BUFG_inst/O
                         net (fo=128, routed)         1.551     6.049    game_page/n_0_5515_BUFG
    SLICE_X37Y21         FDRE                                         r  game_page/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     6.505 r  game_page/cnt_reg[0]/Q
                         net (fo=3, routed)           0.343     6.848    game_page/cnt_reg[0]
    SLICE_X38Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.443 r  game_page/bulletPos_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.443    game_page/bulletPos_reg[0]_i_7_n_1
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.560 r  game_page/bulletPos_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.560    game_page/bulletPos_reg[0]_i_6_n_1
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.677 r  game_page/bulletPos_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.009     7.686    game_page/bulletPos_reg[0]_i_8_n_1
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.803 r  game_page/bulletPos_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.803    game_page/bulletPos_reg[0]_i_11_n_1
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.920 r  game_page/bulletPos_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.920    game_page/bulletPos_reg[0]_i_14_n_1
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.235 f  game_page/bulletPos_reg[0]_i_16/O[3]
                         net (fo=1, routed)           0.777     9.012    game_page/bulletPos_reg[0]_i_16_n_5
    SLICE_X41Y24         LUT4 (Prop_lut4_I1_O)        0.307     9.319 f  game_page/bulletPos[0]_i_15/O
                         net (fo=1, routed)           0.264     9.583    game_page/bulletPos[0]_i_15_n_1
    SLICE_X41Y24         LUT5 (Prop_lut5_I4_O)        0.124     9.707 f  game_page/bulletPos[0]_i_4/O
                         net (fo=3, routed)           0.621    10.329    game_page/bulletPos[0]_i_4_n_1
    SLICE_X36Y24         LUT4 (Prop_lut4_I2_O)        0.124    10.453 r  game_page/cnt[0]_i_1/O
                         net (fo=196, routed)         0.768    11.220    game_page/clear
    SLICE_X34Y23         LUT4 (Prop_lut4_I1_O)        0.124    11.344 r  game_page/i__carry_i_12/O
                         net (fo=1, routed)           0.000    11.344    game_page/i__carry_i_12_n_1
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.877 r  game_page/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.877    game_page/i__carry_i_5_n_1
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.096 r  game_page/i__carry__0_i_5/O[0]
                         net (fo=1, routed)           0.492    12.589    vga/p_1_out_inferred__0/i__carry__1[0]
    SLICE_X33Y24         LUT6 (Prop_lut6_I5_O)        0.295    12.884 r  vga/i__carry__0_i_3__9/O
                         net (fo=1, routed)           0.000    12.884    game_page/p_1_out_inferred__0/i__carry__1_0[1]
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.434 r  game_page/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    13.443    game_page/p_1_out_inferred__0/i__carry__0_n_1
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.557 r  game_page/p_1_out_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.557    game_page/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.671 r  game_page/p_1_out_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.671    game_page/p_1_out_inferred__0/i__carry__2_n_1
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.785 r  game_page/p_1_out_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.785    game_page/p_1_out_inferred__0/i__carry__3_n_1
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.899 r  game_page/p_1_out_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.899    game_page/p_1_out_inferred__0/i__carry__4_n_1
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.013 r  game_page/p_1_out_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.013    game_page/p_1_out_inferred__0/i__carry__5_n_1
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.127 r  game_page/p_1_out_inferred__0/i__carry__6/CO[3]
                         net (fo=2, routed)           0.614    14.741    vga/bullet2_hit_reg_1[0]
    SLICE_X33Y32         LUT3 (Prop_lut3_I2_O)        0.124    14.865 f  vga/bullet2_hit_i_2/O
                         net (fo=2, routed)           0.729    15.593    vga/game_page/player_hp1
    SLICE_X35Y33         LUT5 (Prop_lut5_I2_O)        0.124    15.717 r  vga/player_hp[5]_i_4/O
                         net (fo=3, routed)           0.755    16.472    game_page/player_hp_reg[2]_0
    SLICE_X34Y34         LUT6 (Prop_lut6_I4_O)        0.124    16.596 r  game_page/player_hp[2]_i_1/O
                         net (fo=1, routed)           0.000    16.596    game_page/player_hp[2]_i_1_n_1
    SLICE_X34Y34         FDSE                                         r  game_page/player_hp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.725    13.113    controller/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.095    13.208 r  controller/n_0_5515_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.529    13.737    n_0_5515_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    13.991 r  n_0_5515_BUFG_inst/O
                         net (fo=128, routed)         1.438    15.429    game_page/n_0_5515_BUFG
    SLICE_X34Y34         FDSE                                         r  game_page/player_hp_reg[2]/C
                         clock pessimism              0.515    15.944    
                         clock uncertainty           -0.035    15.909    
    SLICE_X34Y34         FDSE (Setup_fdse_C_D)        0.079    15.988    game_page/player_hp_reg[2]
  -------------------------------------------------------------------
                         required time                         15.988    
                         arrival time                         -16.596    
  -------------------------------------------------------------------
                         slack                                 -0.608    

Slack (VIOLATED) :        -0.524ns  (required time - arrival time)
  Source:                 game_page/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/player_hp_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.415ns  (logic 5.164ns (49.580%)  route 5.251ns (50.420%))
  Logic Levels:           23  (CARRY4=14 LUT1=1 LUT3=1 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 15.430 - 10.000 ) 
    Source Clock Delay      (SCD):    6.049ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.036     3.494    controller/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.118     3.612 r  controller/n_0_5515_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.588     4.200    n_0_5515_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.498 r  n_0_5515_BUFG_inst/O
                         net (fo=128, routed)         1.551     6.049    game_page/n_0_5515_BUFG
    SLICE_X37Y21         FDRE                                         r  game_page/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     6.505 r  game_page/cnt_reg[0]/Q
                         net (fo=3, routed)           0.343     6.848    game_page/cnt_reg[0]
    SLICE_X38Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.443 r  game_page/bulletPos_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.443    game_page/bulletPos_reg[0]_i_7_n_1
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.560 r  game_page/bulletPos_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.560    game_page/bulletPos_reg[0]_i_6_n_1
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.677 r  game_page/bulletPos_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.009     7.686    game_page/bulletPos_reg[0]_i_8_n_1
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.803 r  game_page/bulletPos_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.803    game_page/bulletPos_reg[0]_i_11_n_1
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.920 r  game_page/bulletPos_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.920    game_page/bulletPos_reg[0]_i_14_n_1
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.235 f  game_page/bulletPos_reg[0]_i_16/O[3]
                         net (fo=1, routed)           0.777     9.012    game_page/bulletPos_reg[0]_i_16_n_5
    SLICE_X41Y24         LUT4 (Prop_lut4_I1_O)        0.307     9.319 f  game_page/bulletPos[0]_i_15/O
                         net (fo=1, routed)           0.264     9.583    game_page/bulletPos[0]_i_15_n_1
    SLICE_X41Y24         LUT5 (Prop_lut5_I4_O)        0.124     9.707 f  game_page/bulletPos[0]_i_4/O
                         net (fo=3, routed)           0.621    10.329    game_page/bulletPos[0]_i_4_n_1
    SLICE_X36Y24         LUT4 (Prop_lut4_I2_O)        0.124    10.453 r  game_page/cnt[0]_i_1/O
                         net (fo=196, routed)         0.757    11.210    game_page/clear
    SLICE_X37Y26         LUT4 (Prop_lut4_I2_O)        0.124    11.334 r  game_page/p_1_out_carry__0_i_12/O
                         net (fo=1, routed)           0.000    11.334    game_page/p_1_out_carry__0_i_12_n_1
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.884 r  game_page/p_1_out_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.884    game_page/p_1_out_carry__0_i_9_n_1
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.998 r  game_page/p_1_out_carry__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.998    game_page/p_1_out_carry__1_i_7_n_1
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.112 r  game_page/p_1_out_carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.112    game_page/p_1_out_carry__2_i_5_n_1
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.226 r  game_page/p_1_out_carry__3_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.226    game_page/p_1_out_carry__3_i_5_n_1
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.340 r  game_page/p_1_out_carry__4_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.340    game_page/p_1_out_carry__4_i_5_n_1
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.454 r  game_page/p_1_out_carry__5_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.454    game_page/p_1_out_carry__5_i_5_n_1
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.788 f  game_page/p_1_out_carry__6_i_5/O[1]
                         net (fo=1, routed)           0.505    13.293    game_page/p_1_out_carry__6_i_5_n_7
    SLICE_X36Y32         LUT1 (Prop_lut1_I0_O)        0.303    13.596 r  game_page/p_1_out_carry__6_i_2/O
                         net (fo=1, routed)           0.000    13.596    game_page/p_1_out_carry__6_i_2_n_1
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.994 r  game_page/p_1_out_carry__6/CO[3]
                         net (fo=2, routed)           0.618    14.612    vga/bullet1_hit_reg_1[0]
    SLICE_X37Y33         LUT4 (Prop_lut4_I1_O)        0.124    14.736 r  vga/player_hp[1]_i_2/O
                         net (fo=7, routed)           0.643    15.379    vga/v_val_reg[4]_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I0_O)        0.124    15.503 f  vga/player_hp[5]_i_7/O
                         net (fo=3, routed)           0.434    15.937    game_page/player_hp_reg[3]_2
    SLICE_X32Y34         LUT3 (Prop_lut3_I2_O)        0.124    16.061 r  game_page/player_hp[4]_i_3/O
                         net (fo=1, routed)           0.280    16.341    game_page/player_hp[4]_i_3_n_1
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.124    16.465 r  game_page/player_hp[4]_i_2/O
                         net (fo=1, routed)           0.000    16.465    game_page/player_hp[4]_i_2_n_1
    SLICE_X32Y34         FDSE                                         r  game_page/player_hp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.725    13.113    controller/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.095    13.208 r  controller/n_0_5515_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.529    13.737    n_0_5515_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    13.991 r  n_0_5515_BUFG_inst/O
                         net (fo=128, routed)         1.439    15.430    game_page/n_0_5515_BUFG
    SLICE_X32Y34         FDSE                                         r  game_page/player_hp_reg[4]/C
                         clock pessimism              0.515    15.945    
                         clock uncertainty           -0.035    15.910    
    SLICE_X32Y34         FDSE (Setup_fdse_C_D)        0.031    15.941    game_page/player_hp_reg[4]
  -------------------------------------------------------------------
                         required time                         15.941    
                         arrival time                         -16.465    
  -------------------------------------------------------------------
                         slack                                 -0.524    

Slack (VIOLATED) :        -0.108ns  (required time - arrival time)
  Source:                 game_page/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/player_hp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.000ns  (logic 5.040ns (50.400%)  route 4.960ns (49.600%))
  Logic Levels:           22  (CARRY4=14 LUT1=1 LUT3=1 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 15.430 - 10.000 ) 
    Source Clock Delay      (SCD):    6.049ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.036     3.494    controller/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.118     3.612 r  controller/n_0_5515_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.588     4.200    n_0_5515_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.498 r  n_0_5515_BUFG_inst/O
                         net (fo=128, routed)         1.551     6.049    game_page/n_0_5515_BUFG
    SLICE_X37Y21         FDRE                                         r  game_page/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     6.505 r  game_page/cnt_reg[0]/Q
                         net (fo=3, routed)           0.343     6.848    game_page/cnt_reg[0]
    SLICE_X38Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.443 r  game_page/bulletPos_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.443    game_page/bulletPos_reg[0]_i_7_n_1
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.560 r  game_page/bulletPos_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.560    game_page/bulletPos_reg[0]_i_6_n_1
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.677 r  game_page/bulletPos_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.009     7.686    game_page/bulletPos_reg[0]_i_8_n_1
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.803 r  game_page/bulletPos_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.803    game_page/bulletPos_reg[0]_i_11_n_1
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.920 r  game_page/bulletPos_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.920    game_page/bulletPos_reg[0]_i_14_n_1
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.235 f  game_page/bulletPos_reg[0]_i_16/O[3]
                         net (fo=1, routed)           0.777     9.012    game_page/bulletPos_reg[0]_i_16_n_5
    SLICE_X41Y24         LUT4 (Prop_lut4_I1_O)        0.307     9.319 f  game_page/bulletPos[0]_i_15/O
                         net (fo=1, routed)           0.264     9.583    game_page/bulletPos[0]_i_15_n_1
    SLICE_X41Y24         LUT5 (Prop_lut5_I4_O)        0.124     9.707 f  game_page/bulletPos[0]_i_4/O
                         net (fo=3, routed)           0.621    10.329    game_page/bulletPos[0]_i_4_n_1
    SLICE_X36Y24         LUT4 (Prop_lut4_I2_O)        0.124    10.453 r  game_page/cnt[0]_i_1/O
                         net (fo=196, routed)         0.757    11.210    game_page/clear
    SLICE_X37Y26         LUT4 (Prop_lut4_I2_O)        0.124    11.334 r  game_page/p_1_out_carry__0_i_12/O
                         net (fo=1, routed)           0.000    11.334    game_page/p_1_out_carry__0_i_12_n_1
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.884 r  game_page/p_1_out_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.884    game_page/p_1_out_carry__0_i_9_n_1
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.998 r  game_page/p_1_out_carry__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.998    game_page/p_1_out_carry__1_i_7_n_1
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.112 r  game_page/p_1_out_carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.112    game_page/p_1_out_carry__2_i_5_n_1
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.226 r  game_page/p_1_out_carry__3_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.226    game_page/p_1_out_carry__3_i_5_n_1
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.340 r  game_page/p_1_out_carry__4_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.340    game_page/p_1_out_carry__4_i_5_n_1
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.454 r  game_page/p_1_out_carry__5_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.454    game_page/p_1_out_carry__5_i_5_n_1
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.788 f  game_page/p_1_out_carry__6_i_5/O[1]
                         net (fo=1, routed)           0.505    13.293    game_page/p_1_out_carry__6_i_5_n_7
    SLICE_X36Y32         LUT1 (Prop_lut1_I0_O)        0.303    13.596 r  game_page/p_1_out_carry__6_i_2/O
                         net (fo=1, routed)           0.000    13.596    game_page/p_1_out_carry__6_i_2_n_1
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.994 r  game_page/p_1_out_carry__6/CO[3]
                         net (fo=2, routed)           0.618    14.612    vga/bullet1_hit_reg_1[0]
    SLICE_X37Y33         LUT4 (Prop_lut4_I1_O)        0.124    14.736 r  vga/player_hp[1]_i_2/O
                         net (fo=7, routed)           0.643    15.379    vga/v_val_reg[4]_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I0_O)        0.124    15.503 r  vga/player_hp[5]_i_7/O
                         net (fo=3, routed)           0.422    15.925    game_page/player_hp_reg[3]_2
    SLICE_X33Y34         LUT3 (Prop_lut3_I2_O)        0.124    16.049 r  game_page/player_hp[3]_i_1/O
                         net (fo=1, routed)           0.000    16.049    game_page/player_hp[3]_i_1_n_1
    SLICE_X33Y34         FDRE                                         r  game_page/player_hp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.725    13.113    controller/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.095    13.208 r  controller/n_0_5515_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.529    13.737    n_0_5515_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    13.991 r  n_0_5515_BUFG_inst/O
                         net (fo=128, routed)         1.439    15.430    game_page/n_0_5515_BUFG
    SLICE_X33Y34         FDRE                                         r  game_page/player_hp_reg[3]/C
                         clock pessimism              0.515    15.945    
                         clock uncertainty           -0.035    15.910    
    SLICE_X33Y34         FDRE (Setup_fdre_C_D)        0.031    15.941    game_page/player_hp_reg[3]
  -------------------------------------------------------------------
                         required time                         15.941    
                         arrival time                         -16.049    
  -------------------------------------------------------------------
                         slack                                 -0.108    

Slack (VIOLATED) :        -0.106ns  (required time - arrival time)
  Source:                 game_page/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/player_hp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.999ns  (logic 5.040ns (50.405%)  route 4.959ns (49.595%))
  Logic Levels:           22  (CARRY4=14 LUT1=1 LUT4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 15.430 - 10.000 ) 
    Source Clock Delay      (SCD):    6.049ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.036     3.494    controller/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.118     3.612 r  controller/n_0_5515_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.588     4.200    n_0_5515_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.498 r  n_0_5515_BUFG_inst/O
                         net (fo=128, routed)         1.551     6.049    game_page/n_0_5515_BUFG
    SLICE_X37Y21         FDRE                                         r  game_page/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     6.505 r  game_page/cnt_reg[0]/Q
                         net (fo=3, routed)           0.343     6.848    game_page/cnt_reg[0]
    SLICE_X38Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.443 r  game_page/bulletPos_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.443    game_page/bulletPos_reg[0]_i_7_n_1
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.560 r  game_page/bulletPos_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.560    game_page/bulletPos_reg[0]_i_6_n_1
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.677 r  game_page/bulletPos_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.009     7.686    game_page/bulletPos_reg[0]_i_8_n_1
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.803 r  game_page/bulletPos_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.803    game_page/bulletPos_reg[0]_i_11_n_1
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.920 r  game_page/bulletPos_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.920    game_page/bulletPos_reg[0]_i_14_n_1
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.235 f  game_page/bulletPos_reg[0]_i_16/O[3]
                         net (fo=1, routed)           0.777     9.012    game_page/bulletPos_reg[0]_i_16_n_5
    SLICE_X41Y24         LUT4 (Prop_lut4_I1_O)        0.307     9.319 f  game_page/bulletPos[0]_i_15/O
                         net (fo=1, routed)           0.264     9.583    game_page/bulletPos[0]_i_15_n_1
    SLICE_X41Y24         LUT5 (Prop_lut5_I4_O)        0.124     9.707 f  game_page/bulletPos[0]_i_4/O
                         net (fo=3, routed)           0.621    10.329    game_page/bulletPos[0]_i_4_n_1
    SLICE_X36Y24         LUT4 (Prop_lut4_I2_O)        0.124    10.453 r  game_page/cnt[0]_i_1/O
                         net (fo=196, routed)         0.757    11.210    game_page/clear
    SLICE_X37Y26         LUT4 (Prop_lut4_I2_O)        0.124    11.334 r  game_page/p_1_out_carry__0_i_12/O
                         net (fo=1, routed)           0.000    11.334    game_page/p_1_out_carry__0_i_12_n_1
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.884 r  game_page/p_1_out_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.884    game_page/p_1_out_carry__0_i_9_n_1
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.998 r  game_page/p_1_out_carry__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.998    game_page/p_1_out_carry__1_i_7_n_1
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.112 r  game_page/p_1_out_carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.112    game_page/p_1_out_carry__2_i_5_n_1
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.226 r  game_page/p_1_out_carry__3_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.226    game_page/p_1_out_carry__3_i_5_n_1
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.340 r  game_page/p_1_out_carry__4_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.340    game_page/p_1_out_carry__4_i_5_n_1
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.454 r  game_page/p_1_out_carry__5_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.454    game_page/p_1_out_carry__5_i_5_n_1
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.788 f  game_page/p_1_out_carry__6_i_5/O[1]
                         net (fo=1, routed)           0.505    13.293    game_page/p_1_out_carry__6_i_5_n_7
    SLICE_X36Y32         LUT1 (Prop_lut1_I0_O)        0.303    13.596 r  game_page/p_1_out_carry__6_i_2/O
                         net (fo=1, routed)           0.000    13.596    game_page/p_1_out_carry__6_i_2_n_1
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.994 r  game_page/p_1_out_carry__6/CO[3]
                         net (fo=2, routed)           0.618    14.612    vga/bullet1_hit_reg_1[0]
    SLICE_X37Y33         LUT4 (Prop_lut4_I1_O)        0.124    14.736 r  vga/player_hp[1]_i_2/O
                         net (fo=7, routed)           0.643    15.379    vga/v_val_reg[4]_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I0_O)        0.124    15.503 r  vga/player_hp[5]_i_7/O
                         net (fo=3, routed)           0.421    15.924    game_page/player_hp_reg[3]_2
    SLICE_X33Y34         LUT5 (Prop_lut5_I2_O)        0.124    16.048 r  game_page/player_hp[5]_i_2/O
                         net (fo=1, routed)           0.000    16.048    game_page/player_hp[5]_i_2_n_1
    SLICE_X33Y34         FDRE                                         r  game_page/player_hp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.725    13.113    controller/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.095    13.208 r  controller/n_0_5515_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.529    13.737    n_0_5515_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    13.991 r  n_0_5515_BUFG_inst/O
                         net (fo=128, routed)         1.439    15.430    game_page/n_0_5515_BUFG
    SLICE_X33Y34         FDRE                                         r  game_page/player_hp_reg[5]/C
                         clock pessimism              0.515    15.945    
                         clock uncertainty           -0.035    15.910    
    SLICE_X33Y34         FDRE (Setup_fdre_C_D)        0.032    15.942    game_page/player_hp_reg[5]
  -------------------------------------------------------------------
                         required time                         15.942    
                         arrival time                         -16.048    
  -------------------------------------------------------------------
                         slack                                 -0.106    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 game_page/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/player_hp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.659ns  (logic 5.042ns (52.201%)  route 4.617ns (47.799%))
  Logic Levels:           22  (CARRY4=15 LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 15.430 - 10.000 ) 
    Source Clock Delay      (SCD):    6.049ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.036     3.494    controller/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.118     3.612 r  controller/n_0_5515_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.588     4.200    n_0_5515_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.498 r  n_0_5515_BUFG_inst/O
                         net (fo=128, routed)         1.551     6.049    game_page/n_0_5515_BUFG
    SLICE_X37Y21         FDRE                                         r  game_page/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     6.505 r  game_page/cnt_reg[0]/Q
                         net (fo=3, routed)           0.343     6.848    game_page/cnt_reg[0]
    SLICE_X38Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.443 r  game_page/bulletPos_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.443    game_page/bulletPos_reg[0]_i_7_n_1
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.560 r  game_page/bulletPos_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.560    game_page/bulletPos_reg[0]_i_6_n_1
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.677 r  game_page/bulletPos_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.009     7.686    game_page/bulletPos_reg[0]_i_8_n_1
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.803 r  game_page/bulletPos_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.803    game_page/bulletPos_reg[0]_i_11_n_1
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.920 r  game_page/bulletPos_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.920    game_page/bulletPos_reg[0]_i_14_n_1
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.235 f  game_page/bulletPos_reg[0]_i_16/O[3]
                         net (fo=1, routed)           0.777     9.012    game_page/bulletPos_reg[0]_i_16_n_5
    SLICE_X41Y24         LUT4 (Prop_lut4_I1_O)        0.307     9.319 f  game_page/bulletPos[0]_i_15/O
                         net (fo=1, routed)           0.264     9.583    game_page/bulletPos[0]_i_15_n_1
    SLICE_X41Y24         LUT5 (Prop_lut5_I4_O)        0.124     9.707 f  game_page/bulletPos[0]_i_4/O
                         net (fo=3, routed)           0.621    10.329    game_page/bulletPos[0]_i_4_n_1
    SLICE_X36Y24         LUT4 (Prop_lut4_I2_O)        0.124    10.453 r  game_page/cnt[0]_i_1/O
                         net (fo=196, routed)         0.768    11.220    game_page/clear
    SLICE_X34Y23         LUT4 (Prop_lut4_I1_O)        0.124    11.344 r  game_page/i__carry_i_12/O
                         net (fo=1, routed)           0.000    11.344    game_page/i__carry_i_12_n_1
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.877 r  game_page/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.877    game_page/i__carry_i_5_n_1
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.096 r  game_page/i__carry__0_i_5/O[0]
                         net (fo=1, routed)           0.492    12.589    vga/p_1_out_inferred__0/i__carry__1[0]
    SLICE_X33Y24         LUT6 (Prop_lut6_I5_O)        0.295    12.884 r  vga/i__carry__0_i_3__9/O
                         net (fo=1, routed)           0.000    12.884    game_page/p_1_out_inferred__0/i__carry__1_0[1]
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.434 r  game_page/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    13.443    game_page/p_1_out_inferred__0/i__carry__0_n_1
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.557 r  game_page/p_1_out_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.557    game_page/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.671 r  game_page/p_1_out_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.671    game_page/p_1_out_inferred__0/i__carry__2_n_1
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.785 r  game_page/p_1_out_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.785    game_page/p_1_out_inferred__0/i__carry__3_n_1
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.899 r  game_page/p_1_out_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.899    game_page/p_1_out_inferred__0/i__carry__4_n_1
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.013 r  game_page/p_1_out_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.013    game_page/p_1_out_inferred__0/i__carry__5_n_1
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.127 r  game_page/p_1_out_inferred__0/i__carry__6/CO[3]
                         net (fo=2, routed)           0.725    14.852    vga/bullet2_hit_reg_1[0]
    SLICE_X33Y32         LUT6 (Prop_lut6_I1_O)        0.124    14.976 r  vga/player_hp[1]_i_4/O
                         net (fo=4, routed)           0.608    15.584    vga/player_hp[1]_i_4_n_1
    SLICE_X33Y34         LUT3 (Prop_lut3_I1_O)        0.124    15.708 r  vga/player_hp[0]_i_1/O
                         net (fo=1, routed)           0.000    15.708    game_page/player_hp_reg[1]_0[0]
    SLICE_X33Y34         FDRE                                         r  game_page/player_hp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.725    13.113    controller/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.095    13.208 r  controller/n_0_5515_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.529    13.737    n_0_5515_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    13.991 r  n_0_5515_BUFG_inst/O
                         net (fo=128, routed)         1.439    15.430    game_page/n_0_5515_BUFG
    SLICE_X33Y34         FDRE                                         r  game_page/player_hp_reg[0]/C
                         clock pessimism              0.515    15.945    
                         clock uncertainty           -0.035    15.910    
    SLICE_X33Y34         FDRE (Setup_fdre_C_D)        0.029    15.939    game_page/player_hp_reg[0]
  -------------------------------------------------------------------
                         required time                         15.939    
                         arrival time                         -15.708    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.364ns  (required time - arrival time)
  Source:                 game_page/player_hp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.867ns  (logic 2.861ns (36.367%)  route 5.006ns (63.633%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -1.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    6.056ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.036     3.494    controller/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.118     3.612 r  controller/n_0_5515_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.588     4.200    n_0_5515_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.498 r  n_0_5515_BUFG_inst/O
                         net (fo=128, routed)         1.558     6.056    game_page/n_0_5515_BUFG
    SLICE_X33Y34         FDRE                                         r  game_page/player_hp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.456     6.512 f  game_page/player_hp_reg[0]/Q
                         net (fo=10, routed)          0.875     7.388    game_page/player_hp_reg[3]_0[0]
    SLICE_X35Y34         LUT6 (Prop_lut6_I1_O)        0.124     7.512 r  game_page/player_hp[4]_i_1/O
                         net (fo=9, routed)           0.492     8.004    controller/game_over
    SLICE_X33Y35         LUT6 (Prop_lut6_I1_O)        0.124     8.128 f  controller/counter[31]_i_4/O
                         net (fo=65, routed)          0.970     9.097    controller/counter[31]_i_4_n_1
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.124     9.221 r  controller/page_num2_carry_i_1/O
                         net (fo=1, routed)           0.323     9.544    controller/counter[0]
    SLICE_X41Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.124 r  controller/page_num2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.124    controller/page_num2_carry_n_1
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.238 r  controller/page_num2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.238    controller/page_num2_carry__0_n_1
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.352 r  controller/page_num2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.352    controller/page_num2_carry__1_n_1
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.466 r  controller/page_num2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.466    controller/page_num2_carry__2_n_1
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.580 r  controller/page_num2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.580    controller/page_num2_carry__3_n_1
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.694 r  controller/page_num2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.694    controller/page_num2_carry__4_n_1
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.808 r  controller/page_num2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.808    controller/page_num2_carry__5_n_1
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.030 r  controller/page_num2_carry__6/O[0]
                         net (fo=2, routed)           0.784    11.814    controller/page_num2[29]
    SLICE_X42Y30         LUT4 (Prop_lut4_I2_O)        0.299    12.113 f  controller/counter[31]_i_9/O
                         net (fo=1, routed)           0.423    12.536    controller/counter[31]_i_9_n_1
    SLICE_X42Y28         LUT5 (Prop_lut5_I4_O)        0.124    12.660 f  controller/counter[31]_i_6/O
                         net (fo=1, routed)           0.437    13.097    controller/counter[31]_i_6_n_1
    SLICE_X43Y32         LUT6 (Prop_lut6_I4_O)        0.124    13.221 r  controller/counter[31]_i_1/O
                         net (fo=34, routed)          0.702    13.923    controller/counter[31]_i_1_n_1
    SLICE_X42Y28         FDRE                                         r  controller/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.435    14.776    controller/CLK
    SLICE_X42Y28         FDRE                                         r  controller/counter_reg[14]/C
                         clock pessimism              0.070    14.847    
                         clock uncertainty           -0.035    14.811    
    SLICE_X42Y28         FDRE (Setup_fdre_C_R)       -0.524    14.287    controller/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.287    
                         arrival time                         -13.923    
  -------------------------------------------------------------------
                         slack                                  0.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 controller/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu_page/selection_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.753%)  route 0.212ns (53.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.559     1.442    controller/CLK
    SLICE_X39Y36         FDRE                                         r  controller/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  controller/left_reg/Q
                         net (fo=6, routed)           0.212     1.795    controller/left
    SLICE_X37Y34         LUT3 (Prop_lut3_I2_O)        0.045     1.840 r  controller/selection[0]_i_1/O
                         net (fo=1, routed)           0.000     1.840    menu_page/D[0]
    SLICE_X37Y34         FDRE                                         r  menu_page/selection_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.940     1.354    controller/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I1_O)        0.056     1.410 r  controller/selection[1]_i_2/O
                         net (fo=2, routed)           0.397     1.807    menu_page/CLK
    SLICE_X37Y34         FDRE                                         r  menu_page/selection_reg[0]/C
                         clock pessimism             -0.188     1.619    
    SLICE_X37Y34         FDRE (Hold_fdre_C_D)         0.092     1.711    menu_page/selection_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 controller/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu_page/selection_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.187ns (41.479%)  route 0.264ns (58.521%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.559     1.442    controller/CLK
    SLICE_X39Y36         FDRE                                         r  controller/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  controller/left_reg/Q
                         net (fo=6, routed)           0.264     1.847    menu_page/left
    SLICE_X37Y34         LUT4 (Prop_lut4_I1_O)        0.046     1.893 r  menu_page/selection[1]_i_1/O
                         net (fo=1, routed)           0.000     1.893    menu_page/selection[1]_i_1_n_1
    SLICE_X37Y34         FDRE                                         r  menu_page/selection_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.940     1.354    controller/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I1_O)        0.056     1.410 r  controller/selection[1]_i_2/O
                         net (fo=2, routed)           0.397     1.807    menu_page/CLK
    SLICE_X37Y34         FDRE                                         r  menu_page/selection_reg[1]/C
                         clock pessimism             -0.188     1.619    
    SLICE_X37Y34         FDRE (Hold_fdre_C_D)         0.105     1.724    menu_page/selection_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 controller/push_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/down_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.008%)  route 0.139ns (39.992%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.560     1.443    controller/CLK
    SLICE_X38Y37         FDRE                                         r  controller/push_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.164     1.607 f  controller/push_reg/Q
                         net (fo=5, routed)           0.139     1.746    uart/push
    SLICE_X38Y36         LUT6 (Prop_lut6_I1_O)        0.045     1.791 r  uart/down_i_1/O
                         net (fo=1, routed)           0.000     1.791    controller/down_reg_0
    SLICE_X38Y36         FDRE                                         r  controller/down_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.827     1.954    controller/CLK
    SLICE_X38Y36         FDRE                                         r  controller/down_reg/C
                         clock pessimism             -0.497     1.457    
    SLICE_X38Y36         FDRE (Hold_fdre_C_D)         0.120     1.577    controller/down_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 menu_page/selection_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 0.567ns (35.639%)  route 1.024ns (64.361%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.080ns
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.725     3.113    controller/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I1_O)        0.100     3.213 r  controller/selection[1]_i_2/O
                         net (fo=2, routed)           0.705     3.918    menu_page/CLK
    SLICE_X37Y34         FDRE                                         r  menu_page/selection_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.367     4.285 f  menu_page/selection_reg[0]/Q
                         net (fo=14, routed)          0.631     4.916    menu_page/Q[0]
    SLICE_X37Y34         LUT6 (Prop_lut6_I1_O)        0.100     5.016 r  menu_page/counter[31]_i_3/O
                         net (fo=33, routed)          0.393     5.408    controller/counter_reg[0]_0
    SLICE_X43Y34         LUT4 (Prop_lut4_I1_O)        0.100     5.508 r  controller/counter[25]_i_1/O
                         net (fo=1, routed)           0.000     5.508    controller/p_1_in[25]
    SLICE_X43Y34         FDRE                                         r  controller/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.559     5.080    controller/CLK
    SLICE_X43Y34         FDRE                                         r  controller/counter_reg[25]/C
                         clock pessimism             -0.070     5.010    
    SLICE_X43Y34         FDRE (Hold_fdre_C_D)         0.269     5.279    controller/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -5.279    
                         arrival time                           5.508    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 game_page/pos_x_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.251ns (71.752%)  route 0.099ns (28.248%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.593ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.799     1.025    controller/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.048     1.073 r  controller/n_0_5515_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.219     1.292    n_0_5515_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     1.380 r  n_0_5515_BUFG_inst/O
                         net (fo=128, routed)         0.561     1.941    game_page/n_0_5515_BUFG
    SLICE_X32Y38         FDSE                                         r  game_page/pos_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDSE (Prop_fdse_C_Q)         0.141     2.082 r  game_page/pos_x_reg[8]/Q
                         net (fo=4, routed)           0.099     2.180    game_page/Q[8]
    SLICE_X33Y38         LUT2 (Prop_lut2_I0_O)        0.045     2.225 r  game_page/pos_x0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     2.225    game_page/pos_x0_carry__1_i_3_n_1
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.290 r  game_page/pos_x0_carry__1/O[1]
                         net (fo=3, routed)           0.000     2.290    game_page/pos_x[9]
    SLICE_X33Y38         FDRE                                         r  game_page/pos_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.940     1.354    controller/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.060     1.414 r  controller/n_0_5515_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.243     1.657    n_0_5515_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     1.764 r  n_0_5515_BUFG_inst/O
                         net (fo=128, routed)         0.830     2.593    game_page/n_0_5515_BUFG
    SLICE_X33Y38         FDRE                                         r  game_page/pos_x_reg[9]/C
                         clock pessimism             -0.640     1.954    
    SLICE_X33Y38         FDRE (Hold_fdre_C_D)         0.102     2.056    game_page/pos_x_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 game_page/pos_y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_y_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.256ns (67.665%)  route 0.122ns (32.335%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.594ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.799     1.025    controller/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.048     1.073 r  controller/n_0_5515_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.219     1.292    n_0_5515_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     1.380 r  n_0_5515_BUFG_inst/O
                         net (fo=128, routed)         0.562     1.942    game_page/n_0_5515_BUFG
    SLICE_X31Y40         FDRE                                         r  game_page/pos_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.141     2.083 r  game_page/pos_y_reg[7]/Q
                         net (fo=4, routed)           0.122     2.205    game_page/pos_y_reg[8]_0[7]
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.045     2.250 r  game_page/pos_y0__0_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.250    game_page/pos_y0__0_carry__1_i_4_n_1
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.320 r  game_page/pos_y0__0_carry__1/O[0]
                         net (fo=4, routed)           0.000     2.320    game_page/pos_y[8]
    SLICE_X30Y40         FDSE                                         r  game_page/pos_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.940     1.354    controller/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.060     1.414 r  controller/n_0_5515_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.243     1.657    n_0_5515_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     1.764 r  n_0_5515_BUFG_inst/O
                         net (fo=128, routed)         0.831     2.594    game_page/n_0_5515_BUFG
    SLICE_X30Y40         FDSE                                         r  game_page/pos_y_reg[8]/C
                         clock pessimism             -0.640     1.955    
    SLICE_X30Y40         FDSE (Hold_fdse_C_D)         0.130     2.085    game_page/pos_y_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 controller/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.554     1.437    controller/CLK
    SLICE_X42Y29         FDRE                                         r  controller/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  controller/counter_reg[8]/Q
                         net (fo=2, routed)           0.149     1.750    controller/counter_reg_n_1_[8]
    SLICE_X42Y29         LUT4 (Prop_lut4_I2_O)        0.045     1.795 r  controller/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.795    controller/p_1_in[8]
    SLICE_X42Y29         FDRE                                         r  controller/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.822     1.949    controller/CLK
    SLICE_X42Y29         FDRE                                         r  controller/counter_reg[8]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X42Y29         FDRE (Hold_fdre_C_D)         0.121     1.558    controller/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 controller/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.553     1.436    controller/CLK
    SLICE_X42Y28         FDRE                                         r  controller/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  controller/counter_reg[15]/Q
                         net (fo=2, routed)           0.149     1.749    controller/counter_reg_n_1_[15]
    SLICE_X42Y28         LUT4 (Prop_lut4_I2_O)        0.045     1.794 r  controller/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     1.794    controller/p_1_in[15]
    SLICE_X42Y28         FDRE                                         r  controller/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.821     1.948    controller/CLK
    SLICE_X42Y28         FDRE                                         r  controller/counter_reg[15]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X42Y28         FDRE (Hold_fdre_C_D)         0.121     1.557    controller/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 game_page/bulletPos2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/bulletPos2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.520%)  route 0.149ns (44.480%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.582ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.799     1.025    controller/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.048     1.073 r  controller/n_0_5515_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.219     1.292    n_0_5515_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     1.380 r  n_0_5515_BUFG_inst/O
                         net (fo=128, routed)         0.553     1.933    game_page/n_0_5515_BUFG
    SLICE_X33Y22         FDRE                                         r  game_page/bulletPos2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDRE (Prop_fdre_C_Q)         0.141     2.074 r  game_page/bulletPos2_reg[15]/Q
                         net (fo=8, routed)           0.149     2.223    game_page/bulletPos2_reg_n_1_[15]
    SLICE_X33Y22         LUT4 (Prop_lut4_I3_O)        0.045     2.268 r  game_page/bulletPos2[15]_i_1/O
                         net (fo=1, routed)           0.000     2.268    game_page/bulletPos2[15]
    SLICE_X33Y22         FDRE                                         r  game_page/bulletPos2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.940     1.354    controller/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.060     1.414 r  controller/n_0_5515_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.243     1.657    n_0_5515_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     1.764 r  n_0_5515_BUFG_inst/O
                         net (fo=128, routed)         0.819     2.582    game_page/n_0_5515_BUFG
    SLICE_X33Y22         FDRE                                         r  game_page/bulletPos2_reg[15]/C
                         clock pessimism             -0.650     1.933    
    SLICE_X33Y22         FDRE (Hold_fdre_C_D)         0.092     2.025    game_page/bulletPos2_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.287ns (81.073%)  route 0.067ns (18.927%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.562     1.445    vga/CLK
    SLICE_X11Y34         FDRE                                         r  vga/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vga/cnt_reg[14]/Q
                         net (fo=2, routed)           0.067     1.653    vga/cnt[14]
    SLICE_X11Y34         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.799 r  vga/cnt_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.799    vga/cnt_reg[15]_i_1_n_6
    SLICE_X11Y34         FDRE                                         r  vga/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.830     1.957    vga/CLK
    SLICE_X11Y34         FDRE                                         r  vga/cnt_reg[15]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X11Y34         FDRE (Hold_fdre_C_D)         0.105     1.550    vga/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  n_0_5515_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y36   controller/change_page_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y32   controller/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y30   controller/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y30   controller/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y30   controller/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y31   controller/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y28   controller/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y28   controller/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43   uart/baudrate_gen/baud_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   uart/baudrate_gen/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   uart/baudrate_gen/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   uart/baudrate_gen/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   uart/baudrate_gen/counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   uart/baudrate_gen/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   uart/baudrate_gen/counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   uart/baudrate_gen/counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   uart/baudrate_gen/counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   uart/baudrate_gen/counter_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y22   game_page/bulletPos2_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y22   game_page/bulletPos2_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y22   game_page/bulletPos2_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y22   game_page/bulletPos2_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y22   game_page/bulletPos2_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y22   game_page/bulletPos2_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y22   game_page/bulletPos2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y22   game_page/bulletPos2_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y22   game_page/bulletPos2_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y26   game_page/bulletPos2_reg[23]/C



