#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002b2bb539a10 .scope module, "tb_datapath" "tb_datapath" 2 3;
 .timescale -9 -12;
v000002b2bb5a0f30_0 .var "ALUControl", 2 0;
v000002b2bb5a0a30_0 .var "addr1", 1 0;
v000002b2bb59f090_0 .var "addr2", 1 0;
v000002b2bb59fa90_0 .var "addr3", 1 0;
v000002b2bb5a0ad0_0 .var "clk", 0 0;
v000002b2bb5a0b70_0 .net "result", 31 0, v000002b2bb5456e0_0;  1 drivers
v000002b2bb59fb30_0 .var "rst", 0 0;
v000002b2bb59f130_0 .var "wr", 0 0;
S_000002b2bb539ba0 .scope module, "dut" "Datapath" 2 14, 3 5 0, S_000002b2bb539a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr";
    .port_info 3 /INPUT 2 "addr1";
    .port_info 4 /INPUT 2 "addr2";
    .port_info 5 /INPUT 2 "addr3";
    .port_info 6 /INPUT 3 "ALUControl";
    .port_info 7 /OUTPUT 32 "result";
v000002b2bb59f8b0_0 .net "ALUControl", 2 0, v000002b2bb5a0f30_0;  1 drivers
v000002b2bb59f450_0 .net "addr1", 1 0, v000002b2bb5a0a30_0;  1 drivers
v000002b2bb59f270_0 .net "addr2", 1 0, v000002b2bb59f090_0;  1 drivers
v000002b2bb5a08f0_0 .net "addr3", 1 0, v000002b2bb59fa90_0;  1 drivers
v000002b2bb5a0df0_0 .net "clk", 0 0, v000002b2bb5a0ad0_0;  1 drivers
v000002b2bb59fd10_0 .net "data1", 31 0, L_000002b2bb5409d0;  1 drivers
v000002b2bb5a0170_0 .net "data2", 31 0, L_000002b2bb5402d0;  1 drivers
v000002b2bb59f9f0_0 .net "result", 31 0, v000002b2bb5456e0_0;  alias, 1 drivers
v000002b2bb5a0990_0 .net "rst", 0 0, v000002b2bb59fb30_0;  1 drivers
v000002b2bb59fef0_0 .net "wr", 0 0, v000002b2bb59f130_0;  1 drivers
S_000002b2bb52e830 .scope module, "alu" "ALU" 3 29, 4 65 0, S_000002b2bb539ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "result";
v000002b2bb5a05d0_0 .net "ALUControl", 2 0, v000002b2bb5a0f30_0;  alias, 1 drivers
v000002b2bb59f950_0 .net "a", 31 0, L_000002b2bb5409d0;  alias, 1 drivers
v000002b2bb59fbd0_0 .net "addResult", 31 0, L_000002b2bb53fe70;  1 drivers
v000002b2bb5a0d50_0 .net "andResult", 31 0, L_000002b2bb53ff50;  1 drivers
v000002b2bb59fdb0_0 .net "b", 31 0, L_000002b2bb5402d0;  alias, 1 drivers
v000002b2bb5a03f0_0 .net "result", 31 0, v000002b2bb5456e0_0;  alias, 1 drivers
v000002b2bb59ff90_0 .net "sltResult", 31 0, L_000002b2bb5a2150;  1 drivers
v000002b2bb59f3b0_0 .net "subResult", 31 0, L_000002b2bb540730;  1 drivers
v000002b2bb5a0530_0 .net "xorResult", 31 0, L_000002b2bb5408f0;  1 drivers
S_000002b2bb52e9c0 .scope module, "add_inst" "Adder" 4 73, 4 4 0, S_000002b2bb52e830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "subtract";
    .port_info 3 /OUTPUT 32 "result";
L_000002b2bb53fe70 .functor BUFT 32, L_000002b2bb5a3a50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002b2bb545dc0_0 .net *"_ivl_0", 31 0, L_000002b2bb5a39b0;  1 drivers
v000002b2bb546180_0 .net *"_ivl_2", 31 0, L_000002b2bb5a3a50;  1 drivers
v000002b2bb545320_0 .net "a", 31 0, L_000002b2bb5409d0;  alias, 1 drivers
v000002b2bb546220_0 .net "b", 31 0, L_000002b2bb5402d0;  alias, 1 drivers
v000002b2bb545d20_0 .net "result", 31 0, L_000002b2bb53fe70;  alias, 1 drivers
L_000002b2bb5e0118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b2bb545e60_0 .net "subtract", 0 0, L_000002b2bb5e0118;  1 drivers
L_000002b2bb5a39b0 .arith/sub 32, L_000002b2bb5409d0, L_000002b2bb5402d0;
L_000002b2bb5a3a50 .arith/sum 32, L_000002b2bb5409d0, L_000002b2bb5402d0;
S_000002b2bb4dd700 .scope module, "and_inst" "AndOp" 4 75, 4 15 0, S_000002b2bb52e830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
L_000002b2bb53ff50 .functor AND 32, L_000002b2bb5409d0, L_000002b2bb5402d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002b2bb5458c0_0 .net "a", 31 0, L_000002b2bb5409d0;  alias, 1 drivers
v000002b2bb545640_0 .net "b", 31 0, L_000002b2bb5402d0;  alias, 1 drivers
v000002b2bb545500_0 .net "result", 31 0, L_000002b2bb53ff50;  alias, 1 drivers
S_000002b2bb4dd890 .scope module, "mux_inst" "ALUMux" 4 80, 4 45 0, S_000002b2bb52e830;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "sel";
    .port_info 1 /INPUT 32 "addResult";
    .port_info 2 /INPUT 32 "subResult";
    .port_info 3 /INPUT 32 "andResult";
    .port_info 4 /INPUT 32 "xorResult";
    .port_info 5 /INPUT 32 "sltResult";
    .port_info 6 /OUTPUT 32 "result";
v000002b2bb545a00_0 .net "addResult", 31 0, L_000002b2bb53fe70;  alias, 1 drivers
v000002b2bb545460_0 .net "andResult", 31 0, L_000002b2bb53ff50;  alias, 1 drivers
v000002b2bb5456e0_0 .var "result", 31 0;
v000002b2bb5453c0_0 .net "sel", 2 0, v000002b2bb5a0f30_0;  alias, 1 drivers
v000002b2bb5455a0_0 .net "sltResult", 31 0, L_000002b2bb5a2150;  alias, 1 drivers
v000002b2bb545780_0 .net "subResult", 31 0, L_000002b2bb540730;  alias, 1 drivers
v000002b2bb545960_0 .net "xorResult", 31 0, L_000002b2bb5408f0;  alias, 1 drivers
E_000002b2bb51fbe0/0 .event anyedge, v000002b2bb5453c0_0, v000002b2bb545d20_0, v000002b2bb545780_0, v000002b2bb545500_0;
E_000002b2bb51fbe0/1 .event anyedge, v000002b2bb545960_0, v000002b2bb5455a0_0;
E_000002b2bb51fbe0 .event/or E_000002b2bb51fbe0/0, E_000002b2bb51fbe0/1;
S_000002b2bb536290 .scope module, "slt_inst" "SltOp" 4 77, 4 35 0, S_000002b2bb52e830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
v000002b2bb545c80_0 .net *"_ivl_0", 0 0, L_000002b2bb5a2790;  1 drivers
L_000002b2bb5e01a8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002b2bb545aa0_0 .net/2u *"_ivl_2", 31 0, L_000002b2bb5e01a8;  1 drivers
L_000002b2bb5e01f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b2bb545be0_0 .net/2u *"_ivl_4", 31 0, L_000002b2bb5e01f0;  1 drivers
v000002b2bb545b40_0 .net "a", 31 0, L_000002b2bb5409d0;  alias, 1 drivers
v000002b2bb545820_0 .net "b", 31 0, L_000002b2bb5402d0;  alias, 1 drivers
v000002b2bb545f00_0 .net "result", 31 0, L_000002b2bb5a2150;  alias, 1 drivers
L_000002b2bb5a2790 .cmp/gt 32, L_000002b2bb5402d0, L_000002b2bb5409d0;
L_000002b2bb5a2150 .functor MUXZ 32, L_000002b2bb5e01f0, L_000002b2bb5e01a8, L_000002b2bb5a2790, C4<>;
S_000002b2bb536420 .scope module, "sub_inst" "Adder" 4 74, 4 4 0, S_000002b2bb52e830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "subtract";
    .port_info 3 /OUTPUT 32 "result";
L_000002b2bb540730 .functor BUFT 32, L_000002b2bb5a2bf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002b2bb545fa0_0 .net *"_ivl_0", 31 0, L_000002b2bb5a2bf0;  1 drivers
v000002b2bb546040_0 .net *"_ivl_2", 31 0, L_000002b2bb5a3cd0;  1 drivers
v000002b2bb5460e0_0 .net "a", 31 0, L_000002b2bb5409d0;  alias, 1 drivers
v000002b2bb5a07b0_0 .net "b", 31 0, L_000002b2bb5402d0;  alias, 1 drivers
v000002b2bb59f770_0 .net "result", 31 0, L_000002b2bb540730;  alias, 1 drivers
L_000002b2bb5e0160 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002b2bb5a0c10_0 .net "subtract", 0 0, L_000002b2bb5e0160;  1 drivers
L_000002b2bb5a2bf0 .arith/sub 32, L_000002b2bb5409d0, L_000002b2bb5402d0;
L_000002b2bb5a3cd0 .arith/sum 32, L_000002b2bb5409d0, L_000002b2bb5402d0;
S_000002b2bb526270 .scope module, "xor_inst" "XorOp" 4 76, 4 25 0, S_000002b2bb52e830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
L_000002b2bb5408f0 .functor XOR 32, L_000002b2bb5409d0, L_000002b2bb5402d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002b2bb5a0cb0_0 .net "a", 31 0, L_000002b2bb5409d0;  alias, 1 drivers
v000002b2bb5a0490_0 .net "b", 31 0, L_000002b2bb5402d0;  alias, 1 drivers
v000002b2bb5a02b0_0 .net "result", 31 0, L_000002b2bb5408f0;  alias, 1 drivers
S_000002b2bb526400 .scope module, "rf" "regfile" 3 16, 5 4 0, S_000002b2bb539ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "addr1";
    .port_info 1 /INPUT 2 "addr2";
    .port_info 2 /INPUT 2 "addr3";
    .port_info 3 /OUTPUT 32 "data1";
    .port_info 4 /OUTPUT 32 "data2";
    .port_info 5 /INPUT 32 "data3";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "wr";
    .port_info 8 /INPUT 1 "rst";
L_000002b2bb5409d0 .functor BUFZ 32, L_000002b2bb5a3730, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002b2bb5402d0 .functor BUFZ 32, L_000002b2bb5a3af0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002b2bb59f4f0_0 .net *"_ivl_0", 31 0, L_000002b2bb5a3730;  1 drivers
v000002b2bb5a0670_0 .net *"_ivl_10", 3 0, L_000002b2bb5a20b0;  1 drivers
L_000002b2bb5e00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002b2bb59f630_0 .net *"_ivl_13", 1 0, L_000002b2bb5e00d0;  1 drivers
v000002b2bb59fc70_0 .net *"_ivl_2", 3 0, L_000002b2bb5a2dd0;  1 drivers
L_000002b2bb5e0088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002b2bb59f1d0_0 .net *"_ivl_5", 1 0, L_000002b2bb5e0088;  1 drivers
v000002b2bb59f310_0 .net *"_ivl_8", 31 0, L_000002b2bb5a3af0;  1 drivers
v000002b2bb5a00d0_0 .net "addr1", 1 0, v000002b2bb5a0a30_0;  alias, 1 drivers
v000002b2bb59f810_0 .net "addr2", 1 0, v000002b2bb59f090_0;  alias, 1 drivers
v000002b2bb59f6d0_0 .net "addr3", 1 0, v000002b2bb59fa90_0;  alias, 1 drivers
v000002b2bb5a0210_0 .net "clk", 0 0, v000002b2bb5a0ad0_0;  alias, 1 drivers
v000002b2bb59fe50_0 .net "data1", 31 0, L_000002b2bb5409d0;  alias, 1 drivers
v000002b2bb5a0710_0 .net "data2", 31 0, L_000002b2bb5402d0;  alias, 1 drivers
v000002b2bb5a0350_0 .net "data3", 31 0, v000002b2bb5456e0_0;  alias, 1 drivers
v000002b2bb5a0850 .array "register", 0 3, 31 0;
v000002b2bb59f590_0 .net "rst", 0 0, v000002b2bb59fb30_0;  alias, 1 drivers
v000002b2bb5a0e90_0 .net "wr", 0 0, v000002b2bb59f130_0;  alias, 1 drivers
E_000002b2bb520720 .event posedge, v000002b2bb5a0210_0;
L_000002b2bb5a3730 .array/port v000002b2bb5a0850, L_000002b2bb5a2dd0;
L_000002b2bb5a2dd0 .concat [ 2 2 0 0], v000002b2bb5a0a30_0, L_000002b2bb5e0088;
L_000002b2bb5a3af0 .array/port v000002b2bb5a0850, L_000002b2bb5a20b0;
L_000002b2bb5a20b0 .concat [ 2 2 0 0], v000002b2bb59f090_0, L_000002b2bb5e00d0;
    .scope S_000002b2bb526400;
T_0 ;
    %pushi/vec4 305419896, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002b2bb5a0850, 4, 0;
    %end;
    .thread T_0;
    .scope S_000002b2bb526400;
T_1 ;
    %pushi/vec4 2596069104, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002b2bb5a0850, 4, 0;
    %end;
    .thread T_1;
    .scope S_000002b2bb526400;
T_2 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002b2bb5a0850, 4, 0;
    %end;
    .thread T_2;
    .scope S_000002b2bb526400;
T_3 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002b2bb5a0850, 4, 0;
    %end;
    .thread T_3;
    .scope S_000002b2bb526400;
T_4 ;
    %wait E_000002b2bb520720;
    %load/vec4 v000002b2bb59f590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b2bb5a0850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b2bb5a0850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b2bb5a0850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b2bb5a0850, 0, 4;
T_4.0 ;
    %load/vec4 v000002b2bb5a0e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000002b2bb5a0350_0;
    %load/vec4 v000002b2bb59f6d0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b2bb5a0850, 0, 4;
T_4.2 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002b2bb4dd890;
T_5 ;
    %wait E_000002b2bb51fbe0;
    %load/vec4 v000002b2bb5453c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b2bb5456e0_0, 0, 32;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v000002b2bb545a00_0;
    %store/vec4 v000002b2bb5456e0_0, 0, 32;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v000002b2bb545780_0;
    %store/vec4 v000002b2bb5456e0_0, 0, 32;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v000002b2bb545460_0;
    %store/vec4 v000002b2bb5456e0_0, 0, 32;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v000002b2bb545960_0;
    %store/vec4 v000002b2bb5456e0_0, 0, 32;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v000002b2bb5455a0_0;
    %store/vec4 v000002b2bb5456e0_0, 0, 32;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002b2bb539a10;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v000002b2bb5a0ad0_0;
    %inv;
    %store/vec4 v000002b2bb5a0ad0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_000002b2bb539a10;
T_7 ;
    %vpi_call 2 29 "$dumpfile", "datapath_a.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002b2bb539a10 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b2bb5a0ad0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b2bb59fb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b2bb59f130_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002b2bb5a0a30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002b2bb59f090_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002b2bb59fa90_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002b2bb5a0f30_0, 0, 3;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b2bb59fb30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002b2bb5a0a30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002b2bb59f090_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002b2bb59fa90_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002b2bb5a0f30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b2bb59f130_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002b2bb5a0a30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002b2bb59f090_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002b2bb59fa90_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002b2bb5a0f30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b2bb59f130_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002b2bb5a0a30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002b2bb59f090_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002b2bb59fa90_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002b2bb5a0f30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b2bb59f130_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002b2bb5a0a30_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002b2bb59f090_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002b2bb59fa90_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002b2bb5a0f30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b2bb59f130_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002b2bb5a0a30_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002b2bb59f090_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002b2bb59fa90_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002b2bb5a0f30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b2bb59f130_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002b2bb5a0a30_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002b2bb59f090_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002b2bb59fa90_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002b2bb5a0f30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b2bb59f130_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002b2bb5a0a30_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002b2bb59f090_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002b2bb59fa90_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002b2bb5a0f30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b2bb59f130_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 90 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb_datapath_a.v";
    "datapath.v";
    "alu.v";
    "regfile.v";
