var pairs =
{
"syn_srlstyle":{"hdl":1,"string":1,"distributed":1,"block_ram":1,"object":1,"h_data_pip_i":1}
,"hdl":{"attribute":1}
,"attribute":{"determines":1,"value":1,"syn_srlstyle":1}
,"determines":{"implement":1}
,"implement":{"sequential":1,"shift":1}
,"sequential":{"shift":1}
,"shift":{"components":1,"register":1,"left":1}
,"verilog":{"syntax":1,"example":1}
,"object":{"synthesis":1,"register":1,"signal":1}
,"synthesis":{"syn_srlstyle":1}
,"string":{"following":1}
,"following":{"values":1,"example":1}
,"registers":{"seqshift":1,"distributed":1}
,"seqshift":{"register":1,"components":1,"16x256":1}
,"register":{"components":1,"lse":1,"declaration":1,"using":1,"16x256":1}
,"components":{"implemented":1,"distributed":1}
,"implemented":{"registers":1,"distributed":1,"block":1}
,"distributed":{"seqshift":1,"ram":1,"block_ram":1,"memory":1}
,"block_ram":{"seqshift":1,"however":1}
,"block":{"ram":1}
,"value":{"user":1,"block_ram":1}
,"user":{"cannot":1,"sets":1}
,"cannot":{"honored":1}
,"honored":{"example":1}
,"example":{"user":1,"implements":1,"below":1}
,"sets":{"attribute":1}
,"however":{"selected":1}
,"selected":{"device":1}
,"device":{"contain":1}
,"contain":{"enough":1}
,"enough":{"available":1}
,"available":{"ebr":1}
,"ebr":{"blocks":1}
,"blocks":{"implement":1}
,"lse":{"display":1}
,"display":{"message":1}
,"message":{"indicate":1}
,"above":{"syntax":1}
,"syntax":{"object":1}
,"implements":{"seqshift":1}
,"memory":{"required":1,"primitives":1}
,"required":{"fabric":1}
,"fabric":{"logic":1}
,"module":{"test_srl":1,"test":1}
,"test_srl":{"clk":1}
,"clk":{"enable":1,"begin":1,"std_logic":1}
,"enable":{"datain":1,"begin":1}
,"datain":{"result":1}
,"result":{"addr":1,"regbank":1}
,"input":{"clk":1,"3:0":1,"clock":1,"sh_width-1:0":1}
,"3:0":{"datain":1,"addr":1,"result":1,"regbank":1}
,"output":{"3:0":1,"sh_width-1:0":1}
,"reg":{"3:0":1,"sh_width-1:0":1}
,"regbank":{"15:0":1,"regbank":1,"i-1":1,"datain":1,"addr":1}
,"always":{"posedge":1}
,"posedge":{"clk":1,"clock":1,"arst":1}
,"i-1":{"begin":1}
,"assign":{"result":1,"shiftout":1}
,"16x256":{"bits":1}
,"bits":{"wide":1,"width":1}
,"wide":{"serial":1}
,"serial":{"serial":1,"register":1}
,"using":{"syn_srlstyle":1}
,"left":{"register":1}
,"width":{"serial":1}
,"test":{"clock":1}
,"clock":{"arst":1,"posedge":1}
,"arst":{"sr_en":1}
,"sr_en":{"shiftin":1}
,"shiftin":{"shiftout":1}
,"parameter":{"sh_len":1,"sh_width":1,"areset_value":1}
,"sh_width":{"256":1,"\u0027b0":1}
,"areset_value":{"sh_width":1}
,"sh_width-1:0":{"shiftin":1,"shiftout":1,"sreg":1}
,"sreg":{"sh_len-1:0":1,"areset_value":1,"shiftin":1,"sreg":1,"i-1":1,"sh_len-1":1}
,"sh_len-1:0":{"synthesis":1}
,"sh_len-1":{"i-1":1}
,"shiftout":{"sreg":1}
,"vhdl":{"syntax":1}
,"below":{"implements":1}
,"library":{"ieee":1}
,"entity":{"d_p":1}
,"port":{"clk":1}
,"data_out":{"std_logic_vector":1,"h_data_pip_i":1}
,"std_logic_vector":{"127":1}
,"127":{"downto":1}
,"end":{"d_p":1,"process":1,"rtl":1}
,"architecture":{"rtl":1}
,"rtl":{"d_p":1}
,"type":{"dataarytype":1}
,"dataarytype":{"array":1}
,"array":{"downto":1}
,"signal":{"h_data_pip_i":1}
,"h_data_pip_i":{"dataarytype":1,"signal":1,"h_data_pip_i":1,"downto":1}
,"process":{"clk":1}
,"clk\u0027event":{"clk":1}
}
;Search.control.loadWordPairs(pairs);
