$date
	Sun Oct 23 01:29:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#536518
b10100 &
b10100 %
1$
b10100 !
1"
#536519
0"
#536522
b1010 &
b1010 %
#536526
b101 &
b101 %
#536530
b10000 &
b10000 %
#536534
b1000 &
b1000 %
#536538
b100 &
b100 %
#536542
b10 &
b10 %
#536546
b1 &
b1 %
1#
#536550
b0 &
0#
b0 %
0$
#1565129
b11 !
1"
#1565130
b11 &
b11 %
1$
#1565131
0"
#1565134
b1010 &
b1010 %
#1565138
b101 &
b101 %
#1565142
b10000 &
b10000 %
#1565146
b1000 &
b1000 %
#1565150
b100 &
b100 %
#1565154
b10 &
b10 %
#1565158
b1 &
1#
b1 %
#1565162
b0 &
b0 %
0#
0$
#2597016
b1011 !
1"
#2597018
b1011 &
b1011 %
1$
#2597019
0"
#2597022
b100010 &
b100010 %
#2597026
b10001 &
b10001 %
#2597030
b110100 &
b110100 %
#2597034
b11010 &
b11010 %
#2597038
b1101 &
b1101 %
#2597042
b101000 &
b101000 %
#2597046
b10100 &
b10100 %
#2597050
b1010 &
b1010 %
#2597054
b101 &
b101 %
#2597058
b10000 &
b10000 %
#2597062
b1000 &
b1000 %
#2597066
b100 &
b100 %
#2597070
b10 &
b10 %
#2597074
b1 &
b1 %
1#
#2597078
b0 &
0#
b0 %
0$
#4500012
