
utsutsu.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b814  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000480  0800b9a8  0800b9a8  0001b9a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800be28  0800be28  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800be28  0800be28  0001be28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800be30  0800be30  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800be30  0800be30  0001be30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800be34  0800be34  0001be34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800be38  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00010164  200001e0  0800c014  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20010344  0800c014  00020344  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d737  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000395c  00000000  00000000  0003d943  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001258  00000000  00000000  000412a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001090  00000000  00000000  000424f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00023867  00000000  00000000  00043588  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00012019  00000000  00000000  00066def  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c66ac  00000000  00000000  00078e08  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0013f4b4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005860  00000000  00000000  0013f530  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b98c 	.word	0x0800b98c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800b98c 	.word	0x0800b98c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_frsub>:
 8000c48:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000c4c:	e002      	b.n	8000c54 <__addsf3>
 8000c4e:	bf00      	nop

08000c50 <__aeabi_fsub>:
 8000c50:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000c54 <__addsf3>:
 8000c54:	0042      	lsls	r2, r0, #1
 8000c56:	bf1f      	itttt	ne
 8000c58:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c5c:	ea92 0f03 	teqne	r2, r3
 8000c60:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c64:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c68:	d06a      	beq.n	8000d40 <__addsf3+0xec>
 8000c6a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c6e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c72:	bfc1      	itttt	gt
 8000c74:	18d2      	addgt	r2, r2, r3
 8000c76:	4041      	eorgt	r1, r0
 8000c78:	4048      	eorgt	r0, r1
 8000c7a:	4041      	eorgt	r1, r0
 8000c7c:	bfb8      	it	lt
 8000c7e:	425b      	neglt	r3, r3
 8000c80:	2b19      	cmp	r3, #25
 8000c82:	bf88      	it	hi
 8000c84:	4770      	bxhi	lr
 8000c86:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000c8a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c8e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c92:	bf18      	it	ne
 8000c94:	4240      	negne	r0, r0
 8000c96:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c9a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c9e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ca2:	bf18      	it	ne
 8000ca4:	4249      	negne	r1, r1
 8000ca6:	ea92 0f03 	teq	r2, r3
 8000caa:	d03f      	beq.n	8000d2c <__addsf3+0xd8>
 8000cac:	f1a2 0201 	sub.w	r2, r2, #1
 8000cb0:	fa41 fc03 	asr.w	ip, r1, r3
 8000cb4:	eb10 000c 	adds.w	r0, r0, ip
 8000cb8:	f1c3 0320 	rsb	r3, r3, #32
 8000cbc:	fa01 f103 	lsl.w	r1, r1, r3
 8000cc0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cc4:	d502      	bpl.n	8000ccc <__addsf3+0x78>
 8000cc6:	4249      	negs	r1, r1
 8000cc8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000ccc:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000cd0:	d313      	bcc.n	8000cfa <__addsf3+0xa6>
 8000cd2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000cd6:	d306      	bcc.n	8000ce6 <__addsf3+0x92>
 8000cd8:	0840      	lsrs	r0, r0, #1
 8000cda:	ea4f 0131 	mov.w	r1, r1, rrx
 8000cde:	f102 0201 	add.w	r2, r2, #1
 8000ce2:	2afe      	cmp	r2, #254	; 0xfe
 8000ce4:	d251      	bcs.n	8000d8a <__addsf3+0x136>
 8000ce6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000cea:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000cee:	bf08      	it	eq
 8000cf0:	f020 0001 	biceq.w	r0, r0, #1
 8000cf4:	ea40 0003 	orr.w	r0, r0, r3
 8000cf8:	4770      	bx	lr
 8000cfa:	0049      	lsls	r1, r1, #1
 8000cfc:	eb40 0000 	adc.w	r0, r0, r0
 8000d00:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000d04:	f1a2 0201 	sub.w	r2, r2, #1
 8000d08:	d1ed      	bne.n	8000ce6 <__addsf3+0x92>
 8000d0a:	fab0 fc80 	clz	ip, r0
 8000d0e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d12:	ebb2 020c 	subs.w	r2, r2, ip
 8000d16:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d1a:	bfaa      	itet	ge
 8000d1c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d20:	4252      	neglt	r2, r2
 8000d22:	4318      	orrge	r0, r3
 8000d24:	bfbc      	itt	lt
 8000d26:	40d0      	lsrlt	r0, r2
 8000d28:	4318      	orrlt	r0, r3
 8000d2a:	4770      	bx	lr
 8000d2c:	f092 0f00 	teq	r2, #0
 8000d30:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000d34:	bf06      	itte	eq
 8000d36:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000d3a:	3201      	addeq	r2, #1
 8000d3c:	3b01      	subne	r3, #1
 8000d3e:	e7b5      	b.n	8000cac <__addsf3+0x58>
 8000d40:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d44:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d48:	bf18      	it	ne
 8000d4a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d4e:	d021      	beq.n	8000d94 <__addsf3+0x140>
 8000d50:	ea92 0f03 	teq	r2, r3
 8000d54:	d004      	beq.n	8000d60 <__addsf3+0x10c>
 8000d56:	f092 0f00 	teq	r2, #0
 8000d5a:	bf08      	it	eq
 8000d5c:	4608      	moveq	r0, r1
 8000d5e:	4770      	bx	lr
 8000d60:	ea90 0f01 	teq	r0, r1
 8000d64:	bf1c      	itt	ne
 8000d66:	2000      	movne	r0, #0
 8000d68:	4770      	bxne	lr
 8000d6a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000d6e:	d104      	bne.n	8000d7a <__addsf3+0x126>
 8000d70:	0040      	lsls	r0, r0, #1
 8000d72:	bf28      	it	cs
 8000d74:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d78:	4770      	bx	lr
 8000d7a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000d7e:	bf3c      	itt	cc
 8000d80:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d84:	4770      	bxcc	lr
 8000d86:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d8a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d8e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d92:	4770      	bx	lr
 8000d94:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d98:	bf16      	itet	ne
 8000d9a:	4608      	movne	r0, r1
 8000d9c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000da0:	4601      	movne	r1, r0
 8000da2:	0242      	lsls	r2, r0, #9
 8000da4:	bf06      	itte	eq
 8000da6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000daa:	ea90 0f01 	teqeq	r0, r1
 8000dae:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000db2:	4770      	bx	lr

08000db4 <__aeabi_ui2f>:
 8000db4:	f04f 0300 	mov.w	r3, #0
 8000db8:	e004      	b.n	8000dc4 <__aeabi_i2f+0x8>
 8000dba:	bf00      	nop

08000dbc <__aeabi_i2f>:
 8000dbc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000dc0:	bf48      	it	mi
 8000dc2:	4240      	negmi	r0, r0
 8000dc4:	ea5f 0c00 	movs.w	ip, r0
 8000dc8:	bf08      	it	eq
 8000dca:	4770      	bxeq	lr
 8000dcc:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000dd0:	4601      	mov	r1, r0
 8000dd2:	f04f 0000 	mov.w	r0, #0
 8000dd6:	e01c      	b.n	8000e12 <__aeabi_l2f+0x2a>

08000dd8 <__aeabi_ul2f>:
 8000dd8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ddc:	bf08      	it	eq
 8000dde:	4770      	bxeq	lr
 8000de0:	f04f 0300 	mov.w	r3, #0
 8000de4:	e00a      	b.n	8000dfc <__aeabi_l2f+0x14>
 8000de6:	bf00      	nop

08000de8 <__aeabi_l2f>:
 8000de8:	ea50 0201 	orrs.w	r2, r0, r1
 8000dec:	bf08      	it	eq
 8000dee:	4770      	bxeq	lr
 8000df0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000df4:	d502      	bpl.n	8000dfc <__aeabi_l2f+0x14>
 8000df6:	4240      	negs	r0, r0
 8000df8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dfc:	ea5f 0c01 	movs.w	ip, r1
 8000e00:	bf02      	ittt	eq
 8000e02:	4684      	moveq	ip, r0
 8000e04:	4601      	moveq	r1, r0
 8000e06:	2000      	moveq	r0, #0
 8000e08:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000e0c:	bf08      	it	eq
 8000e0e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000e12:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000e16:	fabc f28c 	clz	r2, ip
 8000e1a:	3a08      	subs	r2, #8
 8000e1c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e20:	db10      	blt.n	8000e44 <__aeabi_l2f+0x5c>
 8000e22:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e26:	4463      	add	r3, ip
 8000e28:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e2c:	f1c2 0220 	rsb	r2, r2, #32
 8000e30:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000e34:	fa20 f202 	lsr.w	r2, r0, r2
 8000e38:	eb43 0002 	adc.w	r0, r3, r2
 8000e3c:	bf08      	it	eq
 8000e3e:	f020 0001 	biceq.w	r0, r0, #1
 8000e42:	4770      	bx	lr
 8000e44:	f102 0220 	add.w	r2, r2, #32
 8000e48:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e4c:	f1c2 0220 	rsb	r2, r2, #32
 8000e50:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e54:	fa21 f202 	lsr.w	r2, r1, r2
 8000e58:	eb43 0002 	adc.w	r0, r3, r2
 8000e5c:	bf08      	it	eq
 8000e5e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e62:	4770      	bx	lr

08000e64 <__aeabi_uldivmod>:
 8000e64:	b953      	cbnz	r3, 8000e7c <__aeabi_uldivmod+0x18>
 8000e66:	b94a      	cbnz	r2, 8000e7c <__aeabi_uldivmod+0x18>
 8000e68:	2900      	cmp	r1, #0
 8000e6a:	bf08      	it	eq
 8000e6c:	2800      	cmpeq	r0, #0
 8000e6e:	bf1c      	itt	ne
 8000e70:	f04f 31ff 	movne.w	r1, #4294967295
 8000e74:	f04f 30ff 	movne.w	r0, #4294967295
 8000e78:	f000 b972 	b.w	8001160 <__aeabi_idiv0>
 8000e7c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000e80:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000e84:	f000 f806 	bl	8000e94 <__udivmoddi4>
 8000e88:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e8c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e90:	b004      	add	sp, #16
 8000e92:	4770      	bx	lr

08000e94 <__udivmoddi4>:
 8000e94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e98:	9e08      	ldr	r6, [sp, #32]
 8000e9a:	4604      	mov	r4, r0
 8000e9c:	4688      	mov	r8, r1
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d14b      	bne.n	8000f3a <__udivmoddi4+0xa6>
 8000ea2:	428a      	cmp	r2, r1
 8000ea4:	4615      	mov	r5, r2
 8000ea6:	d967      	bls.n	8000f78 <__udivmoddi4+0xe4>
 8000ea8:	fab2 f282 	clz	r2, r2
 8000eac:	b14a      	cbz	r2, 8000ec2 <__udivmoddi4+0x2e>
 8000eae:	f1c2 0720 	rsb	r7, r2, #32
 8000eb2:	fa01 f302 	lsl.w	r3, r1, r2
 8000eb6:	fa20 f707 	lsr.w	r7, r0, r7
 8000eba:	4095      	lsls	r5, r2
 8000ebc:	ea47 0803 	orr.w	r8, r7, r3
 8000ec0:	4094      	lsls	r4, r2
 8000ec2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ec6:	0c23      	lsrs	r3, r4, #16
 8000ec8:	fbb8 f7fe 	udiv	r7, r8, lr
 8000ecc:	fa1f fc85 	uxth.w	ip, r5
 8000ed0:	fb0e 8817 	mls	r8, lr, r7, r8
 8000ed4:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ed8:	fb07 f10c 	mul.w	r1, r7, ip
 8000edc:	4299      	cmp	r1, r3
 8000ede:	d909      	bls.n	8000ef4 <__udivmoddi4+0x60>
 8000ee0:	18eb      	adds	r3, r5, r3
 8000ee2:	f107 30ff 	add.w	r0, r7, #4294967295
 8000ee6:	f080 811b 	bcs.w	8001120 <__udivmoddi4+0x28c>
 8000eea:	4299      	cmp	r1, r3
 8000eec:	f240 8118 	bls.w	8001120 <__udivmoddi4+0x28c>
 8000ef0:	3f02      	subs	r7, #2
 8000ef2:	442b      	add	r3, r5
 8000ef4:	1a5b      	subs	r3, r3, r1
 8000ef6:	b2a4      	uxth	r4, r4
 8000ef8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000efc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f00:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f04:	fb00 fc0c 	mul.w	ip, r0, ip
 8000f08:	45a4      	cmp	ip, r4
 8000f0a:	d909      	bls.n	8000f20 <__udivmoddi4+0x8c>
 8000f0c:	192c      	adds	r4, r5, r4
 8000f0e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000f12:	f080 8107 	bcs.w	8001124 <__udivmoddi4+0x290>
 8000f16:	45a4      	cmp	ip, r4
 8000f18:	f240 8104 	bls.w	8001124 <__udivmoddi4+0x290>
 8000f1c:	3802      	subs	r0, #2
 8000f1e:	442c      	add	r4, r5
 8000f20:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000f24:	eba4 040c 	sub.w	r4, r4, ip
 8000f28:	2700      	movs	r7, #0
 8000f2a:	b11e      	cbz	r6, 8000f34 <__udivmoddi4+0xa0>
 8000f2c:	40d4      	lsrs	r4, r2
 8000f2e:	2300      	movs	r3, #0
 8000f30:	e9c6 4300 	strd	r4, r3, [r6]
 8000f34:	4639      	mov	r1, r7
 8000f36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3a:	428b      	cmp	r3, r1
 8000f3c:	d909      	bls.n	8000f52 <__udivmoddi4+0xbe>
 8000f3e:	2e00      	cmp	r6, #0
 8000f40:	f000 80eb 	beq.w	800111a <__udivmoddi4+0x286>
 8000f44:	2700      	movs	r7, #0
 8000f46:	e9c6 0100 	strd	r0, r1, [r6]
 8000f4a:	4638      	mov	r0, r7
 8000f4c:	4639      	mov	r1, r7
 8000f4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f52:	fab3 f783 	clz	r7, r3
 8000f56:	2f00      	cmp	r7, #0
 8000f58:	d147      	bne.n	8000fea <__udivmoddi4+0x156>
 8000f5a:	428b      	cmp	r3, r1
 8000f5c:	d302      	bcc.n	8000f64 <__udivmoddi4+0xd0>
 8000f5e:	4282      	cmp	r2, r0
 8000f60:	f200 80fa 	bhi.w	8001158 <__udivmoddi4+0x2c4>
 8000f64:	1a84      	subs	r4, r0, r2
 8000f66:	eb61 0303 	sbc.w	r3, r1, r3
 8000f6a:	2001      	movs	r0, #1
 8000f6c:	4698      	mov	r8, r3
 8000f6e:	2e00      	cmp	r6, #0
 8000f70:	d0e0      	beq.n	8000f34 <__udivmoddi4+0xa0>
 8000f72:	e9c6 4800 	strd	r4, r8, [r6]
 8000f76:	e7dd      	b.n	8000f34 <__udivmoddi4+0xa0>
 8000f78:	b902      	cbnz	r2, 8000f7c <__udivmoddi4+0xe8>
 8000f7a:	deff      	udf	#255	; 0xff
 8000f7c:	fab2 f282 	clz	r2, r2
 8000f80:	2a00      	cmp	r2, #0
 8000f82:	f040 808f 	bne.w	80010a4 <__udivmoddi4+0x210>
 8000f86:	1b49      	subs	r1, r1, r5
 8000f88:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f8c:	fa1f f885 	uxth.w	r8, r5
 8000f90:	2701      	movs	r7, #1
 8000f92:	fbb1 fcfe 	udiv	ip, r1, lr
 8000f96:	0c23      	lsrs	r3, r4, #16
 8000f98:	fb0e 111c 	mls	r1, lr, ip, r1
 8000f9c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000fa0:	fb08 f10c 	mul.w	r1, r8, ip
 8000fa4:	4299      	cmp	r1, r3
 8000fa6:	d907      	bls.n	8000fb8 <__udivmoddi4+0x124>
 8000fa8:	18eb      	adds	r3, r5, r3
 8000faa:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000fae:	d202      	bcs.n	8000fb6 <__udivmoddi4+0x122>
 8000fb0:	4299      	cmp	r1, r3
 8000fb2:	f200 80cd 	bhi.w	8001150 <__udivmoddi4+0x2bc>
 8000fb6:	4684      	mov	ip, r0
 8000fb8:	1a59      	subs	r1, r3, r1
 8000fba:	b2a3      	uxth	r3, r4
 8000fbc:	fbb1 f0fe 	udiv	r0, r1, lr
 8000fc0:	fb0e 1410 	mls	r4, lr, r0, r1
 8000fc4:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000fc8:	fb08 f800 	mul.w	r8, r8, r0
 8000fcc:	45a0      	cmp	r8, r4
 8000fce:	d907      	bls.n	8000fe0 <__udivmoddi4+0x14c>
 8000fd0:	192c      	adds	r4, r5, r4
 8000fd2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000fd6:	d202      	bcs.n	8000fde <__udivmoddi4+0x14a>
 8000fd8:	45a0      	cmp	r8, r4
 8000fda:	f200 80b6 	bhi.w	800114a <__udivmoddi4+0x2b6>
 8000fde:	4618      	mov	r0, r3
 8000fe0:	eba4 0408 	sub.w	r4, r4, r8
 8000fe4:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000fe8:	e79f      	b.n	8000f2a <__udivmoddi4+0x96>
 8000fea:	f1c7 0c20 	rsb	ip, r7, #32
 8000fee:	40bb      	lsls	r3, r7
 8000ff0:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000ff4:	ea4e 0e03 	orr.w	lr, lr, r3
 8000ff8:	fa01 f407 	lsl.w	r4, r1, r7
 8000ffc:	fa20 f50c 	lsr.w	r5, r0, ip
 8001000:	fa21 f30c 	lsr.w	r3, r1, ip
 8001004:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8001008:	4325      	orrs	r5, r4
 800100a:	fbb3 f9f8 	udiv	r9, r3, r8
 800100e:	0c2c      	lsrs	r4, r5, #16
 8001010:	fb08 3319 	mls	r3, r8, r9, r3
 8001014:	fa1f fa8e 	uxth.w	sl, lr
 8001018:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 800101c:	fb09 f40a 	mul.w	r4, r9, sl
 8001020:	429c      	cmp	r4, r3
 8001022:	fa02 f207 	lsl.w	r2, r2, r7
 8001026:	fa00 f107 	lsl.w	r1, r0, r7
 800102a:	d90b      	bls.n	8001044 <__udivmoddi4+0x1b0>
 800102c:	eb1e 0303 	adds.w	r3, lr, r3
 8001030:	f109 30ff 	add.w	r0, r9, #4294967295
 8001034:	f080 8087 	bcs.w	8001146 <__udivmoddi4+0x2b2>
 8001038:	429c      	cmp	r4, r3
 800103a:	f240 8084 	bls.w	8001146 <__udivmoddi4+0x2b2>
 800103e:	f1a9 0902 	sub.w	r9, r9, #2
 8001042:	4473      	add	r3, lr
 8001044:	1b1b      	subs	r3, r3, r4
 8001046:	b2ad      	uxth	r5, r5
 8001048:	fbb3 f0f8 	udiv	r0, r3, r8
 800104c:	fb08 3310 	mls	r3, r8, r0, r3
 8001050:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8001054:	fb00 fa0a 	mul.w	sl, r0, sl
 8001058:	45a2      	cmp	sl, r4
 800105a:	d908      	bls.n	800106e <__udivmoddi4+0x1da>
 800105c:	eb1e 0404 	adds.w	r4, lr, r4
 8001060:	f100 33ff 	add.w	r3, r0, #4294967295
 8001064:	d26b      	bcs.n	800113e <__udivmoddi4+0x2aa>
 8001066:	45a2      	cmp	sl, r4
 8001068:	d969      	bls.n	800113e <__udivmoddi4+0x2aa>
 800106a:	3802      	subs	r0, #2
 800106c:	4474      	add	r4, lr
 800106e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8001072:	fba0 8902 	umull	r8, r9, r0, r2
 8001076:	eba4 040a 	sub.w	r4, r4, sl
 800107a:	454c      	cmp	r4, r9
 800107c:	46c2      	mov	sl, r8
 800107e:	464b      	mov	r3, r9
 8001080:	d354      	bcc.n	800112c <__udivmoddi4+0x298>
 8001082:	d051      	beq.n	8001128 <__udivmoddi4+0x294>
 8001084:	2e00      	cmp	r6, #0
 8001086:	d069      	beq.n	800115c <__udivmoddi4+0x2c8>
 8001088:	ebb1 050a 	subs.w	r5, r1, sl
 800108c:	eb64 0403 	sbc.w	r4, r4, r3
 8001090:	fa04 fc0c 	lsl.w	ip, r4, ip
 8001094:	40fd      	lsrs	r5, r7
 8001096:	40fc      	lsrs	r4, r7
 8001098:	ea4c 0505 	orr.w	r5, ip, r5
 800109c:	e9c6 5400 	strd	r5, r4, [r6]
 80010a0:	2700      	movs	r7, #0
 80010a2:	e747      	b.n	8000f34 <__udivmoddi4+0xa0>
 80010a4:	f1c2 0320 	rsb	r3, r2, #32
 80010a8:	fa20 f703 	lsr.w	r7, r0, r3
 80010ac:	4095      	lsls	r5, r2
 80010ae:	fa01 f002 	lsl.w	r0, r1, r2
 80010b2:	fa21 f303 	lsr.w	r3, r1, r3
 80010b6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80010ba:	4338      	orrs	r0, r7
 80010bc:	0c01      	lsrs	r1, r0, #16
 80010be:	fbb3 f7fe 	udiv	r7, r3, lr
 80010c2:	fa1f f885 	uxth.w	r8, r5
 80010c6:	fb0e 3317 	mls	r3, lr, r7, r3
 80010ca:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80010ce:	fb07 f308 	mul.w	r3, r7, r8
 80010d2:	428b      	cmp	r3, r1
 80010d4:	fa04 f402 	lsl.w	r4, r4, r2
 80010d8:	d907      	bls.n	80010ea <__udivmoddi4+0x256>
 80010da:	1869      	adds	r1, r5, r1
 80010dc:	f107 3cff 	add.w	ip, r7, #4294967295
 80010e0:	d22f      	bcs.n	8001142 <__udivmoddi4+0x2ae>
 80010e2:	428b      	cmp	r3, r1
 80010e4:	d92d      	bls.n	8001142 <__udivmoddi4+0x2ae>
 80010e6:	3f02      	subs	r7, #2
 80010e8:	4429      	add	r1, r5
 80010ea:	1acb      	subs	r3, r1, r3
 80010ec:	b281      	uxth	r1, r0
 80010ee:	fbb3 f0fe 	udiv	r0, r3, lr
 80010f2:	fb0e 3310 	mls	r3, lr, r0, r3
 80010f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80010fa:	fb00 f308 	mul.w	r3, r0, r8
 80010fe:	428b      	cmp	r3, r1
 8001100:	d907      	bls.n	8001112 <__udivmoddi4+0x27e>
 8001102:	1869      	adds	r1, r5, r1
 8001104:	f100 3cff 	add.w	ip, r0, #4294967295
 8001108:	d217      	bcs.n	800113a <__udivmoddi4+0x2a6>
 800110a:	428b      	cmp	r3, r1
 800110c:	d915      	bls.n	800113a <__udivmoddi4+0x2a6>
 800110e:	3802      	subs	r0, #2
 8001110:	4429      	add	r1, r5
 8001112:	1ac9      	subs	r1, r1, r3
 8001114:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8001118:	e73b      	b.n	8000f92 <__udivmoddi4+0xfe>
 800111a:	4637      	mov	r7, r6
 800111c:	4630      	mov	r0, r6
 800111e:	e709      	b.n	8000f34 <__udivmoddi4+0xa0>
 8001120:	4607      	mov	r7, r0
 8001122:	e6e7      	b.n	8000ef4 <__udivmoddi4+0x60>
 8001124:	4618      	mov	r0, r3
 8001126:	e6fb      	b.n	8000f20 <__udivmoddi4+0x8c>
 8001128:	4541      	cmp	r1, r8
 800112a:	d2ab      	bcs.n	8001084 <__udivmoddi4+0x1f0>
 800112c:	ebb8 0a02 	subs.w	sl, r8, r2
 8001130:	eb69 020e 	sbc.w	r2, r9, lr
 8001134:	3801      	subs	r0, #1
 8001136:	4613      	mov	r3, r2
 8001138:	e7a4      	b.n	8001084 <__udivmoddi4+0x1f0>
 800113a:	4660      	mov	r0, ip
 800113c:	e7e9      	b.n	8001112 <__udivmoddi4+0x27e>
 800113e:	4618      	mov	r0, r3
 8001140:	e795      	b.n	800106e <__udivmoddi4+0x1da>
 8001142:	4667      	mov	r7, ip
 8001144:	e7d1      	b.n	80010ea <__udivmoddi4+0x256>
 8001146:	4681      	mov	r9, r0
 8001148:	e77c      	b.n	8001044 <__udivmoddi4+0x1b0>
 800114a:	3802      	subs	r0, #2
 800114c:	442c      	add	r4, r5
 800114e:	e747      	b.n	8000fe0 <__udivmoddi4+0x14c>
 8001150:	f1ac 0c02 	sub.w	ip, ip, #2
 8001154:	442b      	add	r3, r5
 8001156:	e72f      	b.n	8000fb8 <__udivmoddi4+0x124>
 8001158:	4638      	mov	r0, r7
 800115a:	e708      	b.n	8000f6e <__udivmoddi4+0xda>
 800115c:	4637      	mov	r7, r6
 800115e:	e6e9      	b.n	8000f34 <__udivmoddi4+0xa0>

08001160 <__aeabi_idiv0>:
 8001160:	4770      	bx	lr
 8001162:	bf00      	nop

08001164 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001168:	4b0e      	ldr	r3, [pc, #56]	; (80011a4 <HAL_Init+0x40>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	4a0d      	ldr	r2, [pc, #52]	; (80011a4 <HAL_Init+0x40>)
 800116e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001172:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001174:	4b0b      	ldr	r3, [pc, #44]	; (80011a4 <HAL_Init+0x40>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	4a0a      	ldr	r2, [pc, #40]	; (80011a4 <HAL_Init+0x40>)
 800117a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800117e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001180:	4b08      	ldr	r3, [pc, #32]	; (80011a4 <HAL_Init+0x40>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	4a07      	ldr	r2, [pc, #28]	; (80011a4 <HAL_Init+0x40>)
 8001186:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800118a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800118c:	2003      	movs	r0, #3
 800118e:	f000 fd07 	bl	8001ba0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001192:	2000      	movs	r0, #0
 8001194:	f000 f808 	bl	80011a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001198:	f007 f91a 	bl	80083d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800119c:	2300      	movs	r3, #0
}
 800119e:	4618      	mov	r0, r3
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	bf00      	nop
 80011a4:	40023c00 	.word	0x40023c00

080011a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b082      	sub	sp, #8
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011b0:	4b12      	ldr	r3, [pc, #72]	; (80011fc <HAL_InitTick+0x54>)
 80011b2:	681a      	ldr	r2, [r3, #0]
 80011b4:	4b12      	ldr	r3, [pc, #72]	; (8001200 <HAL_InitTick+0x58>)
 80011b6:	781b      	ldrb	r3, [r3, #0]
 80011b8:	4619      	mov	r1, r3
 80011ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011be:	fbb3 f3f1 	udiv	r3, r3, r1
 80011c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80011c6:	4618      	mov	r0, r3
 80011c8:	f000 fd1f 	bl	8001c0a <HAL_SYSTICK_Config>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d001      	beq.n	80011d6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80011d2:	2301      	movs	r3, #1
 80011d4:	e00e      	b.n	80011f4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	2b0f      	cmp	r3, #15
 80011da:	d80a      	bhi.n	80011f2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011dc:	2200      	movs	r2, #0
 80011de:	6879      	ldr	r1, [r7, #4]
 80011e0:	f04f 30ff 	mov.w	r0, #4294967295
 80011e4:	f000 fce7 	bl	8001bb6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011e8:	4a06      	ldr	r2, [pc, #24]	; (8001204 <HAL_InitTick+0x5c>)
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80011ee:	2300      	movs	r3, #0
 80011f0:	e000      	b.n	80011f4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80011f2:	2301      	movs	r3, #1
}
 80011f4:	4618      	mov	r0, r3
 80011f6:	3708      	adds	r7, #8
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}
 80011fc:	20000008 	.word	0x20000008
 8001200:	20000004 	.word	0x20000004
 8001204:	20000000 	.word	0x20000000

08001208 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800120c:	4b06      	ldr	r3, [pc, #24]	; (8001228 <HAL_IncTick+0x20>)
 800120e:	781b      	ldrb	r3, [r3, #0]
 8001210:	461a      	mov	r2, r3
 8001212:	4b06      	ldr	r3, [pc, #24]	; (800122c <HAL_IncTick+0x24>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	4413      	add	r3, r2
 8001218:	4a04      	ldr	r2, [pc, #16]	; (800122c <HAL_IncTick+0x24>)
 800121a:	6013      	str	r3, [r2, #0]
}
 800121c:	bf00      	nop
 800121e:	46bd      	mov	sp, r7
 8001220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001224:	4770      	bx	lr
 8001226:	bf00      	nop
 8001228:	20000004 	.word	0x20000004
 800122c:	20000208 	.word	0x20000208

08001230 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001230:	b480      	push	{r7}
 8001232:	af00      	add	r7, sp, #0
  return uwTick;
 8001234:	4b03      	ldr	r3, [pc, #12]	; (8001244 <HAL_GetTick+0x14>)
 8001236:	681b      	ldr	r3, [r3, #0]
}
 8001238:	4618      	mov	r0, r3
 800123a:	46bd      	mov	sp, r7
 800123c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001240:	4770      	bx	lr
 8001242:	bf00      	nop
 8001244:	20000208 	.word	0x20000208

08001248 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b084      	sub	sp, #16
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001250:	f7ff ffee 	bl	8001230 <HAL_GetTick>
 8001254:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001260:	d005      	beq.n	800126e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001262:	4b09      	ldr	r3, [pc, #36]	; (8001288 <HAL_Delay+0x40>)
 8001264:	781b      	ldrb	r3, [r3, #0]
 8001266:	461a      	mov	r2, r3
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	4413      	add	r3, r2
 800126c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800126e:	bf00      	nop
 8001270:	f7ff ffde 	bl	8001230 <HAL_GetTick>
 8001274:	4602      	mov	r2, r0
 8001276:	68bb      	ldr	r3, [r7, #8]
 8001278:	1ad3      	subs	r3, r2, r3
 800127a:	68fa      	ldr	r2, [r7, #12]
 800127c:	429a      	cmp	r2, r3
 800127e:	d8f7      	bhi.n	8001270 <HAL_Delay+0x28>
  {
  }
}
 8001280:	bf00      	nop
 8001282:	3710      	adds	r7, #16
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}
 8001288:	20000004 	.word	0x20000004

0800128c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b084      	sub	sp, #16
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001294:	2300      	movs	r3, #0
 8001296:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d101      	bne.n	80012a2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800129e:	2301      	movs	r3, #1
 80012a0:	e033      	b.n	800130a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d109      	bne.n	80012be <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80012aa:	6878      	ldr	r0, [r7, #4]
 80012ac:	f006 fe0c 	bl	8007ec8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	2200      	movs	r2, #0
 80012b4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	2200      	movs	r2, #0
 80012ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012c2:	f003 0310 	and.w	r3, r3, #16
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d118      	bne.n	80012fc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ce:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80012d2:	f023 0302 	bic.w	r3, r3, #2
 80012d6:	f043 0202 	orr.w	r2, r3, #2
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80012de:	6878      	ldr	r0, [r7, #4]
 80012e0:	f000 fa92 	bl	8001808 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	2200      	movs	r2, #0
 80012e8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ee:	f023 0303 	bic.w	r3, r3, #3
 80012f2:	f043 0201 	orr.w	r2, r3, #1
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	641a      	str	r2, [r3, #64]	; 0x40
 80012fa:	e001      	b.n	8001300 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80012fc:	2301      	movs	r3, #1
 80012fe:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	2200      	movs	r2, #0
 8001304:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001308:	7bfb      	ldrb	r3, [r7, #15]
}
 800130a:	4618      	mov	r0, r3
 800130c:	3710      	adds	r7, #16
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
	...

08001314 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001314:	b480      	push	{r7}
 8001316:	b085      	sub	sp, #20
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800131c:	2300      	movs	r3, #0
 800131e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001326:	2b01      	cmp	r3, #1
 8001328:	d101      	bne.n	800132e <HAL_ADC_Start+0x1a>
 800132a:	2302      	movs	r3, #2
 800132c:	e0a5      	b.n	800147a <HAL_ADC_Start+0x166>
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	2201      	movs	r2, #1
 8001332:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	689b      	ldr	r3, [r3, #8]
 800133c:	f003 0301 	and.w	r3, r3, #1
 8001340:	2b01      	cmp	r3, #1
 8001342:	d018      	beq.n	8001376 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	689a      	ldr	r2, [r3, #8]
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f042 0201 	orr.w	r2, r2, #1
 8001352:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001354:	4b4c      	ldr	r3, [pc, #304]	; (8001488 <HAL_ADC_Start+0x174>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4a4c      	ldr	r2, [pc, #304]	; (800148c <HAL_ADC_Start+0x178>)
 800135a:	fba2 2303 	umull	r2, r3, r2, r3
 800135e:	0c9a      	lsrs	r2, r3, #18
 8001360:	4613      	mov	r3, r2
 8001362:	005b      	lsls	r3, r3, #1
 8001364:	4413      	add	r3, r2
 8001366:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001368:	e002      	b.n	8001370 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800136a:	68bb      	ldr	r3, [r7, #8]
 800136c:	3b01      	subs	r3, #1
 800136e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001370:	68bb      	ldr	r3, [r7, #8]
 8001372:	2b00      	cmp	r3, #0
 8001374:	d1f9      	bne.n	800136a <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	689b      	ldr	r3, [r3, #8]
 800137c:	f003 0301 	and.w	r3, r3, #1
 8001380:	2b01      	cmp	r3, #1
 8001382:	d179      	bne.n	8001478 <HAL_ADC_Start+0x164>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001388:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800138c:	f023 0301 	bic.w	r3, r3, #1
 8001390:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	685b      	ldr	r3, [r3, #4]
 800139e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d007      	beq.n	80013b6 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013aa:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80013ae:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80013be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80013c2:	d106      	bne.n	80013d2 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013c8:	f023 0206 	bic.w	r2, r3, #6
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	645a      	str	r2, [r3, #68]	; 0x44
 80013d0:	e002      	b.n	80013d8 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	2200      	movs	r2, #0
 80013d6:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	2200      	movs	r2, #0
 80013dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80013e0:	4b2b      	ldr	r3, [pc, #172]	; (8001490 <HAL_ADC_Start+0x17c>)
 80013e2:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80013ec:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	685b      	ldr	r3, [r3, #4]
 80013f2:	f003 031f 	and.w	r3, r3, #31
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d12a      	bne.n	8001450 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	4a25      	ldr	r2, [pc, #148]	; (8001494 <HAL_ADC_Start+0x180>)
 8001400:	4293      	cmp	r3, r2
 8001402:	d015      	beq.n	8001430 <HAL_ADC_Start+0x11c>
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	4a23      	ldr	r2, [pc, #140]	; (8001498 <HAL_ADC_Start+0x184>)
 800140a:	4293      	cmp	r3, r2
 800140c:	d105      	bne.n	800141a <HAL_ADC_Start+0x106>
 800140e:	4b20      	ldr	r3, [pc, #128]	; (8001490 <HAL_ADC_Start+0x17c>)
 8001410:	685b      	ldr	r3, [r3, #4]
 8001412:	f003 031f 	and.w	r3, r3, #31
 8001416:	2b00      	cmp	r3, #0
 8001418:	d00a      	beq.n	8001430 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	4a1f      	ldr	r2, [pc, #124]	; (800149c <HAL_ADC_Start+0x188>)
 8001420:	4293      	cmp	r3, r2
 8001422:	d129      	bne.n	8001478 <HAL_ADC_Start+0x164>
 8001424:	4b1a      	ldr	r3, [pc, #104]	; (8001490 <HAL_ADC_Start+0x17c>)
 8001426:	685b      	ldr	r3, [r3, #4]
 8001428:	f003 031f 	and.w	r3, r3, #31
 800142c:	2b0f      	cmp	r3, #15
 800142e:	d823      	bhi.n	8001478 <HAL_ADC_Start+0x164>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	689b      	ldr	r3, [r3, #8]
 8001436:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800143a:	2b00      	cmp	r3, #0
 800143c:	d11c      	bne.n	8001478 <HAL_ADC_Start+0x164>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	689a      	ldr	r2, [r3, #8]
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800144c:	609a      	str	r2, [r3, #8]
 800144e:	e013      	b.n	8001478 <HAL_ADC_Start+0x164>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	4a0f      	ldr	r2, [pc, #60]	; (8001494 <HAL_ADC_Start+0x180>)
 8001456:	4293      	cmp	r3, r2
 8001458:	d10e      	bne.n	8001478 <HAL_ADC_Start+0x164>
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	689b      	ldr	r3, [r3, #8]
 8001460:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001464:	2b00      	cmp	r3, #0
 8001466:	d107      	bne.n	8001478 <HAL_ADC_Start+0x164>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	689a      	ldr	r2, [r3, #8]
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001476:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8001478:	2300      	movs	r3, #0
}
 800147a:	4618      	mov	r0, r3
 800147c:	3714      	adds	r7, #20
 800147e:	46bd      	mov	sp, r7
 8001480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001484:	4770      	bx	lr
 8001486:	bf00      	nop
 8001488:	20000008 	.word	0x20000008
 800148c:	431bde83 	.word	0x431bde83
 8001490:	40012300 	.word	0x40012300
 8001494:	40012000 	.word	0x40012000
 8001498:	40012100 	.word	0x40012100
 800149c:	40012200 	.word	0x40012200

080014a0 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b084      	sub	sp, #16
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
 80014a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80014aa:	2300      	movs	r3, #0
 80014ac:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	689b      	ldr	r3, [r3, #8]
 80014b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80014bc:	d113      	bne.n	80014e6 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	689b      	ldr	r3, [r3, #8]
 80014c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80014c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80014cc:	d10b      	bne.n	80014e6 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014d2:	f043 0220 	orr.w	r2, r3, #32
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	2200      	movs	r2, #0
 80014de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 80014e2:	2301      	movs	r3, #1
 80014e4:	e05c      	b.n	80015a0 <HAL_ADC_PollForConversion+0x100>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 80014e6:	f7ff fea3 	bl	8001230 <HAL_GetTick>
 80014ea:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80014ec:	e01a      	b.n	8001524 <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80014ee:	683b      	ldr	r3, [r7, #0]
 80014f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014f4:	d016      	beq.n	8001524 <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80014f6:	683b      	ldr	r3, [r7, #0]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d007      	beq.n	800150c <HAL_ADC_PollForConversion+0x6c>
 80014fc:	f7ff fe98 	bl	8001230 <HAL_GetTick>
 8001500:	4602      	mov	r2, r0
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	1ad3      	subs	r3, r2, r3
 8001506:	683a      	ldr	r2, [r7, #0]
 8001508:	429a      	cmp	r2, r3
 800150a:	d20b      	bcs.n	8001524 <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001510:	f043 0204 	orr.w	r2, r3, #4
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	2200      	movs	r2, #0
 800151c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 8001520:	2303      	movs	r3, #3
 8001522:	e03d      	b.n	80015a0 <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f003 0302 	and.w	r3, r3, #2
 800152e:	2b02      	cmp	r3, #2
 8001530:	d1dd      	bne.n	80014ee <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	f06f 0212 	mvn.w	r2, #18
 800153a:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001540:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	689b      	ldr	r3, [r3, #8]
 800154e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001552:	2b00      	cmp	r3, #0
 8001554:	d123      	bne.n	800159e <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800155a:	2b00      	cmp	r3, #0
 800155c:	d11f      	bne.n	800159e <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001564:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001568:	2b00      	cmp	r3, #0
 800156a:	d006      	beq.n	800157a <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	689b      	ldr	r3, [r3, #8]
 8001572:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001576:	2b00      	cmp	r3, #0
 8001578:	d111      	bne.n	800159e <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800157e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800158a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800158e:	2b00      	cmp	r3, #0
 8001590:	d105      	bne.n	800159e <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001596:	f043 0201 	orr.w	r2, r3, #1
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800159e:	2300      	movs	r3, #0
}
 80015a0:	4618      	mov	r0, r3
 80015a2:	3710      	adds	r7, #16
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}

080015a8 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80015a8:	b480      	push	{r7}
 80015aa:	b083      	sub	sp, #12
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80015b6:	4618      	mov	r0, r3
 80015b8:	370c      	adds	r7, #12
 80015ba:	46bd      	mov	sp, r7
 80015bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c0:	4770      	bx	lr
	...

080015c4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80015c4:	b480      	push	{r7}
 80015c6:	b085      	sub	sp, #20
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
 80015cc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80015ce:	2300      	movs	r3, #0
 80015d0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80015d8:	2b01      	cmp	r3, #1
 80015da:	d101      	bne.n	80015e0 <HAL_ADC_ConfigChannel+0x1c>
 80015dc:	2302      	movs	r3, #2
 80015de:	e105      	b.n	80017ec <HAL_ADC_ConfigChannel+0x228>
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	2201      	movs	r2, #1
 80015e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	2b09      	cmp	r3, #9
 80015ee:	d925      	bls.n	800163c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	68d9      	ldr	r1, [r3, #12]
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	b29b      	uxth	r3, r3
 80015fc:	461a      	mov	r2, r3
 80015fe:	4613      	mov	r3, r2
 8001600:	005b      	lsls	r3, r3, #1
 8001602:	4413      	add	r3, r2
 8001604:	3b1e      	subs	r3, #30
 8001606:	2207      	movs	r2, #7
 8001608:	fa02 f303 	lsl.w	r3, r2, r3
 800160c:	43da      	mvns	r2, r3
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	400a      	ands	r2, r1
 8001614:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	68d9      	ldr	r1, [r3, #12]
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	689a      	ldr	r2, [r3, #8]
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	b29b      	uxth	r3, r3
 8001626:	4618      	mov	r0, r3
 8001628:	4603      	mov	r3, r0
 800162a:	005b      	lsls	r3, r3, #1
 800162c:	4403      	add	r3, r0
 800162e:	3b1e      	subs	r3, #30
 8001630:	409a      	lsls	r2, r3
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	430a      	orrs	r2, r1
 8001638:	60da      	str	r2, [r3, #12]
 800163a:	e022      	b.n	8001682 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	6919      	ldr	r1, [r3, #16]
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	b29b      	uxth	r3, r3
 8001648:	461a      	mov	r2, r3
 800164a:	4613      	mov	r3, r2
 800164c:	005b      	lsls	r3, r3, #1
 800164e:	4413      	add	r3, r2
 8001650:	2207      	movs	r2, #7
 8001652:	fa02 f303 	lsl.w	r3, r2, r3
 8001656:	43da      	mvns	r2, r3
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	400a      	ands	r2, r1
 800165e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	6919      	ldr	r1, [r3, #16]
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	689a      	ldr	r2, [r3, #8]
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	b29b      	uxth	r3, r3
 8001670:	4618      	mov	r0, r3
 8001672:	4603      	mov	r3, r0
 8001674:	005b      	lsls	r3, r3, #1
 8001676:	4403      	add	r3, r0
 8001678:	409a      	lsls	r2, r3
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	430a      	orrs	r2, r1
 8001680:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	2b06      	cmp	r3, #6
 8001688:	d824      	bhi.n	80016d4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	685a      	ldr	r2, [r3, #4]
 8001694:	4613      	mov	r3, r2
 8001696:	009b      	lsls	r3, r3, #2
 8001698:	4413      	add	r3, r2
 800169a:	3b05      	subs	r3, #5
 800169c:	221f      	movs	r2, #31
 800169e:	fa02 f303 	lsl.w	r3, r2, r3
 80016a2:	43da      	mvns	r2, r3
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	400a      	ands	r2, r1
 80016aa:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	b29b      	uxth	r3, r3
 80016b8:	4618      	mov	r0, r3
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	685a      	ldr	r2, [r3, #4]
 80016be:	4613      	mov	r3, r2
 80016c0:	009b      	lsls	r3, r3, #2
 80016c2:	4413      	add	r3, r2
 80016c4:	3b05      	subs	r3, #5
 80016c6:	fa00 f203 	lsl.w	r2, r0, r3
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	430a      	orrs	r2, r1
 80016d0:	635a      	str	r2, [r3, #52]	; 0x34
 80016d2:	e04c      	b.n	800176e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	685b      	ldr	r3, [r3, #4]
 80016d8:	2b0c      	cmp	r3, #12
 80016da:	d824      	bhi.n	8001726 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	685a      	ldr	r2, [r3, #4]
 80016e6:	4613      	mov	r3, r2
 80016e8:	009b      	lsls	r3, r3, #2
 80016ea:	4413      	add	r3, r2
 80016ec:	3b23      	subs	r3, #35	; 0x23
 80016ee:	221f      	movs	r2, #31
 80016f0:	fa02 f303 	lsl.w	r3, r2, r3
 80016f4:	43da      	mvns	r2, r3
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	400a      	ands	r2, r1
 80016fc:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	b29b      	uxth	r3, r3
 800170a:	4618      	mov	r0, r3
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	685a      	ldr	r2, [r3, #4]
 8001710:	4613      	mov	r3, r2
 8001712:	009b      	lsls	r3, r3, #2
 8001714:	4413      	add	r3, r2
 8001716:	3b23      	subs	r3, #35	; 0x23
 8001718:	fa00 f203 	lsl.w	r2, r0, r3
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	430a      	orrs	r2, r1
 8001722:	631a      	str	r2, [r3, #48]	; 0x30
 8001724:	e023      	b.n	800176e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	685a      	ldr	r2, [r3, #4]
 8001730:	4613      	mov	r3, r2
 8001732:	009b      	lsls	r3, r3, #2
 8001734:	4413      	add	r3, r2
 8001736:	3b41      	subs	r3, #65	; 0x41
 8001738:	221f      	movs	r2, #31
 800173a:	fa02 f303 	lsl.w	r3, r2, r3
 800173e:	43da      	mvns	r2, r3
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	400a      	ands	r2, r1
 8001746:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	b29b      	uxth	r3, r3
 8001754:	4618      	mov	r0, r3
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	685a      	ldr	r2, [r3, #4]
 800175a:	4613      	mov	r3, r2
 800175c:	009b      	lsls	r3, r3, #2
 800175e:	4413      	add	r3, r2
 8001760:	3b41      	subs	r3, #65	; 0x41
 8001762:	fa00 f203 	lsl.w	r2, r0, r3
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	430a      	orrs	r2, r1
 800176c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800176e:	4b22      	ldr	r3, [pc, #136]	; (80017f8 <HAL_ADC_ConfigChannel+0x234>)
 8001770:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	4a21      	ldr	r2, [pc, #132]	; (80017fc <HAL_ADC_ConfigChannel+0x238>)
 8001778:	4293      	cmp	r3, r2
 800177a:	d109      	bne.n	8001790 <HAL_ADC_ConfigChannel+0x1cc>
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	2b12      	cmp	r3, #18
 8001782:	d105      	bne.n	8001790 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	685b      	ldr	r3, [r3, #4]
 8001788:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4a19      	ldr	r2, [pc, #100]	; (80017fc <HAL_ADC_ConfigChannel+0x238>)
 8001796:	4293      	cmp	r3, r2
 8001798:	d123      	bne.n	80017e2 <HAL_ADC_ConfigChannel+0x21e>
 800179a:	683b      	ldr	r3, [r7, #0]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	2b10      	cmp	r3, #16
 80017a0:	d003      	beq.n	80017aa <HAL_ADC_ConfigChannel+0x1e6>
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	2b11      	cmp	r3, #17
 80017a8:	d11b      	bne.n	80017e2 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	2b10      	cmp	r3, #16
 80017bc:	d111      	bne.n	80017e2 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80017be:	4b10      	ldr	r3, [pc, #64]	; (8001800 <HAL_ADC_ConfigChannel+0x23c>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	4a10      	ldr	r2, [pc, #64]	; (8001804 <HAL_ADC_ConfigChannel+0x240>)
 80017c4:	fba2 2303 	umull	r2, r3, r2, r3
 80017c8:	0c9a      	lsrs	r2, r3, #18
 80017ca:	4613      	mov	r3, r2
 80017cc:	009b      	lsls	r3, r3, #2
 80017ce:	4413      	add	r3, r2
 80017d0:	005b      	lsls	r3, r3, #1
 80017d2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80017d4:	e002      	b.n	80017dc <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80017d6:	68bb      	ldr	r3, [r7, #8]
 80017d8:	3b01      	subs	r3, #1
 80017da:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80017dc:	68bb      	ldr	r3, [r7, #8]
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d1f9      	bne.n	80017d6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	2200      	movs	r2, #0
 80017e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80017ea:	2300      	movs	r3, #0
}
 80017ec:	4618      	mov	r0, r3
 80017ee:	3714      	adds	r7, #20
 80017f0:	46bd      	mov	sp, r7
 80017f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f6:	4770      	bx	lr
 80017f8:	40012300 	.word	0x40012300
 80017fc:	40012000 	.word	0x40012000
 8001800:	20000008 	.word	0x20000008
 8001804:	431bde83 	.word	0x431bde83

08001808 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001808:	b480      	push	{r7}
 800180a:	b085      	sub	sp, #20
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001810:	4b79      	ldr	r3, [pc, #484]	; (80019f8 <ADC_Init+0x1f0>)
 8001812:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	685a      	ldr	r2, [r3, #4]
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	685b      	ldr	r3, [r3, #4]
 8001828:	431a      	orrs	r2, r3
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	685a      	ldr	r2, [r3, #4]
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800183c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	6859      	ldr	r1, [r3, #4]
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	691b      	ldr	r3, [r3, #16]
 8001848:	021a      	lsls	r2, r3, #8
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	430a      	orrs	r2, r1
 8001850:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	685a      	ldr	r2, [r3, #4]
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001860:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	6859      	ldr	r1, [r3, #4]
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	689a      	ldr	r2, [r3, #8]
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	430a      	orrs	r2, r1
 8001872:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	689a      	ldr	r2, [r3, #8]
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001882:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	6899      	ldr	r1, [r3, #8]
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	68da      	ldr	r2, [r3, #12]
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	430a      	orrs	r2, r1
 8001894:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800189a:	4a58      	ldr	r2, [pc, #352]	; (80019fc <ADC_Init+0x1f4>)
 800189c:	4293      	cmp	r3, r2
 800189e:	d022      	beq.n	80018e6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	689a      	ldr	r2, [r3, #8]
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80018ae:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	6899      	ldr	r1, [r3, #8]
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	430a      	orrs	r2, r1
 80018c0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	689a      	ldr	r2, [r3, #8]
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80018d0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	6899      	ldr	r1, [r3, #8]
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	430a      	orrs	r2, r1
 80018e2:	609a      	str	r2, [r3, #8]
 80018e4:	e00f      	b.n	8001906 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	689a      	ldr	r2, [r3, #8]
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80018f4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	689a      	ldr	r2, [r3, #8]
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001904:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	689a      	ldr	r2, [r3, #8]
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f022 0202 	bic.w	r2, r2, #2
 8001914:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	6899      	ldr	r1, [r3, #8]
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	7e1b      	ldrb	r3, [r3, #24]
 8001920:	005a      	lsls	r2, r3, #1
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	430a      	orrs	r2, r1
 8001928:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001930:	2b00      	cmp	r3, #0
 8001932:	d01b      	beq.n	800196c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	685a      	ldr	r2, [r3, #4]
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001942:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	685a      	ldr	r2, [r3, #4]
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001952:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	6859      	ldr	r1, [r3, #4]
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800195e:	3b01      	subs	r3, #1
 8001960:	035a      	lsls	r2, r3, #13
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	430a      	orrs	r2, r1
 8001968:	605a      	str	r2, [r3, #4]
 800196a:	e007      	b.n	800197c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	685a      	ldr	r2, [r3, #4]
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800197a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800198a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	69db      	ldr	r3, [r3, #28]
 8001996:	3b01      	subs	r3, #1
 8001998:	051a      	lsls	r2, r3, #20
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	430a      	orrs	r2, r1
 80019a0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	689a      	ldr	r2, [r3, #8]
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80019b0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	6899      	ldr	r1, [r3, #8]
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80019be:	025a      	lsls	r2, r3, #9
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	430a      	orrs	r2, r1
 80019c6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	689a      	ldr	r2, [r3, #8]
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80019d6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	6899      	ldr	r1, [r3, #8]
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	695b      	ldr	r3, [r3, #20]
 80019e2:	029a      	lsls	r2, r3, #10
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	430a      	orrs	r2, r1
 80019ea:	609a      	str	r2, [r3, #8]
}
 80019ec:	bf00      	nop
 80019ee:	3714      	adds	r7, #20
 80019f0:	46bd      	mov	sp, r7
 80019f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f6:	4770      	bx	lr
 80019f8:	40012300 	.word	0x40012300
 80019fc:	0f000001 	.word	0x0f000001

08001a00 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a00:	b480      	push	{r7}
 8001a02:	b085      	sub	sp, #20
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	f003 0307 	and.w	r3, r3, #7
 8001a0e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a10:	4b0c      	ldr	r3, [pc, #48]	; (8001a44 <__NVIC_SetPriorityGrouping+0x44>)
 8001a12:	68db      	ldr	r3, [r3, #12]
 8001a14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a16:	68ba      	ldr	r2, [r7, #8]
 8001a18:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a1c:	4013      	ands	r3, r2
 8001a1e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a24:	68bb      	ldr	r3, [r7, #8]
 8001a26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a28:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001a2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a32:	4a04      	ldr	r2, [pc, #16]	; (8001a44 <__NVIC_SetPriorityGrouping+0x44>)
 8001a34:	68bb      	ldr	r3, [r7, #8]
 8001a36:	60d3      	str	r3, [r2, #12]
}
 8001a38:	bf00      	nop
 8001a3a:	3714      	adds	r7, #20
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a42:	4770      	bx	lr
 8001a44:	e000ed00 	.word	0xe000ed00

08001a48 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a4c:	4b04      	ldr	r3, [pc, #16]	; (8001a60 <__NVIC_GetPriorityGrouping+0x18>)
 8001a4e:	68db      	ldr	r3, [r3, #12]
 8001a50:	0a1b      	lsrs	r3, r3, #8
 8001a52:	f003 0307 	and.w	r3, r3, #7
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5e:	4770      	bx	lr
 8001a60:	e000ed00 	.word	0xe000ed00

08001a64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a64:	b480      	push	{r7}
 8001a66:	b083      	sub	sp, #12
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	db0b      	blt.n	8001a8e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a76:	79fb      	ldrb	r3, [r7, #7]
 8001a78:	f003 021f 	and.w	r2, r3, #31
 8001a7c:	4907      	ldr	r1, [pc, #28]	; (8001a9c <__NVIC_EnableIRQ+0x38>)
 8001a7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a82:	095b      	lsrs	r3, r3, #5
 8001a84:	2001      	movs	r0, #1
 8001a86:	fa00 f202 	lsl.w	r2, r0, r2
 8001a8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001a8e:	bf00      	nop
 8001a90:	370c      	adds	r7, #12
 8001a92:	46bd      	mov	sp, r7
 8001a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a98:	4770      	bx	lr
 8001a9a:	bf00      	nop
 8001a9c:	e000e100 	.word	0xe000e100

08001aa0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b083      	sub	sp, #12
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	6039      	str	r1, [r7, #0]
 8001aaa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001aac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	db0a      	blt.n	8001aca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	b2da      	uxtb	r2, r3
 8001ab8:	490c      	ldr	r1, [pc, #48]	; (8001aec <__NVIC_SetPriority+0x4c>)
 8001aba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001abe:	0112      	lsls	r2, r2, #4
 8001ac0:	b2d2      	uxtb	r2, r2
 8001ac2:	440b      	add	r3, r1
 8001ac4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ac8:	e00a      	b.n	8001ae0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	b2da      	uxtb	r2, r3
 8001ace:	4908      	ldr	r1, [pc, #32]	; (8001af0 <__NVIC_SetPriority+0x50>)
 8001ad0:	79fb      	ldrb	r3, [r7, #7]
 8001ad2:	f003 030f 	and.w	r3, r3, #15
 8001ad6:	3b04      	subs	r3, #4
 8001ad8:	0112      	lsls	r2, r2, #4
 8001ada:	b2d2      	uxtb	r2, r2
 8001adc:	440b      	add	r3, r1
 8001ade:	761a      	strb	r2, [r3, #24]
}
 8001ae0:	bf00      	nop
 8001ae2:	370c      	adds	r7, #12
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aea:	4770      	bx	lr
 8001aec:	e000e100 	.word	0xe000e100
 8001af0:	e000ed00 	.word	0xe000ed00

08001af4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001af4:	b480      	push	{r7}
 8001af6:	b089      	sub	sp, #36	; 0x24
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	60f8      	str	r0, [r7, #12]
 8001afc:	60b9      	str	r1, [r7, #8]
 8001afe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	f003 0307 	and.w	r3, r3, #7
 8001b06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b08:	69fb      	ldr	r3, [r7, #28]
 8001b0a:	f1c3 0307 	rsb	r3, r3, #7
 8001b0e:	2b04      	cmp	r3, #4
 8001b10:	bf28      	it	cs
 8001b12:	2304      	movcs	r3, #4
 8001b14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b16:	69fb      	ldr	r3, [r7, #28]
 8001b18:	3304      	adds	r3, #4
 8001b1a:	2b06      	cmp	r3, #6
 8001b1c:	d902      	bls.n	8001b24 <NVIC_EncodePriority+0x30>
 8001b1e:	69fb      	ldr	r3, [r7, #28]
 8001b20:	3b03      	subs	r3, #3
 8001b22:	e000      	b.n	8001b26 <NVIC_EncodePriority+0x32>
 8001b24:	2300      	movs	r3, #0
 8001b26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b28:	f04f 32ff 	mov.w	r2, #4294967295
 8001b2c:	69bb      	ldr	r3, [r7, #24]
 8001b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b32:	43da      	mvns	r2, r3
 8001b34:	68bb      	ldr	r3, [r7, #8]
 8001b36:	401a      	ands	r2, r3
 8001b38:	697b      	ldr	r3, [r7, #20]
 8001b3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b3c:	f04f 31ff 	mov.w	r1, #4294967295
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	fa01 f303 	lsl.w	r3, r1, r3
 8001b46:	43d9      	mvns	r1, r3
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b4c:	4313      	orrs	r3, r2
         );
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	3724      	adds	r7, #36	; 0x24
 8001b52:	46bd      	mov	sp, r7
 8001b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b58:	4770      	bx	lr
	...

08001b5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b082      	sub	sp, #8
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	3b01      	subs	r3, #1
 8001b68:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001b6c:	d301      	bcc.n	8001b72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b6e:	2301      	movs	r3, #1
 8001b70:	e00f      	b.n	8001b92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b72:	4a0a      	ldr	r2, [pc, #40]	; (8001b9c <SysTick_Config+0x40>)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	3b01      	subs	r3, #1
 8001b78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b7a:	210f      	movs	r1, #15
 8001b7c:	f04f 30ff 	mov.w	r0, #4294967295
 8001b80:	f7ff ff8e 	bl	8001aa0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b84:	4b05      	ldr	r3, [pc, #20]	; (8001b9c <SysTick_Config+0x40>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b8a:	4b04      	ldr	r3, [pc, #16]	; (8001b9c <SysTick_Config+0x40>)
 8001b8c:	2207      	movs	r2, #7
 8001b8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b90:	2300      	movs	r3, #0
}
 8001b92:	4618      	mov	r0, r3
 8001b94:	3708      	adds	r7, #8
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	e000e010 	.word	0xe000e010

08001ba0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b082      	sub	sp, #8
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ba8:	6878      	ldr	r0, [r7, #4]
 8001baa:	f7ff ff29 	bl	8001a00 <__NVIC_SetPriorityGrouping>
}
 8001bae:	bf00      	nop
 8001bb0:	3708      	adds	r7, #8
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}

08001bb6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001bb6:	b580      	push	{r7, lr}
 8001bb8:	b086      	sub	sp, #24
 8001bba:	af00      	add	r7, sp, #0
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	60b9      	str	r1, [r7, #8]
 8001bc0:	607a      	str	r2, [r7, #4]
 8001bc2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001bc8:	f7ff ff3e 	bl	8001a48 <__NVIC_GetPriorityGrouping>
 8001bcc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001bce:	687a      	ldr	r2, [r7, #4]
 8001bd0:	68b9      	ldr	r1, [r7, #8]
 8001bd2:	6978      	ldr	r0, [r7, #20]
 8001bd4:	f7ff ff8e 	bl	8001af4 <NVIC_EncodePriority>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bde:	4611      	mov	r1, r2
 8001be0:	4618      	mov	r0, r3
 8001be2:	f7ff ff5d 	bl	8001aa0 <__NVIC_SetPriority>
}
 8001be6:	bf00      	nop
 8001be8:	3718      	adds	r7, #24
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}

08001bee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bee:	b580      	push	{r7, lr}
 8001bf0:	b082      	sub	sp, #8
 8001bf2:	af00      	add	r7, sp, #0
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001bf8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	f7ff ff31 	bl	8001a64 <__NVIC_EnableIRQ>
}
 8001c02:	bf00      	nop
 8001c04:	3708      	adds	r7, #8
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}

08001c0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c0a:	b580      	push	{r7, lr}
 8001c0c:	b082      	sub	sp, #8
 8001c0e:	af00      	add	r7, sp, #0
 8001c10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c12:	6878      	ldr	r0, [r7, #4]
 8001c14:	f7ff ffa2 	bl	8001b5c <SysTick_Config>
 8001c18:	4603      	mov	r3, r0
}
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	3708      	adds	r7, #8
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}
	...

08001c24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b089      	sub	sp, #36	; 0x24
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
 8001c2c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001c32:	2300      	movs	r3, #0
 8001c34:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001c36:	2300      	movs	r3, #0
 8001c38:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	61fb      	str	r3, [r7, #28]
 8001c3e:	e16b      	b.n	8001f18 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001c40:	2201      	movs	r2, #1
 8001c42:	69fb      	ldr	r3, [r7, #28]
 8001c44:	fa02 f303 	lsl.w	r3, r2, r3
 8001c48:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c4a:	683b      	ldr	r3, [r7, #0]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	697a      	ldr	r2, [r7, #20]
 8001c50:	4013      	ands	r3, r2
 8001c52:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001c54:	693a      	ldr	r2, [r7, #16]
 8001c56:	697b      	ldr	r3, [r7, #20]
 8001c58:	429a      	cmp	r2, r3
 8001c5a:	f040 815a 	bne.w	8001f12 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	2b02      	cmp	r3, #2
 8001c64:	d003      	beq.n	8001c6e <HAL_GPIO_Init+0x4a>
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	685b      	ldr	r3, [r3, #4]
 8001c6a:	2b12      	cmp	r3, #18
 8001c6c:	d123      	bne.n	8001cb6 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001c6e:	69fb      	ldr	r3, [r7, #28]
 8001c70:	08da      	lsrs	r2, r3, #3
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	3208      	adds	r2, #8
 8001c76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001c7c:	69fb      	ldr	r3, [r7, #28]
 8001c7e:	f003 0307 	and.w	r3, r3, #7
 8001c82:	009b      	lsls	r3, r3, #2
 8001c84:	220f      	movs	r2, #15
 8001c86:	fa02 f303 	lsl.w	r3, r2, r3
 8001c8a:	43db      	mvns	r3, r3
 8001c8c:	69ba      	ldr	r2, [r7, #24]
 8001c8e:	4013      	ands	r3, r2
 8001c90:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	691a      	ldr	r2, [r3, #16]
 8001c96:	69fb      	ldr	r3, [r7, #28]
 8001c98:	f003 0307 	and.w	r3, r3, #7
 8001c9c:	009b      	lsls	r3, r3, #2
 8001c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca2:	69ba      	ldr	r2, [r7, #24]
 8001ca4:	4313      	orrs	r3, r2
 8001ca6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001ca8:	69fb      	ldr	r3, [r7, #28]
 8001caa:	08da      	lsrs	r2, r3, #3
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	3208      	adds	r2, #8
 8001cb0:	69b9      	ldr	r1, [r7, #24]
 8001cb2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001cbc:	69fb      	ldr	r3, [r7, #28]
 8001cbe:	005b      	lsls	r3, r3, #1
 8001cc0:	2203      	movs	r2, #3
 8001cc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc6:	43db      	mvns	r3, r3
 8001cc8:	69ba      	ldr	r2, [r7, #24]
 8001cca:	4013      	ands	r3, r2
 8001ccc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	f003 0203 	and.w	r2, r3, #3
 8001cd6:	69fb      	ldr	r3, [r7, #28]
 8001cd8:	005b      	lsls	r3, r3, #1
 8001cda:	fa02 f303 	lsl.w	r3, r2, r3
 8001cde:	69ba      	ldr	r2, [r7, #24]
 8001ce0:	4313      	orrs	r3, r2
 8001ce2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	69ba      	ldr	r2, [r7, #24]
 8001ce8:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	2b01      	cmp	r3, #1
 8001cf0:	d00b      	beq.n	8001d0a <HAL_GPIO_Init+0xe6>
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	685b      	ldr	r3, [r3, #4]
 8001cf6:	2b02      	cmp	r3, #2
 8001cf8:	d007      	beq.n	8001d0a <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001cfe:	2b11      	cmp	r3, #17
 8001d00:	d003      	beq.n	8001d0a <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	685b      	ldr	r3, [r3, #4]
 8001d06:	2b12      	cmp	r3, #18
 8001d08:	d130      	bne.n	8001d6c <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	689b      	ldr	r3, [r3, #8]
 8001d0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001d10:	69fb      	ldr	r3, [r7, #28]
 8001d12:	005b      	lsls	r3, r3, #1
 8001d14:	2203      	movs	r2, #3
 8001d16:	fa02 f303 	lsl.w	r3, r2, r3
 8001d1a:	43db      	mvns	r3, r3
 8001d1c:	69ba      	ldr	r2, [r7, #24]
 8001d1e:	4013      	ands	r3, r2
 8001d20:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	68da      	ldr	r2, [r3, #12]
 8001d26:	69fb      	ldr	r3, [r7, #28]
 8001d28:	005b      	lsls	r3, r3, #1
 8001d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2e:	69ba      	ldr	r2, [r7, #24]
 8001d30:	4313      	orrs	r3, r2
 8001d32:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	69ba      	ldr	r2, [r7, #24]
 8001d38:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	685b      	ldr	r3, [r3, #4]
 8001d3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d40:	2201      	movs	r2, #1
 8001d42:	69fb      	ldr	r3, [r7, #28]
 8001d44:	fa02 f303 	lsl.w	r3, r2, r3
 8001d48:	43db      	mvns	r3, r3
 8001d4a:	69ba      	ldr	r2, [r7, #24]
 8001d4c:	4013      	ands	r3, r2
 8001d4e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	091b      	lsrs	r3, r3, #4
 8001d56:	f003 0201 	and.w	r2, r3, #1
 8001d5a:	69fb      	ldr	r3, [r7, #28]
 8001d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d60:	69ba      	ldr	r2, [r7, #24]
 8001d62:	4313      	orrs	r3, r2
 8001d64:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	69ba      	ldr	r2, [r7, #24]
 8001d6a:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	68db      	ldr	r3, [r3, #12]
 8001d70:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001d72:	69fb      	ldr	r3, [r7, #28]
 8001d74:	005b      	lsls	r3, r3, #1
 8001d76:	2203      	movs	r2, #3
 8001d78:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7c:	43db      	mvns	r3, r3
 8001d7e:	69ba      	ldr	r2, [r7, #24]
 8001d80:	4013      	ands	r3, r2
 8001d82:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	689a      	ldr	r2, [r3, #8]
 8001d88:	69fb      	ldr	r3, [r7, #28]
 8001d8a:	005b      	lsls	r3, r3, #1
 8001d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d90:	69ba      	ldr	r2, [r7, #24]
 8001d92:	4313      	orrs	r3, r2
 8001d94:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	69ba      	ldr	r2, [r7, #24]
 8001d9a:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	f000 80b4 	beq.w	8001f12 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001daa:	2300      	movs	r3, #0
 8001dac:	60fb      	str	r3, [r7, #12]
 8001dae:	4b5f      	ldr	r3, [pc, #380]	; (8001f2c <HAL_GPIO_Init+0x308>)
 8001db0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001db2:	4a5e      	ldr	r2, [pc, #376]	; (8001f2c <HAL_GPIO_Init+0x308>)
 8001db4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001db8:	6453      	str	r3, [r2, #68]	; 0x44
 8001dba:	4b5c      	ldr	r3, [pc, #368]	; (8001f2c <HAL_GPIO_Init+0x308>)
 8001dbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dbe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001dc2:	60fb      	str	r3, [r7, #12]
 8001dc4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001dc6:	4a5a      	ldr	r2, [pc, #360]	; (8001f30 <HAL_GPIO_Init+0x30c>)
 8001dc8:	69fb      	ldr	r3, [r7, #28]
 8001dca:	089b      	lsrs	r3, r3, #2
 8001dcc:	3302      	adds	r3, #2
 8001dce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001dd4:	69fb      	ldr	r3, [r7, #28]
 8001dd6:	f003 0303 	and.w	r3, r3, #3
 8001dda:	009b      	lsls	r3, r3, #2
 8001ddc:	220f      	movs	r2, #15
 8001dde:	fa02 f303 	lsl.w	r3, r2, r3
 8001de2:	43db      	mvns	r3, r3
 8001de4:	69ba      	ldr	r2, [r7, #24]
 8001de6:	4013      	ands	r3, r2
 8001de8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	4a51      	ldr	r2, [pc, #324]	; (8001f34 <HAL_GPIO_Init+0x310>)
 8001dee:	4293      	cmp	r3, r2
 8001df0:	d02b      	beq.n	8001e4a <HAL_GPIO_Init+0x226>
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	4a50      	ldr	r2, [pc, #320]	; (8001f38 <HAL_GPIO_Init+0x314>)
 8001df6:	4293      	cmp	r3, r2
 8001df8:	d025      	beq.n	8001e46 <HAL_GPIO_Init+0x222>
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	4a4f      	ldr	r2, [pc, #316]	; (8001f3c <HAL_GPIO_Init+0x318>)
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	d01f      	beq.n	8001e42 <HAL_GPIO_Init+0x21e>
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	4a4e      	ldr	r2, [pc, #312]	; (8001f40 <HAL_GPIO_Init+0x31c>)
 8001e06:	4293      	cmp	r3, r2
 8001e08:	d019      	beq.n	8001e3e <HAL_GPIO_Init+0x21a>
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	4a4d      	ldr	r2, [pc, #308]	; (8001f44 <HAL_GPIO_Init+0x320>)
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d013      	beq.n	8001e3a <HAL_GPIO_Init+0x216>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	4a4c      	ldr	r2, [pc, #304]	; (8001f48 <HAL_GPIO_Init+0x324>)
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d00d      	beq.n	8001e36 <HAL_GPIO_Init+0x212>
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	4a4b      	ldr	r2, [pc, #300]	; (8001f4c <HAL_GPIO_Init+0x328>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d007      	beq.n	8001e32 <HAL_GPIO_Init+0x20e>
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	4a4a      	ldr	r2, [pc, #296]	; (8001f50 <HAL_GPIO_Init+0x32c>)
 8001e26:	4293      	cmp	r3, r2
 8001e28:	d101      	bne.n	8001e2e <HAL_GPIO_Init+0x20a>
 8001e2a:	2307      	movs	r3, #7
 8001e2c:	e00e      	b.n	8001e4c <HAL_GPIO_Init+0x228>
 8001e2e:	2308      	movs	r3, #8
 8001e30:	e00c      	b.n	8001e4c <HAL_GPIO_Init+0x228>
 8001e32:	2306      	movs	r3, #6
 8001e34:	e00a      	b.n	8001e4c <HAL_GPIO_Init+0x228>
 8001e36:	2305      	movs	r3, #5
 8001e38:	e008      	b.n	8001e4c <HAL_GPIO_Init+0x228>
 8001e3a:	2304      	movs	r3, #4
 8001e3c:	e006      	b.n	8001e4c <HAL_GPIO_Init+0x228>
 8001e3e:	2303      	movs	r3, #3
 8001e40:	e004      	b.n	8001e4c <HAL_GPIO_Init+0x228>
 8001e42:	2302      	movs	r3, #2
 8001e44:	e002      	b.n	8001e4c <HAL_GPIO_Init+0x228>
 8001e46:	2301      	movs	r3, #1
 8001e48:	e000      	b.n	8001e4c <HAL_GPIO_Init+0x228>
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	69fa      	ldr	r2, [r7, #28]
 8001e4e:	f002 0203 	and.w	r2, r2, #3
 8001e52:	0092      	lsls	r2, r2, #2
 8001e54:	4093      	lsls	r3, r2
 8001e56:	69ba      	ldr	r2, [r7, #24]
 8001e58:	4313      	orrs	r3, r2
 8001e5a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001e5c:	4934      	ldr	r1, [pc, #208]	; (8001f30 <HAL_GPIO_Init+0x30c>)
 8001e5e:	69fb      	ldr	r3, [r7, #28]
 8001e60:	089b      	lsrs	r3, r3, #2
 8001e62:	3302      	adds	r3, #2
 8001e64:	69ba      	ldr	r2, [r7, #24]
 8001e66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e6a:	4b3a      	ldr	r3, [pc, #232]	; (8001f54 <HAL_GPIO_Init+0x330>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e70:	693b      	ldr	r3, [r7, #16]
 8001e72:	43db      	mvns	r3, r3
 8001e74:	69ba      	ldr	r2, [r7, #24]
 8001e76:	4013      	ands	r3, r2
 8001e78:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d003      	beq.n	8001e8e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001e86:	69ba      	ldr	r2, [r7, #24]
 8001e88:	693b      	ldr	r3, [r7, #16]
 8001e8a:	4313      	orrs	r3, r2
 8001e8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001e8e:	4a31      	ldr	r2, [pc, #196]	; (8001f54 <HAL_GPIO_Init+0x330>)
 8001e90:	69bb      	ldr	r3, [r7, #24]
 8001e92:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001e94:	4b2f      	ldr	r3, [pc, #188]	; (8001f54 <HAL_GPIO_Init+0x330>)
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e9a:	693b      	ldr	r3, [r7, #16]
 8001e9c:	43db      	mvns	r3, r3
 8001e9e:	69ba      	ldr	r2, [r7, #24]
 8001ea0:	4013      	ands	r3, r2
 8001ea2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d003      	beq.n	8001eb8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001eb0:	69ba      	ldr	r2, [r7, #24]
 8001eb2:	693b      	ldr	r3, [r7, #16]
 8001eb4:	4313      	orrs	r3, r2
 8001eb6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001eb8:	4a26      	ldr	r2, [pc, #152]	; (8001f54 <HAL_GPIO_Init+0x330>)
 8001eba:	69bb      	ldr	r3, [r7, #24]
 8001ebc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ebe:	4b25      	ldr	r3, [pc, #148]	; (8001f54 <HAL_GPIO_Init+0x330>)
 8001ec0:	689b      	ldr	r3, [r3, #8]
 8001ec2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ec4:	693b      	ldr	r3, [r7, #16]
 8001ec6:	43db      	mvns	r3, r3
 8001ec8:	69ba      	ldr	r2, [r7, #24]
 8001eca:	4013      	ands	r3, r2
 8001ecc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	685b      	ldr	r3, [r3, #4]
 8001ed2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d003      	beq.n	8001ee2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001eda:	69ba      	ldr	r2, [r7, #24]
 8001edc:	693b      	ldr	r3, [r7, #16]
 8001ede:	4313      	orrs	r3, r2
 8001ee0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001ee2:	4a1c      	ldr	r2, [pc, #112]	; (8001f54 <HAL_GPIO_Init+0x330>)
 8001ee4:	69bb      	ldr	r3, [r7, #24]
 8001ee6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001ee8:	4b1a      	ldr	r3, [pc, #104]	; (8001f54 <HAL_GPIO_Init+0x330>)
 8001eea:	68db      	ldr	r3, [r3, #12]
 8001eec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001eee:	693b      	ldr	r3, [r7, #16]
 8001ef0:	43db      	mvns	r3, r3
 8001ef2:	69ba      	ldr	r2, [r7, #24]
 8001ef4:	4013      	ands	r3, r2
 8001ef6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d003      	beq.n	8001f0c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001f04:	69ba      	ldr	r2, [r7, #24]
 8001f06:	693b      	ldr	r3, [r7, #16]
 8001f08:	4313      	orrs	r3, r2
 8001f0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001f0c:	4a11      	ldr	r2, [pc, #68]	; (8001f54 <HAL_GPIO_Init+0x330>)
 8001f0e:	69bb      	ldr	r3, [r7, #24]
 8001f10:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f12:	69fb      	ldr	r3, [r7, #28]
 8001f14:	3301      	adds	r3, #1
 8001f16:	61fb      	str	r3, [r7, #28]
 8001f18:	69fb      	ldr	r3, [r7, #28]
 8001f1a:	2b0f      	cmp	r3, #15
 8001f1c:	f67f ae90 	bls.w	8001c40 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001f20:	bf00      	nop
 8001f22:	3724      	adds	r7, #36	; 0x24
 8001f24:	46bd      	mov	sp, r7
 8001f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2a:	4770      	bx	lr
 8001f2c:	40023800 	.word	0x40023800
 8001f30:	40013800 	.word	0x40013800
 8001f34:	40020000 	.word	0x40020000
 8001f38:	40020400 	.word	0x40020400
 8001f3c:	40020800 	.word	0x40020800
 8001f40:	40020c00 	.word	0x40020c00
 8001f44:	40021000 	.word	0x40021000
 8001f48:	40021400 	.word	0x40021400
 8001f4c:	40021800 	.word	0x40021800
 8001f50:	40021c00 	.word	0x40021c00
 8001f54:	40013c00 	.word	0x40013c00

08001f58 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	b085      	sub	sp, #20
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
 8001f60:	460b      	mov	r3, r1
 8001f62:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	691a      	ldr	r2, [r3, #16]
 8001f68:	887b      	ldrh	r3, [r7, #2]
 8001f6a:	4013      	ands	r3, r2
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d002      	beq.n	8001f76 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001f70:	2301      	movs	r3, #1
 8001f72:	73fb      	strb	r3, [r7, #15]
 8001f74:	e001      	b.n	8001f7a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001f76:	2300      	movs	r3, #0
 8001f78:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001f7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	3714      	adds	r7, #20
 8001f80:	46bd      	mov	sp, r7
 8001f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f86:	4770      	bx	lr

08001f88 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b083      	sub	sp, #12
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
 8001f90:	460b      	mov	r3, r1
 8001f92:	807b      	strh	r3, [r7, #2]
 8001f94:	4613      	mov	r3, r2
 8001f96:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001f98:	787b      	ldrb	r3, [r7, #1]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d003      	beq.n	8001fa6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f9e:	887a      	ldrh	r2, [r7, #2]
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001fa4:	e003      	b.n	8001fae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001fa6:	887b      	ldrh	r3, [r7, #2]
 8001fa8:	041a      	lsls	r2, r3, #16
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	619a      	str	r2, [r3, #24]
}
 8001fae:	bf00      	nop
 8001fb0:	370c      	adds	r7, #12
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb8:	4770      	bx	lr
	...

08001fbc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b086      	sub	sp, #24
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d101      	bne.n	8001fce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001fca:	2301      	movs	r3, #1
 8001fcc:	e22d      	b.n	800242a <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f003 0301 	and.w	r3, r3, #1
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d075      	beq.n	80020c6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001fda:	4ba3      	ldr	r3, [pc, #652]	; (8002268 <HAL_RCC_OscConfig+0x2ac>)
 8001fdc:	689b      	ldr	r3, [r3, #8]
 8001fde:	f003 030c 	and.w	r3, r3, #12
 8001fe2:	2b04      	cmp	r3, #4
 8001fe4:	d00c      	beq.n	8002000 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001fe6:	4ba0      	ldr	r3, [pc, #640]	; (8002268 <HAL_RCC_OscConfig+0x2ac>)
 8001fe8:	689b      	ldr	r3, [r3, #8]
 8001fea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001fee:	2b08      	cmp	r3, #8
 8001ff0:	d112      	bne.n	8002018 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001ff2:	4b9d      	ldr	r3, [pc, #628]	; (8002268 <HAL_RCC_OscConfig+0x2ac>)
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ffa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001ffe:	d10b      	bne.n	8002018 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002000:	4b99      	ldr	r3, [pc, #612]	; (8002268 <HAL_RCC_OscConfig+0x2ac>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002008:	2b00      	cmp	r3, #0
 800200a:	d05b      	beq.n	80020c4 <HAL_RCC_OscConfig+0x108>
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	2b00      	cmp	r3, #0
 8002012:	d157      	bne.n	80020c4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002014:	2301      	movs	r3, #1
 8002016:	e208      	b.n	800242a <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002020:	d106      	bne.n	8002030 <HAL_RCC_OscConfig+0x74>
 8002022:	4b91      	ldr	r3, [pc, #580]	; (8002268 <HAL_RCC_OscConfig+0x2ac>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	4a90      	ldr	r2, [pc, #576]	; (8002268 <HAL_RCC_OscConfig+0x2ac>)
 8002028:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800202c:	6013      	str	r3, [r2, #0]
 800202e:	e01d      	b.n	800206c <HAL_RCC_OscConfig+0xb0>
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	685b      	ldr	r3, [r3, #4]
 8002034:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002038:	d10c      	bne.n	8002054 <HAL_RCC_OscConfig+0x98>
 800203a:	4b8b      	ldr	r3, [pc, #556]	; (8002268 <HAL_RCC_OscConfig+0x2ac>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4a8a      	ldr	r2, [pc, #552]	; (8002268 <HAL_RCC_OscConfig+0x2ac>)
 8002040:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002044:	6013      	str	r3, [r2, #0]
 8002046:	4b88      	ldr	r3, [pc, #544]	; (8002268 <HAL_RCC_OscConfig+0x2ac>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4a87      	ldr	r2, [pc, #540]	; (8002268 <HAL_RCC_OscConfig+0x2ac>)
 800204c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002050:	6013      	str	r3, [r2, #0]
 8002052:	e00b      	b.n	800206c <HAL_RCC_OscConfig+0xb0>
 8002054:	4b84      	ldr	r3, [pc, #528]	; (8002268 <HAL_RCC_OscConfig+0x2ac>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4a83      	ldr	r2, [pc, #524]	; (8002268 <HAL_RCC_OscConfig+0x2ac>)
 800205a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800205e:	6013      	str	r3, [r2, #0]
 8002060:	4b81      	ldr	r3, [pc, #516]	; (8002268 <HAL_RCC_OscConfig+0x2ac>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a80      	ldr	r2, [pc, #512]	; (8002268 <HAL_RCC_OscConfig+0x2ac>)
 8002066:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800206a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d013      	beq.n	800209c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002074:	f7ff f8dc 	bl	8001230 <HAL_GetTick>
 8002078:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800207a:	e008      	b.n	800208e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800207c:	f7ff f8d8 	bl	8001230 <HAL_GetTick>
 8002080:	4602      	mov	r2, r0
 8002082:	693b      	ldr	r3, [r7, #16]
 8002084:	1ad3      	subs	r3, r2, r3
 8002086:	2b64      	cmp	r3, #100	; 0x64
 8002088:	d901      	bls.n	800208e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800208a:	2303      	movs	r3, #3
 800208c:	e1cd      	b.n	800242a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800208e:	4b76      	ldr	r3, [pc, #472]	; (8002268 <HAL_RCC_OscConfig+0x2ac>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002096:	2b00      	cmp	r3, #0
 8002098:	d0f0      	beq.n	800207c <HAL_RCC_OscConfig+0xc0>
 800209a:	e014      	b.n	80020c6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800209c:	f7ff f8c8 	bl	8001230 <HAL_GetTick>
 80020a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020a2:	e008      	b.n	80020b6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80020a4:	f7ff f8c4 	bl	8001230 <HAL_GetTick>
 80020a8:	4602      	mov	r2, r0
 80020aa:	693b      	ldr	r3, [r7, #16]
 80020ac:	1ad3      	subs	r3, r2, r3
 80020ae:	2b64      	cmp	r3, #100	; 0x64
 80020b0:	d901      	bls.n	80020b6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80020b2:	2303      	movs	r3, #3
 80020b4:	e1b9      	b.n	800242a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020b6:	4b6c      	ldr	r3, [pc, #432]	; (8002268 <HAL_RCC_OscConfig+0x2ac>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d1f0      	bne.n	80020a4 <HAL_RCC_OscConfig+0xe8>
 80020c2:	e000      	b.n	80020c6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f003 0302 	and.w	r3, r3, #2
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d063      	beq.n	800219a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80020d2:	4b65      	ldr	r3, [pc, #404]	; (8002268 <HAL_RCC_OscConfig+0x2ac>)
 80020d4:	689b      	ldr	r3, [r3, #8]
 80020d6:	f003 030c 	and.w	r3, r3, #12
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d00b      	beq.n	80020f6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80020de:	4b62      	ldr	r3, [pc, #392]	; (8002268 <HAL_RCC_OscConfig+0x2ac>)
 80020e0:	689b      	ldr	r3, [r3, #8]
 80020e2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80020e6:	2b08      	cmp	r3, #8
 80020e8:	d11c      	bne.n	8002124 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80020ea:	4b5f      	ldr	r3, [pc, #380]	; (8002268 <HAL_RCC_OscConfig+0x2ac>)
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d116      	bne.n	8002124 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020f6:	4b5c      	ldr	r3, [pc, #368]	; (8002268 <HAL_RCC_OscConfig+0x2ac>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f003 0302 	and.w	r3, r3, #2
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d005      	beq.n	800210e <HAL_RCC_OscConfig+0x152>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	68db      	ldr	r3, [r3, #12]
 8002106:	2b01      	cmp	r3, #1
 8002108:	d001      	beq.n	800210e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800210a:	2301      	movs	r3, #1
 800210c:	e18d      	b.n	800242a <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800210e:	4b56      	ldr	r3, [pc, #344]	; (8002268 <HAL_RCC_OscConfig+0x2ac>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	691b      	ldr	r3, [r3, #16]
 800211a:	00db      	lsls	r3, r3, #3
 800211c:	4952      	ldr	r1, [pc, #328]	; (8002268 <HAL_RCC_OscConfig+0x2ac>)
 800211e:	4313      	orrs	r3, r2
 8002120:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002122:	e03a      	b.n	800219a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	68db      	ldr	r3, [r3, #12]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d020      	beq.n	800216e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800212c:	4b4f      	ldr	r3, [pc, #316]	; (800226c <HAL_RCC_OscConfig+0x2b0>)
 800212e:	2201      	movs	r2, #1
 8002130:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002132:	f7ff f87d 	bl	8001230 <HAL_GetTick>
 8002136:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002138:	e008      	b.n	800214c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800213a:	f7ff f879 	bl	8001230 <HAL_GetTick>
 800213e:	4602      	mov	r2, r0
 8002140:	693b      	ldr	r3, [r7, #16]
 8002142:	1ad3      	subs	r3, r2, r3
 8002144:	2b02      	cmp	r3, #2
 8002146:	d901      	bls.n	800214c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002148:	2303      	movs	r3, #3
 800214a:	e16e      	b.n	800242a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800214c:	4b46      	ldr	r3, [pc, #280]	; (8002268 <HAL_RCC_OscConfig+0x2ac>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f003 0302 	and.w	r3, r3, #2
 8002154:	2b00      	cmp	r3, #0
 8002156:	d0f0      	beq.n	800213a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002158:	4b43      	ldr	r3, [pc, #268]	; (8002268 <HAL_RCC_OscConfig+0x2ac>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	691b      	ldr	r3, [r3, #16]
 8002164:	00db      	lsls	r3, r3, #3
 8002166:	4940      	ldr	r1, [pc, #256]	; (8002268 <HAL_RCC_OscConfig+0x2ac>)
 8002168:	4313      	orrs	r3, r2
 800216a:	600b      	str	r3, [r1, #0]
 800216c:	e015      	b.n	800219a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800216e:	4b3f      	ldr	r3, [pc, #252]	; (800226c <HAL_RCC_OscConfig+0x2b0>)
 8002170:	2200      	movs	r2, #0
 8002172:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002174:	f7ff f85c 	bl	8001230 <HAL_GetTick>
 8002178:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800217a:	e008      	b.n	800218e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800217c:	f7ff f858 	bl	8001230 <HAL_GetTick>
 8002180:	4602      	mov	r2, r0
 8002182:	693b      	ldr	r3, [r7, #16]
 8002184:	1ad3      	subs	r3, r2, r3
 8002186:	2b02      	cmp	r3, #2
 8002188:	d901      	bls.n	800218e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800218a:	2303      	movs	r3, #3
 800218c:	e14d      	b.n	800242a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800218e:	4b36      	ldr	r3, [pc, #216]	; (8002268 <HAL_RCC_OscConfig+0x2ac>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f003 0302 	and.w	r3, r3, #2
 8002196:	2b00      	cmp	r3, #0
 8002198:	d1f0      	bne.n	800217c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f003 0308 	and.w	r3, r3, #8
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d030      	beq.n	8002208 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	695b      	ldr	r3, [r3, #20]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d016      	beq.n	80021dc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80021ae:	4b30      	ldr	r3, [pc, #192]	; (8002270 <HAL_RCC_OscConfig+0x2b4>)
 80021b0:	2201      	movs	r2, #1
 80021b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021b4:	f7ff f83c 	bl	8001230 <HAL_GetTick>
 80021b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021ba:	e008      	b.n	80021ce <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80021bc:	f7ff f838 	bl	8001230 <HAL_GetTick>
 80021c0:	4602      	mov	r2, r0
 80021c2:	693b      	ldr	r3, [r7, #16]
 80021c4:	1ad3      	subs	r3, r2, r3
 80021c6:	2b02      	cmp	r3, #2
 80021c8:	d901      	bls.n	80021ce <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80021ca:	2303      	movs	r3, #3
 80021cc:	e12d      	b.n	800242a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021ce:	4b26      	ldr	r3, [pc, #152]	; (8002268 <HAL_RCC_OscConfig+0x2ac>)
 80021d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80021d2:	f003 0302 	and.w	r3, r3, #2
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d0f0      	beq.n	80021bc <HAL_RCC_OscConfig+0x200>
 80021da:	e015      	b.n	8002208 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80021dc:	4b24      	ldr	r3, [pc, #144]	; (8002270 <HAL_RCC_OscConfig+0x2b4>)
 80021de:	2200      	movs	r2, #0
 80021e0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021e2:	f7ff f825 	bl	8001230 <HAL_GetTick>
 80021e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021e8:	e008      	b.n	80021fc <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80021ea:	f7ff f821 	bl	8001230 <HAL_GetTick>
 80021ee:	4602      	mov	r2, r0
 80021f0:	693b      	ldr	r3, [r7, #16]
 80021f2:	1ad3      	subs	r3, r2, r3
 80021f4:	2b02      	cmp	r3, #2
 80021f6:	d901      	bls.n	80021fc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80021f8:	2303      	movs	r3, #3
 80021fa:	e116      	b.n	800242a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021fc:	4b1a      	ldr	r3, [pc, #104]	; (8002268 <HAL_RCC_OscConfig+0x2ac>)
 80021fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002200:	f003 0302 	and.w	r3, r3, #2
 8002204:	2b00      	cmp	r3, #0
 8002206:	d1f0      	bne.n	80021ea <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f003 0304 	and.w	r3, r3, #4
 8002210:	2b00      	cmp	r3, #0
 8002212:	f000 80a0 	beq.w	8002356 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002216:	2300      	movs	r3, #0
 8002218:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800221a:	4b13      	ldr	r3, [pc, #76]	; (8002268 <HAL_RCC_OscConfig+0x2ac>)
 800221c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800221e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002222:	2b00      	cmp	r3, #0
 8002224:	d10f      	bne.n	8002246 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002226:	2300      	movs	r3, #0
 8002228:	60fb      	str	r3, [r7, #12]
 800222a:	4b0f      	ldr	r3, [pc, #60]	; (8002268 <HAL_RCC_OscConfig+0x2ac>)
 800222c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800222e:	4a0e      	ldr	r2, [pc, #56]	; (8002268 <HAL_RCC_OscConfig+0x2ac>)
 8002230:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002234:	6413      	str	r3, [r2, #64]	; 0x40
 8002236:	4b0c      	ldr	r3, [pc, #48]	; (8002268 <HAL_RCC_OscConfig+0x2ac>)
 8002238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800223a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800223e:	60fb      	str	r3, [r7, #12]
 8002240:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002242:	2301      	movs	r3, #1
 8002244:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002246:	4b0b      	ldr	r3, [pc, #44]	; (8002274 <HAL_RCC_OscConfig+0x2b8>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800224e:	2b00      	cmp	r3, #0
 8002250:	d121      	bne.n	8002296 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002252:	4b08      	ldr	r3, [pc, #32]	; (8002274 <HAL_RCC_OscConfig+0x2b8>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	4a07      	ldr	r2, [pc, #28]	; (8002274 <HAL_RCC_OscConfig+0x2b8>)
 8002258:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800225c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800225e:	f7fe ffe7 	bl	8001230 <HAL_GetTick>
 8002262:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002264:	e011      	b.n	800228a <HAL_RCC_OscConfig+0x2ce>
 8002266:	bf00      	nop
 8002268:	40023800 	.word	0x40023800
 800226c:	42470000 	.word	0x42470000
 8002270:	42470e80 	.word	0x42470e80
 8002274:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002278:	f7fe ffda 	bl	8001230 <HAL_GetTick>
 800227c:	4602      	mov	r2, r0
 800227e:	693b      	ldr	r3, [r7, #16]
 8002280:	1ad3      	subs	r3, r2, r3
 8002282:	2b02      	cmp	r3, #2
 8002284:	d901      	bls.n	800228a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002286:	2303      	movs	r3, #3
 8002288:	e0cf      	b.n	800242a <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800228a:	4b6a      	ldr	r3, [pc, #424]	; (8002434 <HAL_RCC_OscConfig+0x478>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002292:	2b00      	cmp	r3, #0
 8002294:	d0f0      	beq.n	8002278 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	689b      	ldr	r3, [r3, #8]
 800229a:	2b01      	cmp	r3, #1
 800229c:	d106      	bne.n	80022ac <HAL_RCC_OscConfig+0x2f0>
 800229e:	4b66      	ldr	r3, [pc, #408]	; (8002438 <HAL_RCC_OscConfig+0x47c>)
 80022a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022a2:	4a65      	ldr	r2, [pc, #404]	; (8002438 <HAL_RCC_OscConfig+0x47c>)
 80022a4:	f043 0301 	orr.w	r3, r3, #1
 80022a8:	6713      	str	r3, [r2, #112]	; 0x70
 80022aa:	e01c      	b.n	80022e6 <HAL_RCC_OscConfig+0x32a>
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	689b      	ldr	r3, [r3, #8]
 80022b0:	2b05      	cmp	r3, #5
 80022b2:	d10c      	bne.n	80022ce <HAL_RCC_OscConfig+0x312>
 80022b4:	4b60      	ldr	r3, [pc, #384]	; (8002438 <HAL_RCC_OscConfig+0x47c>)
 80022b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022b8:	4a5f      	ldr	r2, [pc, #380]	; (8002438 <HAL_RCC_OscConfig+0x47c>)
 80022ba:	f043 0304 	orr.w	r3, r3, #4
 80022be:	6713      	str	r3, [r2, #112]	; 0x70
 80022c0:	4b5d      	ldr	r3, [pc, #372]	; (8002438 <HAL_RCC_OscConfig+0x47c>)
 80022c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022c4:	4a5c      	ldr	r2, [pc, #368]	; (8002438 <HAL_RCC_OscConfig+0x47c>)
 80022c6:	f043 0301 	orr.w	r3, r3, #1
 80022ca:	6713      	str	r3, [r2, #112]	; 0x70
 80022cc:	e00b      	b.n	80022e6 <HAL_RCC_OscConfig+0x32a>
 80022ce:	4b5a      	ldr	r3, [pc, #360]	; (8002438 <HAL_RCC_OscConfig+0x47c>)
 80022d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022d2:	4a59      	ldr	r2, [pc, #356]	; (8002438 <HAL_RCC_OscConfig+0x47c>)
 80022d4:	f023 0301 	bic.w	r3, r3, #1
 80022d8:	6713      	str	r3, [r2, #112]	; 0x70
 80022da:	4b57      	ldr	r3, [pc, #348]	; (8002438 <HAL_RCC_OscConfig+0x47c>)
 80022dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022de:	4a56      	ldr	r2, [pc, #344]	; (8002438 <HAL_RCC_OscConfig+0x47c>)
 80022e0:	f023 0304 	bic.w	r3, r3, #4
 80022e4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	689b      	ldr	r3, [r3, #8]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d015      	beq.n	800231a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022ee:	f7fe ff9f 	bl	8001230 <HAL_GetTick>
 80022f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022f4:	e00a      	b.n	800230c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80022f6:	f7fe ff9b 	bl	8001230 <HAL_GetTick>
 80022fa:	4602      	mov	r2, r0
 80022fc:	693b      	ldr	r3, [r7, #16]
 80022fe:	1ad3      	subs	r3, r2, r3
 8002300:	f241 3288 	movw	r2, #5000	; 0x1388
 8002304:	4293      	cmp	r3, r2
 8002306:	d901      	bls.n	800230c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002308:	2303      	movs	r3, #3
 800230a:	e08e      	b.n	800242a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800230c:	4b4a      	ldr	r3, [pc, #296]	; (8002438 <HAL_RCC_OscConfig+0x47c>)
 800230e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002310:	f003 0302 	and.w	r3, r3, #2
 8002314:	2b00      	cmp	r3, #0
 8002316:	d0ee      	beq.n	80022f6 <HAL_RCC_OscConfig+0x33a>
 8002318:	e014      	b.n	8002344 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800231a:	f7fe ff89 	bl	8001230 <HAL_GetTick>
 800231e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002320:	e00a      	b.n	8002338 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002322:	f7fe ff85 	bl	8001230 <HAL_GetTick>
 8002326:	4602      	mov	r2, r0
 8002328:	693b      	ldr	r3, [r7, #16]
 800232a:	1ad3      	subs	r3, r2, r3
 800232c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002330:	4293      	cmp	r3, r2
 8002332:	d901      	bls.n	8002338 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002334:	2303      	movs	r3, #3
 8002336:	e078      	b.n	800242a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002338:	4b3f      	ldr	r3, [pc, #252]	; (8002438 <HAL_RCC_OscConfig+0x47c>)
 800233a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800233c:	f003 0302 	and.w	r3, r3, #2
 8002340:	2b00      	cmp	r3, #0
 8002342:	d1ee      	bne.n	8002322 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002344:	7dfb      	ldrb	r3, [r7, #23]
 8002346:	2b01      	cmp	r3, #1
 8002348:	d105      	bne.n	8002356 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800234a:	4b3b      	ldr	r3, [pc, #236]	; (8002438 <HAL_RCC_OscConfig+0x47c>)
 800234c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800234e:	4a3a      	ldr	r2, [pc, #232]	; (8002438 <HAL_RCC_OscConfig+0x47c>)
 8002350:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002354:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	699b      	ldr	r3, [r3, #24]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d064      	beq.n	8002428 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800235e:	4b36      	ldr	r3, [pc, #216]	; (8002438 <HAL_RCC_OscConfig+0x47c>)
 8002360:	689b      	ldr	r3, [r3, #8]
 8002362:	f003 030c 	and.w	r3, r3, #12
 8002366:	2b08      	cmp	r3, #8
 8002368:	d05c      	beq.n	8002424 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	699b      	ldr	r3, [r3, #24]
 800236e:	2b02      	cmp	r3, #2
 8002370:	d141      	bne.n	80023f6 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002372:	4b32      	ldr	r3, [pc, #200]	; (800243c <HAL_RCC_OscConfig+0x480>)
 8002374:	2200      	movs	r2, #0
 8002376:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002378:	f7fe ff5a 	bl	8001230 <HAL_GetTick>
 800237c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800237e:	e008      	b.n	8002392 <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002380:	f7fe ff56 	bl	8001230 <HAL_GetTick>
 8002384:	4602      	mov	r2, r0
 8002386:	693b      	ldr	r3, [r7, #16]
 8002388:	1ad3      	subs	r3, r2, r3
 800238a:	2b02      	cmp	r3, #2
 800238c:	d901      	bls.n	8002392 <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 800238e:	2303      	movs	r3, #3
 8002390:	e04b      	b.n	800242a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002392:	4b29      	ldr	r3, [pc, #164]	; (8002438 <HAL_RCC_OscConfig+0x47c>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800239a:	2b00      	cmp	r3, #0
 800239c:	d1f0      	bne.n	8002380 <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	69da      	ldr	r2, [r3, #28]
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6a1b      	ldr	r3, [r3, #32]
 80023a6:	431a      	orrs	r2, r3
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023ac:	019b      	lsls	r3, r3, #6
 80023ae:	431a      	orrs	r2, r3
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023b4:	085b      	lsrs	r3, r3, #1
 80023b6:	3b01      	subs	r3, #1
 80023b8:	041b      	lsls	r3, r3, #16
 80023ba:	431a      	orrs	r2, r3
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023c0:	061b      	lsls	r3, r3, #24
 80023c2:	491d      	ldr	r1, [pc, #116]	; (8002438 <HAL_RCC_OscConfig+0x47c>)
 80023c4:	4313      	orrs	r3, r2
 80023c6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80023c8:	4b1c      	ldr	r3, [pc, #112]	; (800243c <HAL_RCC_OscConfig+0x480>)
 80023ca:	2201      	movs	r2, #1
 80023cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023ce:	f7fe ff2f 	bl	8001230 <HAL_GetTick>
 80023d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023d4:	e008      	b.n	80023e8 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80023d6:	f7fe ff2b 	bl	8001230 <HAL_GetTick>
 80023da:	4602      	mov	r2, r0
 80023dc:	693b      	ldr	r3, [r7, #16]
 80023de:	1ad3      	subs	r3, r2, r3
 80023e0:	2b02      	cmp	r3, #2
 80023e2:	d901      	bls.n	80023e8 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 80023e4:	2303      	movs	r3, #3
 80023e6:	e020      	b.n	800242a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023e8:	4b13      	ldr	r3, [pc, #76]	; (8002438 <HAL_RCC_OscConfig+0x47c>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d0f0      	beq.n	80023d6 <HAL_RCC_OscConfig+0x41a>
 80023f4:	e018      	b.n	8002428 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023f6:	4b11      	ldr	r3, [pc, #68]	; (800243c <HAL_RCC_OscConfig+0x480>)
 80023f8:	2200      	movs	r2, #0
 80023fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023fc:	f7fe ff18 	bl	8001230 <HAL_GetTick>
 8002400:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002402:	e008      	b.n	8002416 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002404:	f7fe ff14 	bl	8001230 <HAL_GetTick>
 8002408:	4602      	mov	r2, r0
 800240a:	693b      	ldr	r3, [r7, #16]
 800240c:	1ad3      	subs	r3, r2, r3
 800240e:	2b02      	cmp	r3, #2
 8002410:	d901      	bls.n	8002416 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8002412:	2303      	movs	r3, #3
 8002414:	e009      	b.n	800242a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002416:	4b08      	ldr	r3, [pc, #32]	; (8002438 <HAL_RCC_OscConfig+0x47c>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800241e:	2b00      	cmp	r3, #0
 8002420:	d1f0      	bne.n	8002404 <HAL_RCC_OscConfig+0x448>
 8002422:	e001      	b.n	8002428 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8002424:	2301      	movs	r3, #1
 8002426:	e000      	b.n	800242a <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8002428:	2300      	movs	r3, #0
}
 800242a:	4618      	mov	r0, r3
 800242c:	3718      	adds	r7, #24
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	40007000 	.word	0x40007000
 8002438:	40023800 	.word	0x40023800
 800243c:	42470060 	.word	0x42470060

08002440 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b084      	sub	sp, #16
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
 8002448:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	2b00      	cmp	r3, #0
 800244e:	d101      	bne.n	8002454 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002450:	2301      	movs	r3, #1
 8002452:	e0ca      	b.n	80025ea <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002454:	4b67      	ldr	r3, [pc, #412]	; (80025f4 <HAL_RCC_ClockConfig+0x1b4>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f003 030f 	and.w	r3, r3, #15
 800245c:	683a      	ldr	r2, [r7, #0]
 800245e:	429a      	cmp	r2, r3
 8002460:	d90c      	bls.n	800247c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002462:	4b64      	ldr	r3, [pc, #400]	; (80025f4 <HAL_RCC_ClockConfig+0x1b4>)
 8002464:	683a      	ldr	r2, [r7, #0]
 8002466:	b2d2      	uxtb	r2, r2
 8002468:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800246a:	4b62      	ldr	r3, [pc, #392]	; (80025f4 <HAL_RCC_ClockConfig+0x1b4>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f003 030f 	and.w	r3, r3, #15
 8002472:	683a      	ldr	r2, [r7, #0]
 8002474:	429a      	cmp	r2, r3
 8002476:	d001      	beq.n	800247c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002478:	2301      	movs	r3, #1
 800247a:	e0b6      	b.n	80025ea <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f003 0302 	and.w	r3, r3, #2
 8002484:	2b00      	cmp	r3, #0
 8002486:	d020      	beq.n	80024ca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f003 0304 	and.w	r3, r3, #4
 8002490:	2b00      	cmp	r3, #0
 8002492:	d005      	beq.n	80024a0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002494:	4b58      	ldr	r3, [pc, #352]	; (80025f8 <HAL_RCC_ClockConfig+0x1b8>)
 8002496:	689b      	ldr	r3, [r3, #8]
 8002498:	4a57      	ldr	r2, [pc, #348]	; (80025f8 <HAL_RCC_ClockConfig+0x1b8>)
 800249a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800249e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f003 0308 	and.w	r3, r3, #8
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d005      	beq.n	80024b8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80024ac:	4b52      	ldr	r3, [pc, #328]	; (80025f8 <HAL_RCC_ClockConfig+0x1b8>)
 80024ae:	689b      	ldr	r3, [r3, #8]
 80024b0:	4a51      	ldr	r2, [pc, #324]	; (80025f8 <HAL_RCC_ClockConfig+0x1b8>)
 80024b2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80024b6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80024b8:	4b4f      	ldr	r3, [pc, #316]	; (80025f8 <HAL_RCC_ClockConfig+0x1b8>)
 80024ba:	689b      	ldr	r3, [r3, #8]
 80024bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	689b      	ldr	r3, [r3, #8]
 80024c4:	494c      	ldr	r1, [pc, #304]	; (80025f8 <HAL_RCC_ClockConfig+0x1b8>)
 80024c6:	4313      	orrs	r3, r2
 80024c8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f003 0301 	and.w	r3, r3, #1
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d044      	beq.n	8002560 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	2b01      	cmp	r3, #1
 80024dc:	d107      	bne.n	80024ee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024de:	4b46      	ldr	r3, [pc, #280]	; (80025f8 <HAL_RCC_ClockConfig+0x1b8>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d119      	bne.n	800251e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024ea:	2301      	movs	r3, #1
 80024ec:	e07d      	b.n	80025ea <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	2b02      	cmp	r3, #2
 80024f4:	d003      	beq.n	80024fe <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80024fa:	2b03      	cmp	r3, #3
 80024fc:	d107      	bne.n	800250e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024fe:	4b3e      	ldr	r3, [pc, #248]	; (80025f8 <HAL_RCC_ClockConfig+0x1b8>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002506:	2b00      	cmp	r3, #0
 8002508:	d109      	bne.n	800251e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800250a:	2301      	movs	r3, #1
 800250c:	e06d      	b.n	80025ea <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800250e:	4b3a      	ldr	r3, [pc, #232]	; (80025f8 <HAL_RCC_ClockConfig+0x1b8>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f003 0302 	and.w	r3, r3, #2
 8002516:	2b00      	cmp	r3, #0
 8002518:	d101      	bne.n	800251e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800251a:	2301      	movs	r3, #1
 800251c:	e065      	b.n	80025ea <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800251e:	4b36      	ldr	r3, [pc, #216]	; (80025f8 <HAL_RCC_ClockConfig+0x1b8>)
 8002520:	689b      	ldr	r3, [r3, #8]
 8002522:	f023 0203 	bic.w	r2, r3, #3
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	4933      	ldr	r1, [pc, #204]	; (80025f8 <HAL_RCC_ClockConfig+0x1b8>)
 800252c:	4313      	orrs	r3, r2
 800252e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002530:	f7fe fe7e 	bl	8001230 <HAL_GetTick>
 8002534:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002536:	e00a      	b.n	800254e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002538:	f7fe fe7a 	bl	8001230 <HAL_GetTick>
 800253c:	4602      	mov	r2, r0
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	1ad3      	subs	r3, r2, r3
 8002542:	f241 3288 	movw	r2, #5000	; 0x1388
 8002546:	4293      	cmp	r3, r2
 8002548:	d901      	bls.n	800254e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800254a:	2303      	movs	r3, #3
 800254c:	e04d      	b.n	80025ea <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800254e:	4b2a      	ldr	r3, [pc, #168]	; (80025f8 <HAL_RCC_ClockConfig+0x1b8>)
 8002550:	689b      	ldr	r3, [r3, #8]
 8002552:	f003 020c 	and.w	r2, r3, #12
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	685b      	ldr	r3, [r3, #4]
 800255a:	009b      	lsls	r3, r3, #2
 800255c:	429a      	cmp	r2, r3
 800255e:	d1eb      	bne.n	8002538 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002560:	4b24      	ldr	r3, [pc, #144]	; (80025f4 <HAL_RCC_ClockConfig+0x1b4>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f003 030f 	and.w	r3, r3, #15
 8002568:	683a      	ldr	r2, [r7, #0]
 800256a:	429a      	cmp	r2, r3
 800256c:	d20c      	bcs.n	8002588 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800256e:	4b21      	ldr	r3, [pc, #132]	; (80025f4 <HAL_RCC_ClockConfig+0x1b4>)
 8002570:	683a      	ldr	r2, [r7, #0]
 8002572:	b2d2      	uxtb	r2, r2
 8002574:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002576:	4b1f      	ldr	r3, [pc, #124]	; (80025f4 <HAL_RCC_ClockConfig+0x1b4>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f003 030f 	and.w	r3, r3, #15
 800257e:	683a      	ldr	r2, [r7, #0]
 8002580:	429a      	cmp	r2, r3
 8002582:	d001      	beq.n	8002588 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002584:	2301      	movs	r3, #1
 8002586:	e030      	b.n	80025ea <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f003 0304 	and.w	r3, r3, #4
 8002590:	2b00      	cmp	r3, #0
 8002592:	d008      	beq.n	80025a6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002594:	4b18      	ldr	r3, [pc, #96]	; (80025f8 <HAL_RCC_ClockConfig+0x1b8>)
 8002596:	689b      	ldr	r3, [r3, #8]
 8002598:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	68db      	ldr	r3, [r3, #12]
 80025a0:	4915      	ldr	r1, [pc, #84]	; (80025f8 <HAL_RCC_ClockConfig+0x1b8>)
 80025a2:	4313      	orrs	r3, r2
 80025a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f003 0308 	and.w	r3, r3, #8
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d009      	beq.n	80025c6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80025b2:	4b11      	ldr	r3, [pc, #68]	; (80025f8 <HAL_RCC_ClockConfig+0x1b8>)
 80025b4:	689b      	ldr	r3, [r3, #8]
 80025b6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	691b      	ldr	r3, [r3, #16]
 80025be:	00db      	lsls	r3, r3, #3
 80025c0:	490d      	ldr	r1, [pc, #52]	; (80025f8 <HAL_RCC_ClockConfig+0x1b8>)
 80025c2:	4313      	orrs	r3, r2
 80025c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80025c6:	f000 f81d 	bl	8002604 <HAL_RCC_GetSysClockFreq>
 80025ca:	4601      	mov	r1, r0
 80025cc:	4b0a      	ldr	r3, [pc, #40]	; (80025f8 <HAL_RCC_ClockConfig+0x1b8>)
 80025ce:	689b      	ldr	r3, [r3, #8]
 80025d0:	091b      	lsrs	r3, r3, #4
 80025d2:	f003 030f 	and.w	r3, r3, #15
 80025d6:	4a09      	ldr	r2, [pc, #36]	; (80025fc <HAL_RCC_ClockConfig+0x1bc>)
 80025d8:	5cd3      	ldrb	r3, [r2, r3]
 80025da:	fa21 f303 	lsr.w	r3, r1, r3
 80025de:	4a08      	ldr	r2, [pc, #32]	; (8002600 <HAL_RCC_ClockConfig+0x1c0>)
 80025e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 80025e2:	2000      	movs	r0, #0
 80025e4:	f7fe fde0 	bl	80011a8 <HAL_InitTick>

  return HAL_OK;
 80025e8:	2300      	movs	r3, #0
}
 80025ea:	4618      	mov	r0, r3
 80025ec:	3710      	adds	r7, #16
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}
 80025f2:	bf00      	nop
 80025f4:	40023c00 	.word	0x40023c00
 80025f8:	40023800 	.word	0x40023800
 80025fc:	0800bb50 	.word	0x0800bb50
 8002600:	20000008 	.word	0x20000008

08002604 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002604:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002606:	b085      	sub	sp, #20
 8002608:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800260a:	2300      	movs	r3, #0
 800260c:	607b      	str	r3, [r7, #4]
 800260e:	2300      	movs	r3, #0
 8002610:	60fb      	str	r3, [r7, #12]
 8002612:	2300      	movs	r3, #0
 8002614:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8002616:	2300      	movs	r3, #0
 8002618:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800261a:	4b50      	ldr	r3, [pc, #320]	; (800275c <HAL_RCC_GetSysClockFreq+0x158>)
 800261c:	689b      	ldr	r3, [r3, #8]
 800261e:	f003 030c 	and.w	r3, r3, #12
 8002622:	2b04      	cmp	r3, #4
 8002624:	d007      	beq.n	8002636 <HAL_RCC_GetSysClockFreq+0x32>
 8002626:	2b08      	cmp	r3, #8
 8002628:	d008      	beq.n	800263c <HAL_RCC_GetSysClockFreq+0x38>
 800262a:	2b00      	cmp	r3, #0
 800262c:	f040 808d 	bne.w	800274a <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002630:	4b4b      	ldr	r3, [pc, #300]	; (8002760 <HAL_RCC_GetSysClockFreq+0x15c>)
 8002632:	60bb      	str	r3, [r7, #8]
       break;
 8002634:	e08c      	b.n	8002750 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002636:	4b4b      	ldr	r3, [pc, #300]	; (8002764 <HAL_RCC_GetSysClockFreq+0x160>)
 8002638:	60bb      	str	r3, [r7, #8]
      break;
 800263a:	e089      	b.n	8002750 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800263c:	4b47      	ldr	r3, [pc, #284]	; (800275c <HAL_RCC_GetSysClockFreq+0x158>)
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002644:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002646:	4b45      	ldr	r3, [pc, #276]	; (800275c <HAL_RCC_GetSysClockFreq+0x158>)
 8002648:	685b      	ldr	r3, [r3, #4]
 800264a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800264e:	2b00      	cmp	r3, #0
 8002650:	d023      	beq.n	800269a <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002652:	4b42      	ldr	r3, [pc, #264]	; (800275c <HAL_RCC_GetSysClockFreq+0x158>)
 8002654:	685b      	ldr	r3, [r3, #4]
 8002656:	099b      	lsrs	r3, r3, #6
 8002658:	f04f 0400 	mov.w	r4, #0
 800265c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002660:	f04f 0200 	mov.w	r2, #0
 8002664:	ea03 0501 	and.w	r5, r3, r1
 8002668:	ea04 0602 	and.w	r6, r4, r2
 800266c:	4a3d      	ldr	r2, [pc, #244]	; (8002764 <HAL_RCC_GetSysClockFreq+0x160>)
 800266e:	fb02 f106 	mul.w	r1, r2, r6
 8002672:	2200      	movs	r2, #0
 8002674:	fb02 f205 	mul.w	r2, r2, r5
 8002678:	440a      	add	r2, r1
 800267a:	493a      	ldr	r1, [pc, #232]	; (8002764 <HAL_RCC_GetSysClockFreq+0x160>)
 800267c:	fba5 0101 	umull	r0, r1, r5, r1
 8002680:	1853      	adds	r3, r2, r1
 8002682:	4619      	mov	r1, r3
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	f04f 0400 	mov.w	r4, #0
 800268a:	461a      	mov	r2, r3
 800268c:	4623      	mov	r3, r4
 800268e:	f7fe fbe9 	bl	8000e64 <__aeabi_uldivmod>
 8002692:	4603      	mov	r3, r0
 8002694:	460c      	mov	r4, r1
 8002696:	60fb      	str	r3, [r7, #12]
 8002698:	e049      	b.n	800272e <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800269a:	4b30      	ldr	r3, [pc, #192]	; (800275c <HAL_RCC_GetSysClockFreq+0x158>)
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	099b      	lsrs	r3, r3, #6
 80026a0:	f04f 0400 	mov.w	r4, #0
 80026a4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80026a8:	f04f 0200 	mov.w	r2, #0
 80026ac:	ea03 0501 	and.w	r5, r3, r1
 80026b0:	ea04 0602 	and.w	r6, r4, r2
 80026b4:	4629      	mov	r1, r5
 80026b6:	4632      	mov	r2, r6
 80026b8:	f04f 0300 	mov.w	r3, #0
 80026bc:	f04f 0400 	mov.w	r4, #0
 80026c0:	0154      	lsls	r4, r2, #5
 80026c2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80026c6:	014b      	lsls	r3, r1, #5
 80026c8:	4619      	mov	r1, r3
 80026ca:	4622      	mov	r2, r4
 80026cc:	1b49      	subs	r1, r1, r5
 80026ce:	eb62 0206 	sbc.w	r2, r2, r6
 80026d2:	f04f 0300 	mov.w	r3, #0
 80026d6:	f04f 0400 	mov.w	r4, #0
 80026da:	0194      	lsls	r4, r2, #6
 80026dc:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80026e0:	018b      	lsls	r3, r1, #6
 80026e2:	1a5b      	subs	r3, r3, r1
 80026e4:	eb64 0402 	sbc.w	r4, r4, r2
 80026e8:	f04f 0100 	mov.w	r1, #0
 80026ec:	f04f 0200 	mov.w	r2, #0
 80026f0:	00e2      	lsls	r2, r4, #3
 80026f2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80026f6:	00d9      	lsls	r1, r3, #3
 80026f8:	460b      	mov	r3, r1
 80026fa:	4614      	mov	r4, r2
 80026fc:	195b      	adds	r3, r3, r5
 80026fe:	eb44 0406 	adc.w	r4, r4, r6
 8002702:	f04f 0100 	mov.w	r1, #0
 8002706:	f04f 0200 	mov.w	r2, #0
 800270a:	02a2      	lsls	r2, r4, #10
 800270c:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002710:	0299      	lsls	r1, r3, #10
 8002712:	460b      	mov	r3, r1
 8002714:	4614      	mov	r4, r2
 8002716:	4618      	mov	r0, r3
 8002718:	4621      	mov	r1, r4
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	f04f 0400 	mov.w	r4, #0
 8002720:	461a      	mov	r2, r3
 8002722:	4623      	mov	r3, r4
 8002724:	f7fe fb9e 	bl	8000e64 <__aeabi_uldivmod>
 8002728:	4603      	mov	r3, r0
 800272a:	460c      	mov	r4, r1
 800272c:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800272e:	4b0b      	ldr	r3, [pc, #44]	; (800275c <HAL_RCC_GetSysClockFreq+0x158>)
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	0c1b      	lsrs	r3, r3, #16
 8002734:	f003 0303 	and.w	r3, r3, #3
 8002738:	3301      	adds	r3, #1
 800273a:	005b      	lsls	r3, r3, #1
 800273c:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800273e:	68fa      	ldr	r2, [r7, #12]
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	fbb2 f3f3 	udiv	r3, r2, r3
 8002746:	60bb      	str	r3, [r7, #8]
      break;
 8002748:	e002      	b.n	8002750 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800274a:	4b05      	ldr	r3, [pc, #20]	; (8002760 <HAL_RCC_GetSysClockFreq+0x15c>)
 800274c:	60bb      	str	r3, [r7, #8]
      break;
 800274e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002750:	68bb      	ldr	r3, [r7, #8]
}
 8002752:	4618      	mov	r0, r3
 8002754:	3714      	adds	r7, #20
 8002756:	46bd      	mov	sp, r7
 8002758:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800275a:	bf00      	nop
 800275c:	40023800 	.word	0x40023800
 8002760:	00f42400 	.word	0x00f42400
 8002764:	017d7840 	.word	0x017d7840

08002768 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002768:	b480      	push	{r7}
 800276a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800276c:	4b03      	ldr	r3, [pc, #12]	; (800277c <HAL_RCC_GetHCLKFreq+0x14>)
 800276e:	681b      	ldr	r3, [r3, #0]
}
 8002770:	4618      	mov	r0, r3
 8002772:	46bd      	mov	sp, r7
 8002774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002778:	4770      	bx	lr
 800277a:	bf00      	nop
 800277c:	20000008 	.word	0x20000008

08002780 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002784:	f7ff fff0 	bl	8002768 <HAL_RCC_GetHCLKFreq>
 8002788:	4601      	mov	r1, r0
 800278a:	4b05      	ldr	r3, [pc, #20]	; (80027a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800278c:	689b      	ldr	r3, [r3, #8]
 800278e:	0a9b      	lsrs	r3, r3, #10
 8002790:	f003 0307 	and.w	r3, r3, #7
 8002794:	4a03      	ldr	r2, [pc, #12]	; (80027a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002796:	5cd3      	ldrb	r3, [r2, r3]
 8002798:	fa21 f303 	lsr.w	r3, r1, r3
}
 800279c:	4618      	mov	r0, r3
 800279e:	bd80      	pop	{r7, pc}
 80027a0:	40023800 	.word	0x40023800
 80027a4:	0800bb60 	.word	0x0800bb60

080027a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80027ac:	f7ff ffdc 	bl	8002768 <HAL_RCC_GetHCLKFreq>
 80027b0:	4601      	mov	r1, r0
 80027b2:	4b05      	ldr	r3, [pc, #20]	; (80027c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80027b4:	689b      	ldr	r3, [r3, #8]
 80027b6:	0b5b      	lsrs	r3, r3, #13
 80027b8:	f003 0307 	and.w	r3, r3, #7
 80027bc:	4a03      	ldr	r2, [pc, #12]	; (80027cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80027be:	5cd3      	ldrb	r3, [r2, r3]
 80027c0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80027c4:	4618      	mov	r0, r3
 80027c6:	bd80      	pop	{r7, pc}
 80027c8:	40023800 	.word	0x40023800
 80027cc:	0800bb60 	.word	0x0800bb60

080027d0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b082      	sub	sp, #8
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d101      	bne.n	80027e2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80027de:	2301      	movs	r3, #1
 80027e0:	e056      	b.n	8002890 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2200      	movs	r2, #0
 80027e6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80027ee:	b2db      	uxtb	r3, r3
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d106      	bne.n	8002802 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2200      	movs	r2, #0
 80027f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80027fc:	6878      	ldr	r0, [r7, #4]
 80027fe:	f005 fd49 	bl	8008294 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	2202      	movs	r2, #2
 8002806:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	681a      	ldr	r2, [r3, #0]
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002818:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	685a      	ldr	r2, [r3, #4]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	689b      	ldr	r3, [r3, #8]
 8002822:	431a      	orrs	r2, r3
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	68db      	ldr	r3, [r3, #12]
 8002828:	431a      	orrs	r2, r3
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	691b      	ldr	r3, [r3, #16]
 800282e:	431a      	orrs	r2, r3
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	695b      	ldr	r3, [r3, #20]
 8002834:	431a      	orrs	r2, r3
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	699b      	ldr	r3, [r3, #24]
 800283a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800283e:	431a      	orrs	r2, r3
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	69db      	ldr	r3, [r3, #28]
 8002844:	431a      	orrs	r2, r3
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6a1b      	ldr	r3, [r3, #32]
 800284a:	ea42 0103 	orr.w	r1, r2, r3
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	430a      	orrs	r2, r1
 8002858:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	699b      	ldr	r3, [r3, #24]
 800285e:	0c1b      	lsrs	r3, r3, #16
 8002860:	f003 0104 	and.w	r1, r3, #4
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	430a      	orrs	r2, r1
 800286e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	69da      	ldr	r2, [r3, #28]
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800287e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2200      	movs	r2, #0
 8002884:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	2201      	movs	r2, #1
 800288a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800288e:	2300      	movs	r3, #0
}
 8002890:	4618      	mov	r0, r3
 8002892:	3708      	adds	r7, #8
 8002894:	46bd      	mov	sp, r7
 8002896:	bd80      	pop	{r7, pc}

08002898 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b08c      	sub	sp, #48	; 0x30
 800289c:	af00      	add	r7, sp, #0
 800289e:	60f8      	str	r0, [r7, #12]
 80028a0:	60b9      	str	r1, [r7, #8]
 80028a2:	607a      	str	r2, [r7, #4]
 80028a4:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80028a6:	2301      	movs	r3, #1
 80028a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80028aa:	2300      	movs	r3, #0
 80028ac:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80028b6:	2b01      	cmp	r3, #1
 80028b8:	d101      	bne.n	80028be <HAL_SPI_TransmitReceive+0x26>
 80028ba:	2302      	movs	r3, #2
 80028bc:	e18a      	b.n	8002bd4 <HAL_SPI_TransmitReceive+0x33c>
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	2201      	movs	r2, #1
 80028c2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80028c6:	f7fe fcb3 	bl	8001230 <HAL_GetTick>
 80028ca:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80028d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80028dc:	887b      	ldrh	r3, [r7, #2]
 80028de:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80028e0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80028e4:	2b01      	cmp	r3, #1
 80028e6:	d00f      	beq.n	8002908 <HAL_SPI_TransmitReceive+0x70>
 80028e8:	69fb      	ldr	r3, [r7, #28]
 80028ea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80028ee:	d107      	bne.n	8002900 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	689b      	ldr	r3, [r3, #8]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d103      	bne.n	8002900 <HAL_SPI_TransmitReceive+0x68>
 80028f8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80028fc:	2b04      	cmp	r3, #4
 80028fe:	d003      	beq.n	8002908 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8002900:	2302      	movs	r3, #2
 8002902:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002906:	e15b      	b.n	8002bc0 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002908:	68bb      	ldr	r3, [r7, #8]
 800290a:	2b00      	cmp	r3, #0
 800290c:	d005      	beq.n	800291a <HAL_SPI_TransmitReceive+0x82>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d002      	beq.n	800291a <HAL_SPI_TransmitReceive+0x82>
 8002914:	887b      	ldrh	r3, [r7, #2]
 8002916:	2b00      	cmp	r3, #0
 8002918:	d103      	bne.n	8002922 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800291a:	2301      	movs	r3, #1
 800291c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002920:	e14e      	b.n	8002bc0 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002928:	b2db      	uxtb	r3, r3
 800292a:	2b04      	cmp	r3, #4
 800292c:	d003      	beq.n	8002936 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	2205      	movs	r2, #5
 8002932:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	2200      	movs	r2, #0
 800293a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	687a      	ldr	r2, [r7, #4]
 8002940:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	887a      	ldrh	r2, [r7, #2]
 8002946:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	887a      	ldrh	r2, [r7, #2]
 800294c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	68ba      	ldr	r2, [r7, #8]
 8002952:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	887a      	ldrh	r2, [r7, #2]
 8002958:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	887a      	ldrh	r2, [r7, #2]
 800295e:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	2200      	movs	r2, #0
 8002964:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	2200      	movs	r2, #0
 800296a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002976:	2b40      	cmp	r3, #64	; 0x40
 8002978:	d007      	beq.n	800298a <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	681a      	ldr	r2, [r3, #0]
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002988:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	68db      	ldr	r3, [r3, #12]
 800298e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002992:	d178      	bne.n	8002a86 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	685b      	ldr	r3, [r3, #4]
 8002998:	2b00      	cmp	r3, #0
 800299a:	d002      	beq.n	80029a2 <HAL_SPI_TransmitReceive+0x10a>
 800299c:	8b7b      	ldrh	r3, [r7, #26]
 800299e:	2b01      	cmp	r3, #1
 80029a0:	d166      	bne.n	8002a70 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029a6:	881a      	ldrh	r2, [r3, #0]
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029b2:	1c9a      	adds	r2, r3, #2
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80029bc:	b29b      	uxth	r3, r3
 80029be:	3b01      	subs	r3, #1
 80029c0:	b29a      	uxth	r2, r3
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80029c6:	e053      	b.n	8002a70 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	689b      	ldr	r3, [r3, #8]
 80029ce:	f003 0302 	and.w	r3, r3, #2
 80029d2:	2b02      	cmp	r3, #2
 80029d4:	d11b      	bne.n	8002a0e <HAL_SPI_TransmitReceive+0x176>
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80029da:	b29b      	uxth	r3, r3
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d016      	beq.n	8002a0e <HAL_SPI_TransmitReceive+0x176>
 80029e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029e2:	2b01      	cmp	r3, #1
 80029e4:	d113      	bne.n	8002a0e <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ea:	881a      	ldrh	r2, [r3, #0]
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029f6:	1c9a      	adds	r2, r3, #2
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002a00:	b29b      	uxth	r3, r3
 8002a02:	3b01      	subs	r3, #1
 8002a04:	b29a      	uxth	r2, r3
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	689b      	ldr	r3, [r3, #8]
 8002a14:	f003 0301 	and.w	r3, r3, #1
 8002a18:	2b01      	cmp	r3, #1
 8002a1a:	d119      	bne.n	8002a50 <HAL_SPI_TransmitReceive+0x1b8>
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002a20:	b29b      	uxth	r3, r3
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d014      	beq.n	8002a50 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	68da      	ldr	r2, [r3, #12]
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a30:	b292      	uxth	r2, r2
 8002a32:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a38:	1c9a      	adds	r2, r3, #2
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002a42:	b29b      	uxth	r3, r3
 8002a44:	3b01      	subs	r3, #1
 8002a46:	b29a      	uxth	r2, r3
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002a50:	f7fe fbee 	bl	8001230 <HAL_GetTick>
 8002a54:	4602      	mov	r2, r0
 8002a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a58:	1ad3      	subs	r3, r2, r3
 8002a5a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002a5c:	429a      	cmp	r2, r3
 8002a5e:	d807      	bhi.n	8002a70 <HAL_SPI_TransmitReceive+0x1d8>
 8002a60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a66:	d003      	beq.n	8002a70 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8002a68:	2303      	movs	r3, #3
 8002a6a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8002a6e:	e0a7      	b.n	8002bc0 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002a74:	b29b      	uxth	r3, r3
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d1a6      	bne.n	80029c8 <HAL_SPI_TransmitReceive+0x130>
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002a7e:	b29b      	uxth	r3, r3
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d1a1      	bne.n	80029c8 <HAL_SPI_TransmitReceive+0x130>
 8002a84:	e07c      	b.n	8002b80 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d002      	beq.n	8002a94 <HAL_SPI_TransmitReceive+0x1fc>
 8002a8e:	8b7b      	ldrh	r3, [r7, #26]
 8002a90:	2b01      	cmp	r3, #1
 8002a92:	d16b      	bne.n	8002b6c <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	330c      	adds	r3, #12
 8002a9e:	7812      	ldrb	r2, [r2, #0]
 8002aa0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aa6:	1c5a      	adds	r2, r3, #1
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ab0:	b29b      	uxth	r3, r3
 8002ab2:	3b01      	subs	r3, #1
 8002ab4:	b29a      	uxth	r2, r3
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002aba:	e057      	b.n	8002b6c <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	689b      	ldr	r3, [r3, #8]
 8002ac2:	f003 0302 	and.w	r3, r3, #2
 8002ac6:	2b02      	cmp	r3, #2
 8002ac8:	d11c      	bne.n	8002b04 <HAL_SPI_TransmitReceive+0x26c>
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ace:	b29b      	uxth	r3, r3
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d017      	beq.n	8002b04 <HAL_SPI_TransmitReceive+0x26c>
 8002ad4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ad6:	2b01      	cmp	r3, #1
 8002ad8:	d114      	bne.n	8002b04 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	330c      	adds	r3, #12
 8002ae4:	7812      	ldrb	r2, [r2, #0]
 8002ae6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aec:	1c5a      	adds	r2, r3, #1
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002af6:	b29b      	uxth	r3, r3
 8002af8:	3b01      	subs	r3, #1
 8002afa:	b29a      	uxth	r2, r3
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002b00:	2300      	movs	r3, #0
 8002b02:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	689b      	ldr	r3, [r3, #8]
 8002b0a:	f003 0301 	and.w	r3, r3, #1
 8002b0e:	2b01      	cmp	r3, #1
 8002b10:	d119      	bne.n	8002b46 <HAL_SPI_TransmitReceive+0x2ae>
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002b16:	b29b      	uxth	r3, r3
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d014      	beq.n	8002b46 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	68da      	ldr	r2, [r3, #12]
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b26:	b2d2      	uxtb	r2, r2
 8002b28:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b2e:	1c5a      	adds	r2, r3, #1
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002b38:	b29b      	uxth	r3, r3
 8002b3a:	3b01      	subs	r3, #1
 8002b3c:	b29a      	uxth	r2, r3
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002b42:	2301      	movs	r3, #1
 8002b44:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002b46:	f7fe fb73 	bl	8001230 <HAL_GetTick>
 8002b4a:	4602      	mov	r2, r0
 8002b4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b4e:	1ad3      	subs	r3, r2, r3
 8002b50:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002b52:	429a      	cmp	r2, r3
 8002b54:	d803      	bhi.n	8002b5e <HAL_SPI_TransmitReceive+0x2c6>
 8002b56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b5c:	d102      	bne.n	8002b64 <HAL_SPI_TransmitReceive+0x2cc>
 8002b5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d103      	bne.n	8002b6c <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8002b64:	2303      	movs	r3, #3
 8002b66:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8002b6a:	e029      	b.n	8002bc0 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002b70:	b29b      	uxth	r3, r3
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d1a2      	bne.n	8002abc <HAL_SPI_TransmitReceive+0x224>
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002b7a:	b29b      	uxth	r3, r3
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d19d      	bne.n	8002abc <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002b80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b82:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002b84:	68f8      	ldr	r0, [r7, #12]
 8002b86:	f000 f893 	bl	8002cb0 <SPI_EndRxTxTransaction>
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d006      	beq.n	8002b9e <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8002b90:	2301      	movs	r3, #1
 8002b92:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	2220      	movs	r2, #32
 8002b9a:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8002b9c:	e010      	b.n	8002bc0 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	689b      	ldr	r3, [r3, #8]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d10b      	bne.n	8002bbe <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	617b      	str	r3, [r7, #20]
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	68db      	ldr	r3, [r3, #12]
 8002bb0:	617b      	str	r3, [r7, #20]
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	689b      	ldr	r3, [r3, #8]
 8002bb8:	617b      	str	r3, [r7, #20]
 8002bba:	697b      	ldr	r3, [r7, #20]
 8002bbc:	e000      	b.n	8002bc0 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8002bbe:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	2201      	movs	r2, #1
 8002bc4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	2200      	movs	r2, #0
 8002bcc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002bd0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	3730      	adds	r7, #48	; 0x30
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}

08002bdc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b084      	sub	sp, #16
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	60f8      	str	r0, [r7, #12]
 8002be4:	60b9      	str	r1, [r7, #8]
 8002be6:	603b      	str	r3, [r7, #0]
 8002be8:	4613      	mov	r3, r2
 8002bea:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002bec:	e04c      	b.n	8002c88 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bf4:	d048      	beq.n	8002c88 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8002bf6:	f7fe fb1b 	bl	8001230 <HAL_GetTick>
 8002bfa:	4602      	mov	r2, r0
 8002bfc:	69bb      	ldr	r3, [r7, #24]
 8002bfe:	1ad3      	subs	r3, r2, r3
 8002c00:	683a      	ldr	r2, [r7, #0]
 8002c02:	429a      	cmp	r2, r3
 8002c04:	d902      	bls.n	8002c0c <SPI_WaitFlagStateUntilTimeout+0x30>
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d13d      	bne.n	8002c88 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	685a      	ldr	r2, [r3, #4]
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002c1a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002c24:	d111      	bne.n	8002c4a <SPI_WaitFlagStateUntilTimeout+0x6e>
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	689b      	ldr	r3, [r3, #8]
 8002c2a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002c2e:	d004      	beq.n	8002c3a <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	689b      	ldr	r3, [r3, #8]
 8002c34:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c38:	d107      	bne.n	8002c4a <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	681a      	ldr	r2, [r3, #0]
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002c48:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c4e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c52:	d10f      	bne.n	8002c74 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	681a      	ldr	r2, [r3, #0]
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002c62:	601a      	str	r2, [r3, #0]
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	681a      	ldr	r2, [r3, #0]
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002c72:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	2201      	movs	r2, #1
 8002c78:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	2200      	movs	r2, #0
 8002c80:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8002c84:	2303      	movs	r3, #3
 8002c86:	e00f      	b.n	8002ca8 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	689a      	ldr	r2, [r3, #8]
 8002c8e:	68bb      	ldr	r3, [r7, #8]
 8002c90:	4013      	ands	r3, r2
 8002c92:	68ba      	ldr	r2, [r7, #8]
 8002c94:	429a      	cmp	r2, r3
 8002c96:	bf0c      	ite	eq
 8002c98:	2301      	moveq	r3, #1
 8002c9a:	2300      	movne	r3, #0
 8002c9c:	b2db      	uxtb	r3, r3
 8002c9e:	461a      	mov	r2, r3
 8002ca0:	79fb      	ldrb	r3, [r7, #7]
 8002ca2:	429a      	cmp	r2, r3
 8002ca4:	d1a3      	bne.n	8002bee <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8002ca6:	2300      	movs	r3, #0
}
 8002ca8:	4618      	mov	r0, r3
 8002caa:	3710      	adds	r7, #16
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd80      	pop	{r7, pc}

08002cb0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b088      	sub	sp, #32
 8002cb4:	af02      	add	r7, sp, #8
 8002cb6:	60f8      	str	r0, [r7, #12]
 8002cb8:	60b9      	str	r1, [r7, #8]
 8002cba:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002cbc:	4b1b      	ldr	r3, [pc, #108]	; (8002d2c <SPI_EndRxTxTransaction+0x7c>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4a1b      	ldr	r2, [pc, #108]	; (8002d30 <SPI_EndRxTxTransaction+0x80>)
 8002cc2:	fba2 2303 	umull	r2, r3, r2, r3
 8002cc6:	0d5b      	lsrs	r3, r3, #21
 8002cc8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002ccc:	fb02 f303 	mul.w	r3, r2, r3
 8002cd0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	685b      	ldr	r3, [r3, #4]
 8002cd6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002cda:	d112      	bne.n	8002d02 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	9300      	str	r3, [sp, #0]
 8002ce0:	68bb      	ldr	r3, [r7, #8]
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	2180      	movs	r1, #128	; 0x80
 8002ce6:	68f8      	ldr	r0, [r7, #12]
 8002ce8:	f7ff ff78 	bl	8002bdc <SPI_WaitFlagStateUntilTimeout>
 8002cec:	4603      	mov	r3, r0
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d016      	beq.n	8002d20 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cf6:	f043 0220 	orr.w	r2, r3, #32
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8002cfe:	2303      	movs	r3, #3
 8002d00:	e00f      	b.n	8002d22 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002d02:	697b      	ldr	r3, [r7, #20]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d00a      	beq.n	8002d1e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8002d08:	697b      	ldr	r3, [r7, #20]
 8002d0a:	3b01      	subs	r3, #1
 8002d0c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	689b      	ldr	r3, [r3, #8]
 8002d14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d18:	2b80      	cmp	r3, #128	; 0x80
 8002d1a:	d0f2      	beq.n	8002d02 <SPI_EndRxTxTransaction+0x52>
 8002d1c:	e000      	b.n	8002d20 <SPI_EndRxTxTransaction+0x70>
        break;
 8002d1e:	bf00      	nop
  }

  return HAL_OK;
 8002d20:	2300      	movs	r3, #0
}
 8002d22:	4618      	mov	r0, r3
 8002d24:	3718      	adds	r7, #24
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}
 8002d2a:	bf00      	nop
 8002d2c:	20000008 	.word	0x20000008
 8002d30:	165e9f81 	.word	0x165e9f81

08002d34 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b082      	sub	sp, #8
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d101      	bne.n	8002d46 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002d42:	2301      	movs	r3, #1
 8002d44:	e01d      	b.n	8002d82 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d4c:	b2db      	uxtb	r3, r3
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d106      	bne.n	8002d60 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2200      	movs	r2, #0
 8002d56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002d5a:	6878      	ldr	r0, [r7, #4]
 8002d5c:	f005 ff40 	bl	8008be0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2202      	movs	r2, #2
 8002d64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681a      	ldr	r2, [r3, #0]
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	3304      	adds	r3, #4
 8002d70:	4619      	mov	r1, r3
 8002d72:	4610      	mov	r0, r2
 8002d74:	f000 fd02 	bl	800377c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002d80:	2300      	movs	r3, #0
}
 8002d82:	4618      	mov	r0, r3
 8002d84:	3708      	adds	r7, #8
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}

08002d8a <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002d8a:	b480      	push	{r7}
 8002d8c:	b085      	sub	sp, #20
 8002d8e:	af00      	add	r7, sp, #0
 8002d90:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	2202      	movs	r2, #2
 8002d96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	689b      	ldr	r3, [r3, #8]
 8002da0:	f003 0307 	and.w	r3, r3, #7
 8002da4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	2b06      	cmp	r3, #6
 8002daa:	d007      	beq.n	8002dbc <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	681a      	ldr	r2, [r3, #0]
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f042 0201 	orr.w	r2, r2, #1
 8002dba:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2201      	movs	r2, #1
 8002dc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8002dc4:	2300      	movs	r3, #0
}
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	3714      	adds	r7, #20
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd0:	4770      	bx	lr

08002dd2 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8002dd2:	b480      	push	{r7}
 8002dd4:	b083      	sub	sp, #12
 8002dd6:	af00      	add	r7, sp, #0
 8002dd8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	2202      	movs	r2, #2
 8002dde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	6a1a      	ldr	r2, [r3, #32]
 8002de8:	f241 1311 	movw	r3, #4369	; 0x1111
 8002dec:	4013      	ands	r3, r2
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d10f      	bne.n	8002e12 <HAL_TIM_Base_Stop+0x40>
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	6a1a      	ldr	r2, [r3, #32]
 8002df8:	f240 4344 	movw	r3, #1092	; 0x444
 8002dfc:	4013      	ands	r3, r2
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d107      	bne.n	8002e12 <HAL_TIM_Base_Stop+0x40>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	681a      	ldr	r2, [r3, #0]
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f022 0201 	bic.w	r2, r2, #1
 8002e10:	601a      	str	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2201      	movs	r2, #1
 8002e16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8002e1a:	2300      	movs	r3, #0
}
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	370c      	adds	r7, #12
 8002e20:	46bd      	mov	sp, r7
 8002e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e26:	4770      	bx	lr

08002e28 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	b083      	sub	sp, #12
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	68da      	ldr	r2, [r3, #12]
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f022 0201 	bic.w	r2, r2, #1
 8002e3e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	6a1a      	ldr	r2, [r3, #32]
 8002e46:	f241 1311 	movw	r3, #4369	; 0x1111
 8002e4a:	4013      	ands	r3, r2
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d10f      	bne.n	8002e70 <HAL_TIM_Base_Stop_IT+0x48>
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	6a1a      	ldr	r2, [r3, #32]
 8002e56:	f240 4344 	movw	r3, #1092	; 0x444
 8002e5a:	4013      	ands	r3, r2
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d107      	bne.n	8002e70 <HAL_TIM_Base_Stop_IT+0x48>
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	681a      	ldr	r2, [r3, #0]
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f022 0201 	bic.w	r2, r2, #1
 8002e6e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002e70:	2300      	movs	r3, #0
}
 8002e72:	4618      	mov	r0, r3
 8002e74:	370c      	adds	r7, #12
 8002e76:	46bd      	mov	sp, r7
 8002e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7c:	4770      	bx	lr

08002e7e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002e7e:	b580      	push	{r7, lr}
 8002e80:	b082      	sub	sp, #8
 8002e82:	af00      	add	r7, sp, #0
 8002e84:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d101      	bne.n	8002e90 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002e8c:	2301      	movs	r3, #1
 8002e8e:	e01d      	b.n	8002ecc <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e96:	b2db      	uxtb	r3, r3
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d106      	bne.n	8002eaa <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002ea4:	6878      	ldr	r0, [r7, #4]
 8002ea6:	f005 ff91 	bl	8008dcc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2202      	movs	r2, #2
 8002eae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681a      	ldr	r2, [r3, #0]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	3304      	adds	r3, #4
 8002eba:	4619      	mov	r1, r3
 8002ebc:	4610      	mov	r0, r2
 8002ebe:	f000 fc5d 	bl	800377c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	2201      	movs	r2, #1
 8002ec6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002eca:	2300      	movs	r3, #0
}
 8002ecc:	4618      	mov	r0, r3
 8002ece:	3708      	adds	r7, #8
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bd80      	pop	{r7, pc}

08002ed4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b084      	sub	sp, #16
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
 8002edc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	2201      	movs	r2, #1
 8002ee4:	6839      	ldr	r1, [r7, #0]
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	f000 ff32 	bl	8003d50 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4a15      	ldr	r2, [pc, #84]	; (8002f48 <HAL_TIM_PWM_Start+0x74>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d004      	beq.n	8002f00 <HAL_TIM_PWM_Start+0x2c>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	4a14      	ldr	r2, [pc, #80]	; (8002f4c <HAL_TIM_PWM_Start+0x78>)
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d101      	bne.n	8002f04 <HAL_TIM_PWM_Start+0x30>
 8002f00:	2301      	movs	r3, #1
 8002f02:	e000      	b.n	8002f06 <HAL_TIM_PWM_Start+0x32>
 8002f04:	2300      	movs	r3, #0
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d007      	beq.n	8002f1a <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002f18:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	689b      	ldr	r3, [r3, #8]
 8002f20:	f003 0307 	and.w	r3, r3, #7
 8002f24:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	2b06      	cmp	r3, #6
 8002f2a:	d007      	beq.n	8002f3c <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	681a      	ldr	r2, [r3, #0]
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f042 0201 	orr.w	r2, r2, #1
 8002f3a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002f3c:	2300      	movs	r3, #0
}
 8002f3e:	4618      	mov	r0, r3
 8002f40:	3710      	adds	r7, #16
 8002f42:	46bd      	mov	sp, r7
 8002f44:	bd80      	pop	{r7, pc}
 8002f46:	bf00      	nop
 8002f48:	40010000 	.word	0x40010000
 8002f4c:	40010400 	.word	0x40010400

08002f50 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b082      	sub	sp, #8
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
 8002f58:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	2200      	movs	r2, #0
 8002f60:	6839      	ldr	r1, [r7, #0]
 8002f62:	4618      	mov	r0, r3
 8002f64:	f000 fef4 	bl	8003d50 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a22      	ldr	r2, [pc, #136]	; (8002ff8 <HAL_TIM_PWM_Stop+0xa8>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d004      	beq.n	8002f7c <HAL_TIM_PWM_Stop+0x2c>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a21      	ldr	r2, [pc, #132]	; (8002ffc <HAL_TIM_PWM_Stop+0xac>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d101      	bne.n	8002f80 <HAL_TIM_PWM_Stop+0x30>
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	e000      	b.n	8002f82 <HAL_TIM_PWM_Stop+0x32>
 8002f80:	2300      	movs	r3, #0
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d017      	beq.n	8002fb6 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	6a1a      	ldr	r2, [r3, #32]
 8002f8c:	f241 1311 	movw	r3, #4369	; 0x1111
 8002f90:	4013      	ands	r3, r2
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d10f      	bne.n	8002fb6 <HAL_TIM_PWM_Stop+0x66>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	6a1a      	ldr	r2, [r3, #32]
 8002f9c:	f240 4344 	movw	r3, #1092	; 0x444
 8002fa0:	4013      	ands	r3, r2
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d107      	bne.n	8002fb6 <HAL_TIM_PWM_Stop+0x66>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002fb4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	6a1a      	ldr	r2, [r3, #32]
 8002fbc:	f241 1311 	movw	r3, #4369	; 0x1111
 8002fc0:	4013      	ands	r3, r2
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d10f      	bne.n	8002fe6 <HAL_TIM_PWM_Stop+0x96>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	6a1a      	ldr	r2, [r3, #32]
 8002fcc:	f240 4344 	movw	r3, #1092	; 0x444
 8002fd0:	4013      	ands	r3, r2
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d107      	bne.n	8002fe6 <HAL_TIM_PWM_Stop+0x96>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	681a      	ldr	r2, [r3, #0]
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f022 0201 	bic.w	r2, r2, #1
 8002fe4:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2201      	movs	r2, #1
 8002fea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8002fee:	2300      	movs	r3, #0
}
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	3708      	adds	r7, #8
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	bd80      	pop	{r7, pc}
 8002ff8:	40010000 	.word	0x40010000
 8002ffc:	40010400 	.word	0x40010400

08003000 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b086      	sub	sp, #24
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
 8003008:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2b00      	cmp	r3, #0
 800300e:	d101      	bne.n	8003014 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003010:	2301      	movs	r3, #1
 8003012:	e083      	b.n	800311c <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800301a:	b2db      	uxtb	r3, r3
 800301c:	2b00      	cmp	r3, #0
 800301e:	d106      	bne.n	800302e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2200      	movs	r2, #0
 8003024:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003028:	6878      	ldr	r0, [r7, #4]
 800302a:	f005 fe51 	bl	8008cd0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2202      	movs	r2, #2
 8003032:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	689b      	ldr	r3, [r3, #8]
 800303c:	687a      	ldr	r2, [r7, #4]
 800303e:	6812      	ldr	r2, [r2, #0]
 8003040:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003044:	f023 0307 	bic.w	r3, r3, #7
 8003048:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681a      	ldr	r2, [r3, #0]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	3304      	adds	r3, #4
 8003052:	4619      	mov	r1, r3
 8003054:	4610      	mov	r0, r2
 8003056:	f000 fb91 	bl	800377c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	689b      	ldr	r3, [r3, #8]
 8003060:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	699b      	ldr	r3, [r3, #24]
 8003068:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	6a1b      	ldr	r3, [r3, #32]
 8003070:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	697a      	ldr	r2, [r7, #20]
 8003078:	4313      	orrs	r3, r2
 800307a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800307c:	693b      	ldr	r3, [r7, #16]
 800307e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003082:	f023 0303 	bic.w	r3, r3, #3
 8003086:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	689a      	ldr	r2, [r3, #8]
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	699b      	ldr	r3, [r3, #24]
 8003090:	021b      	lsls	r3, r3, #8
 8003092:	4313      	orrs	r3, r2
 8003094:	693a      	ldr	r2, [r7, #16]
 8003096:	4313      	orrs	r3, r2
 8003098:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800309a:	693b      	ldr	r3, [r7, #16]
 800309c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80030a0:	f023 030c 	bic.w	r3, r3, #12
 80030a4:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80030a6:	693b      	ldr	r3, [r7, #16]
 80030a8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80030ac:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80030b0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	68da      	ldr	r2, [r3, #12]
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	69db      	ldr	r3, [r3, #28]
 80030ba:	021b      	lsls	r3, r3, #8
 80030bc:	4313      	orrs	r3, r2
 80030be:	693a      	ldr	r2, [r7, #16]
 80030c0:	4313      	orrs	r3, r2
 80030c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	691b      	ldr	r3, [r3, #16]
 80030c8:	011a      	lsls	r2, r3, #4
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	6a1b      	ldr	r3, [r3, #32]
 80030ce:	031b      	lsls	r3, r3, #12
 80030d0:	4313      	orrs	r3, r2
 80030d2:	693a      	ldr	r2, [r7, #16]
 80030d4:	4313      	orrs	r3, r2
 80030d6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80030de:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80030e6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	685a      	ldr	r2, [r3, #4]
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	695b      	ldr	r3, [r3, #20]
 80030f0:	011b      	lsls	r3, r3, #4
 80030f2:	4313      	orrs	r3, r2
 80030f4:	68fa      	ldr	r2, [r7, #12]
 80030f6:	4313      	orrs	r3, r2
 80030f8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	697a      	ldr	r2, [r7, #20]
 8003100:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	693a      	ldr	r2, [r7, #16]
 8003108:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	68fa      	ldr	r2, [r7, #12]
 8003110:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	2201      	movs	r2, #1
 8003116:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800311a:	2300      	movs	r3, #0
}
 800311c:	4618      	mov	r0, r3
 800311e:	3718      	adds	r7, #24
 8003120:	46bd      	mov	sp, r7
 8003122:	bd80      	pop	{r7, pc}

08003124 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	b082      	sub	sp, #8
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
 800312c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d002      	beq.n	800313a <HAL_TIM_Encoder_Start+0x16>
 8003134:	2b04      	cmp	r3, #4
 8003136:	d008      	beq.n	800314a <HAL_TIM_Encoder_Start+0x26>
 8003138:	e00f      	b.n	800315a <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	2201      	movs	r2, #1
 8003140:	2100      	movs	r1, #0
 8003142:	4618      	mov	r0, r3
 8003144:	f000 fe04 	bl	8003d50 <TIM_CCxChannelCmd>
      break;
 8003148:	e016      	b.n	8003178 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	2201      	movs	r2, #1
 8003150:	2104      	movs	r1, #4
 8003152:	4618      	mov	r0, r3
 8003154:	f000 fdfc 	bl	8003d50 <TIM_CCxChannelCmd>
      break;
 8003158:	e00e      	b.n	8003178 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	2201      	movs	r2, #1
 8003160:	2100      	movs	r1, #0
 8003162:	4618      	mov	r0, r3
 8003164:	f000 fdf4 	bl	8003d50 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	2201      	movs	r2, #1
 800316e:	2104      	movs	r1, #4
 8003170:	4618      	mov	r0, r3
 8003172:	f000 fded 	bl	8003d50 <TIM_CCxChannelCmd>
      break;
 8003176:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	681a      	ldr	r2, [r3, #0]
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f042 0201 	orr.w	r2, r2, #1
 8003186:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003188:	2300      	movs	r3, #0
}
 800318a:	4618      	mov	r0, r3
 800318c:	3708      	adds	r7, #8
 800318e:	46bd      	mov	sp, r7
 8003190:	bd80      	pop	{r7, pc}

08003192 <HAL_TIM_Encoder_Stop>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003192:	b580      	push	{r7, lr}
 8003194:	b082      	sub	sp, #8
 8003196:	af00      	add	r7, sp, #0
 8003198:	6078      	str	r0, [r7, #4]
 800319a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Disable the Input Capture channels 1 and 2
    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
  switch (Channel)
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d002      	beq.n	80031a8 <HAL_TIM_Encoder_Stop+0x16>
 80031a2:	2b04      	cmp	r3, #4
 80031a4:	d008      	beq.n	80031b8 <HAL_TIM_Encoder_Stop+0x26>
 80031a6:	e00f      	b.n	80031c8 <HAL_TIM_Encoder_Stop+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	2200      	movs	r2, #0
 80031ae:	2100      	movs	r1, #0
 80031b0:	4618      	mov	r0, r3
 80031b2:	f000 fdcd 	bl	8003d50 <TIM_CCxChannelCmd>
      break;
 80031b6:	e016      	b.n	80031e6 <HAL_TIM_Encoder_Stop+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	2200      	movs	r2, #0
 80031be:	2104      	movs	r1, #4
 80031c0:	4618      	mov	r0, r3
 80031c2:	f000 fdc5 	bl	8003d50 <TIM_CCxChannelCmd>
      break;
 80031c6:	e00e      	b.n	80031e6 <HAL_TIM_Encoder_Stop+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	2200      	movs	r2, #0
 80031ce:	2100      	movs	r1, #0
 80031d0:	4618      	mov	r0, r3
 80031d2:	f000 fdbd 	bl	8003d50 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	2200      	movs	r2, #0
 80031dc:	2104      	movs	r1, #4
 80031de:	4618      	mov	r0, r3
 80031e0:	f000 fdb6 	bl	8003d50 <TIM_CCxChannelCmd>
      break;
 80031e4:	bf00      	nop
    }
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	6a1a      	ldr	r2, [r3, #32]
 80031ec:	f241 1311 	movw	r3, #4369	; 0x1111
 80031f0:	4013      	ands	r3, r2
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d10f      	bne.n	8003216 <HAL_TIM_Encoder_Stop+0x84>
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	6a1a      	ldr	r2, [r3, #32]
 80031fc:	f240 4344 	movw	r3, #1092	; 0x444
 8003200:	4013      	ands	r3, r2
 8003202:	2b00      	cmp	r3, #0
 8003204:	d107      	bne.n	8003216 <HAL_TIM_Encoder_Stop+0x84>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	681a      	ldr	r2, [r3, #0]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f022 0201 	bic.w	r2, r2, #1
 8003214:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003216:	2300      	movs	r3, #0
}
 8003218:	4618      	mov	r0, r3
 800321a:	3708      	adds	r7, #8
 800321c:	46bd      	mov	sp, r7
 800321e:	bd80      	pop	{r7, pc}

08003220 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	b082      	sub	sp, #8
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	691b      	ldr	r3, [r3, #16]
 800322e:	f003 0302 	and.w	r3, r3, #2
 8003232:	2b02      	cmp	r3, #2
 8003234:	d122      	bne.n	800327c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	68db      	ldr	r3, [r3, #12]
 800323c:	f003 0302 	and.w	r3, r3, #2
 8003240:	2b02      	cmp	r3, #2
 8003242:	d11b      	bne.n	800327c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f06f 0202 	mvn.w	r2, #2
 800324c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2201      	movs	r2, #1
 8003252:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	699b      	ldr	r3, [r3, #24]
 800325a:	f003 0303 	and.w	r3, r3, #3
 800325e:	2b00      	cmp	r3, #0
 8003260:	d003      	beq.n	800326a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003262:	6878      	ldr	r0, [r7, #4]
 8003264:	f000 fa6b 	bl	800373e <HAL_TIM_IC_CaptureCallback>
 8003268:	e005      	b.n	8003276 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800326a:	6878      	ldr	r0, [r7, #4]
 800326c:	f000 fa5d 	bl	800372a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003270:	6878      	ldr	r0, [r7, #4]
 8003272:	f000 fa6e 	bl	8003752 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2200      	movs	r2, #0
 800327a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	691b      	ldr	r3, [r3, #16]
 8003282:	f003 0304 	and.w	r3, r3, #4
 8003286:	2b04      	cmp	r3, #4
 8003288:	d122      	bne.n	80032d0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	68db      	ldr	r3, [r3, #12]
 8003290:	f003 0304 	and.w	r3, r3, #4
 8003294:	2b04      	cmp	r3, #4
 8003296:	d11b      	bne.n	80032d0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f06f 0204 	mvn.w	r2, #4
 80032a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	2202      	movs	r2, #2
 80032a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	699b      	ldr	r3, [r3, #24]
 80032ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d003      	beq.n	80032be <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80032b6:	6878      	ldr	r0, [r7, #4]
 80032b8:	f000 fa41 	bl	800373e <HAL_TIM_IC_CaptureCallback>
 80032bc:	e005      	b.n	80032ca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032be:	6878      	ldr	r0, [r7, #4]
 80032c0:	f000 fa33 	bl	800372a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032c4:	6878      	ldr	r0, [r7, #4]
 80032c6:	f000 fa44 	bl	8003752 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	2200      	movs	r2, #0
 80032ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	691b      	ldr	r3, [r3, #16]
 80032d6:	f003 0308 	and.w	r3, r3, #8
 80032da:	2b08      	cmp	r3, #8
 80032dc:	d122      	bne.n	8003324 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	68db      	ldr	r3, [r3, #12]
 80032e4:	f003 0308 	and.w	r3, r3, #8
 80032e8:	2b08      	cmp	r3, #8
 80032ea:	d11b      	bne.n	8003324 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f06f 0208 	mvn.w	r2, #8
 80032f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2204      	movs	r2, #4
 80032fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	69db      	ldr	r3, [r3, #28]
 8003302:	f003 0303 	and.w	r3, r3, #3
 8003306:	2b00      	cmp	r3, #0
 8003308:	d003      	beq.n	8003312 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800330a:	6878      	ldr	r0, [r7, #4]
 800330c:	f000 fa17 	bl	800373e <HAL_TIM_IC_CaptureCallback>
 8003310:	e005      	b.n	800331e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003312:	6878      	ldr	r0, [r7, #4]
 8003314:	f000 fa09 	bl	800372a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003318:	6878      	ldr	r0, [r7, #4]
 800331a:	f000 fa1a 	bl	8003752 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2200      	movs	r2, #0
 8003322:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	691b      	ldr	r3, [r3, #16]
 800332a:	f003 0310 	and.w	r3, r3, #16
 800332e:	2b10      	cmp	r3, #16
 8003330:	d122      	bne.n	8003378 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	68db      	ldr	r3, [r3, #12]
 8003338:	f003 0310 	and.w	r3, r3, #16
 800333c:	2b10      	cmp	r3, #16
 800333e:	d11b      	bne.n	8003378 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f06f 0210 	mvn.w	r2, #16
 8003348:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	2208      	movs	r2, #8
 800334e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	69db      	ldr	r3, [r3, #28]
 8003356:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800335a:	2b00      	cmp	r3, #0
 800335c:	d003      	beq.n	8003366 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800335e:	6878      	ldr	r0, [r7, #4]
 8003360:	f000 f9ed 	bl	800373e <HAL_TIM_IC_CaptureCallback>
 8003364:	e005      	b.n	8003372 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003366:	6878      	ldr	r0, [r7, #4]
 8003368:	f000 f9df 	bl	800372a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800336c:	6878      	ldr	r0, [r7, #4]
 800336e:	f000 f9f0 	bl	8003752 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2200      	movs	r2, #0
 8003376:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	691b      	ldr	r3, [r3, #16]
 800337e:	f003 0301 	and.w	r3, r3, #1
 8003382:	2b01      	cmp	r3, #1
 8003384:	d10e      	bne.n	80033a4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	68db      	ldr	r3, [r3, #12]
 800338c:	f003 0301 	and.w	r3, r3, #1
 8003390:	2b01      	cmp	r3, #1
 8003392:	d107      	bne.n	80033a4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f06f 0201 	mvn.w	r2, #1
 800339c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800339e:	6878      	ldr	r0, [r7, #4]
 80033a0:	f002 fcca 	bl	8005d38 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	691b      	ldr	r3, [r3, #16]
 80033aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033ae:	2b80      	cmp	r3, #128	; 0x80
 80033b0:	d10e      	bne.n	80033d0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	68db      	ldr	r3, [r3, #12]
 80033b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033bc:	2b80      	cmp	r3, #128	; 0x80
 80033be:	d107      	bne.n	80033d0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80033c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80033ca:	6878      	ldr	r0, [r7, #4]
 80033cc:	f000 fd86 	bl	8003edc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	691b      	ldr	r3, [r3, #16]
 80033d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033da:	2b40      	cmp	r3, #64	; 0x40
 80033dc:	d10e      	bne.n	80033fc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	68db      	ldr	r3, [r3, #12]
 80033e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033e8:	2b40      	cmp	r3, #64	; 0x40
 80033ea:	d107      	bne.n	80033fc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80033f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80033f6:	6878      	ldr	r0, [r7, #4]
 80033f8:	f000 f9b5 	bl	8003766 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	691b      	ldr	r3, [r3, #16]
 8003402:	f003 0320 	and.w	r3, r3, #32
 8003406:	2b20      	cmp	r3, #32
 8003408:	d10e      	bne.n	8003428 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	68db      	ldr	r3, [r3, #12]
 8003410:	f003 0320 	and.w	r3, r3, #32
 8003414:	2b20      	cmp	r3, #32
 8003416:	d107      	bne.n	8003428 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f06f 0220 	mvn.w	r2, #32
 8003420:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003422:	6878      	ldr	r0, [r7, #4]
 8003424:	f000 fd50 	bl	8003ec8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003428:	bf00      	nop
 800342a:	3708      	adds	r7, #8
 800342c:	46bd      	mov	sp, r7
 800342e:	bd80      	pop	{r7, pc}

08003430 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b084      	sub	sp, #16
 8003434:	af00      	add	r7, sp, #0
 8003436:	60f8      	str	r0, [r7, #12]
 8003438:	60b9      	str	r1, [r7, #8]
 800343a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003442:	2b01      	cmp	r3, #1
 8003444:	d101      	bne.n	800344a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003446:	2302      	movs	r3, #2
 8003448:	e0b4      	b.n	80035b4 <HAL_TIM_PWM_ConfigChannel+0x184>
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	2201      	movs	r2, #1
 800344e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	2202      	movs	r2, #2
 8003456:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2b0c      	cmp	r3, #12
 800345e:	f200 809f 	bhi.w	80035a0 <HAL_TIM_PWM_ConfigChannel+0x170>
 8003462:	a201      	add	r2, pc, #4	; (adr r2, 8003468 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8003464:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003468:	0800349d 	.word	0x0800349d
 800346c:	080035a1 	.word	0x080035a1
 8003470:	080035a1 	.word	0x080035a1
 8003474:	080035a1 	.word	0x080035a1
 8003478:	080034dd 	.word	0x080034dd
 800347c:	080035a1 	.word	0x080035a1
 8003480:	080035a1 	.word	0x080035a1
 8003484:	080035a1 	.word	0x080035a1
 8003488:	0800351f 	.word	0x0800351f
 800348c:	080035a1 	.word	0x080035a1
 8003490:	080035a1 	.word	0x080035a1
 8003494:	080035a1 	.word	0x080035a1
 8003498:	0800355f 	.word	0x0800355f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	68b9      	ldr	r1, [r7, #8]
 80034a2:	4618      	mov	r0, r3
 80034a4:	f000 fa0a 	bl	80038bc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	699a      	ldr	r2, [r3, #24]
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f042 0208 	orr.w	r2, r2, #8
 80034b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	699a      	ldr	r2, [r3, #24]
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f022 0204 	bic.w	r2, r2, #4
 80034c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	6999      	ldr	r1, [r3, #24]
 80034ce:	68bb      	ldr	r3, [r7, #8]
 80034d0:	691a      	ldr	r2, [r3, #16]
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	430a      	orrs	r2, r1
 80034d8:	619a      	str	r2, [r3, #24]
      break;
 80034da:	e062      	b.n	80035a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	68b9      	ldr	r1, [r7, #8]
 80034e2:	4618      	mov	r0, r3
 80034e4:	f000 fa5a 	bl	800399c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	699a      	ldr	r2, [r3, #24]
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80034f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	699a      	ldr	r2, [r3, #24]
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003506:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	6999      	ldr	r1, [r3, #24]
 800350e:	68bb      	ldr	r3, [r7, #8]
 8003510:	691b      	ldr	r3, [r3, #16]
 8003512:	021a      	lsls	r2, r3, #8
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	430a      	orrs	r2, r1
 800351a:	619a      	str	r2, [r3, #24]
      break;
 800351c:	e041      	b.n	80035a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	68b9      	ldr	r1, [r7, #8]
 8003524:	4618      	mov	r0, r3
 8003526:	f000 faaf 	bl	8003a88 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	69da      	ldr	r2, [r3, #28]
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f042 0208 	orr.w	r2, r2, #8
 8003538:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	69da      	ldr	r2, [r3, #28]
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f022 0204 	bic.w	r2, r2, #4
 8003548:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	69d9      	ldr	r1, [r3, #28]
 8003550:	68bb      	ldr	r3, [r7, #8]
 8003552:	691a      	ldr	r2, [r3, #16]
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	430a      	orrs	r2, r1
 800355a:	61da      	str	r2, [r3, #28]
      break;
 800355c:	e021      	b.n	80035a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	68b9      	ldr	r1, [r7, #8]
 8003564:	4618      	mov	r0, r3
 8003566:	f000 fb03 	bl	8003b70 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	69da      	ldr	r2, [r3, #28]
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003578:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	69da      	ldr	r2, [r3, #28]
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003588:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	69d9      	ldr	r1, [r3, #28]
 8003590:	68bb      	ldr	r3, [r7, #8]
 8003592:	691b      	ldr	r3, [r3, #16]
 8003594:	021a      	lsls	r2, r3, #8
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	430a      	orrs	r2, r1
 800359c:	61da      	str	r2, [r3, #28]
      break;
 800359e:	e000      	b.n	80035a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 80035a0:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	2201      	movs	r2, #1
 80035a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	2200      	movs	r2, #0
 80035ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80035b2:	2300      	movs	r3, #0
}
 80035b4:	4618      	mov	r0, r3
 80035b6:	3710      	adds	r7, #16
 80035b8:	46bd      	mov	sp, r7
 80035ba:	bd80      	pop	{r7, pc}

080035bc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b084      	sub	sp, #16
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
 80035c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80035cc:	2b01      	cmp	r3, #1
 80035ce:	d101      	bne.n	80035d4 <HAL_TIM_ConfigClockSource+0x18>
 80035d0:	2302      	movs	r3, #2
 80035d2:	e0a6      	b.n	8003722 <HAL_TIM_ConfigClockSource+0x166>
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2201      	movs	r2, #1
 80035d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2202      	movs	r2, #2
 80035e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	689b      	ldr	r3, [r3, #8]
 80035ea:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80035f2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80035fa:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	68fa      	ldr	r2, [r7, #12]
 8003602:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	2b40      	cmp	r3, #64	; 0x40
 800360a:	d067      	beq.n	80036dc <HAL_TIM_ConfigClockSource+0x120>
 800360c:	2b40      	cmp	r3, #64	; 0x40
 800360e:	d80b      	bhi.n	8003628 <HAL_TIM_ConfigClockSource+0x6c>
 8003610:	2b10      	cmp	r3, #16
 8003612:	d073      	beq.n	80036fc <HAL_TIM_ConfigClockSource+0x140>
 8003614:	2b10      	cmp	r3, #16
 8003616:	d802      	bhi.n	800361e <HAL_TIM_ConfigClockSource+0x62>
 8003618:	2b00      	cmp	r3, #0
 800361a:	d06f      	beq.n	80036fc <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800361c:	e078      	b.n	8003710 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800361e:	2b20      	cmp	r3, #32
 8003620:	d06c      	beq.n	80036fc <HAL_TIM_ConfigClockSource+0x140>
 8003622:	2b30      	cmp	r3, #48	; 0x30
 8003624:	d06a      	beq.n	80036fc <HAL_TIM_ConfigClockSource+0x140>
      break;
 8003626:	e073      	b.n	8003710 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003628:	2b70      	cmp	r3, #112	; 0x70
 800362a:	d00d      	beq.n	8003648 <HAL_TIM_ConfigClockSource+0x8c>
 800362c:	2b70      	cmp	r3, #112	; 0x70
 800362e:	d804      	bhi.n	800363a <HAL_TIM_ConfigClockSource+0x7e>
 8003630:	2b50      	cmp	r3, #80	; 0x50
 8003632:	d033      	beq.n	800369c <HAL_TIM_ConfigClockSource+0xe0>
 8003634:	2b60      	cmp	r3, #96	; 0x60
 8003636:	d041      	beq.n	80036bc <HAL_TIM_ConfigClockSource+0x100>
      break;
 8003638:	e06a      	b.n	8003710 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800363a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800363e:	d066      	beq.n	800370e <HAL_TIM_ConfigClockSource+0x152>
 8003640:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003644:	d017      	beq.n	8003676 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8003646:	e063      	b.n	8003710 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6818      	ldr	r0, [r3, #0]
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	6899      	ldr	r1, [r3, #8]
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	685a      	ldr	r2, [r3, #4]
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	68db      	ldr	r3, [r3, #12]
 8003658:	f000 fb5a 	bl	8003d10 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	689b      	ldr	r3, [r3, #8]
 8003662:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800366a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	68fa      	ldr	r2, [r7, #12]
 8003672:	609a      	str	r2, [r3, #8]
      break;
 8003674:	e04c      	b.n	8003710 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6818      	ldr	r0, [r3, #0]
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	6899      	ldr	r1, [r3, #8]
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	685a      	ldr	r2, [r3, #4]
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	68db      	ldr	r3, [r3, #12]
 8003686:	f000 fb43 	bl	8003d10 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	689a      	ldr	r2, [r3, #8]
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003698:	609a      	str	r2, [r3, #8]
      break;
 800369a:	e039      	b.n	8003710 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6818      	ldr	r0, [r3, #0]
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	6859      	ldr	r1, [r3, #4]
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	68db      	ldr	r3, [r3, #12]
 80036a8:	461a      	mov	r2, r3
 80036aa:	f000 fab7 	bl	8003c1c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	2150      	movs	r1, #80	; 0x50
 80036b4:	4618      	mov	r0, r3
 80036b6:	f000 fb10 	bl	8003cda <TIM_ITRx_SetConfig>
      break;
 80036ba:	e029      	b.n	8003710 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6818      	ldr	r0, [r3, #0]
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	6859      	ldr	r1, [r3, #4]
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	68db      	ldr	r3, [r3, #12]
 80036c8:	461a      	mov	r2, r3
 80036ca:	f000 fad6 	bl	8003c7a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	2160      	movs	r1, #96	; 0x60
 80036d4:	4618      	mov	r0, r3
 80036d6:	f000 fb00 	bl	8003cda <TIM_ITRx_SetConfig>
      break;
 80036da:	e019      	b.n	8003710 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6818      	ldr	r0, [r3, #0]
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	6859      	ldr	r1, [r3, #4]
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	68db      	ldr	r3, [r3, #12]
 80036e8:	461a      	mov	r2, r3
 80036ea:	f000 fa97 	bl	8003c1c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	2140      	movs	r1, #64	; 0x40
 80036f4:	4618      	mov	r0, r3
 80036f6:	f000 faf0 	bl	8003cda <TIM_ITRx_SetConfig>
      break;
 80036fa:	e009      	b.n	8003710 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681a      	ldr	r2, [r3, #0]
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	4619      	mov	r1, r3
 8003706:	4610      	mov	r0, r2
 8003708:	f000 fae7 	bl	8003cda <TIM_ITRx_SetConfig>
      break;
 800370c:	e000      	b.n	8003710 <HAL_TIM_ConfigClockSource+0x154>
      break;
 800370e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2201      	movs	r2, #1
 8003714:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2200      	movs	r2, #0
 800371c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003720:	2300      	movs	r3, #0
}
 8003722:	4618      	mov	r0, r3
 8003724:	3710      	adds	r7, #16
 8003726:	46bd      	mov	sp, r7
 8003728:	bd80      	pop	{r7, pc}

0800372a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800372a:	b480      	push	{r7}
 800372c:	b083      	sub	sp, #12
 800372e:	af00      	add	r7, sp, #0
 8003730:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003732:	bf00      	nop
 8003734:	370c      	adds	r7, #12
 8003736:	46bd      	mov	sp, r7
 8003738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373c:	4770      	bx	lr

0800373e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800373e:	b480      	push	{r7}
 8003740:	b083      	sub	sp, #12
 8003742:	af00      	add	r7, sp, #0
 8003744:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003746:	bf00      	nop
 8003748:	370c      	adds	r7, #12
 800374a:	46bd      	mov	sp, r7
 800374c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003750:	4770      	bx	lr

08003752 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003752:	b480      	push	{r7}
 8003754:	b083      	sub	sp, #12
 8003756:	af00      	add	r7, sp, #0
 8003758:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800375a:	bf00      	nop
 800375c:	370c      	adds	r7, #12
 800375e:	46bd      	mov	sp, r7
 8003760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003764:	4770      	bx	lr

08003766 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003766:	b480      	push	{r7}
 8003768:	b083      	sub	sp, #12
 800376a:	af00      	add	r7, sp, #0
 800376c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800376e:	bf00      	nop
 8003770:	370c      	adds	r7, #12
 8003772:	46bd      	mov	sp, r7
 8003774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003778:	4770      	bx	lr
	...

0800377c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800377c:	b480      	push	{r7}
 800377e:	b085      	sub	sp, #20
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
 8003784:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	4a40      	ldr	r2, [pc, #256]	; (8003890 <TIM_Base_SetConfig+0x114>)
 8003790:	4293      	cmp	r3, r2
 8003792:	d013      	beq.n	80037bc <TIM_Base_SetConfig+0x40>
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800379a:	d00f      	beq.n	80037bc <TIM_Base_SetConfig+0x40>
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	4a3d      	ldr	r2, [pc, #244]	; (8003894 <TIM_Base_SetConfig+0x118>)
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d00b      	beq.n	80037bc <TIM_Base_SetConfig+0x40>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	4a3c      	ldr	r2, [pc, #240]	; (8003898 <TIM_Base_SetConfig+0x11c>)
 80037a8:	4293      	cmp	r3, r2
 80037aa:	d007      	beq.n	80037bc <TIM_Base_SetConfig+0x40>
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	4a3b      	ldr	r2, [pc, #236]	; (800389c <TIM_Base_SetConfig+0x120>)
 80037b0:	4293      	cmp	r3, r2
 80037b2:	d003      	beq.n	80037bc <TIM_Base_SetConfig+0x40>
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	4a3a      	ldr	r2, [pc, #232]	; (80038a0 <TIM_Base_SetConfig+0x124>)
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d108      	bne.n	80037ce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	685b      	ldr	r3, [r3, #4]
 80037c8:	68fa      	ldr	r2, [r7, #12]
 80037ca:	4313      	orrs	r3, r2
 80037cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	4a2f      	ldr	r2, [pc, #188]	; (8003890 <TIM_Base_SetConfig+0x114>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d02b      	beq.n	800382e <TIM_Base_SetConfig+0xb2>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037dc:	d027      	beq.n	800382e <TIM_Base_SetConfig+0xb2>
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	4a2c      	ldr	r2, [pc, #176]	; (8003894 <TIM_Base_SetConfig+0x118>)
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d023      	beq.n	800382e <TIM_Base_SetConfig+0xb2>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	4a2b      	ldr	r2, [pc, #172]	; (8003898 <TIM_Base_SetConfig+0x11c>)
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d01f      	beq.n	800382e <TIM_Base_SetConfig+0xb2>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	4a2a      	ldr	r2, [pc, #168]	; (800389c <TIM_Base_SetConfig+0x120>)
 80037f2:	4293      	cmp	r3, r2
 80037f4:	d01b      	beq.n	800382e <TIM_Base_SetConfig+0xb2>
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	4a29      	ldr	r2, [pc, #164]	; (80038a0 <TIM_Base_SetConfig+0x124>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d017      	beq.n	800382e <TIM_Base_SetConfig+0xb2>
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	4a28      	ldr	r2, [pc, #160]	; (80038a4 <TIM_Base_SetConfig+0x128>)
 8003802:	4293      	cmp	r3, r2
 8003804:	d013      	beq.n	800382e <TIM_Base_SetConfig+0xb2>
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	4a27      	ldr	r2, [pc, #156]	; (80038a8 <TIM_Base_SetConfig+0x12c>)
 800380a:	4293      	cmp	r3, r2
 800380c:	d00f      	beq.n	800382e <TIM_Base_SetConfig+0xb2>
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	4a26      	ldr	r2, [pc, #152]	; (80038ac <TIM_Base_SetConfig+0x130>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d00b      	beq.n	800382e <TIM_Base_SetConfig+0xb2>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	4a25      	ldr	r2, [pc, #148]	; (80038b0 <TIM_Base_SetConfig+0x134>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d007      	beq.n	800382e <TIM_Base_SetConfig+0xb2>
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	4a24      	ldr	r2, [pc, #144]	; (80038b4 <TIM_Base_SetConfig+0x138>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d003      	beq.n	800382e <TIM_Base_SetConfig+0xb2>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	4a23      	ldr	r2, [pc, #140]	; (80038b8 <TIM_Base_SetConfig+0x13c>)
 800382a:	4293      	cmp	r3, r2
 800382c:	d108      	bne.n	8003840 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003834:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	68db      	ldr	r3, [r3, #12]
 800383a:	68fa      	ldr	r2, [r7, #12]
 800383c:	4313      	orrs	r3, r2
 800383e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	695b      	ldr	r3, [r3, #20]
 800384a:	4313      	orrs	r3, r2
 800384c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	68fa      	ldr	r2, [r7, #12]
 8003852:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	689a      	ldr	r2, [r3, #8]
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	681a      	ldr	r2, [r3, #0]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	4a0a      	ldr	r2, [pc, #40]	; (8003890 <TIM_Base_SetConfig+0x114>)
 8003868:	4293      	cmp	r3, r2
 800386a:	d003      	beq.n	8003874 <TIM_Base_SetConfig+0xf8>
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	4a0c      	ldr	r2, [pc, #48]	; (80038a0 <TIM_Base_SetConfig+0x124>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d103      	bne.n	800387c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	691a      	ldr	r2, [r3, #16]
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2201      	movs	r2, #1
 8003880:	615a      	str	r2, [r3, #20]
}
 8003882:	bf00      	nop
 8003884:	3714      	adds	r7, #20
 8003886:	46bd      	mov	sp, r7
 8003888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388c:	4770      	bx	lr
 800388e:	bf00      	nop
 8003890:	40010000 	.word	0x40010000
 8003894:	40000400 	.word	0x40000400
 8003898:	40000800 	.word	0x40000800
 800389c:	40000c00 	.word	0x40000c00
 80038a0:	40010400 	.word	0x40010400
 80038a4:	40014000 	.word	0x40014000
 80038a8:	40014400 	.word	0x40014400
 80038ac:	40014800 	.word	0x40014800
 80038b0:	40001800 	.word	0x40001800
 80038b4:	40001c00 	.word	0x40001c00
 80038b8:	40002000 	.word	0x40002000

080038bc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80038bc:	b480      	push	{r7}
 80038be:	b087      	sub	sp, #28
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
 80038c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6a1b      	ldr	r3, [r3, #32]
 80038ca:	f023 0201 	bic.w	r2, r3, #1
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6a1b      	ldr	r3, [r3, #32]
 80038d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	699b      	ldr	r3, [r3, #24]
 80038e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	f023 0303 	bic.w	r3, r3, #3
 80038f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	68fa      	ldr	r2, [r7, #12]
 80038fa:	4313      	orrs	r3, r2
 80038fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80038fe:	697b      	ldr	r3, [r7, #20]
 8003900:	f023 0302 	bic.w	r3, r3, #2
 8003904:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	689b      	ldr	r3, [r3, #8]
 800390a:	697a      	ldr	r2, [r7, #20]
 800390c:	4313      	orrs	r3, r2
 800390e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	4a20      	ldr	r2, [pc, #128]	; (8003994 <TIM_OC1_SetConfig+0xd8>)
 8003914:	4293      	cmp	r3, r2
 8003916:	d003      	beq.n	8003920 <TIM_OC1_SetConfig+0x64>
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	4a1f      	ldr	r2, [pc, #124]	; (8003998 <TIM_OC1_SetConfig+0xdc>)
 800391c:	4293      	cmp	r3, r2
 800391e:	d10c      	bne.n	800393a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003920:	697b      	ldr	r3, [r7, #20]
 8003922:	f023 0308 	bic.w	r3, r3, #8
 8003926:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	68db      	ldr	r3, [r3, #12]
 800392c:	697a      	ldr	r2, [r7, #20]
 800392e:	4313      	orrs	r3, r2
 8003930:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003932:	697b      	ldr	r3, [r7, #20]
 8003934:	f023 0304 	bic.w	r3, r3, #4
 8003938:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	4a15      	ldr	r2, [pc, #84]	; (8003994 <TIM_OC1_SetConfig+0xd8>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d003      	beq.n	800394a <TIM_OC1_SetConfig+0x8e>
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	4a14      	ldr	r2, [pc, #80]	; (8003998 <TIM_OC1_SetConfig+0xdc>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d111      	bne.n	800396e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800394a:	693b      	ldr	r3, [r7, #16]
 800394c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003950:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003952:	693b      	ldr	r3, [r7, #16]
 8003954:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003958:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	695b      	ldr	r3, [r3, #20]
 800395e:	693a      	ldr	r2, [r7, #16]
 8003960:	4313      	orrs	r3, r2
 8003962:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	699b      	ldr	r3, [r3, #24]
 8003968:	693a      	ldr	r2, [r7, #16]
 800396a:	4313      	orrs	r3, r2
 800396c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	693a      	ldr	r2, [r7, #16]
 8003972:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	68fa      	ldr	r2, [r7, #12]
 8003978:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	685a      	ldr	r2, [r3, #4]
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	697a      	ldr	r2, [r7, #20]
 8003986:	621a      	str	r2, [r3, #32]
}
 8003988:	bf00      	nop
 800398a:	371c      	adds	r7, #28
 800398c:	46bd      	mov	sp, r7
 800398e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003992:	4770      	bx	lr
 8003994:	40010000 	.word	0x40010000
 8003998:	40010400 	.word	0x40010400

0800399c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800399c:	b480      	push	{r7}
 800399e:	b087      	sub	sp, #28
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
 80039a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6a1b      	ldr	r3, [r3, #32]
 80039aa:	f023 0210 	bic.w	r2, r3, #16
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6a1b      	ldr	r3, [r3, #32]
 80039b6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	699b      	ldr	r3, [r3, #24]
 80039c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80039ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80039d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	021b      	lsls	r3, r3, #8
 80039da:	68fa      	ldr	r2, [r7, #12]
 80039dc:	4313      	orrs	r3, r2
 80039de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80039e0:	697b      	ldr	r3, [r7, #20]
 80039e2:	f023 0320 	bic.w	r3, r3, #32
 80039e6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	689b      	ldr	r3, [r3, #8]
 80039ec:	011b      	lsls	r3, r3, #4
 80039ee:	697a      	ldr	r2, [r7, #20]
 80039f0:	4313      	orrs	r3, r2
 80039f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	4a22      	ldr	r2, [pc, #136]	; (8003a80 <TIM_OC2_SetConfig+0xe4>)
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d003      	beq.n	8003a04 <TIM_OC2_SetConfig+0x68>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	4a21      	ldr	r2, [pc, #132]	; (8003a84 <TIM_OC2_SetConfig+0xe8>)
 8003a00:	4293      	cmp	r3, r2
 8003a02:	d10d      	bne.n	8003a20 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003a04:	697b      	ldr	r3, [r7, #20]
 8003a06:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003a0a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	68db      	ldr	r3, [r3, #12]
 8003a10:	011b      	lsls	r3, r3, #4
 8003a12:	697a      	ldr	r2, [r7, #20]
 8003a14:	4313      	orrs	r3, r2
 8003a16:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003a18:	697b      	ldr	r3, [r7, #20]
 8003a1a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003a1e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	4a17      	ldr	r2, [pc, #92]	; (8003a80 <TIM_OC2_SetConfig+0xe4>)
 8003a24:	4293      	cmp	r3, r2
 8003a26:	d003      	beq.n	8003a30 <TIM_OC2_SetConfig+0x94>
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	4a16      	ldr	r2, [pc, #88]	; (8003a84 <TIM_OC2_SetConfig+0xe8>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d113      	bne.n	8003a58 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003a36:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003a38:	693b      	ldr	r3, [r7, #16]
 8003a3a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003a3e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	695b      	ldr	r3, [r3, #20]
 8003a44:	009b      	lsls	r3, r3, #2
 8003a46:	693a      	ldr	r2, [r7, #16]
 8003a48:	4313      	orrs	r3, r2
 8003a4a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003a4c:	683b      	ldr	r3, [r7, #0]
 8003a4e:	699b      	ldr	r3, [r3, #24]
 8003a50:	009b      	lsls	r3, r3, #2
 8003a52:	693a      	ldr	r2, [r7, #16]
 8003a54:	4313      	orrs	r3, r2
 8003a56:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	693a      	ldr	r2, [r7, #16]
 8003a5c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	68fa      	ldr	r2, [r7, #12]
 8003a62:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	685a      	ldr	r2, [r3, #4]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	697a      	ldr	r2, [r7, #20]
 8003a70:	621a      	str	r2, [r3, #32]
}
 8003a72:	bf00      	nop
 8003a74:	371c      	adds	r7, #28
 8003a76:	46bd      	mov	sp, r7
 8003a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7c:	4770      	bx	lr
 8003a7e:	bf00      	nop
 8003a80:	40010000 	.word	0x40010000
 8003a84:	40010400 	.word	0x40010400

08003a88 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003a88:	b480      	push	{r7}
 8003a8a:	b087      	sub	sp, #28
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
 8003a90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6a1b      	ldr	r3, [r3, #32]
 8003a96:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6a1b      	ldr	r3, [r3, #32]
 8003aa2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	69db      	ldr	r3, [r3, #28]
 8003aae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ab6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	f023 0303 	bic.w	r3, r3, #3
 8003abe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	68fa      	ldr	r2, [r7, #12]
 8003ac6:	4313      	orrs	r3, r2
 8003ac8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003aca:	697b      	ldr	r3, [r7, #20]
 8003acc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003ad0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003ad2:	683b      	ldr	r3, [r7, #0]
 8003ad4:	689b      	ldr	r3, [r3, #8]
 8003ad6:	021b      	lsls	r3, r3, #8
 8003ad8:	697a      	ldr	r2, [r7, #20]
 8003ada:	4313      	orrs	r3, r2
 8003adc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	4a21      	ldr	r2, [pc, #132]	; (8003b68 <TIM_OC3_SetConfig+0xe0>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d003      	beq.n	8003aee <TIM_OC3_SetConfig+0x66>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	4a20      	ldr	r2, [pc, #128]	; (8003b6c <TIM_OC3_SetConfig+0xe4>)
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d10d      	bne.n	8003b0a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003aee:	697b      	ldr	r3, [r7, #20]
 8003af0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003af4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	68db      	ldr	r3, [r3, #12]
 8003afa:	021b      	lsls	r3, r3, #8
 8003afc:	697a      	ldr	r2, [r7, #20]
 8003afe:	4313      	orrs	r3, r2
 8003b00:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003b02:	697b      	ldr	r3, [r7, #20]
 8003b04:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003b08:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	4a16      	ldr	r2, [pc, #88]	; (8003b68 <TIM_OC3_SetConfig+0xe0>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d003      	beq.n	8003b1a <TIM_OC3_SetConfig+0x92>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	4a15      	ldr	r2, [pc, #84]	; (8003b6c <TIM_OC3_SetConfig+0xe4>)
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d113      	bne.n	8003b42 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003b1a:	693b      	ldr	r3, [r7, #16]
 8003b1c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003b20:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003b22:	693b      	ldr	r3, [r7, #16]
 8003b24:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003b28:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	695b      	ldr	r3, [r3, #20]
 8003b2e:	011b      	lsls	r3, r3, #4
 8003b30:	693a      	ldr	r2, [r7, #16]
 8003b32:	4313      	orrs	r3, r2
 8003b34:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	699b      	ldr	r3, [r3, #24]
 8003b3a:	011b      	lsls	r3, r3, #4
 8003b3c:	693a      	ldr	r2, [r7, #16]
 8003b3e:	4313      	orrs	r3, r2
 8003b40:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	693a      	ldr	r2, [r7, #16]
 8003b46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	68fa      	ldr	r2, [r7, #12]
 8003b4c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	685a      	ldr	r2, [r3, #4]
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	697a      	ldr	r2, [r7, #20]
 8003b5a:	621a      	str	r2, [r3, #32]
}
 8003b5c:	bf00      	nop
 8003b5e:	371c      	adds	r7, #28
 8003b60:	46bd      	mov	sp, r7
 8003b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b66:	4770      	bx	lr
 8003b68:	40010000 	.word	0x40010000
 8003b6c:	40010400 	.word	0x40010400

08003b70 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003b70:	b480      	push	{r7}
 8003b72:	b087      	sub	sp, #28
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
 8003b78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6a1b      	ldr	r3, [r3, #32]
 8003b7e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6a1b      	ldr	r3, [r3, #32]
 8003b8a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	69db      	ldr	r3, [r3, #28]
 8003b96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003b9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ba6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	021b      	lsls	r3, r3, #8
 8003bae:	68fa      	ldr	r2, [r7, #12]
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003bb4:	693b      	ldr	r3, [r7, #16]
 8003bb6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003bba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	689b      	ldr	r3, [r3, #8]
 8003bc0:	031b      	lsls	r3, r3, #12
 8003bc2:	693a      	ldr	r2, [r7, #16]
 8003bc4:	4313      	orrs	r3, r2
 8003bc6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	4a12      	ldr	r2, [pc, #72]	; (8003c14 <TIM_OC4_SetConfig+0xa4>)
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	d003      	beq.n	8003bd8 <TIM_OC4_SetConfig+0x68>
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	4a11      	ldr	r2, [pc, #68]	; (8003c18 <TIM_OC4_SetConfig+0xa8>)
 8003bd4:	4293      	cmp	r3, r2
 8003bd6:	d109      	bne.n	8003bec <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003bd8:	697b      	ldr	r3, [r7, #20]
 8003bda:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003bde:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	695b      	ldr	r3, [r3, #20]
 8003be4:	019b      	lsls	r3, r3, #6
 8003be6:	697a      	ldr	r2, [r7, #20]
 8003be8:	4313      	orrs	r3, r2
 8003bea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	697a      	ldr	r2, [r7, #20]
 8003bf0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	68fa      	ldr	r2, [r7, #12]
 8003bf6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	685a      	ldr	r2, [r3, #4]
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	693a      	ldr	r2, [r7, #16]
 8003c04:	621a      	str	r2, [r3, #32]
}
 8003c06:	bf00      	nop
 8003c08:	371c      	adds	r7, #28
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c10:	4770      	bx	lr
 8003c12:	bf00      	nop
 8003c14:	40010000 	.word	0x40010000
 8003c18:	40010400 	.word	0x40010400

08003c1c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	b087      	sub	sp, #28
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	60f8      	str	r0, [r7, #12]
 8003c24:	60b9      	str	r1, [r7, #8]
 8003c26:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	6a1b      	ldr	r3, [r3, #32]
 8003c2c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	6a1b      	ldr	r3, [r3, #32]
 8003c32:	f023 0201 	bic.w	r2, r3, #1
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	699b      	ldr	r3, [r3, #24]
 8003c3e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003c40:	693b      	ldr	r3, [r7, #16]
 8003c42:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003c46:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	011b      	lsls	r3, r3, #4
 8003c4c:	693a      	ldr	r2, [r7, #16]
 8003c4e:	4313      	orrs	r3, r2
 8003c50:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003c52:	697b      	ldr	r3, [r7, #20]
 8003c54:	f023 030a 	bic.w	r3, r3, #10
 8003c58:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003c5a:	697a      	ldr	r2, [r7, #20]
 8003c5c:	68bb      	ldr	r3, [r7, #8]
 8003c5e:	4313      	orrs	r3, r2
 8003c60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	693a      	ldr	r2, [r7, #16]
 8003c66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	697a      	ldr	r2, [r7, #20]
 8003c6c:	621a      	str	r2, [r3, #32]
}
 8003c6e:	bf00      	nop
 8003c70:	371c      	adds	r7, #28
 8003c72:	46bd      	mov	sp, r7
 8003c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c78:	4770      	bx	lr

08003c7a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003c7a:	b480      	push	{r7}
 8003c7c:	b087      	sub	sp, #28
 8003c7e:	af00      	add	r7, sp, #0
 8003c80:	60f8      	str	r0, [r7, #12]
 8003c82:	60b9      	str	r1, [r7, #8]
 8003c84:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	6a1b      	ldr	r3, [r3, #32]
 8003c8a:	f023 0210 	bic.w	r2, r3, #16
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	699b      	ldr	r3, [r3, #24]
 8003c96:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	6a1b      	ldr	r3, [r3, #32]
 8003c9c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003c9e:	697b      	ldr	r3, [r7, #20]
 8003ca0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003ca4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	031b      	lsls	r3, r3, #12
 8003caa:	697a      	ldr	r2, [r7, #20]
 8003cac:	4313      	orrs	r3, r2
 8003cae:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003cb0:	693b      	ldr	r3, [r7, #16]
 8003cb2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003cb6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003cb8:	68bb      	ldr	r3, [r7, #8]
 8003cba:	011b      	lsls	r3, r3, #4
 8003cbc:	693a      	ldr	r2, [r7, #16]
 8003cbe:	4313      	orrs	r3, r2
 8003cc0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	697a      	ldr	r2, [r7, #20]
 8003cc6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	693a      	ldr	r2, [r7, #16]
 8003ccc:	621a      	str	r2, [r3, #32]
}
 8003cce:	bf00      	nop
 8003cd0:	371c      	adds	r7, #28
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd8:	4770      	bx	lr

08003cda <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003cda:	b480      	push	{r7}
 8003cdc:	b085      	sub	sp, #20
 8003cde:	af00      	add	r7, sp, #0
 8003ce0:	6078      	str	r0, [r7, #4]
 8003ce2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	689b      	ldr	r3, [r3, #8]
 8003ce8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003cf0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003cf2:	683a      	ldr	r2, [r7, #0]
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	f043 0307 	orr.w	r3, r3, #7
 8003cfc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	68fa      	ldr	r2, [r7, #12]
 8003d02:	609a      	str	r2, [r3, #8]
}
 8003d04:	bf00      	nop
 8003d06:	3714      	adds	r7, #20
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0e:	4770      	bx	lr

08003d10 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003d10:	b480      	push	{r7}
 8003d12:	b087      	sub	sp, #28
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	60f8      	str	r0, [r7, #12]
 8003d18:	60b9      	str	r1, [r7, #8]
 8003d1a:	607a      	str	r2, [r7, #4]
 8003d1c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	689b      	ldr	r3, [r3, #8]
 8003d22:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d24:	697b      	ldr	r3, [r7, #20]
 8003d26:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003d2a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	021a      	lsls	r2, r3, #8
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	431a      	orrs	r2, r3
 8003d34:	68bb      	ldr	r3, [r7, #8]
 8003d36:	4313      	orrs	r3, r2
 8003d38:	697a      	ldr	r2, [r7, #20]
 8003d3a:	4313      	orrs	r3, r2
 8003d3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	697a      	ldr	r2, [r7, #20]
 8003d42:	609a      	str	r2, [r3, #8]
}
 8003d44:	bf00      	nop
 8003d46:	371c      	adds	r7, #28
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4e:	4770      	bx	lr

08003d50 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003d50:	b480      	push	{r7}
 8003d52:	b087      	sub	sp, #28
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	60f8      	str	r0, [r7, #12]
 8003d58:	60b9      	str	r1, [r7, #8]
 8003d5a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003d5c:	68bb      	ldr	r3, [r7, #8]
 8003d5e:	f003 031f 	and.w	r3, r3, #31
 8003d62:	2201      	movs	r2, #1
 8003d64:	fa02 f303 	lsl.w	r3, r2, r3
 8003d68:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	6a1a      	ldr	r2, [r3, #32]
 8003d6e:	697b      	ldr	r3, [r7, #20]
 8003d70:	43db      	mvns	r3, r3
 8003d72:	401a      	ands	r2, r3
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	6a1a      	ldr	r2, [r3, #32]
 8003d7c:	68bb      	ldr	r3, [r7, #8]
 8003d7e:	f003 031f 	and.w	r3, r3, #31
 8003d82:	6879      	ldr	r1, [r7, #4]
 8003d84:	fa01 f303 	lsl.w	r3, r1, r3
 8003d88:	431a      	orrs	r2, r3
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	621a      	str	r2, [r3, #32]
}
 8003d8e:	bf00      	nop
 8003d90:	371c      	adds	r7, #28
 8003d92:	46bd      	mov	sp, r7
 8003d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d98:	4770      	bx	lr

08003d9a <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003d9a:	b480      	push	{r7}
 8003d9c:	b085      	sub	sp, #20
 8003d9e:	af00      	add	r7, sp, #0
 8003da0:	6078      	str	r0, [r7, #4]
 8003da2:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003daa:	2b01      	cmp	r3, #1
 8003dac:	d101      	bne.n	8003db2 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003dae:	2302      	movs	r3, #2
 8003db0:	e032      	b.n	8003e18 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2201      	movs	r2, #1
 8003db6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2202      	movs	r2, #2
 8003dbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	689b      	ldr	r3, [r3, #8]
 8003dd0:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003dd8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003dda:	683b      	ldr	r3, [r7, #0]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	68fa      	ldr	r2, [r7, #12]
 8003de0:	4313      	orrs	r3, r2
 8003de2:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8003de4:	68bb      	ldr	r3, [r7, #8]
 8003de6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003dea:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	685b      	ldr	r3, [r3, #4]
 8003df0:	68ba      	ldr	r2, [r7, #8]
 8003df2:	4313      	orrs	r3, r2
 8003df4:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	68fa      	ldr	r2, [r7, #12]
 8003dfc:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	68ba      	ldr	r2, [r7, #8]
 8003e04:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2201      	movs	r2, #1
 8003e0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	2200      	movs	r2, #0
 8003e12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003e16:	2300      	movs	r3, #0
}
 8003e18:	4618      	mov	r0, r3
 8003e1a:	3714      	adds	r7, #20
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e22:	4770      	bx	lr

08003e24 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003e24:	b480      	push	{r7}
 8003e26:	b085      	sub	sp, #20
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
 8003e2c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003e2e:	2300      	movs	r3, #0
 8003e30:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e38:	2b01      	cmp	r3, #1
 8003e3a:	d101      	bne.n	8003e40 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003e3c:	2302      	movs	r3, #2
 8003e3e:	e03d      	b.n	8003ebc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2201      	movs	r2, #1
 8003e44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	68db      	ldr	r3, [r3, #12]
 8003e52:	4313      	orrs	r3, r2
 8003e54:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	689b      	ldr	r3, [r3, #8]
 8003e60:	4313      	orrs	r3, r2
 8003e62:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4313      	orrs	r3, r2
 8003e7e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	691b      	ldr	r3, [r3, #16]
 8003e8a:	4313      	orrs	r3, r2
 8003e8c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	695b      	ldr	r3, [r3, #20]
 8003e98:	4313      	orrs	r3, r2
 8003e9a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	69db      	ldr	r3, [r3, #28]
 8003ea6:	4313      	orrs	r3, r2
 8003ea8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	68fa      	ldr	r2, [r7, #12]
 8003eb0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003eba:	2300      	movs	r3, #0
}
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	3714      	adds	r7, #20
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec6:	4770      	bx	lr

08003ec8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	b083      	sub	sp, #12
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003ed0:	bf00      	nop
 8003ed2:	370c      	adds	r7, #12
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eda:	4770      	bx	lr

08003edc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003edc:	b480      	push	{r7}
 8003ede:	b083      	sub	sp, #12
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003ee4:	bf00      	nop
 8003ee6:	370c      	adds	r7, #12
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eee:	4770      	bx	lr

08003ef0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b082      	sub	sp, #8
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d101      	bne.n	8003f02 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003efe:	2301      	movs	r3, #1
 8003f00:	e03f      	b.n	8003f82 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003f08:	b2db      	uxtb	r3, r3
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d106      	bne.n	8003f1c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	2200      	movs	r2, #0
 8003f12:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003f16:	6878      	ldr	r0, [r7, #4]
 8003f18:	f005 f854 	bl	8008fc4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2224      	movs	r2, #36	; 0x24
 8003f20:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	68da      	ldr	r2, [r3, #12]
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003f32:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003f34:	6878      	ldr	r0, [r7, #4]
 8003f36:	f000 f90b 	bl	8004150 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	691a      	ldr	r2, [r3, #16]
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003f48:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	695a      	ldr	r2, [r3, #20]
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003f58:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	68da      	ldr	r2, [r3, #12]
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003f68:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2220      	movs	r2, #32
 8003f74:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2220      	movs	r2, #32
 8003f7c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8003f80:	2300      	movs	r3, #0
}
 8003f82:	4618      	mov	r0, r3
 8003f84:	3708      	adds	r7, #8
 8003f86:	46bd      	mov	sp, r7
 8003f88:	bd80      	pop	{r7, pc}

08003f8a <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f8a:	b580      	push	{r7, lr}
 8003f8c:	b088      	sub	sp, #32
 8003f8e:	af02      	add	r7, sp, #8
 8003f90:	60f8      	str	r0, [r7, #12]
 8003f92:	60b9      	str	r1, [r7, #8]
 8003f94:	603b      	str	r3, [r7, #0]
 8003f96:	4613      	mov	r3, r2
 8003f98:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003fa4:	b2db      	uxtb	r3, r3
 8003fa6:	2b20      	cmp	r3, #32
 8003fa8:	f040 8083 	bne.w	80040b2 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8003fac:	68bb      	ldr	r3, [r7, #8]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d002      	beq.n	8003fb8 <HAL_UART_Transmit+0x2e>
 8003fb2:	88fb      	ldrh	r3, [r7, #6]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d101      	bne.n	8003fbc <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8003fb8:	2301      	movs	r3, #1
 8003fba:	e07b      	b.n	80040b4 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003fc2:	2b01      	cmp	r3, #1
 8003fc4:	d101      	bne.n	8003fca <HAL_UART_Transmit+0x40>
 8003fc6:	2302      	movs	r3, #2
 8003fc8:	e074      	b.n	80040b4 <HAL_UART_Transmit+0x12a>
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	2201      	movs	r2, #1
 8003fce:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	2221      	movs	r2, #33	; 0x21
 8003fdc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8003fe0:	f7fd f926 	bl	8001230 <HAL_GetTick>
 8003fe4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	88fa      	ldrh	r2, [r7, #6]
 8003fea:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	88fa      	ldrh	r2, [r7, #6]
 8003ff0:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003ff2:	e042      	b.n	800407a <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003ff8:	b29b      	uxth	r3, r3
 8003ffa:	3b01      	subs	r3, #1
 8003ffc:	b29a      	uxth	r2, r3
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	689b      	ldr	r3, [r3, #8]
 8004006:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800400a:	d122      	bne.n	8004052 <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	9300      	str	r3, [sp, #0]
 8004010:	697b      	ldr	r3, [r7, #20]
 8004012:	2200      	movs	r2, #0
 8004014:	2180      	movs	r1, #128	; 0x80
 8004016:	68f8      	ldr	r0, [r7, #12]
 8004018:	f000 f850 	bl	80040bc <UART_WaitOnFlagUntilTimeout>
 800401c:	4603      	mov	r3, r0
 800401e:	2b00      	cmp	r3, #0
 8004020:	d001      	beq.n	8004026 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8004022:	2303      	movs	r3, #3
 8004024:	e046      	b.n	80040b4 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8004026:	68bb      	ldr	r3, [r7, #8]
 8004028:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800402a:	693b      	ldr	r3, [r7, #16]
 800402c:	881b      	ldrh	r3, [r3, #0]
 800402e:	461a      	mov	r2, r3
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004038:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	691b      	ldr	r3, [r3, #16]
 800403e:	2b00      	cmp	r3, #0
 8004040:	d103      	bne.n	800404a <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 8004042:	68bb      	ldr	r3, [r7, #8]
 8004044:	3302      	adds	r3, #2
 8004046:	60bb      	str	r3, [r7, #8]
 8004048:	e017      	b.n	800407a <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 800404a:	68bb      	ldr	r3, [r7, #8]
 800404c:	3301      	adds	r3, #1
 800404e:	60bb      	str	r3, [r7, #8]
 8004050:	e013      	b.n	800407a <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	9300      	str	r3, [sp, #0]
 8004056:	697b      	ldr	r3, [r7, #20]
 8004058:	2200      	movs	r2, #0
 800405a:	2180      	movs	r1, #128	; 0x80
 800405c:	68f8      	ldr	r0, [r7, #12]
 800405e:	f000 f82d 	bl	80040bc <UART_WaitOnFlagUntilTimeout>
 8004062:	4603      	mov	r3, r0
 8004064:	2b00      	cmp	r3, #0
 8004066:	d001      	beq.n	800406c <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8004068:	2303      	movs	r3, #3
 800406a:	e023      	b.n	80040b4 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800406c:	68bb      	ldr	r3, [r7, #8]
 800406e:	1c5a      	adds	r2, r3, #1
 8004070:	60ba      	str	r2, [r7, #8]
 8004072:	781a      	ldrb	r2, [r3, #0]
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800407e:	b29b      	uxth	r3, r3
 8004080:	2b00      	cmp	r3, #0
 8004082:	d1b7      	bne.n	8003ff4 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004084:	683b      	ldr	r3, [r7, #0]
 8004086:	9300      	str	r3, [sp, #0]
 8004088:	697b      	ldr	r3, [r7, #20]
 800408a:	2200      	movs	r2, #0
 800408c:	2140      	movs	r1, #64	; 0x40
 800408e:	68f8      	ldr	r0, [r7, #12]
 8004090:	f000 f814 	bl	80040bc <UART_WaitOnFlagUntilTimeout>
 8004094:	4603      	mov	r3, r0
 8004096:	2b00      	cmp	r3, #0
 8004098:	d001      	beq.n	800409e <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800409a:	2303      	movs	r3, #3
 800409c:	e00a      	b.n	80040b4 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	2220      	movs	r2, #32
 80040a2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	2200      	movs	r2, #0
 80040aa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 80040ae:	2300      	movs	r3, #0
 80040b0:	e000      	b.n	80040b4 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80040b2:	2302      	movs	r3, #2
  }
}
 80040b4:	4618      	mov	r0, r3
 80040b6:	3718      	adds	r7, #24
 80040b8:	46bd      	mov	sp, r7
 80040ba:	bd80      	pop	{r7, pc}

080040bc <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b084      	sub	sp, #16
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	60f8      	str	r0, [r7, #12]
 80040c4:	60b9      	str	r1, [r7, #8]
 80040c6:	603b      	str	r3, [r7, #0]
 80040c8:	4613      	mov	r3, r2
 80040ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80040cc:	e02c      	b.n	8004128 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040ce:	69bb      	ldr	r3, [r7, #24]
 80040d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040d4:	d028      	beq.n	8004128 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80040d6:	69bb      	ldr	r3, [r7, #24]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d007      	beq.n	80040ec <UART_WaitOnFlagUntilTimeout+0x30>
 80040dc:	f7fd f8a8 	bl	8001230 <HAL_GetTick>
 80040e0:	4602      	mov	r2, r0
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	1ad3      	subs	r3, r2, r3
 80040e6:	69ba      	ldr	r2, [r7, #24]
 80040e8:	429a      	cmp	r2, r3
 80040ea:	d21d      	bcs.n	8004128 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	68da      	ldr	r2, [r3, #12]
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80040fa:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	695a      	ldr	r2, [r3, #20]
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f022 0201 	bic.w	r2, r2, #1
 800410a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	2220      	movs	r2, #32
 8004110:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	2220      	movs	r2, #32
 8004118:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	2200      	movs	r2, #0
 8004120:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8004124:	2303      	movs	r3, #3
 8004126:	e00f      	b.n	8004148 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	681a      	ldr	r2, [r3, #0]
 800412e:	68bb      	ldr	r3, [r7, #8]
 8004130:	4013      	ands	r3, r2
 8004132:	68ba      	ldr	r2, [r7, #8]
 8004134:	429a      	cmp	r2, r3
 8004136:	bf0c      	ite	eq
 8004138:	2301      	moveq	r3, #1
 800413a:	2300      	movne	r3, #0
 800413c:	b2db      	uxtb	r3, r3
 800413e:	461a      	mov	r2, r3
 8004140:	79fb      	ldrb	r3, [r7, #7]
 8004142:	429a      	cmp	r2, r3
 8004144:	d0c3      	beq.n	80040ce <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004146:	2300      	movs	r3, #0
}
 8004148:	4618      	mov	r0, r3
 800414a:	3710      	adds	r7, #16
 800414c:	46bd      	mov	sp, r7
 800414e:	bd80      	pop	{r7, pc}

08004150 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004150:	b5b0      	push	{r4, r5, r7, lr}
 8004152:	b084      	sub	sp, #16
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	691b      	ldr	r3, [r3, #16]
 800415e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	68da      	ldr	r2, [r3, #12]
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	430a      	orrs	r2, r1
 800416c:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	689a      	ldr	r2, [r3, #8]
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	691b      	ldr	r3, [r3, #16]
 8004176:	431a      	orrs	r2, r3
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	695b      	ldr	r3, [r3, #20]
 800417c:	431a      	orrs	r2, r3
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	69db      	ldr	r3, [r3, #28]
 8004182:	4313      	orrs	r3, r2
 8004184:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	68db      	ldr	r3, [r3, #12]
 800418c:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8004190:	f023 030c 	bic.w	r3, r3, #12
 8004194:	687a      	ldr	r2, [r7, #4]
 8004196:	6812      	ldr	r2, [r2, #0]
 8004198:	68f9      	ldr	r1, [r7, #12]
 800419a:	430b      	orrs	r3, r1
 800419c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	695b      	ldr	r3, [r3, #20]
 80041a4:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	699a      	ldr	r2, [r3, #24]
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	430a      	orrs	r2, r1
 80041b2:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	69db      	ldr	r3, [r3, #28]
 80041b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80041bc:	f040 80e4 	bne.w	8004388 <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	4aab      	ldr	r2, [pc, #684]	; (8004474 <UART_SetConfig+0x324>)
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d004      	beq.n	80041d4 <UART_SetConfig+0x84>
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	4aaa      	ldr	r2, [pc, #680]	; (8004478 <UART_SetConfig+0x328>)
 80041d0:	4293      	cmp	r3, r2
 80041d2:	d16c      	bne.n	80042ae <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80041d4:	f7fe fae8 	bl	80027a8 <HAL_RCC_GetPCLK2Freq>
 80041d8:	4602      	mov	r2, r0
 80041da:	4613      	mov	r3, r2
 80041dc:	009b      	lsls	r3, r3, #2
 80041de:	4413      	add	r3, r2
 80041e0:	009a      	lsls	r2, r3, #2
 80041e2:	441a      	add	r2, r3
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	685b      	ldr	r3, [r3, #4]
 80041e8:	005b      	lsls	r3, r3, #1
 80041ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80041ee:	4aa3      	ldr	r2, [pc, #652]	; (800447c <UART_SetConfig+0x32c>)
 80041f0:	fba2 2303 	umull	r2, r3, r2, r3
 80041f4:	095b      	lsrs	r3, r3, #5
 80041f6:	011c      	lsls	r4, r3, #4
 80041f8:	f7fe fad6 	bl	80027a8 <HAL_RCC_GetPCLK2Freq>
 80041fc:	4602      	mov	r2, r0
 80041fe:	4613      	mov	r3, r2
 8004200:	009b      	lsls	r3, r3, #2
 8004202:	4413      	add	r3, r2
 8004204:	009a      	lsls	r2, r3, #2
 8004206:	441a      	add	r2, r3
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	685b      	ldr	r3, [r3, #4]
 800420c:	005b      	lsls	r3, r3, #1
 800420e:	fbb2 f5f3 	udiv	r5, r2, r3
 8004212:	f7fe fac9 	bl	80027a8 <HAL_RCC_GetPCLK2Freq>
 8004216:	4602      	mov	r2, r0
 8004218:	4613      	mov	r3, r2
 800421a:	009b      	lsls	r3, r3, #2
 800421c:	4413      	add	r3, r2
 800421e:	009a      	lsls	r2, r3, #2
 8004220:	441a      	add	r2, r3
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	685b      	ldr	r3, [r3, #4]
 8004226:	005b      	lsls	r3, r3, #1
 8004228:	fbb2 f3f3 	udiv	r3, r2, r3
 800422c:	4a93      	ldr	r2, [pc, #588]	; (800447c <UART_SetConfig+0x32c>)
 800422e:	fba2 2303 	umull	r2, r3, r2, r3
 8004232:	095b      	lsrs	r3, r3, #5
 8004234:	2264      	movs	r2, #100	; 0x64
 8004236:	fb02 f303 	mul.w	r3, r2, r3
 800423a:	1aeb      	subs	r3, r5, r3
 800423c:	00db      	lsls	r3, r3, #3
 800423e:	3332      	adds	r3, #50	; 0x32
 8004240:	4a8e      	ldr	r2, [pc, #568]	; (800447c <UART_SetConfig+0x32c>)
 8004242:	fba2 2303 	umull	r2, r3, r2, r3
 8004246:	095b      	lsrs	r3, r3, #5
 8004248:	005b      	lsls	r3, r3, #1
 800424a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800424e:	441c      	add	r4, r3
 8004250:	f7fe faaa 	bl	80027a8 <HAL_RCC_GetPCLK2Freq>
 8004254:	4602      	mov	r2, r0
 8004256:	4613      	mov	r3, r2
 8004258:	009b      	lsls	r3, r3, #2
 800425a:	4413      	add	r3, r2
 800425c:	009a      	lsls	r2, r3, #2
 800425e:	441a      	add	r2, r3
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	005b      	lsls	r3, r3, #1
 8004266:	fbb2 f5f3 	udiv	r5, r2, r3
 800426a:	f7fe fa9d 	bl	80027a8 <HAL_RCC_GetPCLK2Freq>
 800426e:	4602      	mov	r2, r0
 8004270:	4613      	mov	r3, r2
 8004272:	009b      	lsls	r3, r3, #2
 8004274:	4413      	add	r3, r2
 8004276:	009a      	lsls	r2, r3, #2
 8004278:	441a      	add	r2, r3
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	005b      	lsls	r3, r3, #1
 8004280:	fbb2 f3f3 	udiv	r3, r2, r3
 8004284:	4a7d      	ldr	r2, [pc, #500]	; (800447c <UART_SetConfig+0x32c>)
 8004286:	fba2 2303 	umull	r2, r3, r2, r3
 800428a:	095b      	lsrs	r3, r3, #5
 800428c:	2264      	movs	r2, #100	; 0x64
 800428e:	fb02 f303 	mul.w	r3, r2, r3
 8004292:	1aeb      	subs	r3, r5, r3
 8004294:	00db      	lsls	r3, r3, #3
 8004296:	3332      	adds	r3, #50	; 0x32
 8004298:	4a78      	ldr	r2, [pc, #480]	; (800447c <UART_SetConfig+0x32c>)
 800429a:	fba2 2303 	umull	r2, r3, r2, r3
 800429e:	095b      	lsrs	r3, r3, #5
 80042a0:	f003 0207 	and.w	r2, r3, #7
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	4422      	add	r2, r4
 80042aa:	609a      	str	r2, [r3, #8]
 80042ac:	e154      	b.n	8004558 <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80042ae:	f7fe fa67 	bl	8002780 <HAL_RCC_GetPCLK1Freq>
 80042b2:	4602      	mov	r2, r0
 80042b4:	4613      	mov	r3, r2
 80042b6:	009b      	lsls	r3, r3, #2
 80042b8:	4413      	add	r3, r2
 80042ba:	009a      	lsls	r2, r3, #2
 80042bc:	441a      	add	r2, r3
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	685b      	ldr	r3, [r3, #4]
 80042c2:	005b      	lsls	r3, r3, #1
 80042c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80042c8:	4a6c      	ldr	r2, [pc, #432]	; (800447c <UART_SetConfig+0x32c>)
 80042ca:	fba2 2303 	umull	r2, r3, r2, r3
 80042ce:	095b      	lsrs	r3, r3, #5
 80042d0:	011c      	lsls	r4, r3, #4
 80042d2:	f7fe fa55 	bl	8002780 <HAL_RCC_GetPCLK1Freq>
 80042d6:	4602      	mov	r2, r0
 80042d8:	4613      	mov	r3, r2
 80042da:	009b      	lsls	r3, r3, #2
 80042dc:	4413      	add	r3, r2
 80042de:	009a      	lsls	r2, r3, #2
 80042e0:	441a      	add	r2, r3
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	005b      	lsls	r3, r3, #1
 80042e8:	fbb2 f5f3 	udiv	r5, r2, r3
 80042ec:	f7fe fa48 	bl	8002780 <HAL_RCC_GetPCLK1Freq>
 80042f0:	4602      	mov	r2, r0
 80042f2:	4613      	mov	r3, r2
 80042f4:	009b      	lsls	r3, r3, #2
 80042f6:	4413      	add	r3, r2
 80042f8:	009a      	lsls	r2, r3, #2
 80042fa:	441a      	add	r2, r3
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	685b      	ldr	r3, [r3, #4]
 8004300:	005b      	lsls	r3, r3, #1
 8004302:	fbb2 f3f3 	udiv	r3, r2, r3
 8004306:	4a5d      	ldr	r2, [pc, #372]	; (800447c <UART_SetConfig+0x32c>)
 8004308:	fba2 2303 	umull	r2, r3, r2, r3
 800430c:	095b      	lsrs	r3, r3, #5
 800430e:	2264      	movs	r2, #100	; 0x64
 8004310:	fb02 f303 	mul.w	r3, r2, r3
 8004314:	1aeb      	subs	r3, r5, r3
 8004316:	00db      	lsls	r3, r3, #3
 8004318:	3332      	adds	r3, #50	; 0x32
 800431a:	4a58      	ldr	r2, [pc, #352]	; (800447c <UART_SetConfig+0x32c>)
 800431c:	fba2 2303 	umull	r2, r3, r2, r3
 8004320:	095b      	lsrs	r3, r3, #5
 8004322:	005b      	lsls	r3, r3, #1
 8004324:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004328:	441c      	add	r4, r3
 800432a:	f7fe fa29 	bl	8002780 <HAL_RCC_GetPCLK1Freq>
 800432e:	4602      	mov	r2, r0
 8004330:	4613      	mov	r3, r2
 8004332:	009b      	lsls	r3, r3, #2
 8004334:	4413      	add	r3, r2
 8004336:	009a      	lsls	r2, r3, #2
 8004338:	441a      	add	r2, r3
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	685b      	ldr	r3, [r3, #4]
 800433e:	005b      	lsls	r3, r3, #1
 8004340:	fbb2 f5f3 	udiv	r5, r2, r3
 8004344:	f7fe fa1c 	bl	8002780 <HAL_RCC_GetPCLK1Freq>
 8004348:	4602      	mov	r2, r0
 800434a:	4613      	mov	r3, r2
 800434c:	009b      	lsls	r3, r3, #2
 800434e:	4413      	add	r3, r2
 8004350:	009a      	lsls	r2, r3, #2
 8004352:	441a      	add	r2, r3
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	685b      	ldr	r3, [r3, #4]
 8004358:	005b      	lsls	r3, r3, #1
 800435a:	fbb2 f3f3 	udiv	r3, r2, r3
 800435e:	4a47      	ldr	r2, [pc, #284]	; (800447c <UART_SetConfig+0x32c>)
 8004360:	fba2 2303 	umull	r2, r3, r2, r3
 8004364:	095b      	lsrs	r3, r3, #5
 8004366:	2264      	movs	r2, #100	; 0x64
 8004368:	fb02 f303 	mul.w	r3, r2, r3
 800436c:	1aeb      	subs	r3, r5, r3
 800436e:	00db      	lsls	r3, r3, #3
 8004370:	3332      	adds	r3, #50	; 0x32
 8004372:	4a42      	ldr	r2, [pc, #264]	; (800447c <UART_SetConfig+0x32c>)
 8004374:	fba2 2303 	umull	r2, r3, r2, r3
 8004378:	095b      	lsrs	r3, r3, #5
 800437a:	f003 0207 	and.w	r2, r3, #7
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	4422      	add	r2, r4
 8004384:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8004386:	e0e7      	b.n	8004558 <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	4a39      	ldr	r2, [pc, #228]	; (8004474 <UART_SetConfig+0x324>)
 800438e:	4293      	cmp	r3, r2
 8004390:	d004      	beq.n	800439c <UART_SetConfig+0x24c>
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	4a38      	ldr	r2, [pc, #224]	; (8004478 <UART_SetConfig+0x328>)
 8004398:	4293      	cmp	r3, r2
 800439a:	d171      	bne.n	8004480 <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800439c:	f7fe fa04 	bl	80027a8 <HAL_RCC_GetPCLK2Freq>
 80043a0:	4602      	mov	r2, r0
 80043a2:	4613      	mov	r3, r2
 80043a4:	009b      	lsls	r3, r3, #2
 80043a6:	4413      	add	r3, r2
 80043a8:	009a      	lsls	r2, r3, #2
 80043aa:	441a      	add	r2, r3
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	685b      	ldr	r3, [r3, #4]
 80043b0:	009b      	lsls	r3, r3, #2
 80043b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80043b6:	4a31      	ldr	r2, [pc, #196]	; (800447c <UART_SetConfig+0x32c>)
 80043b8:	fba2 2303 	umull	r2, r3, r2, r3
 80043bc:	095b      	lsrs	r3, r3, #5
 80043be:	011c      	lsls	r4, r3, #4
 80043c0:	f7fe f9f2 	bl	80027a8 <HAL_RCC_GetPCLK2Freq>
 80043c4:	4602      	mov	r2, r0
 80043c6:	4613      	mov	r3, r2
 80043c8:	009b      	lsls	r3, r3, #2
 80043ca:	4413      	add	r3, r2
 80043cc:	009a      	lsls	r2, r3, #2
 80043ce:	441a      	add	r2, r3
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	009b      	lsls	r3, r3, #2
 80043d6:	fbb2 f5f3 	udiv	r5, r2, r3
 80043da:	f7fe f9e5 	bl	80027a8 <HAL_RCC_GetPCLK2Freq>
 80043de:	4602      	mov	r2, r0
 80043e0:	4613      	mov	r3, r2
 80043e2:	009b      	lsls	r3, r3, #2
 80043e4:	4413      	add	r3, r2
 80043e6:	009a      	lsls	r2, r3, #2
 80043e8:	441a      	add	r2, r3
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	685b      	ldr	r3, [r3, #4]
 80043ee:	009b      	lsls	r3, r3, #2
 80043f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80043f4:	4a21      	ldr	r2, [pc, #132]	; (800447c <UART_SetConfig+0x32c>)
 80043f6:	fba2 2303 	umull	r2, r3, r2, r3
 80043fa:	095b      	lsrs	r3, r3, #5
 80043fc:	2264      	movs	r2, #100	; 0x64
 80043fe:	fb02 f303 	mul.w	r3, r2, r3
 8004402:	1aeb      	subs	r3, r5, r3
 8004404:	011b      	lsls	r3, r3, #4
 8004406:	3332      	adds	r3, #50	; 0x32
 8004408:	4a1c      	ldr	r2, [pc, #112]	; (800447c <UART_SetConfig+0x32c>)
 800440a:	fba2 2303 	umull	r2, r3, r2, r3
 800440e:	095b      	lsrs	r3, r3, #5
 8004410:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004414:	441c      	add	r4, r3
 8004416:	f7fe f9c7 	bl	80027a8 <HAL_RCC_GetPCLK2Freq>
 800441a:	4602      	mov	r2, r0
 800441c:	4613      	mov	r3, r2
 800441e:	009b      	lsls	r3, r3, #2
 8004420:	4413      	add	r3, r2
 8004422:	009a      	lsls	r2, r3, #2
 8004424:	441a      	add	r2, r3
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	685b      	ldr	r3, [r3, #4]
 800442a:	009b      	lsls	r3, r3, #2
 800442c:	fbb2 f5f3 	udiv	r5, r2, r3
 8004430:	f7fe f9ba 	bl	80027a8 <HAL_RCC_GetPCLK2Freq>
 8004434:	4602      	mov	r2, r0
 8004436:	4613      	mov	r3, r2
 8004438:	009b      	lsls	r3, r3, #2
 800443a:	4413      	add	r3, r2
 800443c:	009a      	lsls	r2, r3, #2
 800443e:	441a      	add	r2, r3
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	685b      	ldr	r3, [r3, #4]
 8004444:	009b      	lsls	r3, r3, #2
 8004446:	fbb2 f3f3 	udiv	r3, r2, r3
 800444a:	4a0c      	ldr	r2, [pc, #48]	; (800447c <UART_SetConfig+0x32c>)
 800444c:	fba2 2303 	umull	r2, r3, r2, r3
 8004450:	095b      	lsrs	r3, r3, #5
 8004452:	2264      	movs	r2, #100	; 0x64
 8004454:	fb02 f303 	mul.w	r3, r2, r3
 8004458:	1aeb      	subs	r3, r5, r3
 800445a:	011b      	lsls	r3, r3, #4
 800445c:	3332      	adds	r3, #50	; 0x32
 800445e:	4a07      	ldr	r2, [pc, #28]	; (800447c <UART_SetConfig+0x32c>)
 8004460:	fba2 2303 	umull	r2, r3, r2, r3
 8004464:	095b      	lsrs	r3, r3, #5
 8004466:	f003 020f 	and.w	r2, r3, #15
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	4422      	add	r2, r4
 8004470:	609a      	str	r2, [r3, #8]
 8004472:	e071      	b.n	8004558 <UART_SetConfig+0x408>
 8004474:	40011000 	.word	0x40011000
 8004478:	40011400 	.word	0x40011400
 800447c:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8004480:	f7fe f97e 	bl	8002780 <HAL_RCC_GetPCLK1Freq>
 8004484:	4602      	mov	r2, r0
 8004486:	4613      	mov	r3, r2
 8004488:	009b      	lsls	r3, r3, #2
 800448a:	4413      	add	r3, r2
 800448c:	009a      	lsls	r2, r3, #2
 800448e:	441a      	add	r2, r3
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	685b      	ldr	r3, [r3, #4]
 8004494:	009b      	lsls	r3, r3, #2
 8004496:	fbb2 f3f3 	udiv	r3, r2, r3
 800449a:	4a31      	ldr	r2, [pc, #196]	; (8004560 <UART_SetConfig+0x410>)
 800449c:	fba2 2303 	umull	r2, r3, r2, r3
 80044a0:	095b      	lsrs	r3, r3, #5
 80044a2:	011c      	lsls	r4, r3, #4
 80044a4:	f7fe f96c 	bl	8002780 <HAL_RCC_GetPCLK1Freq>
 80044a8:	4602      	mov	r2, r0
 80044aa:	4613      	mov	r3, r2
 80044ac:	009b      	lsls	r3, r3, #2
 80044ae:	4413      	add	r3, r2
 80044b0:	009a      	lsls	r2, r3, #2
 80044b2:	441a      	add	r2, r3
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	009b      	lsls	r3, r3, #2
 80044ba:	fbb2 f5f3 	udiv	r5, r2, r3
 80044be:	f7fe f95f 	bl	8002780 <HAL_RCC_GetPCLK1Freq>
 80044c2:	4602      	mov	r2, r0
 80044c4:	4613      	mov	r3, r2
 80044c6:	009b      	lsls	r3, r3, #2
 80044c8:	4413      	add	r3, r2
 80044ca:	009a      	lsls	r2, r3, #2
 80044cc:	441a      	add	r2, r3
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	685b      	ldr	r3, [r3, #4]
 80044d2:	009b      	lsls	r3, r3, #2
 80044d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80044d8:	4a21      	ldr	r2, [pc, #132]	; (8004560 <UART_SetConfig+0x410>)
 80044da:	fba2 2303 	umull	r2, r3, r2, r3
 80044de:	095b      	lsrs	r3, r3, #5
 80044e0:	2264      	movs	r2, #100	; 0x64
 80044e2:	fb02 f303 	mul.w	r3, r2, r3
 80044e6:	1aeb      	subs	r3, r5, r3
 80044e8:	011b      	lsls	r3, r3, #4
 80044ea:	3332      	adds	r3, #50	; 0x32
 80044ec:	4a1c      	ldr	r2, [pc, #112]	; (8004560 <UART_SetConfig+0x410>)
 80044ee:	fba2 2303 	umull	r2, r3, r2, r3
 80044f2:	095b      	lsrs	r3, r3, #5
 80044f4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80044f8:	441c      	add	r4, r3
 80044fa:	f7fe f941 	bl	8002780 <HAL_RCC_GetPCLK1Freq>
 80044fe:	4602      	mov	r2, r0
 8004500:	4613      	mov	r3, r2
 8004502:	009b      	lsls	r3, r3, #2
 8004504:	4413      	add	r3, r2
 8004506:	009a      	lsls	r2, r3, #2
 8004508:	441a      	add	r2, r3
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	685b      	ldr	r3, [r3, #4]
 800450e:	009b      	lsls	r3, r3, #2
 8004510:	fbb2 f5f3 	udiv	r5, r2, r3
 8004514:	f7fe f934 	bl	8002780 <HAL_RCC_GetPCLK1Freq>
 8004518:	4602      	mov	r2, r0
 800451a:	4613      	mov	r3, r2
 800451c:	009b      	lsls	r3, r3, #2
 800451e:	4413      	add	r3, r2
 8004520:	009a      	lsls	r2, r3, #2
 8004522:	441a      	add	r2, r3
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	685b      	ldr	r3, [r3, #4]
 8004528:	009b      	lsls	r3, r3, #2
 800452a:	fbb2 f3f3 	udiv	r3, r2, r3
 800452e:	4a0c      	ldr	r2, [pc, #48]	; (8004560 <UART_SetConfig+0x410>)
 8004530:	fba2 2303 	umull	r2, r3, r2, r3
 8004534:	095b      	lsrs	r3, r3, #5
 8004536:	2264      	movs	r2, #100	; 0x64
 8004538:	fb02 f303 	mul.w	r3, r2, r3
 800453c:	1aeb      	subs	r3, r5, r3
 800453e:	011b      	lsls	r3, r3, #4
 8004540:	3332      	adds	r3, #50	; 0x32
 8004542:	4a07      	ldr	r2, [pc, #28]	; (8004560 <UART_SetConfig+0x410>)
 8004544:	fba2 2303 	umull	r2, r3, r2, r3
 8004548:	095b      	lsrs	r3, r3, #5
 800454a:	f003 020f 	and.w	r2, r3, #15
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	4422      	add	r2, r4
 8004554:	609a      	str	r2, [r3, #8]
}
 8004556:	e7ff      	b.n	8004558 <UART_SetConfig+0x408>
 8004558:	bf00      	nop
 800455a:	3710      	adds	r7, #16
 800455c:	46bd      	mov	sp, r7
 800455e:	bdb0      	pop	{r4, r5, r7, pc}
 8004560:	51eb851f 	.word	0x51eb851f

08004564 <WaitMs>:
#include "Mouse/global.h"
#include "tim.h"

void WaitMs(unsigned int ms)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b082      	sub	sp, #8
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
	HAL_Delay(ms);
 800456c:	6878      	ldr	r0, [r7, #4]
 800456e:	f7fc fe6b 	bl	8001248 <HAL_Delay>
}
 8004572:	bf00      	nop
 8004574:	3708      	adds	r7, #8
 8004576:	46bd      	mov	sp, r7
 8004578:	bd80      	pop	{r7, pc}
	...

0800457c <ModeSelect>:

void ModeSelect(uint8_t *mode)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b086      	sub	sp, #24
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
	uint16_t encR,encL;
	uint16_t nowR = 0;
 8004584:	2300      	movs	r3, #0
 8004586:	82fb      	strh	r3, [r7, #22]
	uint16_t nowL = 0;
 8004588:	2300      	movs	r3, #0
 800458a:	82bb      	strh	r3, [r7, #20]
	uint16_t preR;

	*mode = 0x00;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2200      	movs	r2, #0
 8004590:	701a      	strb	r2, [r3, #0]
	TIM3->CNT = 0;
 8004592:	4b36      	ldr	r3, [pc, #216]	; (800466c <ModeSelect+0xf0>)
 8004594:	2200      	movs	r2, #0
 8004596:	625a      	str	r2, [r3, #36]	; 0x24
	TIM4->CNT = 0;
 8004598:	4b35      	ldr	r3, [pc, #212]	; (8004670 <ModeSelect+0xf4>)
 800459a:	2200      	movs	r2, #0
 800459c:	625a      	str	r2, [r3, #36]	; 0x24

	//====Show Mode====
	printf(" mode: 0\r");
 800459e:	4835      	ldr	r0, [pc, #212]	; (8004674 <ModeSelect+0xf8>)
 80045a0:	f005 fa10 	bl	80099c4 <iprintf>

	HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);
 80045a4:	213c      	movs	r1, #60	; 0x3c
 80045a6:	4834      	ldr	r0, [pc, #208]	; (8004678 <ModeSelect+0xfc>)
 80045a8:	f7fe fdbc 	bl	8003124 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim4,TIM_CHANNEL_ALL);
 80045ac:	213c      	movs	r1, #60	; 0x3c
 80045ae:	4833      	ldr	r0, [pc, #204]	; (800467c <ModeSelect+0x100>)
 80045b0:	f7fe fdb8 	bl	8003124 <HAL_TIM_Encoder_Start>

	//====Mode Select do====
	do{
		preR = nowR;
 80045b4:	8afb      	ldrh	r3, [r7, #22]
 80045b6:	827b      	strh	r3, [r7, #18]

		encL = TIM3->CNT;
 80045b8:	4b2c      	ldr	r3, [pc, #176]	; (800466c <ModeSelect+0xf0>)
 80045ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045bc:	823b      	strh	r3, [r7, #16]
		encR = TIM4->CNT;
 80045be:	4b2c      	ldr	r3, [pc, #176]	; (8004670 <ModeSelect+0xf4>)
 80045c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045c2:	81fb      	strh	r3, [r7, #14]

		nowR = (uint16_t)(encR / 4300);
 80045c4:	89fb      	ldrh	r3, [r7, #14]
 80045c6:	4a2e      	ldr	r2, [pc, #184]	; (8004680 <ModeSelect+0x104>)
 80045c8:	fba2 2303 	umull	r2, r3, r2, r3
 80045cc:	0b1b      	lsrs	r3, r3, #12
 80045ce:	82fb      	strh	r3, [r7, #22]
		nowL = (uint16_t)(encL / 30000);
 80045d0:	8a3b      	ldrh	r3, [r7, #16]
 80045d2:	4a2c      	ldr	r2, [pc, #176]	; (8004684 <ModeSelect+0x108>)
 80045d4:	fba2 2303 	umull	r2, r3, r2, r3
 80045d8:	0b5b      	lsrs	r3, r3, #13
 80045da:	82bb      	strh	r3, [r7, #20]

		//WaitMs(50);
		 *mode = nowR;
 80045dc:	8afb      	ldrh	r3, [r7, #22]
 80045de:	b2da      	uxtb	r2, r3
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	701a      	strb	r2, [r3, #0]
		//LED
		LedDisplay(mode);
 80045e4:	6878      	ldr	r0, [r7, #4]
 80045e6:	f000 f9fd 	bl	80049e4 <LedDisplay>
		if(nowR - preR != 0){
 80045ea:	8afa      	ldrh	r2, [r7, #22]
 80045ec:	8a7b      	ldrh	r3, [r7, #18]
 80045ee:	429a      	cmp	r2, r3
 80045f0:	d012      	beq.n	8004618 <ModeSelect+0x9c>
			printf(" mode:%2d\r\n", *mode);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	781b      	ldrb	r3, [r3, #0]
 80045f6:	4619      	mov	r1, r3
 80045f8:	4823      	ldr	r0, [pc, #140]	; (8004688 <ModeSelect+0x10c>)
 80045fa:	f005 f9e3 	bl	80099c4 <iprintf>
			Melody(c6 + (60 * *mode),100);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	781b      	ldrb	r3, [r3, #0]
 8004602:	461a      	mov	r2, r3
 8004604:	4613      	mov	r3, r2
 8004606:	011b      	lsls	r3, r3, #4
 8004608:	1a9b      	subs	r3, r3, r2
 800460a:	009b      	lsls	r3, r3, #2
 800460c:	f203 4316 	addw	r3, r3, #1046	; 0x416
 8004610:	2164      	movs	r1, #100	; 0x64
 8004612:	4618      	mov	r0, r3
 8004614:	f000 f8c2 	bl	800479c <Melody>
		}
	}while(nowL != 1);
 8004618:	8abb      	ldrh	r3, [r7, #20]
 800461a:	2b01      	cmp	r3, #1
 800461c:	d1ca      	bne.n	80045b4 <ModeSelect+0x38>

	printf("Finish :  This is mode %2d\r\n", *mode);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	781b      	ldrb	r3, [r3, #0]
 8004622:	4619      	mov	r1, r3
 8004624:	4819      	ldr	r0, [pc, #100]	; (800468c <ModeSelect+0x110>)
 8004626:	f005 f9cd 	bl	80099c4 <iprintf>
	Melody(c6 + + (60 * *mode),500);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	781b      	ldrb	r3, [r3, #0]
 800462e:	461a      	mov	r2, r3
 8004630:	4613      	mov	r3, r2
 8004632:	011b      	lsls	r3, r3, #4
 8004634:	1a9b      	subs	r3, r3, r2
 8004636:	009b      	lsls	r3, r3, #2
 8004638:	f203 4316 	addw	r3, r3, #1046	; 0x416
 800463c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8004640:	4618      	mov	r0, r3
 8004642:	f000 f8ab 	bl	800479c <Melody>

	HAL_TIM_Encoder_Stop(&htim3,TIM_CHANNEL_ALL);
 8004646:	213c      	movs	r1, #60	; 0x3c
 8004648:	480b      	ldr	r0, [pc, #44]	; (8004678 <ModeSelect+0xfc>)
 800464a:	f7fe fda2 	bl	8003192 <HAL_TIM_Encoder_Stop>
	HAL_TIM_Encoder_Stop(&htim4,TIM_CHANNEL_ALL);
 800464e:	213c      	movs	r1, #60	; 0x3c
 8004650:	480a      	ldr	r0, [pc, #40]	; (800467c <ModeSelect+0x100>)
 8004652:	f7fe fd9e 	bl	8003192 <HAL_TIM_Encoder_Stop>

	TIM3->CNT = 0;
 8004656:	4b05      	ldr	r3, [pc, #20]	; (800466c <ModeSelect+0xf0>)
 8004658:	2200      	movs	r2, #0
 800465a:	625a      	str	r2, [r3, #36]	; 0x24
	TIM4->CNT = 0;
 800465c:	4b04      	ldr	r3, [pc, #16]	; (8004670 <ModeSelect+0xf4>)
 800465e:	2200      	movs	r2, #0
 8004660:	625a      	str	r2, [r3, #36]	; 0x24

}
 8004662:	bf00      	nop
 8004664:	3718      	adds	r7, #24
 8004666:	46bd      	mov	sp, r7
 8004668:	bd80      	pop	{r7, pc}
 800466a:	bf00      	nop
 800466c:	40000400 	.word	0x40000400
 8004670:	40000800 	.word	0x40000800
 8004674:	0800b9a8 	.word	0x0800b9a8
 8004678:	200101c0 	.word	0x200101c0
 800467c:	20010180 	.word	0x20010180
 8004680:	f3dad9a9 	.word	0xf3dad9a9
 8004684:	45e7b273 	.word	0x45e7b273
 8004688:	0800b9b4 	.word	0x0800b9b4
 800468c:	0800b9c0 	.word	0x0800b9c0

08004690 <MelodySummer>:

void MelodySummer(void)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	af00      	add	r7, sp, #0
	Melody(g6,100);
 8004694:	2164      	movs	r1, #100	; 0x64
 8004696:	f44f 60c4 	mov.w	r0, #1568	; 0x620
 800469a:	f000 f87f 	bl	800479c <Melody>
	Melody(c7,100);
 800469e:	2164      	movs	r1, #100	; 0x64
 80046a0:	f640 002d 	movw	r0, #2093	; 0x82d
 80046a4:	f000 f87a 	bl	800479c <Melody>
	Melody(d7,100);
 80046a8:	2164      	movs	r1, #100	; 0x64
 80046aa:	f640 102d 	movw	r0, #2349	; 0x92d
 80046ae:	f000 f875 	bl	800479c <Melody>
	Melody(e7,100);
 80046b2:	2164      	movs	r1, #100	; 0x64
 80046b4:	f640 204d 	movw	r0, #2637	; 0xa4d
 80046b8:	f000 f870 	bl	800479c <Melody>
	Melody(d7,100);
 80046bc:	2164      	movs	r1, #100	; 0x64
 80046be:	f640 102d 	movw	r0, #2349	; 0x92d
 80046c2:	f000 f86b 	bl	800479c <Melody>
	WaitMs(50);
 80046c6:	2032      	movs	r0, #50	; 0x32
 80046c8:	f7ff ff4c 	bl	8004564 <WaitMs>
	Melody(c7,50);
 80046cc:	2132      	movs	r1, #50	; 0x32
 80046ce:	f640 002d 	movw	r0, #2093	; 0x82d
 80046d2:	f000 f863 	bl	800479c <Melody>
	WaitMs(50);
 80046d6:	2032      	movs	r0, #50	; 0x32
 80046d8:	f7ff ff44 	bl	8004564 <WaitMs>
	Melody(c7,200);
 80046dc:	21c8      	movs	r1, #200	; 0xc8
 80046de:	f640 002d 	movw	r0, #2093	; 0x82d
 80046e2:	f000 f85b 	bl	800479c <Melody>
}
 80046e6:	bf00      	nop
 80046e8:	bd80      	pop	{r7, pc}

080046ea <MelodyMrLawrence>:

void MelodyMrLawrence()
{
 80046ea:	b580      	push	{r7, lr}
 80046ec:	af00      	add	r7, sp, #0
	Melody(d7,100);
 80046ee:	2164      	movs	r1, #100	; 0x64
 80046f0:	f640 102d 	movw	r0, #2349	; 0x92d
 80046f4:	f000 f852 	bl	800479c <Melody>
	Melody(e7,100);
 80046f8:	2164      	movs	r1, #100	; 0x64
 80046fa:	f640 204d 	movw	r0, #2637	; 0xa4d
 80046fe:	f000 f84d 	bl	800479c <Melody>
	Melody(d7,100);
 8004702:	2164      	movs	r1, #100	; 0x64
 8004704:	f640 102d 	movw	r0, #2349	; 0x92d
 8004708:	f000 f848 	bl	800479c <Melody>
	Melody(a6,100);
 800470c:	2164      	movs	r1, #100	; 0x64
 800470e:	f44f 60dc 	mov.w	r0, #1760	; 0x6e0
 8004712:	f000 f843 	bl	800479c <Melody>
	Melody(d7,100);
 8004716:	2164      	movs	r1, #100	; 0x64
 8004718:	f640 102d 	movw	r0, #2349	; 0x92d
 800471c:	f000 f83e 	bl	800479c <Melody>

	WaitMs(400);
 8004720:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8004724:	f7ff ff1e 	bl	8004564 <WaitMs>

	Melody(d7,100);
 8004728:	2164      	movs	r1, #100	; 0x64
 800472a:	f640 102d 	movw	r0, #2349	; 0x92d
 800472e:	f000 f835 	bl	800479c <Melody>
	Melody(e7,100);
 8004732:	2164      	movs	r1, #100	; 0x64
 8004734:	f640 204d 	movw	r0, #2637	; 0xa4d
 8004738:	f000 f830 	bl	800479c <Melody>
	Melody(d7,100);
 800473c:	2164      	movs	r1, #100	; 0x64
 800473e:	f640 102d 	movw	r0, #2349	; 0x92d
 8004742:	f000 f82b 	bl	800479c <Melody>
	Melody(e6,100);
 8004746:	2164      	movs	r1, #100	; 0x64
 8004748:	f240 5026 	movw	r0, #1318	; 0x526
 800474c:	f000 f826 	bl	800479c <Melody>
	Melody(g7,100);
 8004750:	2164      	movs	r1, #100	; 0x64
 8004752:	f44f 6044 	mov.w	r0, #3136	; 0xc40
 8004756:	f000 f821 	bl	800479c <Melody>
	Melody(e6,100);
 800475a:	2164      	movs	r1, #100	; 0x64
 800475c:	f240 5026 	movw	r0, #1318	; 0x526
 8004760:	f000 f81c 	bl	800479c <Melody>
	Melody(d7,100);
 8004764:	2164      	movs	r1, #100	; 0x64
 8004766:	f640 102d 	movw	r0, #2349	; 0x92d
 800476a:	f000 f817 	bl	800479c <Melody>
	Melody(e7,100);
 800476e:	2164      	movs	r1, #100	; 0x64
 8004770:	f640 204d 	movw	r0, #2637	; 0xa4d
 8004774:	f000 f812 	bl	800479c <Melody>
	Melody(d7,100);
 8004778:	2164      	movs	r1, #100	; 0x64
 800477a:	f640 102d 	movw	r0, #2349	; 0x92d
 800477e:	f000 f80d 	bl	800479c <Melody>
	Melody(c7,100);
 8004782:	2164      	movs	r1, #100	; 0x64
 8004784:	f640 002d 	movw	r0, #2093	; 0x82d
 8004788:	f000 f808 	bl	800479c <Melody>
	Melody(a6,100);
 800478c:	2164      	movs	r1, #100	; 0x64
 800478e:	f44f 60dc 	mov.w	r0, #1760	; 0x6e0
 8004792:	f000 f803 	bl	800479c <Melody>

}
 8004796:	bf00      	nop
 8004798:	bd80      	pop	{r7, pc}
	...

0800479c <Melody>:

void Melody(uint32_t hz, uint32_t ms)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b08a      	sub	sp, #40	; 0x28
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
 80047a4:	6039      	str	r1, [r7, #0]
	TIM_OC_InitTypeDef sConfigOC;
//TIM8 Setting
	htim8.Instance = TIM8;
 80047a6:	4b28      	ldr	r3, [pc, #160]	; (8004848 <Melody+0xac>)
 80047a8:	4a28      	ldr	r2, [pc, #160]	; (800484c <Melody+0xb0>)
 80047aa:	601a      	str	r2, [r3, #0]
	htim8.Init.Prescaler = 840-1;
 80047ac:	4b26      	ldr	r3, [pc, #152]	; (8004848 <Melody+0xac>)
 80047ae:	f240 3247 	movw	r2, #839	; 0x347
 80047b2:	605a      	str	r2, [r3, #4]
	htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80047b4:	4b24      	ldr	r3, [pc, #144]	; (8004848 <Melody+0xac>)
 80047b6:	2200      	movs	r2, #0
 80047b8:	609a      	str	r2, [r3, #8]
	htim8.Init.Period = 100000 / hz;
 80047ba:	4a25      	ldr	r2, [pc, #148]	; (8004850 <Melody+0xb4>)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	fbb2 f3f3 	udiv	r3, r2, r3
 80047c2:	4a21      	ldr	r2, [pc, #132]	; (8004848 <Melody+0xac>)
 80047c4:	60d3      	str	r3, [r2, #12]
	htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80047c6:	4b20      	ldr	r3, [pc, #128]	; (8004848 <Melody+0xac>)
 80047c8:	2200      	movs	r2, #0
 80047ca:	611a      	str	r2, [r3, #16]
	htim8.Init.RepetitionCounter = 0;
 80047cc:	4b1e      	ldr	r3, [pc, #120]	; (8004848 <Melody+0xac>)
 80047ce:	2200      	movs	r2, #0
 80047d0:	615a      	str	r2, [r3, #20]
	htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80047d2:	4b1d      	ldr	r3, [pc, #116]	; (8004848 <Melody+0xac>)
 80047d4:	2200      	movs	r2, #0
 80047d6:	619a      	str	r2, [r3, #24]
//Config Setting
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80047d8:	2360      	movs	r3, #96	; 0x60
 80047da:	60fb      	str	r3, [r7, #12]
	sConfigOC.Pulse =  95000 / hz ;
 80047dc:	4a1d      	ldr	r2, [pc, #116]	; (8004854 <Melody+0xb8>)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80047e4:	613b      	str	r3, [r7, #16]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80047e6:	2300      	movs	r3, #0
 80047e8:	617b      	str	r3, [r7, #20]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80047ea:	2300      	movs	r3, #0
 80047ec:	61fb      	str	r3, [r7, #28]
//TIM8 OUTPUT
	if(HAL_TIM_PWM_Init(&htim8) != HAL_OK){
 80047ee:	4816      	ldr	r0, [pc, #88]	; (8004848 <Melody+0xac>)
 80047f0:	f7fe fb45 	bl	8002e7e <HAL_TIM_PWM_Init>
 80047f4:	4603      	mov	r3, r0
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d001      	beq.n	80047fe <Melody+0x62>
		Error_Handler();
 80047fa:	f003 fd0d 	bl	8008218 <Error_Handler>
	}
	if(HAL_TIM_PWM_ConfigChannel(&htim8,&sConfigOC,TIM_CHANNEL_4) != HAL_OK){
 80047fe:	f107 030c 	add.w	r3, r7, #12
 8004802:	220c      	movs	r2, #12
 8004804:	4619      	mov	r1, r3
 8004806:	4810      	ldr	r0, [pc, #64]	; (8004848 <Melody+0xac>)
 8004808:	f7fe fe12 	bl	8003430 <HAL_TIM_PWM_ConfigChannel>
 800480c:	4603      	mov	r3, r0
 800480e:	2b00      	cmp	r3, #0
 8004810:	d001      	beq.n	8004816 <Melody+0x7a>
		Error_Handler();
 8004812:	f003 fd01 	bl	8008218 <Error_Handler>
	}
	if(HAL_TIM_PWM_Start(&htim8,TIM_CHANNEL_4) != HAL_OK){
 8004816:	210c      	movs	r1, #12
 8004818:	480b      	ldr	r0, [pc, #44]	; (8004848 <Melody+0xac>)
 800481a:	f7fe fb5b 	bl	8002ed4 <HAL_TIM_PWM_Start>
 800481e:	4603      	mov	r3, r0
 8004820:	2b00      	cmp	r3, #0
 8004822:	d001      	beq.n	8004828 <Melody+0x8c>
		Error_Handler();
 8004824:	f003 fcf8 	bl	8008218 <Error_Handler>
	}
	WaitMs(ms);
 8004828:	6838      	ldr	r0, [r7, #0]
 800482a:	f7ff fe9b 	bl	8004564 <WaitMs>

	if(HAL_TIM_PWM_Stop(&htim8,TIM_CHANNEL_4) != HAL_OK){
 800482e:	210c      	movs	r1, #12
 8004830:	4805      	ldr	r0, [pc, #20]	; (8004848 <Melody+0xac>)
 8004832:	f7fe fb8d 	bl	8002f50 <HAL_TIM_PWM_Stop>
 8004836:	4603      	mov	r3, r0
 8004838:	2b00      	cmp	r3, #0
 800483a:	d001      	beq.n	8004840 <Melody+0xa4>
		Error_Handler();
 800483c:	f003 fcec 	bl	8008218 <Error_Handler>
	}
}
 8004840:	bf00      	nop
 8004842:	3728      	adds	r7, #40	; 0x28
 8004844:	46bd      	mov	sp, r7
 8004846:	bd80      	pop	{r7, pc}
 8004848:	20010140 	.word	0x20010140
 800484c:	40010400 	.word	0x40010400
 8004850:	000186a0 	.word	0x000186a0
 8004854:	00017318 	.word	0x00017318

08004858 <StartWaiting>:

void StartWaiting(void)
{
 8004858:	b580      	push	{r7, lr}
 800485a:	af00      	add	r7, sp, #0
	MF.FLAG.VCTRL = 0;
 800485c:	4a1d      	ldr	r2, [pc, #116]	; (80048d4 <StartWaiting+0x7c>)
 800485e:	7853      	ldrb	r3, [r2, #1]
 8004860:	f36f 0300 	bfc	r3, #0, #1
 8004864:	7053      	strb	r3, [r2, #1]
	MF.FLAG.WCTRL = 0;
 8004866:	4a1b      	ldr	r2, [pc, #108]	; (80048d4 <StartWaiting+0x7c>)
 8004868:	7853      	ldrb	r3, [r2, #1]
 800486a:	f36f 0341 	bfc	r3, #1, #1
 800486e:	7053      	strb	r3, [r2, #1]

	__HAL_TIM_CLEAR_FLAG(&htim6, TIM_FLAG_UPDATE);
 8004870:	4b19      	ldr	r3, [pc, #100]	; (80048d8 <StartWaiting+0x80>)
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f06f 0201 	mvn.w	r2, #1
 8004878:	611a      	str	r2, [r3, #16]
	__HAL_TIM_ENABLE_IT(&htim6, TIM_IT_UPDATE);
 800487a:	4b17      	ldr	r3, [pc, #92]	; (80048d8 <StartWaiting+0x80>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	68da      	ldr	r2, [r3, #12]
 8004880:	4b15      	ldr	r3, [pc, #84]	; (80048d8 <StartWaiting+0x80>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f042 0201 	orr.w	r2, r2, #1
 8004888:	60da      	str	r2, [r3, #12]
	HAL_TIM_Base_Start(&htim6);
 800488a:	4813      	ldr	r0, [pc, #76]	; (80048d8 <StartWaiting+0x80>)
 800488c:	f7fe fa7d 	bl	8002d8a <HAL_TIM_Base_Start>

	printf("Ready???\r\n");
 8004890:	4812      	ldr	r0, [pc, #72]	; (80048dc <StartWaiting+0x84>)
 8004892:	f005 f90b 	bl	8009aac <puts>

	while(1){
		if(wall_ff.val > WALL_START){
 8004896:	4b12      	ldr	r3, [pc, #72]	; (80048e0 <StartWaiting+0x88>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800489e:	d9fa      	bls.n	8004896 <StartWaiting+0x3e>
			Melody(e6,300);
 80048a0:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80048a4:	f240 5026 	movw	r0, #1318	; 0x526
 80048a8:	f7ff ff78 	bl	800479c <Melody>
			Melody(f6,300);
 80048ac:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80048b0:	f240 5075 	movw	r0, #1397	; 0x575
 80048b4:	f7ff ff72 	bl	800479c <Melody>
			Melody(g6,300);
 80048b8:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80048bc:	f44f 60c4 	mov.w	r0, #1568	; 0x620
 80048c0:	f7ff ff6c 	bl	800479c <Melody>
			WaitMs(1000);
 80048c4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80048c8:	f7ff fe4c 	bl	8004564 <WaitMs>
			break;
 80048cc:	bf00      	nop
		}
	}
}
 80048ce:	bf00      	nop
 80048d0:	bd80      	pop	{r7, pc}
 80048d2:	bf00      	nop
 80048d4:	200100d8 	.word	0x200100d8
 80048d8:	20010240 	.word	0x20010240
 80048dc:	0800b9e0 	.word	0x0800b9e0
 80048e0:	2000c22c 	.word	0x2000c22c

080048e4 <FirstAction>:

void FirstAction(void)
{
 80048e4:	b580      	push	{r7, lr}
 80048e6:	af00      	add	r7, sp, #0
	DisableMotor();
 80048e8:	f000 ff10 	bl	800570c <DisableMotor>
	StartTimer();
 80048ec:	f002 fe90 	bl	8007610 <StartTimer>

	MF.FLAG.CTRL = 0;
 80048f0:	4a09      	ldr	r2, [pc, #36]	; (8004918 <FirstAction+0x34>)
 80048f2:	7813      	ldrb	r3, [r2, #0]
 80048f4:	f36f 03c3 	bfc	r3, #3, #1
 80048f8:	7013      	strb	r3, [r2, #0]
	GetControlBaseValue();
 80048fa:	f003 f8d1 	bl	8007aa0 <GetControlBaseValue>
	AutoCalibration(0.50,0.50);
 80048fe:	eef6 0a00 	vmov.f32	s1, #96	; 0x3f000000  0.5
 8004902:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8004906:	f000 f851 	bl	80049ac <AutoCalibration>

	SetMotionDirection(FORWARD);
 800490a:	2000      	movs	r0, #0
 800490c:	f000 fe9a 	bl	8005644 <SetMotionDirection>
	DisableMotor();
 8004910:	f000 fefc 	bl	800570c <DisableMotor>

}
 8004914:	bf00      	nop
 8004916:	bd80      	pop	{r7, pc}
 8004918:	200100d8 	.word	0x200100d8

0800491c <SetParams>:

void SetParams(params *instance)
{
 800491c:	b480      	push	{r7}
 800491e:	b083      	sub	sp, #12
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
	params_now.vel_max = instance->vel_max;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	4a09      	ldr	r2, [pc, #36]	; (8004950 <SetParams+0x34>)
 800492a:	6013      	str	r3, [r2, #0]
	params_now.accel = instance->accel;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	685b      	ldr	r3, [r3, #4]
 8004930:	4a07      	ldr	r2, [pc, #28]	; (8004950 <SetParams+0x34>)
 8004932:	6053      	str	r3, [r2, #4]
	params_now.omega_max = instance->omega_max;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	689b      	ldr	r3, [r3, #8]
 8004938:	4a05      	ldr	r2, [pc, #20]	; (8004950 <SetParams+0x34>)
 800493a:	6093      	str	r3, [r2, #8]
	params_now.omega_accel = instance->omega_accel;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	68db      	ldr	r3, [r3, #12]
 8004940:	4a03      	ldr	r2, [pc, #12]	; (8004950 <SetParams+0x34>)
 8004942:	60d3      	str	r3, [r2, #12]
}
 8004944:	bf00      	nop
 8004946:	370c      	adds	r7, #12
 8004948:	46bd      	mov	sp, r7
 800494a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494e:	4770      	bx	lr
 8004950:	20008264 	.word	0x20008264

08004954 <SetGain>:

void SetGain(gain *instance)
{
 8004954:	b480      	push	{r7}
 8004956:	b083      	sub	sp, #12
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
	gain_now.vel_kpR = instance->vel_kpR;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	4a11      	ldr	r2, [pc, #68]	; (80049a8 <SetGain+0x54>)
 8004962:	6013      	str	r3, [r2, #0]
	gain_now.vel_kiR = instance->vel_kiR;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	689b      	ldr	r3, [r3, #8]
 8004968:	4a0f      	ldr	r2, [pc, #60]	; (80049a8 <SetGain+0x54>)
 800496a:	6093      	str	r3, [r2, #8]
	gain_now.vel_kpL = instance->vel_kpL;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	685b      	ldr	r3, [r3, #4]
 8004970:	4a0d      	ldr	r2, [pc, #52]	; (80049a8 <SetGain+0x54>)
 8004972:	6053      	str	r3, [r2, #4]
	gain_now.vel_kiL = instance->vel_kiL;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	68db      	ldr	r3, [r3, #12]
 8004978:	4a0b      	ldr	r2, [pc, #44]	; (80049a8 <SetGain+0x54>)
 800497a:	60d3      	str	r3, [r2, #12]
	gain_now.omega_kp = instance->omega_kp;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	691b      	ldr	r3, [r3, #16]
 8004980:	4a09      	ldr	r2, [pc, #36]	; (80049a8 <SetGain+0x54>)
 8004982:	6113      	str	r3, [r2, #16]
	gain_now.omega_ki = instance->omega_ki;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	695b      	ldr	r3, [r3, #20]
 8004988:	4a07      	ldr	r2, [pc, #28]	; (80049a8 <SetGain+0x54>)
 800498a:	6153      	str	r3, [r2, #20]
	gain_now.wall_kp = instance->wall_kp;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	699b      	ldr	r3, [r3, #24]
 8004990:	4a05      	ldr	r2, [pc, #20]	; (80049a8 <SetGain+0x54>)
 8004992:	6193      	str	r3, [r2, #24]
	gain_now.wall_kd = instance->wall_kd;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	69db      	ldr	r3, [r3, #28]
 8004998:	4a03      	ldr	r2, [pc, #12]	; (80049a8 <SetGain+0x54>)
 800499a:	61d3      	str	r3, [r2, #28]
}
 800499c:	bf00      	nop
 800499e:	370c      	adds	r7, #12
 80049a0:	46bd      	mov	sp, r7
 80049a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a6:	4770      	bx	lr
 80049a8:	2000049c 	.word	0x2000049c

080049ac <AutoCalibration>:

void AutoCalibration(float constant_l, float constant_r)
{
 80049ac:	b480      	push	{r7}
 80049ae:	b083      	sub	sp, #12
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	ed87 0a01 	vstr	s0, [r7, #4]
 80049b6:	edc7 0a00 	vstr	s1, [r7]
//	wall_l.threshold = (uint16_t)(wall_l.dif * constant_l);
//	wall_r.threshold = (uint16_t)(wall_r.dif * constant_r);
//	printf("threshold %d, %d :: dif %d, %d\r\n",wall_l.threshold, wall_r.threshold, wall_l.dif, wall_r.dif);

	wall_l.threshold = WALL_BASE_L;
 80049ba:	4b07      	ldr	r3, [pc, #28]	; (80049d8 <AutoCalibration+0x2c>)
 80049bc:	2296      	movs	r2, #150	; 0x96
 80049be:	821a      	strh	r2, [r3, #16]
	wall_ff.threshold = WALL_BASE_F;
 80049c0:	4b06      	ldr	r3, [pc, #24]	; (80049dc <AutoCalibration+0x30>)
 80049c2:	2296      	movs	r2, #150	; 0x96
 80049c4:	821a      	strh	r2, [r3, #16]
	wall_r.threshold = WALL_BASE_R;
 80049c6:	4b06      	ldr	r3, [pc, #24]	; (80049e0 <AutoCalibration+0x34>)
 80049c8:	2264      	movs	r2, #100	; 0x64
 80049ca:	821a      	strh	r2, [r3, #16]

}
 80049cc:	bf00      	nop
 80049ce:	370c      	adds	r7, #12
 80049d0:	46bd      	mov	sp, r7
 80049d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d6:	4770      	bx	lr
 80049d8:	2000824c 	.word	0x2000824c
 80049dc:	2000c22c 	.word	0x2000c22c
 80049e0:	200081cc 	.word	0x200081cc

080049e4 <LedDisplay>:
void LedDisplay(uint8_t *led)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b082      	sub	sp, #8
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, *led&0x01);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	781b      	ldrb	r3, [r3, #0]
 80049f0:	f003 0301 	and.w	r3, r3, #1
 80049f4:	b2db      	uxtb	r3, r3
 80049f6:	461a      	mov	r2, r3
 80049f8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80049fc:	4818      	ldr	r0, [pc, #96]	; (8004a60 <LedDisplay+0x7c>)
 80049fe:	f7fd fac3 	bl	8001f88 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, *led&0x02);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	781b      	ldrb	r3, [r3, #0]
 8004a06:	f003 0302 	and.w	r3, r3, #2
 8004a0a:	b2db      	uxtb	r3, r3
 8004a0c:	461a      	mov	r2, r3
 8004a0e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004a12:	4813      	ldr	r0, [pc, #76]	; (8004a60 <LedDisplay+0x7c>)
 8004a14:	f7fd fab8 	bl	8001f88 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, *led&0x04);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	781b      	ldrb	r3, [r3, #0]
 8004a1c:	f003 0304 	and.w	r3, r3, #4
 8004a20:	b2db      	uxtb	r3, r3
 8004a22:	461a      	mov	r2, r3
 8004a24:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004a28:	480e      	ldr	r0, [pc, #56]	; (8004a64 <LedDisplay+0x80>)
 8004a2a:	f7fd faad 	bl	8001f88 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, *led&0x08);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	781b      	ldrb	r3, [r3, #0]
 8004a32:	f003 0308 	and.w	r3, r3, #8
 8004a36:	b2db      	uxtb	r3, r3
 8004a38:	461a      	mov	r2, r3
 8004a3a:	2110      	movs	r1, #16
 8004a3c:	4808      	ldr	r0, [pc, #32]	; (8004a60 <LedDisplay+0x7c>)
 8004a3e:	f7fd faa3 	bl	8001f88 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, *led&0x10);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	781b      	ldrb	r3, [r3, #0]
 8004a46:	f003 0310 	and.w	r3, r3, #16
 8004a4a:	b2db      	uxtb	r3, r3
 8004a4c:	461a      	mov	r2, r3
 8004a4e:	2120      	movs	r1, #32
 8004a50:	4803      	ldr	r0, [pc, #12]	; (8004a60 <LedDisplay+0x7c>)
 8004a52:	f7fd fa99 	bl	8001f88 <HAL_GPIO_WritePin>

}
 8004a56:	bf00      	nop
 8004a58:	3708      	adds	r7, #8
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	bd80      	pop	{r7, pc}
 8004a5e:	bf00      	nop
 8004a60:	40020400 	.word	0x40020400
 8004a64:	40020800 	.word	0x40020800

08004a68 <ResetDistance>:

void ResetDistance()
{
 8004a68:	b490      	push	{r4, r7}
 8004a6a:	af00      	add	r7, sp, #0
	/* Initialize Distance */
	encoder_r.distance = 0;
 8004a6c:	4b0e      	ldr	r3, [pc, #56]	; (8004aa8 <ResetDistance+0x40>)
 8004a6e:	f04f 0200 	mov.w	r2, #0
 8004a72:	611a      	str	r2, [r3, #16]
	encoder_l.distance = 0;
 8004a74:	4b0d      	ldr	r3, [pc, #52]	; (8004aac <ResetDistance+0x44>)
 8004a76:	f04f 0200 	mov.w	r2, #0
 8004a7a:	611a      	str	r2, [r3, #16]
	center.distance = 0;
 8004a7c:	4b0c      	ldr	r3, [pc, #48]	; (8004ab0 <ResetDistance+0x48>)
 8004a7e:	f04f 0200 	mov.w	r2, #0
 8004a82:	61da      	str	r2, [r3, #28]

	/* Initialize Integral Variable  */
	encoder_r.sum = 0;
 8004a84:	4a08      	ldr	r2, [pc, #32]	; (8004aa8 <ResetDistance+0x40>)
 8004a86:	f04f 0300 	mov.w	r3, #0
 8004a8a:	f04f 0400 	mov.w	r4, #0
 8004a8e:	e9c2 3402 	strd	r3, r4, [r2, #8]
	encoder_l.sum = 0;
 8004a92:	4a06      	ldr	r2, [pc, #24]	; (8004aac <ResetDistance+0x44>)
 8004a94:	f04f 0300 	mov.w	r3, #0
 8004a98:	f04f 0400 	mov.w	r4, #0
 8004a9c:	e9c2 3402 	strd	r3, r4, [r2, #8]
}
 8004aa0:	bf00      	nop
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	bc90      	pop	{r4, r7}
 8004aa6:	4770      	bx	lr
 8004aa8:	200100c0 	.word	0x200100c0
 8004aac:	20008230 	.word	0x20008230
 8004ab0:	200081f4 	.word	0x200081f4

08004ab4 <CheckBattery>:

void CheckBattery(void)
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(BATTERY_GPIO_Port,BATTERY_Pin) == 0)
 8004ab8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004abc:	4810      	ldr	r0, [pc, #64]	; (8004b00 <CheckBattery+0x4c>)
 8004abe:	f7fd fa4b 	bl	8001f58 <HAL_GPIO_ReadPin>
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d116      	bne.n	8004af6 <CheckBattery+0x42>
	{
		HAL_TIM_PWM_Stop(&htim1,TIM_CHANNEL_1);
 8004ac8:	2100      	movs	r1, #0
 8004aca:	480e      	ldr	r0, [pc, #56]	; (8004b04 <CheckBattery+0x50>)
 8004acc:	f7fe fa40 	bl	8002f50 <HAL_TIM_PWM_Stop>
		HAL_TIM_PWM_Stop(&htim2,TIM_CHANNEL_2);
 8004ad0:	2104      	movs	r1, #4
 8004ad2:	480d      	ldr	r0, [pc, #52]	; (8004b08 <CheckBattery+0x54>)
 8004ad4:	f7fe fa3c 	bl	8002f50 <HAL_TIM_PWM_Stop>
		HAL_TIM_PWM_Stop(&htim11,TIM_CHANNEL_1);
 8004ad8:	2100      	movs	r1, #0
 8004ada:	480c      	ldr	r0, [pc, #48]	; (8004b0c <CheckBattery+0x58>)
 8004adc:	f7fe fa38 	bl	8002f50 <HAL_TIM_PWM_Stop>

		HAL_TIM_Base_Stop(&htim6);
 8004ae0:	480b      	ldr	r0, [pc, #44]	; (8004b10 <CheckBattery+0x5c>)
 8004ae2:	f7fe f976 	bl	8002dd2 <HAL_TIM_Base_Stop>
		DisableMotor();
 8004ae6:	f000 fe11 	bl	800570c <DisableMotor>

		printf("Voltage Out!\n");
 8004aea:	480a      	ldr	r0, [pc, #40]	; (8004b14 <CheckBattery+0x60>)
 8004aec:	f004 ffde 	bl	8009aac <puts>
		MelodyMrLawrence();
 8004af0:	f7ff fdfb 	bl	80046ea <MelodyMrLawrence>
		while(1){
 8004af4:	e7fe      	b.n	8004af4 <CheckBattery+0x40>
		}
	}

	printf("Voltage ALL GREEN\n");
 8004af6:	4808      	ldr	r0, [pc, #32]	; (8004b18 <CheckBattery+0x64>)
 8004af8:	f004 ffd8 	bl	8009aac <puts>

}
 8004afc:	bf00      	nop
 8004afe:	bd80      	pop	{r7, pc}
 8004b00:	40020400 	.word	0x40020400
 8004b04:	20010280 	.word	0x20010280
 8004b08:	200102c0 	.word	0x200102c0
 8004b0c:	20010200 	.word	0x20010200
 8004b10:	20010240 	.word	0x20010240
 8004b14:	0800b9ec 	.word	0x0800b9ec
 8004b18:	0800b9fc 	.word	0x0800b9fc

08004b1c <GyroInit>:
#include <Mouse/global.h>

void GyroInit(void)
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b082      	sub	sp, #8
 8004b20:	af00      	add	r7, sp, #0
	uint8_t who_am_i = ReadByte(WHO_AM_I);
 8004b22:	2075      	movs	r0, #117	; 0x75
 8004b24:	f003 fbfe 	bl	8008324 <ReadByte>
 8004b28:	4603      	mov	r3, r0
 8004b2a:	71fb      	strb	r3, [r7, #7]
	printf("Who am I ? -> 0x%x\n", who_am_i);
 8004b2c:	79fb      	ldrb	r3, [r7, #7]
 8004b2e:	4619      	mov	r1, r3
 8004b30:	4819      	ldr	r0, [pc, #100]	; (8004b98 <GyroInit+0x7c>)
 8004b32:	f004 ff47 	bl	80099c4 <iprintf>

	if(who_am_i != GYRO_CORREST_REACTION){
 8004b36:	79fb      	ldrb	r3, [r7, #7]
 8004b38:	2b98      	cmp	r3, #152	; 0x98
 8004b3a:	d004      	beq.n	8004b46 <GyroInit+0x2a>
		who_am_i = ReadByte(WHO_AM_I);
 8004b3c:	2075      	movs	r0, #117	; 0x75
 8004b3e:	f003 fbf1 	bl	8008324 <ReadByte>
 8004b42:	4603      	mov	r3, r0
 8004b44:	71fb      	strb	r3, [r7, #7]
/*		while(who_am_i != GYRO_CORREST_REACTION){
			printf("Gyro Error\n");
			HAL_Delay(100);
		}
*/	}
	printf("Who am I ? -> 0x%x\n", who_am_i);
 8004b46:	79fb      	ldrb	r3, [r7, #7]
 8004b48:	4619      	mov	r1, r3
 8004b4a:	4813      	ldr	r0, [pc, #76]	; (8004b98 <GyroInit+0x7c>)
 8004b4c:	f004 ff3a 	bl	80099c4 <iprintf>

	printf("Gyro OK\n");
 8004b50:	4812      	ldr	r0, [pc, #72]	; (8004b9c <GyroInit+0x80>)
 8004b52:	f004 ffab 	bl	8009aac <puts>

	WriteByte(PWR_MGMT_1,0x00);
 8004b56:	2100      	movs	r1, #0
 8004b58:	206b      	movs	r0, #107	; 0x6b
 8004b5a:	f003 fc0d 	bl	8008378 <WriteByte>
	HAL_Delay(10);
 8004b5e:	200a      	movs	r0, #10
 8004b60:	f7fc fb72 	bl	8001248 <HAL_Delay>
	WriteByte(CONFIG,0x00);
 8004b64:	2100      	movs	r1, #0
 8004b66:	201a      	movs	r0, #26
 8004b68:	f003 fc06 	bl	8008378 <WriteByte>
	HAL_Delay(10);
 8004b6c:	200a      	movs	r0, #10
 8004b6e:	f7fc fb6b 	bl	8001248 <HAL_Delay>
	WriteByte(GYRO_CONFIG,0x18);
 8004b72:	2118      	movs	r1, #24
 8004b74:	201b      	movs	r0, #27
 8004b76:	f003 fbff 	bl	8008378 <WriteByte>
	HAL_Delay(10);
 8004b7a:	200a      	movs	r0, #10
 8004b7c:	f7fc fb64 	bl	8001248 <HAL_Delay>

	gyro_base = ReadGyro();
 8004b80:	f000 f812 	bl	8004ba8 <ReadGyro>
 8004b84:	eef0 7a40 	vmov.f32	s15, s0
 8004b88:	4b05      	ldr	r3, [pc, #20]	; (8004ba0 <GyroInit+0x84>)
 8004b8a:	edc3 7a00 	vstr	s15, [r3]

}
 8004b8e:	bf00      	nop
 8004b90:	3708      	adds	r7, #8
 8004b92:	46bd      	mov	sp, r7
 8004b94:	bd80      	pop	{r7, pc}
 8004b96:	bf00      	nop
 8004b98:	0800ba10 	.word	0x0800ba10
 8004b9c:	0800ba24 	.word	0x0800ba24
 8004ba0:	200004bc 	.word	0x200004bc
 8004ba4:	00000000 	.word	0x00000000

08004ba8 <ReadGyro>:

float ReadGyro(void){
 8004ba8:	b590      	push	{r4, r7, lr}
 8004baa:	b083      	sub	sp, #12
 8004bac:	af00      	add	r7, sp, #0
	int16_t omega_raw_z;
	float omega;
	omega_raw_z = (int16_t)(ReadByte(GYRO_ZOUT_H) << 8 | ReadByte(GYRO_ZOUT_L));	//0x470x4816bit
 8004bae:	2047      	movs	r0, #71	; 0x47
 8004bb0:	f003 fbb8 	bl	8008324 <ReadByte>
 8004bb4:	4603      	mov	r3, r0
 8004bb6:	021b      	lsls	r3, r3, #8
 8004bb8:	b21c      	sxth	r4, r3
 8004bba:	2048      	movs	r0, #72	; 0x48
 8004bbc:	f003 fbb2 	bl	8008324 <ReadByte>
 8004bc0:	4603      	mov	r3, r0
 8004bc2:	b21b      	sxth	r3, r3
 8004bc4:	4323      	orrs	r3, r4
 8004bc6:	80fb      	strh	r3, [r7, #6]
	omega = (float)(omega_raw_z / GYRO_FIX);
 8004bc8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004bcc:	4618      	mov	r0, r3
 8004bce:	f7fb fca9 	bl	8000524 <__aeabi_i2d>
 8004bd2:	a30b      	add	r3, pc, #44	; (adr r3, 8004c00 <ReadGyro+0x58>)
 8004bd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bd8:	f7fb fe38 	bl	800084c <__aeabi_ddiv>
 8004bdc:	4603      	mov	r3, r0
 8004bde:	460c      	mov	r4, r1
 8004be0:	4618      	mov	r0, r3
 8004be2:	4621      	mov	r1, r4
 8004be4:	f7fb ffe0 	bl	8000ba8 <__aeabi_d2f>
 8004be8:	4603      	mov	r3, r0
 8004bea:	603b      	str	r3, [r7, #0]
	return omega;
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	ee07 3a90 	vmov	s15, r3
}
 8004bf2:	eeb0 0a67 	vmov.f32	s0, s15
 8004bf6:	370c      	adds	r7, #12
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	bd90      	pop	{r4, r7, pc}
 8004bfc:	f3af 8000 	nop.w
 8004c00:	66666666 	.word	0x66666666
 8004c04:	40306666 	.word	0x40306666

08004c08 <HalfSectionAccel>:
			Fix				

*/

void HalfSectionAccel(uint8_t wall_read)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b082      	sub	sp, #8
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	4603      	mov	r3, r0
 8004c10:	71fb      	strb	r3, [r7, #7]
	MF.FLAG.CTRL = 1;
 8004c12:	4a09      	ldr	r2, [pc, #36]	; (8004c38 <HalfSectionAccel+0x30>)
 8004c14:	7813      	ldrb	r3, [r2, #0]
 8004c16:	f043 0308 	orr.w	r3, r3, #8
 8004c1a:	7013      	strb	r3, [r2, #0]
	DriveAccel(HALF_MM);
 8004c1c:	ed9f 0a07 	vldr	s0, [pc, #28]	; 8004c3c <HalfSectionAccel+0x34>
 8004c20:	f000 f92a 	bl	8004e78 <DriveAccel>
	if(wall_read) {
 8004c24:	79fb      	ldrb	r3, [r7, #7]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d001      	beq.n	8004c2e <HalfSectionAccel+0x26>
		GetWallData();
 8004c2a:	f002 fc6b 	bl	8007504 <GetWallData>
	}
}
 8004c2e:	bf00      	nop
 8004c30:	3708      	adds	r7, #8
 8004c32:	46bd      	mov	sp, r7
 8004c34:	bd80      	pop	{r7, pc}
 8004c36:	bf00      	nop
 8004c38:	200100d8 	.word	0x200100d8
 8004c3c:	42b40000 	.word	0x42b40000

08004c40 <HalfSectionDecel>:

void HalfSectionDecel()
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	af00      	add	r7, sp, #0
	MF.FLAG.CTRL = 1;
 8004c44:	4a05      	ldr	r2, [pc, #20]	; (8004c5c <HalfSectionDecel+0x1c>)
 8004c46:	7813      	ldrb	r3, [r2, #0]
 8004c48:	f043 0308 	orr.w	r3, r3, #8
 8004c4c:	7013      	strb	r3, [r2, #0]
	DriveDecel(HALF_MM,1);									//
 8004c4e:	2001      	movs	r0, #1
 8004c50:	ed9f 0a03 	vldr	s0, [pc, #12]	; 8004c60 <HalfSectionDecel+0x20>
 8004c54:	f000 f96a 	bl	8004f2c <DriveDecel>
}
 8004c58:	bf00      	nop
 8004c5a:	bd80      	pop	{r7, pc}
 8004c5c:	200100d8 	.word	0x200100d8
 8004c60:	42b40000 	.word	0x42b40000

08004c64 <GoOneSectionStop>:


void GoOneSectionStop()
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	af00      	add	r7, sp, #0
 	HalfSectionAccel(GET_WALL_ON);
 8004c68:	2001      	movs	r0, #1
 8004c6a:	f7ff ffcd 	bl	8004c08 <HalfSectionAccel>
	HalfSectionDecel();
 8004c6e:	f7ff ffe7 	bl	8004c40 <HalfSectionDecel>

	ResetDistance();
 8004c72:	f7ff fef9 	bl	8004a68 <ResetDistance>
	DisableMotor();
 8004c76:	f000 fd49 	bl	800570c <DisableMotor>
}
 8004c7a:	bf00      	nop
 8004c7c:	bd80      	pop	{r7, pc}

08004c7e <GoOneSectionContinuous>:

void GoOneSectionContinuous(){
 8004c7e:	b580      	push	{r7, lr}
 8004c80:	af00      	add	r7, sp, #0
	HalfSectionAccel(GET_WALL_OFF);
 8004c82:	2000      	movs	r0, #0
 8004c84:	f7ff ffc0 	bl	8004c08 <HalfSectionAccel>
	HalfSectionAccel(GET_WALL_ON);
 8004c88:	2001      	movs	r0, #1
 8004c8a:	f7ff ffbd 	bl	8004c08 <HalfSectionAccel>
}
 8004c8e:	bf00      	nop
 8004c90:	bd80      	pop	{r7, pc}
	...

08004c94 <SpinR90>:

void SpinR90()
{
 8004c94:	b580      	push	{r7, lr}
 8004c96:	af00      	add	r7, sp, #0
	MF.FLAG.CTRL = 0;
 8004c98:	4a09      	ldr	r2, [pc, #36]	; (8004cc0 <SpinR90+0x2c>)
 8004c9a:	7813      	ldrb	r3, [r2, #0]
 8004c9c:	f36f 03c3 	bfc	r3, #3, #1
 8004ca0:	7013      	strb	r3, [r2, #0]

	SetMotionDirection(TURN_R);
 8004ca2:	2010      	movs	r0, #16
 8004ca4:	f000 fcce 	bl	8005644 <SetMotionDirection>
	DriveSpin(ROT_ANGLE_R90);
 8004ca8:	ed9f 0a06 	vldr	s0, [pc, #24]	; 8004cc4 <SpinR90+0x30>
 8004cac:	f000 fa24 	bl	80050f8 <DriveSpin>
	DisableMotor();
 8004cb0:	f000 fd2c 	bl	800570c <DisableMotor>

	SetMotionDirection(FORWARD);
 8004cb4:	2000      	movs	r0, #0
 8004cb6:	f000 fcc5 	bl	8005644 <SetMotionDirection>
}
 8004cba:	bf00      	nop
 8004cbc:	bd80      	pop	{r7, pc}
 8004cbe:	bf00      	nop
 8004cc0:	200100d8 	.word	0x200100d8
 8004cc4:	c2b40000 	.word	0xc2b40000

08004cc8 <SlalomR90>:

void SlalomR90()
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	af00      	add	r7, sp, #0
	MF.FLAG.CTRL = 1;
 8004ccc:	4a17      	ldr	r2, [pc, #92]	; (8004d2c <SlalomR90+0x64>)
 8004cce:	7813      	ldrb	r3, [r2, #0]
 8004cd0:	f043 0308 	orr.w	r3, r3, #8
 8004cd4:	7013      	strb	r3, [r2, #0]
	SetMotionDirection(FORWARD);
 8004cd6:	2000      	movs	r0, #0
 8004cd8:	f000 fcb4 	bl	8005644 <SetMotionDirection>
	DriveAccel(params_search1.R90_before);
 8004cdc:	4b14      	ldr	r3, [pc, #80]	; (8004d30 <SlalomR90+0x68>)
 8004cde:	7c1b      	ldrb	r3, [r3, #16]
 8004ce0:	b2db      	uxtb	r3, r3
 8004ce2:	ee07 3a90 	vmov	s15, r3
 8004ce6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004cea:	eeb0 0a67 	vmov.f32	s0, s15
 8004cee:	f000 f8c3 	bl	8004e78 <DriveAccel>

	MF.FLAG.CTRL = 0;
 8004cf2:	4a0e      	ldr	r2, [pc, #56]	; (8004d2c <SlalomR90+0x64>)
 8004cf4:	7813      	ldrb	r3, [r2, #0]
 8004cf6:	f36f 03c3 	bfc	r3, #3, #1
 8004cfa:	7013      	strb	r3, [r2, #0]
	DriveSlalom(-90);
 8004cfc:	f06f 0059 	mvn.w	r0, #89	; 0x59
 8004d00:	f000 fb12 	bl	8005328 <DriveSlalom>

	MF.FLAG.CTRL = 1;
 8004d04:	4a09      	ldr	r2, [pc, #36]	; (8004d2c <SlalomR90+0x64>)
 8004d06:	7813      	ldrb	r3, [r2, #0]
 8004d08:	f043 0308 	orr.w	r3, r3, #8
 8004d0c:	7013      	strb	r3, [r2, #0]
	DriveAccel(params_search1.R90_after);
 8004d0e:	4b08      	ldr	r3, [pc, #32]	; (8004d30 <SlalomR90+0x68>)
 8004d10:	7c5b      	ldrb	r3, [r3, #17]
 8004d12:	b2db      	uxtb	r3, r3
 8004d14:	ee07 3a90 	vmov	s15, r3
 8004d18:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d1c:	eeb0 0a67 	vmov.f32	s0, s15
 8004d20:	f000 f8aa 	bl	8004e78 <DriveAccel>

	GetWallData();
 8004d24:	f002 fbee 	bl	8007504 <GetWallData>

}
 8004d28:	bf00      	nop
 8004d2a:	bd80      	pop	{r7, pc}
 8004d2c:	200100d8 	.word	0x200100d8
 8004d30:	2000821c 	.word	0x2000821c

08004d34 <SpinL90>:


void SpinL90(void)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	af00      	add	r7, sp, #0
	MF.FLAG.CTRL = 0;
 8004d38:	4a09      	ldr	r2, [pc, #36]	; (8004d60 <SpinL90+0x2c>)
 8004d3a:	7813      	ldrb	r3, [r2, #0]
 8004d3c:	f36f 03c3 	bfc	r3, #3, #1
 8004d40:	7013      	strb	r3, [r2, #0]

	SetMotionDirection(TURN_L);
 8004d42:	2001      	movs	r0, #1
 8004d44:	f000 fc7e 	bl	8005644 <SetMotionDirection>
	DriveSpin(ROT_ANGLE_L90);
 8004d48:	ed9f 0a06 	vldr	s0, [pc, #24]	; 8004d64 <SpinL90+0x30>
 8004d4c:	f000 f9d4 	bl	80050f8 <DriveSpin>
	DisableMotor();
 8004d50:	f000 fcdc 	bl	800570c <DisableMotor>
	SetMotionDirection(FORWARD);
 8004d54:	2000      	movs	r0, #0
 8004d56:	f000 fc75 	bl	8005644 <SetMotionDirection>
}
 8004d5a:	bf00      	nop
 8004d5c:	bd80      	pop	{r7, pc}
 8004d5e:	bf00      	nop
 8004d60:	200100d8 	.word	0x200100d8
 8004d64:	42b40000 	.word	0x42b40000

08004d68 <SlalomL90>:

void SlalomL90(void)
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	af00      	add	r7, sp, #0
	MF.FLAG.CTRL = 1;
 8004d6c:	4a17      	ldr	r2, [pc, #92]	; (8004dcc <SlalomL90+0x64>)
 8004d6e:	7813      	ldrb	r3, [r2, #0]
 8004d70:	f043 0308 	orr.w	r3, r3, #8
 8004d74:	7013      	strb	r3, [r2, #0]
	SetMotionDirection(FORWARD);
 8004d76:	2000      	movs	r0, #0
 8004d78:	f000 fc64 	bl	8005644 <SetMotionDirection>
	DriveAccel(params_search1.L90_before);
 8004d7c:	4b14      	ldr	r3, [pc, #80]	; (8004dd0 <SlalomL90+0x68>)
 8004d7e:	7c9b      	ldrb	r3, [r3, #18]
 8004d80:	b2db      	uxtb	r3, r3
 8004d82:	ee07 3a90 	vmov	s15, r3
 8004d86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d8a:	eeb0 0a67 	vmov.f32	s0, s15
 8004d8e:	f000 f873 	bl	8004e78 <DriveAccel>

	MF.FLAG.CTRL = 0;
 8004d92:	4a0e      	ldr	r2, [pc, #56]	; (8004dcc <SlalomL90+0x64>)
 8004d94:	7813      	ldrb	r3, [r2, #0]
 8004d96:	f36f 03c3 	bfc	r3, #3, #1
 8004d9a:	7013      	strb	r3, [r2, #0]
	DriveSlalom(90);
 8004d9c:	205a      	movs	r0, #90	; 0x5a
 8004d9e:	f000 fac3 	bl	8005328 <DriveSlalom>

	MF.FLAG.CTRL = 1;
 8004da2:	4a0a      	ldr	r2, [pc, #40]	; (8004dcc <SlalomL90+0x64>)
 8004da4:	7813      	ldrb	r3, [r2, #0]
 8004da6:	f043 0308 	orr.w	r3, r3, #8
 8004daa:	7013      	strb	r3, [r2, #0]
	DriveAccel(params_search1.L90_after);
 8004dac:	4b08      	ldr	r3, [pc, #32]	; (8004dd0 <SlalomL90+0x68>)
 8004dae:	7cdb      	ldrb	r3, [r3, #19]
 8004db0:	b2db      	uxtb	r3, r3
 8004db2:	ee07 3a90 	vmov	s15, r3
 8004db6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004dba:	eeb0 0a67 	vmov.f32	s0, s15
 8004dbe:	f000 f85b 	bl	8004e78 <DriveAccel>

	GetWallData();
 8004dc2:	f002 fb9f 	bl	8007504 <GetWallData>

}
 8004dc6:	bf00      	nop
 8004dc8:	bd80      	pop	{r7, pc}
 8004dca:	bf00      	nop
 8004dcc:	200100d8 	.word	0x200100d8
 8004dd0:	2000821c 	.word	0x2000821c

08004dd4 <Spin180>:

void Spin180()
{
 8004dd4:	b580      	push	{r7, lr}
 8004dd6:	af00      	add	r7, sp, #0
	MF.FLAG.CTRL = 0;
 8004dd8:	4a07      	ldr	r2, [pc, #28]	; (8004df8 <Spin180+0x24>)
 8004dda:	7813      	ldrb	r3, [r2, #0]
 8004ddc:	f36f 03c3 	bfc	r3, #3, #1
 8004de0:	7013      	strb	r3, [r2, #0]

	SetMotionDirection(TURN_R);
 8004de2:	2010      	movs	r0, #16
 8004de4:	f000 fc2e 	bl	8005644 <SetMotionDirection>
	DriveSpin(-180);
 8004de8:	ed9f 0a04 	vldr	s0, [pc, #16]	; 8004dfc <Spin180+0x28>
 8004dec:	f000 f984 	bl	80050f8 <DriveSpin>
	DisableMotor();
 8004df0:	f000 fc8c 	bl	800570c <DisableMotor>

}
 8004df4:	bf00      	nop
 8004df6:	bd80      	pop	{r7, pc}
 8004df8:	200100d8 	.word	0x200100d8
 8004dfc:	c3340000 	.word	0xc3340000

08004e00 <FixPosition>:

void FixPosition(uint8_t flag)
{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b082      	sub	sp, #8
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	4603      	mov	r3, r0
 8004e08:	71fb      	strb	r3, [r7, #7]
	MF.FLAG.CTRL = 0;
 8004e0a:	4a19      	ldr	r2, [pc, #100]	; (8004e70 <FixPosition+0x70>)
 8004e0c:	7813      	ldrb	r3, [r2, #0]
 8004e0e:	f36f 03c3 	bfc	r3, #3, #1
 8004e12:	7013      	strb	r3, [r2, #0]

	SetMotionDirection(BACK);
 8004e14:	2011      	movs	r0, #17
 8004e16:	f000 fc15 	bl	8005644 <SetMotionDirection>
	WaitMs(200);
 8004e1a:	20c8      	movs	r0, #200	; 0xc8
 8004e1c:	f7ff fba2 	bl	8004564 <WaitMs>

	ResetDistance();
 8004e20:	f7ff fe22 	bl	8004a68 <ResetDistance>

	DriveAccel(-(SET_MM * 0.5f));
 8004e24:	eebb 0a0f 	vmov.f32	s0, #191	; 0xc1f80000 -31.0
 8004e28:	f000 f826 	bl	8004e78 <DriveAccel>
	DriveDecel(-(SET_MM * 0.5f),1);
 8004e2c:	2001      	movs	r0, #1
 8004e2e:	eebb 0a0f 	vmov.f32	s0, #191	; 0xc1f80000 -31.0
 8004e32:	f000 f87b 	bl	8004f2c <DriveDecel>

	SetMotionDirection(FORWARD);				//
 8004e36:	2000      	movs	r0, #0
 8004e38:	f000 fc04 	bl	8005644 <SetMotionDirection>

	MF.FLAG.CTRL =1;
 8004e3c:	4a0c      	ldr	r2, [pc, #48]	; (8004e70 <FixPosition+0x70>)
 8004e3e:	7813      	ldrb	r3, [r2, #0]
 8004e40:	f043 0308 	orr.w	r3, r3, #8
 8004e44:	7013      	strb	r3, [r2, #0]
	if(flag == 0){
 8004e46:	79fb      	ldrb	r3, [r7, #7]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d104      	bne.n	8004e56 <FixPosition+0x56>
		DriveAccel(SET_MM);
 8004e4c:	ed9f 0a09 	vldr	s0, [pc, #36]	; 8004e74 <FixPosition+0x74>
 8004e50:	f000 f812 	bl	8004e78 <DriveAccel>
	}else{
		DriveAccel(SET_MM * 0.5f);
		DriveDecel(SET_MM * 0.5f,1);
	}

}
 8004e54:	e008      	b.n	8004e68 <FixPosition+0x68>
		DriveAccel(SET_MM * 0.5f);
 8004e56:	eeb3 0a0f 	vmov.f32	s0, #63	; 0x41f80000  31.0
 8004e5a:	f000 f80d 	bl	8004e78 <DriveAccel>
		DriveDecel(SET_MM * 0.5f,1);
 8004e5e:	2001      	movs	r0, #1
 8004e60:	eeb3 0a0f 	vmov.f32	s0, #63	; 0x41f80000  31.0
 8004e64:	f000 f862 	bl	8004f2c <DriveDecel>
}
 8004e68:	bf00      	nop
 8004e6a:	3708      	adds	r7, #8
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	bd80      	pop	{r7, pc}
 8004e70:	200100d8 	.word	0x200100d8
 8004e74:	42780000 	.word	0x42780000

08004e78 <DriveAccel>:

void DriveAccel(float dist)
{
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	b084      	sub	sp, #16
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	ed87 0a01 	vstr	s0, [r7, #4]
	float ics = center.distance;
 8004e82:	4b28      	ldr	r3, [pc, #160]	; (8004f24 <DriveAccel+0xac>)
 8004e84:	69db      	ldr	r3, [r3, #28]
 8004e86:	60fb      	str	r3, [r7, #12]

	//========
	//--------
	MF.FLAG.VCTRL = 1;
 8004e88:	4a27      	ldr	r2, [pc, #156]	; (8004f28 <DriveAccel+0xb0>)
 8004e8a:	7853      	ldrb	r3, [r2, #1]
 8004e8c:	f043 0301 	orr.w	r3, r3, #1
 8004e90:	7053      	strb	r3, [r2, #1]
	MF.FLAG.WCTRL = 1;
 8004e92:	4a25      	ldr	r2, [pc, #148]	; (8004f28 <DriveAccel+0xb0>)
 8004e94:	7853      	ldrb	r3, [r2, #1]
 8004e96:	f043 0302 	orr.w	r3, r3, #2
 8004e9a:	7053      	strb	r3, [r2, #1]

	MF.FLAG.WDECL = 0;
 8004e9c:	4a22      	ldr	r2, [pc, #136]	; (8004f28 <DriveAccel+0xb0>)
 8004e9e:	7813      	ldrb	r3, [r2, #0]
 8004ea0:	f36f 13c7 	bfc	r3, #7, #1
 8004ea4:	7013      	strb	r3, [r2, #0]
	MF.FLAG.WACCL = 0;
 8004ea6:	4a20      	ldr	r2, [pc, #128]	; (8004f28 <DriveAccel+0xb0>)
 8004ea8:	7813      	ldrb	r3, [r2, #0]
 8004eaa:	f36f 1386 	bfc	r3, #6, #1
 8004eae:	7013      	strb	r3, [r2, #0]
	MF.FLAG.ACCL = 1;
 8004eb0:	4a1d      	ldr	r2, [pc, #116]	; (8004f28 <DriveAccel+0xb0>)
 8004eb2:	7813      	ldrb	r3, [r2, #0]
 8004eb4:	f043 0310 	orr.w	r3, r3, #16
 8004eb8:	7013      	strb	r3, [r2, #0]
	MF.FLAG.DECL = 0;
 8004eba:	4a1b      	ldr	r2, [pc, #108]	; (8004f28 <DriveAccel+0xb0>)
 8004ebc:	7813      	ldrb	r3, [r2, #0]
 8004ebe:	f36f 1345 	bfc	r3, #5, #1
 8004ec2:	7013      	strb	r3, [r2, #0]

	center.omega_target = 0;
 8004ec4:	4b17      	ldr	r3, [pc, #92]	; (8004f24 <DriveAccel+0xac>)
 8004ec6:	f04f 0200 	mov.w	r2, #0
 8004eca:	611a      	str	r2, [r3, #16]

	StartMotion();
 8004ecc:	f000 fb4e 	bl	800556c <StartMotion>

	//--------
	if(dist >= 0.0f){
 8004ed0:	edd7 7a01 	vldr	s15, [r7, #4]
 8004ed4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004ed8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004edc:	db0f      	blt.n	8004efe <DriveAccel+0x86>
		while(center.distance < ics + dist){
 8004ede:	bf00      	nop
 8004ee0:	4b10      	ldr	r3, [pc, #64]	; (8004f24 <DriveAccel+0xac>)
 8004ee2:	ed93 7a07 	vldr	s14, [r3, #28]
 8004ee6:	edd7 6a03 	vldr	s13, [r7, #12]
 8004eea:	edd7 7a01 	vldr	s15, [r7, #4]
 8004eee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004ef2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004ef6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004efa:	d4f1      	bmi.n	8004ee0 <DriveAccel+0x68>
	} else{
		while(center.distance > ics + dist);
	}


}
 8004efc:	e00e      	b.n	8004f1c <DriveAccel+0xa4>
		while(center.distance > ics + dist);
 8004efe:	bf00      	nop
 8004f00:	4b08      	ldr	r3, [pc, #32]	; (8004f24 <DriveAccel+0xac>)
 8004f02:	ed93 7a07 	vldr	s14, [r3, #28]
 8004f06:	edd7 6a03 	vldr	s13, [r7, #12]
 8004f0a:	edd7 7a01 	vldr	s15, [r7, #4]
 8004f0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004f12:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004f16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f1a:	dcf1      	bgt.n	8004f00 <DriveAccel+0x88>
}
 8004f1c:	bf00      	nop
 8004f1e:	3710      	adds	r7, #16
 8004f20:	46bd      	mov	sp, r7
 8004f22:	bd80      	pop	{r7, pc}
 8004f24:	200081f4 	.word	0x200081f4
 8004f28:	200100d8 	.word	0x200100d8

08004f2c <DriveDecel>:

void DriveDecel(float dist, unsigned char rs)
{
 8004f2c:	b5b0      	push	{r4, r5, r7, lr}
 8004f2e:	b084      	sub	sp, #16
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	ed87 0a01 	vstr	s0, [r7, #4]
 8004f36:	4603      	mov	r3, r0
 8004f38:	70fb      	strb	r3, [r7, #3]
	float ics = center.distance;
 8004f3a:	4b65      	ldr	r3, [pc, #404]	; (80050d0 <DriveDecel+0x1a4>)
 8004f3c:	69db      	ldr	r3, [r3, #28]
 8004f3e:	60fb      	str	r3, [r7, #12]
	float offset;

	//========
	MF.FLAG.CTRL = 0;
 8004f40:	4a64      	ldr	r2, [pc, #400]	; (80050d4 <DriveDecel+0x1a8>)
 8004f42:	7813      	ldrb	r3, [r2, #0]
 8004f44:	f36f 03c3 	bfc	r3, #3, #1
 8004f48:	7013      	strb	r3, [r2, #0]

	//--------
	MF.FLAG.WCTRL = 1;
 8004f4a:	4a62      	ldr	r2, [pc, #392]	; (80050d4 <DriveDecel+0x1a8>)
 8004f4c:	7853      	ldrb	r3, [r2, #1]
 8004f4e:	f043 0302 	orr.w	r3, r3, #2
 8004f52:	7053      	strb	r3, [r2, #1]
	MF.FLAG.VCTRL = 1;
 8004f54:	4a5f      	ldr	r2, [pc, #380]	; (80050d4 <DriveDecel+0x1a8>)
 8004f56:	7853      	ldrb	r3, [r2, #1]
 8004f58:	f043 0301 	orr.w	r3, r3, #1
 8004f5c:	7053      	strb	r3, [r2, #1]

	MF.FLAG.WDECL = 0;
 8004f5e:	4a5d      	ldr	r2, [pc, #372]	; (80050d4 <DriveDecel+0x1a8>)
 8004f60:	7813      	ldrb	r3, [r2, #0]
 8004f62:	f36f 13c7 	bfc	r3, #7, #1
 8004f66:	7013      	strb	r3, [r2, #0]
	MF.FLAG.WACCL = 0;
 8004f68:	4a5a      	ldr	r2, [pc, #360]	; (80050d4 <DriveDecel+0x1a8>)
 8004f6a:	7813      	ldrb	r3, [r2, #0]
 8004f6c:	f36f 1386 	bfc	r3, #6, #1
 8004f70:	7013      	strb	r3, [r2, #0]
	MF.FLAG.ACCL = 1;
 8004f72:	4a58      	ldr	r2, [pc, #352]	; (80050d4 <DriveDecel+0x1a8>)
 8004f74:	7813      	ldrb	r3, [r2, #0]
 8004f76:	f043 0310 	orr.w	r3, r3, #16
 8004f7a:	7013      	strb	r3, [r2, #0]
	MF.FLAG.DECL = 0;
 8004f7c:	4a55      	ldr	r2, [pc, #340]	; (80050d4 <DriveDecel+0x1a8>)
 8004f7e:	7813      	ldrb	r3, [r2, #0]
 8004f80:	f36f 1345 	bfc	r3, #5, #1
 8004f84:	7013      	strb	r3, [r2, #0]

	StartMotion();
 8004f86:	f000 faf1 	bl	800556c <StartMotion>

	offset = rs * 0.5 * params_now.vel_max * maxindex * 1000;
 8004f8a:	78fb      	ldrb	r3, [r7, #3]
 8004f8c:	4618      	mov	r0, r3
 8004f8e:	f7fb fac9 	bl	8000524 <__aeabi_i2d>
 8004f92:	f04f 0200 	mov.w	r2, #0
 8004f96:	4b50      	ldr	r3, [pc, #320]	; (80050d8 <DriveDecel+0x1ac>)
 8004f98:	f7fb fb2e 	bl	80005f8 <__aeabi_dmul>
 8004f9c:	4603      	mov	r3, r0
 8004f9e:	460c      	mov	r4, r1
 8004fa0:	4625      	mov	r5, r4
 8004fa2:	461c      	mov	r4, r3
 8004fa4:	4b4d      	ldr	r3, [pc, #308]	; (80050dc <DriveDecel+0x1b0>)
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	4618      	mov	r0, r3
 8004faa:	f7fb facd 	bl	8000548 <__aeabi_f2d>
 8004fae:	4602      	mov	r2, r0
 8004fb0:	460b      	mov	r3, r1
 8004fb2:	4620      	mov	r0, r4
 8004fb4:	4629      	mov	r1, r5
 8004fb6:	f7fb fb1f 	bl	80005f8 <__aeabi_dmul>
 8004fba:	4603      	mov	r3, r0
 8004fbc:	460c      	mov	r4, r1
 8004fbe:	4625      	mov	r5, r4
 8004fc0:	461c      	mov	r4, r3
 8004fc2:	4b47      	ldr	r3, [pc, #284]	; (80050e0 <DriveDecel+0x1b4>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	f7fb fabe 	bl	8000548 <__aeabi_f2d>
 8004fcc:	4602      	mov	r2, r0
 8004fce:	460b      	mov	r3, r1
 8004fd0:	4620      	mov	r0, r4
 8004fd2:	4629      	mov	r1, r5
 8004fd4:	f7fb fb10 	bl	80005f8 <__aeabi_dmul>
 8004fd8:	4603      	mov	r3, r0
 8004fda:	460c      	mov	r4, r1
 8004fdc:	4618      	mov	r0, r3
 8004fde:	4621      	mov	r1, r4
 8004fe0:	f04f 0200 	mov.w	r2, #0
 8004fe4:	4b3f      	ldr	r3, [pc, #252]	; (80050e4 <DriveDecel+0x1b8>)
 8004fe6:	f7fb fb07 	bl	80005f8 <__aeabi_dmul>
 8004fea:	4603      	mov	r3, r0
 8004fec:	460c      	mov	r4, r1
 8004fee:	4618      	mov	r0, r3
 8004ff0:	4621      	mov	r1, r4
 8004ff2:	f7fb fdd9 	bl	8000ba8 <__aeabi_d2f>
 8004ff6:	4603      	mov	r3, r0
 8004ff8:	60bb      	str	r3, [r7, #8]
	offset += 8.0f;
 8004ffa:	edd7 7a02 	vldr	s15, [r7, #8]
 8004ffe:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 8005002:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005006:	edc7 7a02 	vstr	s15, [r7, #8]

	//--------
	if(dist >= 0.0){
 800500a:	edd7 7a01 	vldr	s15, [r7, #4]
 800500e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005012:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005016:	db13      	blt.n	8005040 <DriveDecel+0x114>
		while((center.distance + offset) < (dist + ics));
 8005018:	bf00      	nop
 800501a:	4b2d      	ldr	r3, [pc, #180]	; (80050d0 <DriveDecel+0x1a4>)
 800501c:	ed93 7a07 	vldr	s14, [r3, #28]
 8005020:	edd7 7a02 	vldr	s15, [r7, #8]
 8005024:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005028:	edd7 6a01 	vldr	s13, [r7, #4]
 800502c:	edd7 7a03 	vldr	s15, [r7, #12]
 8005030:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005034:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005038:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800503c:	d4ed      	bmi.n	800501a <DriveDecel+0xee>
 800503e:	e012      	b.n	8005066 <DriveDecel+0x13a>
	}else{
		while((center.distance + offset) > (dist + ics));
 8005040:	bf00      	nop
 8005042:	4b23      	ldr	r3, [pc, #140]	; (80050d0 <DriveDecel+0x1a4>)
 8005044:	ed93 7a07 	vldr	s14, [r3, #28]
 8005048:	edd7 7a02 	vldr	s15, [r7, #8]
 800504c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005050:	edd7 6a01 	vldr	s13, [r7, #4]
 8005054:	edd7 7a03 	vldr	s15, [r7, #12]
 8005058:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800505c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005060:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005064:	dced      	bgt.n	8005042 <DriveDecel+0x116>
	}
		if(rs){
 8005066:	78fb      	ldrb	r3, [r7, #3]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d02c      	beq.n	80050c6 <DriveDecel+0x19a>
			MF.FLAG.ACCL = 0;
 800506c:	4a19      	ldr	r2, [pc, #100]	; (80050d4 <DriveDecel+0x1a8>)
 800506e:	7813      	ldrb	r3, [r2, #0]
 8005070:	f36f 1304 	bfc	r3, #4, #1
 8005074:	7013      	strb	r3, [r2, #0]
			MF.FLAG.DECL = 1;
 8005076:	4a17      	ldr	r2, [pc, #92]	; (80050d4 <DriveDecel+0x1a8>)
 8005078:	7813      	ldrb	r3, [r2, #0]
 800507a:	f043 0320 	orr.w	r3, r3, #32
 800507e:	7013      	strb	r3, [r2, #0]
			while(center.vel_target != 0.0f);
 8005080:	bf00      	nop
 8005082:	4b13      	ldr	r3, [pc, #76]	; (80050d0 <DriveDecel+0x1a4>)
 8005084:	edd3 7a01 	vldr	s15, [r3, #4]
 8005088:	eef5 7a40 	vcmp.f32	s15, #0.0
 800508c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005090:	d1f7      	bne.n	8005082 <DriveDecel+0x156>
			WaitMs(500);
 8005092:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005096:	f7ff fa65 	bl	8004564 <WaitMs>
			MF.FLAG.WCTRL = 0;
 800509a:	4a0e      	ldr	r2, [pc, #56]	; (80050d4 <DriveDecel+0x1a8>)
 800509c:	7853      	ldrb	r3, [r2, #1]
 800509e:	f36f 0341 	bfc	r3, #1, #1
 80050a2:	7053      	strb	r3, [r2, #1]
			MF.FLAG.VCTRL = 0;
 80050a4:	4a0b      	ldr	r2, [pc, #44]	; (80050d4 <DriveDecel+0x1a8>)
 80050a6:	7853      	ldrb	r3, [r2, #1]
 80050a8:	f36f 0300 	bfc	r3, #0, #1
 80050ac:	7053      	strb	r3, [r2, #1]

			//--------
			StopMotion();
 80050ae:	f000 fa97 	bl	80055e0 <StopMotion>
			vel_ctrl_R.i_out = vel_ctrl_L.i_out = 0;
 80050b2:	f04f 0300 	mov.w	r3, #0
 80050b6:	4a0c      	ldr	r2, [pc, #48]	; (80050e8 <DriveDecel+0x1bc>)
 80050b8:	6093      	str	r3, [r2, #8]
 80050ba:	4a0c      	ldr	r2, [pc, #48]	; (80050ec <DriveDecel+0x1c0>)
 80050bc:	6093      	str	r3, [r2, #8]
			omega_control.i_out = 0;
 80050be:	4b0c      	ldr	r3, [pc, #48]	; (80050f0 <DriveDecel+0x1c4>)
 80050c0:	f04f 0200 	mov.w	r2, #0
 80050c4:	609a      	str	r2, [r3, #8]

		}
}
 80050c6:	bf00      	nop
 80050c8:	3710      	adds	r7, #16
 80050ca:	46bd      	mov	sp, r7
 80050cc:	bdb0      	pop	{r4, r5, r7, pc}
 80050ce:	bf00      	nop
 80050d0:	200081f4 	.word	0x200081f4
 80050d4:	200100d8 	.word	0x200100d8
 80050d8:	3fe00000 	.word	0x3fe00000
 80050dc:	20008264 	.word	0x20008264
 80050e0:	200100e4 	.word	0x200100e4
 80050e4:	408f4000 	.word	0x408f4000
 80050e8:	20000384 	.word	0x20000384
 80050ec:	20000258 	.word	0x20000258
 80050f0:	2000026c 	.word	0x2000026c
 80050f4:	00000000 	.word	0x00000000

080050f8 <DriveSpin>:

void DriveSpin(float theta)
{
 80050f8:	b5b0      	push	{r4, r5, r7, lr}
 80050fa:	b084      	sub	sp, #16
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	ed87 0a01 	vstr	s0, [r7, #4]
	float offset;
	float ics = center.angle;
 8005102:	4b81      	ldr	r3, [pc, #516]	; (8005308 <DriveSpin+0x210>)
 8005104:	6a1b      	ldr	r3, [r3, #32]
 8005106:	60fb      	str	r3, [r7, #12]

	if(theta > 0){
 8005108:	edd7 7a01 	vldr	s15, [r7, #4]
 800510c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005110:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005114:	dd03      	ble.n	800511e <DriveSpin+0x26>
		center.omega_dir = 1;
 8005116:	4b7c      	ldr	r3, [pc, #496]	; (8005308 <DriveSpin+0x210>)
 8005118:	2201      	movs	r2, #1
 800511a:	761a      	strb	r2, [r3, #24]
 800511c:	e009      	b.n	8005132 <DriveSpin+0x3a>
	}else if(theta < 0){
 800511e:	edd7 7a01 	vldr	s15, [r7, #4]
 8005122:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005126:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800512a:	d502      	bpl.n	8005132 <DriveSpin+0x3a>
		center.omega_dir = -1;
 800512c:	4b76      	ldr	r3, [pc, #472]	; (8005308 <DriveSpin+0x210>)
 800512e:	22ff      	movs	r2, #255	; 0xff
 8005130:	761a      	strb	r2, [r3, #24]
	}

	//----Setting Mouse Flag----
	MF.FLAG.VCTRL = 1;
 8005132:	4a76      	ldr	r2, [pc, #472]	; (800530c <DriveSpin+0x214>)
 8005134:	7853      	ldrb	r3, [r2, #1]
 8005136:	f043 0301 	orr.w	r3, r3, #1
 800513a:	7053      	strb	r3, [r2, #1]
	MF.FLAG.WCTRL = 1;
 800513c:	4a73      	ldr	r2, [pc, #460]	; (800530c <DriveSpin+0x214>)
 800513e:	7853      	ldrb	r3, [r2, #1]
 8005140:	f043 0302 	orr.w	r3, r3, #2
 8005144:	7053      	strb	r3, [r2, #1]

	MF.FLAG.WACCL = 1;
 8005146:	4a71      	ldr	r2, [pc, #452]	; (800530c <DriveSpin+0x214>)
 8005148:	7813      	ldrb	r3, [r2, #0]
 800514a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800514e:	7013      	strb	r3, [r2, #0]
	MF.FLAG.WDECL = 0;
 8005150:	4a6e      	ldr	r2, [pc, #440]	; (800530c <DriveSpin+0x214>)
 8005152:	7813      	ldrb	r3, [r2, #0]
 8005154:	f36f 13c7 	bfc	r3, #7, #1
 8005158:	7013      	strb	r3, [r2, #0]
	MF.FLAG.ACCL = 0;
 800515a:	4a6c      	ldr	r2, [pc, #432]	; (800530c <DriveSpin+0x214>)
 800515c:	7813      	ldrb	r3, [r2, #0]
 800515e:	f36f 1304 	bfc	r3, #4, #1
 8005162:	7013      	strb	r3, [r2, #0]
	MF.FLAG.DECL = 0;
 8005164:	4a69      	ldr	r2, [pc, #420]	; (800530c <DriveSpin+0x214>)
 8005166:	7813      	ldrb	r3, [r2, #0]
 8005168:	f36f 1345 	bfc	r3, #5, #1
 800516c:	7013      	strb	r3, [r2, #0]

	ResetDistance();
 800516e:	f7ff fc7b 	bl	8004a68 <ResetDistance>

	offset = (0.5 * maxindex_w * params_now.omega_max) * KWP;		//
 8005172:	4b67      	ldr	r3, [pc, #412]	; (8005310 <DriveSpin+0x218>)
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	4618      	mov	r0, r3
 8005178:	f7fb f9e6 	bl	8000548 <__aeabi_f2d>
 800517c:	f04f 0200 	mov.w	r2, #0
 8005180:	4b64      	ldr	r3, [pc, #400]	; (8005314 <DriveSpin+0x21c>)
 8005182:	f7fb fa39 	bl	80005f8 <__aeabi_dmul>
 8005186:	4603      	mov	r3, r0
 8005188:	460c      	mov	r4, r1
 800518a:	4625      	mov	r5, r4
 800518c:	461c      	mov	r4, r3
 800518e:	4b62      	ldr	r3, [pc, #392]	; (8005318 <DriveSpin+0x220>)
 8005190:	689b      	ldr	r3, [r3, #8]
 8005192:	4618      	mov	r0, r3
 8005194:	f7fb f9d8 	bl	8000548 <__aeabi_f2d>
 8005198:	4602      	mov	r2, r0
 800519a:	460b      	mov	r3, r1
 800519c:	4620      	mov	r0, r4
 800519e:	4629      	mov	r1, r5
 80051a0:	f7fb fa2a 	bl	80005f8 <__aeabi_dmul>
 80051a4:	4603      	mov	r3, r0
 80051a6:	460c      	mov	r4, r1
 80051a8:	4618      	mov	r0, r3
 80051aa:	4621      	mov	r1, r4
 80051ac:	a354      	add	r3, pc, #336	; (adr r3, 8005300 <DriveSpin+0x208>)
 80051ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051b2:	f7fb fa21 	bl	80005f8 <__aeabi_dmul>
 80051b6:	4603      	mov	r3, r0
 80051b8:	460c      	mov	r4, r1
 80051ba:	4618      	mov	r0, r3
 80051bc:	4621      	mov	r1, r4
 80051be:	f7fb fcf3 	bl	8000ba8 <__aeabi_d2f>
 80051c2:	4603      	mov	r3, r0
 80051c4:	60bb      	str	r3, [r7, #8]
	center.vel_target = 0;
 80051c6:	4b50      	ldr	r3, [pc, #320]	; (8005308 <DriveSpin+0x210>)
 80051c8:	f04f 0200 	mov.w	r2, #0
 80051cc:	605a      	str	r2, [r3, #4]
	center.omega_target = 0;
 80051ce:	4b4e      	ldr	r3, [pc, #312]	; (8005308 <DriveSpin+0x210>)
 80051d0:	f04f 0200 	mov.w	r2, #0
 80051d4:	611a      	str	r2, [r3, #16]
	omega_control.i_out = 0;
 80051d6:	4b51      	ldr	r3, [pc, #324]	; (800531c <DriveSpin+0x224>)
 80051d8:	f04f 0200 	mov.w	r2, #0
 80051dc:	609a      	str	r2, [r3, #8]

	StartMotion();
 80051de:	f000 f9c5 	bl	800556c <StartMotion>

	if(theta > 0){
 80051e2:	edd7 7a01 	vldr	s15, [r7, #4]
 80051e6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80051ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051ee:	dd33      	ble.n	8005258 <DriveSpin+0x160>
		//--------
		while(center.angle < ics + theta - offset);				//w-t
 80051f0:	bf00      	nop
 80051f2:	4b45      	ldr	r3, [pc, #276]	; (8005308 <DriveSpin+0x210>)
 80051f4:	ed93 7a08 	vldr	s14, [r3, #32]
 80051f8:	edd7 6a03 	vldr	s13, [r7, #12]
 80051fc:	edd7 7a01 	vldr	s15, [r7, #4]
 8005200:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8005204:	edd7 7a02 	vldr	s15, [r7, #8]
 8005208:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800520c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005210:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005214:	d4ed      	bmi.n	80051f2 <DriveSpin+0xfa>

		MF.FLAG.WACCL = 0;
 8005216:	4a3d      	ldr	r2, [pc, #244]	; (800530c <DriveSpin+0x214>)
 8005218:	7813      	ldrb	r3, [r2, #0]
 800521a:	f36f 1386 	bfc	r3, #6, #1
 800521e:	7013      	strb	r3, [r2, #0]
		MF.FLAG.WDECL = 1;
 8005220:	4a3a      	ldr	r2, [pc, #232]	; (800530c <DriveSpin+0x214>)
 8005222:	7813      	ldrb	r3, [r2, #0]
 8005224:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005228:	7013      	strb	r3, [r2, #0]

		while(center.angle < ics + theta);
 800522a:	bf00      	nop
 800522c:	4b36      	ldr	r3, [pc, #216]	; (8005308 <DriveSpin+0x210>)
 800522e:	ed93 7a08 	vldr	s14, [r3, #32]
 8005232:	edd7 6a03 	vldr	s13, [r7, #12]
 8005236:	edd7 7a01 	vldr	s15, [r7, #4]
 800523a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800523e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005242:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005246:	d4f1      	bmi.n	800522c <DriveSpin+0x134>
		center.omega_target = 0;
 8005248:	4b2f      	ldr	r3, [pc, #188]	; (8005308 <DriveSpin+0x210>)
 800524a:	f04f 0200 	mov.w	r2, #0
 800524e:	611a      	str	r2, [r3, #16]
		HAL_Delay(200);
 8005250:	20c8      	movs	r0, #200	; 0xc8
 8005252:	f7fb fff9 	bl	8001248 <HAL_Delay>
 8005256:	e039      	b.n	80052cc <DriveSpin+0x1d4>

	}else if (theta < 0){
 8005258:	edd7 7a01 	vldr	s15, [r7, #4]
 800525c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005260:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005264:	d532      	bpl.n	80052cc <DriveSpin+0x1d4>
		while(center.angle > ics + theta + offset);
 8005266:	bf00      	nop
 8005268:	4b27      	ldr	r3, [pc, #156]	; (8005308 <DriveSpin+0x210>)
 800526a:	ed93 7a08 	vldr	s14, [r3, #32]
 800526e:	edd7 6a03 	vldr	s13, [r7, #12]
 8005272:	edd7 7a01 	vldr	s15, [r7, #4]
 8005276:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800527a:	edd7 7a02 	vldr	s15, [r7, #8]
 800527e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005282:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005286:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800528a:	dced      	bgt.n	8005268 <DriveSpin+0x170>

		MF.FLAG.WACCL = 0;
 800528c:	4a1f      	ldr	r2, [pc, #124]	; (800530c <DriveSpin+0x214>)
 800528e:	7813      	ldrb	r3, [r2, #0]
 8005290:	f36f 1386 	bfc	r3, #6, #1
 8005294:	7013      	strb	r3, [r2, #0]
		MF.FLAG.WDECL = 1;
 8005296:	4a1d      	ldr	r2, [pc, #116]	; (800530c <DriveSpin+0x214>)
 8005298:	7813      	ldrb	r3, [r2, #0]
 800529a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800529e:	7013      	strb	r3, [r2, #0]

		while(center.angle > ics + theta);
 80052a0:	bf00      	nop
 80052a2:	4b19      	ldr	r3, [pc, #100]	; (8005308 <DriveSpin+0x210>)
 80052a4:	ed93 7a08 	vldr	s14, [r3, #32]
 80052a8:	edd7 6a03 	vldr	s13, [r7, #12]
 80052ac:	edd7 7a01 	vldr	s15, [r7, #4]
 80052b0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80052b4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80052b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052bc:	dcf1      	bgt.n	80052a2 <DriveSpin+0x1aa>
		center.omega_target = 0;
 80052be:	4b12      	ldr	r3, [pc, #72]	; (8005308 <DriveSpin+0x210>)
 80052c0:	f04f 0200 	mov.w	r2, #0
 80052c4:	611a      	str	r2, [r3, #16]
		HAL_Delay(200);
 80052c6:	20c8      	movs	r0, #200	; 0xc8
 80052c8:	f7fb ffbe 	bl	8001248 <HAL_Delay>

	}

	center.omega_target = 0;
 80052cc:	4b0e      	ldr	r3, [pc, #56]	; (8005308 <DriveSpin+0x210>)
 80052ce:	f04f 0200 	mov.w	r2, #0
 80052d2:	611a      	str	r2, [r3, #16]
	HAL_Delay(200);
 80052d4:	20c8      	movs	r0, #200	; 0xc8
 80052d6:	f7fb ffb7 	bl	8001248 <HAL_Delay>

	//--------
	StopMotion();
 80052da:	f000 f981 	bl	80055e0 <StopMotion>

	vel_ctrl_R.i_out = vel_ctrl_L.i_out = 0;
 80052de:	f04f 0300 	mov.w	r3, #0
 80052e2:	4a0f      	ldr	r2, [pc, #60]	; (8005320 <DriveSpin+0x228>)
 80052e4:	6093      	str	r3, [r2, #8]
 80052e6:	4a0f      	ldr	r2, [pc, #60]	; (8005324 <DriveSpin+0x22c>)
 80052e8:	6093      	str	r3, [r2, #8]
	omega_control.i_out = 0;
 80052ea:	4b0c      	ldr	r3, [pc, #48]	; (800531c <DriveSpin+0x224>)
 80052ec:	f04f 0200 	mov.w	r2, #0
 80052f0:	609a      	str	r2, [r3, #8]

}
 80052f2:	bf00      	nop
 80052f4:	3710      	adds	r7, #16
 80052f6:	46bd      	mov	sp, r7
 80052f8:	bdb0      	pop	{r4, r5, r7, pc}
 80052fa:	bf00      	nop
 80052fc:	f3af 8000 	nop.w
 8005300:	ba5e353f 	.word	0xba5e353f
 8005304:	404cbc49 	.word	0x404cbc49
 8005308:	200081f4 	.word	0x200081f4
 800530c:	200100d8 	.word	0x200100d8
 8005310:	20004340 	.word	0x20004340
 8005314:	3fe00000 	.word	0x3fe00000
 8005318:	20008264 	.word	0x20008264
 800531c:	2000026c 	.word	0x2000026c
 8005320:	20000384 	.word	0x20000384
 8005324:	20000258 	.word	0x20000258

08005328 <DriveSlalom>:

void DriveSlalom(int16_t theta)
{
 8005328:	b5b0      	push	{r4, r5, r7, lr}
 800532a:	b084      	sub	sp, #16
 800532c:	af00      	add	r7, sp, #0
 800532e:	4603      	mov	r3, r0
 8005330:	80fb      	strh	r3, [r7, #6]
	float offset = 0;
 8005332:	f04f 0300 	mov.w	r3, #0
 8005336:	60fb      	str	r3, [r7, #12]
	float offset_fix = 0;
 8005338:	f04f 0300 	mov.w	r3, #0
 800533c:	60bb      	str	r3, [r7, #8]
	ResetDistance();
 800533e:	f7ff fb93 	bl	8004a68 <ResetDistance>

	center.angle = 0;
 8005342:	4b81      	ldr	r3, [pc, #516]	; (8005548 <DriveSlalom+0x220>)
 8005344:	f04f 0200 	mov.w	r2, #0
 8005348:	621a      	str	r2, [r3, #32]
	center.omega_target = 0;
 800534a:	4b7f      	ldr	r3, [pc, #508]	; (8005548 <DriveSlalom+0x220>)
 800534c:	f04f 0200 	mov.w	r2, #0
 8005350:	611a      	str	r2, [r3, #16]

	//========
	MF.FLAG.VCTRL = 1;
 8005352:	4a7e      	ldr	r2, [pc, #504]	; (800554c <DriveSlalom+0x224>)
 8005354:	7853      	ldrb	r3, [r2, #1]
 8005356:	f043 0301 	orr.w	r3, r3, #1
 800535a:	7053      	strb	r3, [r2, #1]
	MF.FLAG.WCTRL = 1;
 800535c:	4a7b      	ldr	r2, [pc, #492]	; (800554c <DriveSlalom+0x224>)
 800535e:	7853      	ldrb	r3, [r2, #1]
 8005360:	f043 0302 	orr.w	r3, r3, #2
 8005364:	7053      	strb	r3, [r2, #1]

	if(theta > 0){					//Left Turn
 8005366:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800536a:	2b00      	cmp	r3, #0
 800536c:	dd03      	ble.n	8005376 <DriveSlalom+0x4e>
		center.omega_dir = 1;
 800536e:	4b76      	ldr	r3, [pc, #472]	; (8005548 <DriveSlalom+0x220>)
 8005370:	2201      	movs	r2, #1
 8005372:	761a      	strb	r2, [r3, #24]
 8005374:	e006      	b.n	8005384 <DriveSlalom+0x5c>
	}else if(theta < 0){			//Right Turn
 8005376:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800537a:	2b00      	cmp	r3, #0
 800537c:	da02      	bge.n	8005384 <DriveSlalom+0x5c>
		center.omega_dir = -1;
 800537e:	4b72      	ldr	r3, [pc, #456]	; (8005548 <DriveSlalom+0x220>)
 8005380:	22ff      	movs	r2, #255	; 0xff
 8005382:	761a      	strb	r2, [r3, #24]
	}
	MF.FLAG.ACCL = 1;
 8005384:	4a71      	ldr	r2, [pc, #452]	; (800554c <DriveSlalom+0x224>)
 8005386:	7813      	ldrb	r3, [r2, #0]
 8005388:	f043 0310 	orr.w	r3, r3, #16
 800538c:	7013      	strb	r3, [r2, #0]
	MF.FLAG.DECL = 0;
 800538e:	4a6f      	ldr	r2, [pc, #444]	; (800554c <DriveSlalom+0x224>)
 8005390:	7813      	ldrb	r3, [r2, #0]
 8005392:	f36f 1345 	bfc	r3, #5, #1
 8005396:	7013      	strb	r3, [r2, #0]
	MF.FLAG.WACCL = 1;
 8005398:	4a6c      	ldr	r2, [pc, #432]	; (800554c <DriveSlalom+0x224>)
 800539a:	7813      	ldrb	r3, [r2, #0]
 800539c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80053a0:	7013      	strb	r3, [r2, #0]
	MF.FLAG.WDECL = 0;
 80053a2:	4a6a      	ldr	r2, [pc, #424]	; (800554c <DriveSlalom+0x224>)
 80053a4:	7813      	ldrb	r3, [r2, #0]
 80053a6:	f36f 13c7 	bfc	r3, #7, #1
 80053aa:	7013      	strb	r3, [r2, #0]

	StartMotion();
 80053ac:	f000 f8de 	bl	800556c <StartMotion>

	offset = (0.5 * maxindex_w * params_now.omega_max) * KWP;
 80053b0:	4b67      	ldr	r3, [pc, #412]	; (8005550 <DriveSlalom+0x228>)
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	4618      	mov	r0, r3
 80053b6:	f7fb f8c7 	bl	8000548 <__aeabi_f2d>
 80053ba:	f04f 0200 	mov.w	r2, #0
 80053be:	4b65      	ldr	r3, [pc, #404]	; (8005554 <DriveSlalom+0x22c>)
 80053c0:	f7fb f91a 	bl	80005f8 <__aeabi_dmul>
 80053c4:	4603      	mov	r3, r0
 80053c6:	460c      	mov	r4, r1
 80053c8:	4625      	mov	r5, r4
 80053ca:	461c      	mov	r4, r3
 80053cc:	4b62      	ldr	r3, [pc, #392]	; (8005558 <DriveSlalom+0x230>)
 80053ce:	689b      	ldr	r3, [r3, #8]
 80053d0:	4618      	mov	r0, r3
 80053d2:	f7fb f8b9 	bl	8000548 <__aeabi_f2d>
 80053d6:	4602      	mov	r2, r0
 80053d8:	460b      	mov	r3, r1
 80053da:	4620      	mov	r0, r4
 80053dc:	4629      	mov	r1, r5
 80053de:	f7fb f90b 	bl	80005f8 <__aeabi_dmul>
 80053e2:	4603      	mov	r3, r0
 80053e4:	460c      	mov	r4, r1
 80053e6:	4618      	mov	r0, r3
 80053e8:	4621      	mov	r1, r4
 80053ea:	a355      	add	r3, pc, #340	; (adr r3, 8005540 <DriveSlalom+0x218>)
 80053ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053f0:	f7fb f902 	bl	80005f8 <__aeabi_dmul>
 80053f4:	4603      	mov	r3, r0
 80053f6:	460c      	mov	r4, r1
 80053f8:	4618      	mov	r0, r3
 80053fa:	4621      	mov	r1, r4
 80053fc:	f7fb fbd4 	bl	8000ba8 <__aeabi_d2f>
 8005400:	4603      	mov	r3, r0
 8005402:	60fb      	str	r3, [r7, #12]

	//========
	if(center.omega_dir == 1){				//Left Turn
 8005404:	4b50      	ldr	r3, [pc, #320]	; (8005548 <DriveSlalom+0x220>)
 8005406:	7e1b      	ldrb	r3, [r3, #24]
 8005408:	b25b      	sxtb	r3, r3
 800540a:	2b01      	cmp	r3, #1
 800540c:	d13f      	bne.n	800548e <DriveSlalom+0x166>
		offset_fix = 0.5f;
 800540e:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 8005412:	60bb      	str	r3, [r7, #8]

		while(center.angle + offset < theta - offset_fix);
 8005414:	bf00      	nop
 8005416:	4b4c      	ldr	r3, [pc, #304]	; (8005548 <DriveSlalom+0x220>)
 8005418:	ed93 7a08 	vldr	s14, [r3, #32]
 800541c:	edd7 7a03 	vldr	s15, [r7, #12]
 8005420:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005424:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005428:	ee07 3a90 	vmov	s15, r3
 800542c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8005430:	edd7 7a02 	vldr	s15, [r7, #8]
 8005434:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8005438:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800543c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005440:	d4e9      	bmi.n	8005416 <DriveSlalom+0xee>
		MF.FLAG.WACCL = 0;
 8005442:	4a42      	ldr	r2, [pc, #264]	; (800554c <DriveSlalom+0x224>)
 8005444:	7813      	ldrb	r3, [r2, #0]
 8005446:	f36f 1386 	bfc	r3, #6, #1
 800544a:	7013      	strb	r3, [r2, #0]
		MF.FLAG.WDECL = 1;
 800544c:	4a3f      	ldr	r2, [pc, #252]	; (800554c <DriveSlalom+0x224>)
 800544e:	7813      	ldrb	r3, [r2, #0]
 8005450:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005454:	7013      	strb	r3, [r2, #0]

		while(center.angle  < theta - offset_fix){
 8005456:	e007      	b.n	8005468 <DriveSlalom+0x140>
			if(center.omega_target == 0) break;
 8005458:	4b3b      	ldr	r3, [pc, #236]	; (8005548 <DriveSlalom+0x220>)
 800545a:	edd3 7a04 	vldr	s15, [r3, #16]
 800545e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005462:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005466:	d057      	beq.n	8005518 <DriveSlalom+0x1f0>
		while(center.angle  < theta - offset_fix){
 8005468:	4b37      	ldr	r3, [pc, #220]	; (8005548 <DriveSlalom+0x220>)
 800546a:	ed93 7a08 	vldr	s14, [r3, #32]
 800546e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005472:	ee07 3a90 	vmov	s15, r3
 8005476:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800547a:	edd7 7a02 	vldr	s15, [r7, #8]
 800547e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8005482:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005486:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800548a:	d4e5      	bmi.n	8005458 <DriveSlalom+0x130>
 800548c:	e047      	b.n	800551e <DriveSlalom+0x1f6>
		}
	} else if(center.omega_dir == -1){		//Right Turn
 800548e:	4b2e      	ldr	r3, [pc, #184]	; (8005548 <DriveSlalom+0x220>)
 8005490:	7e1b      	ldrb	r3, [r3, #24]
 8005492:	b25b      	sxtb	r3, r3
 8005494:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005498:	d141      	bne.n	800551e <DriveSlalom+0x1f6>
		offset_fix = 0.2f;
 800549a:	4b30      	ldr	r3, [pc, #192]	; (800555c <DriveSlalom+0x234>)
 800549c:	60bb      	str	r3, [r7, #8]

		while(center.angle - offset > theta + offset_fix);
 800549e:	bf00      	nop
 80054a0:	4b29      	ldr	r3, [pc, #164]	; (8005548 <DriveSlalom+0x220>)
 80054a2:	ed93 7a08 	vldr	s14, [r3, #32]
 80054a6:	edd7 7a03 	vldr	s15, [r7, #12]
 80054aa:	ee37 7a67 	vsub.f32	s14, s14, s15
 80054ae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80054b2:	ee07 3a90 	vmov	s15, r3
 80054b6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80054ba:	edd7 7a02 	vldr	s15, [r7, #8]
 80054be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80054c2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80054c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054ca:	dce9      	bgt.n	80054a0 <DriveSlalom+0x178>
		MF.FLAG.WACCL = 0;
 80054cc:	4a1f      	ldr	r2, [pc, #124]	; (800554c <DriveSlalom+0x224>)
 80054ce:	7813      	ldrb	r3, [r2, #0]
 80054d0:	f36f 1386 	bfc	r3, #6, #1
 80054d4:	7013      	strb	r3, [r2, #0]
		MF.FLAG.WDECL = 1;
 80054d6:	4a1d      	ldr	r2, [pc, #116]	; (800554c <DriveSlalom+0x224>)
 80054d8:	7813      	ldrb	r3, [r2, #0]
 80054da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80054de:	7013      	strb	r3, [r2, #0]

		while(center.angle > theta + offset_fix){
 80054e0:	e007      	b.n	80054f2 <DriveSlalom+0x1ca>
			if(center.omega_target == 0) break;
 80054e2:	4b19      	ldr	r3, [pc, #100]	; (8005548 <DriveSlalom+0x220>)
 80054e4:	edd3 7a04 	vldr	s15, [r3, #16]
 80054e8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80054ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054f0:	d014      	beq.n	800551c <DriveSlalom+0x1f4>
		while(center.angle > theta + offset_fix){
 80054f2:	4b15      	ldr	r3, [pc, #84]	; (8005548 <DriveSlalom+0x220>)
 80054f4:	ed93 7a08 	vldr	s14, [r3, #32]
 80054f8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80054fc:	ee07 3a90 	vmov	s15, r3
 8005500:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8005504:	edd7 7a02 	vldr	s15, [r7, #8]
 8005508:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800550c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005510:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005514:	dce5      	bgt.n	80054e2 <DriveSlalom+0x1ba>
 8005516:	e002      	b.n	800551e <DriveSlalom+0x1f6>
			if(center.omega_target == 0) break;
 8005518:	bf00      	nop
 800551a:	e000      	b.n	800551e <DriveSlalom+0x1f6>
			if(center.omega_target == 0) break;
 800551c:	bf00      	nop

		}
	}

	omega_control.dir = 0;
 800551e:	4b10      	ldr	r3, [pc, #64]	; (8005560 <DriveSlalom+0x238>)
 8005520:	2200      	movs	r2, #0
 8005522:	731a      	strb	r2, [r3, #12]
	vel_ctrl_R.i_out = vel_ctrl_L.i_out = 0;
 8005524:	f04f 0300 	mov.w	r3, #0
 8005528:	4a0e      	ldr	r2, [pc, #56]	; (8005564 <DriveSlalom+0x23c>)
 800552a:	6093      	str	r3, [r2, #8]
 800552c:	4a0e      	ldr	r2, [pc, #56]	; (8005568 <DriveSlalom+0x240>)
 800552e:	6093      	str	r3, [r2, #8]
	omega_control.i_out = 0;
 8005530:	4b0b      	ldr	r3, [pc, #44]	; (8005560 <DriveSlalom+0x238>)
 8005532:	f04f 0200 	mov.w	r2, #0
 8005536:	609a      	str	r2, [r3, #8]
}
 8005538:	bf00      	nop
 800553a:	3710      	adds	r7, #16
 800553c:	46bd      	mov	sp, r7
 800553e:	bdb0      	pop	{r4, r5, r7, pc}
 8005540:	ba5e353f 	.word	0xba5e353f
 8005544:	404cbc49 	.word	0x404cbc49
 8005548:	200081f4 	.word	0x200081f4
 800554c:	200100d8 	.word	0x200100d8
 8005550:	20004340 	.word	0x20004340
 8005554:	3fe00000 	.word	0x3fe00000
 8005558:	20008264 	.word	0x20008264
 800555c:	3e4ccccd 	.word	0x3e4ccccd
 8005560:	2000026c 	.word	0x2000026c
 8005564:	20000384 	.word	0x20000384
 8005568:	20000258 	.word	0x20000258

0800556c <StartMotion>:

void StartMotion(void){
 800556c:	b580      	push	{r7, lr}
 800556e:	b088      	sub	sp, #32
 8005570:	af00      	add	r7, sp, #0
	TIM_OC_InitTypeDef sConfigOC;
//Config Setting
	  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005572:	2360      	movs	r3, #96	; 0x60
 8005574:	607b      	str	r3, [r7, #4]
	  sConfigOC.Pulse = 10;
 8005576:	230a      	movs	r3, #10
 8005578:	60bb      	str	r3, [r7, #8]
	  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800557a:	2300      	movs	r3, #0
 800557c:	60fb      	str	r3, [r7, #12]
	  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800557e:	2300      	movs	r3, #0
 8005580:	613b      	str	r3, [r7, #16]
	  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005582:	2300      	movs	r3, #0
 8005584:	617b      	str	r3, [r7, #20]
	  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005586:	2300      	movs	r3, #0
 8005588:	61bb      	str	r3, [r7, #24]
	  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800558a:	2300      	movs	r3, #0
 800558c:	61fb      	str	r3, [r7, #28]
//OUTPUT
	if(HAL_TIM_PWM_ConfigChannel(&htim1,&sConfigOC,TIM_CHANNEL_1) != HAL_OK){
 800558e:	1d3b      	adds	r3, r7, #4
 8005590:	2200      	movs	r2, #0
 8005592:	4619      	mov	r1, r3
 8005594:	4810      	ldr	r0, [pc, #64]	; (80055d8 <StartMotion+0x6c>)
 8005596:	f7fd ff4b 	bl	8003430 <HAL_TIM_PWM_ConfigChannel>
 800559a:	4603      	mov	r3, r0
 800559c:	2b00      	cmp	r3, #0
 800559e:	d001      	beq.n	80055a4 <StartMotion+0x38>
		Error_Handler();
 80055a0:	f002 fe3a 	bl	8008218 <Error_Handler>
	}
	if(HAL_TIM_PWM_ConfigChannel(&htim2,&sConfigOC,TIM_CHANNEL_2) != HAL_OK){
 80055a4:	1d3b      	adds	r3, r7, #4
 80055a6:	2204      	movs	r2, #4
 80055a8:	4619      	mov	r1, r3
 80055aa:	480c      	ldr	r0, [pc, #48]	; (80055dc <StartMotion+0x70>)
 80055ac:	f7fd ff40 	bl	8003430 <HAL_TIM_PWM_ConfigChannel>
 80055b0:	4603      	mov	r3, r0
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d001      	beq.n	80055ba <StartMotion+0x4e>
		Error_Handler();
 80055b6:	f002 fe2f 	bl	8008218 <Error_Handler>
	}

	HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 80055ba:	2100      	movs	r1, #0
 80055bc:	4806      	ldr	r0, [pc, #24]	; (80055d8 <StartMotion+0x6c>)
 80055be:	f7fd fc89 	bl	8002ed4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_2);
 80055c2:	2104      	movs	r1, #4
 80055c4:	4805      	ldr	r0, [pc, #20]	; (80055dc <StartMotion+0x70>)
 80055c6:	f7fd fc85 	bl	8002ed4 <HAL_TIM_PWM_Start>

	StartTimer();
 80055ca:	f002 f821 	bl	8007610 <StartTimer>

}
 80055ce:	bf00      	nop
 80055d0:	3720      	adds	r7, #32
 80055d2:	46bd      	mov	sp, r7
 80055d4:	bd80      	pop	{r7, pc}
 80055d6:	bf00      	nop
 80055d8:	20010280 	.word	0x20010280
 80055dc:	200102c0 	.word	0x200102c0

080055e0 <StopMotion>:

void StopMotion(void)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	af00      	add	r7, sp, #0
	MF.FLAGS = 0x00;
 80055e4:	4b12      	ldr	r3, [pc, #72]	; (8005630 <StopMotion+0x50>)
 80055e6:	2200      	movs	r2, #0
 80055e8:	801a      	strh	r2, [r3, #0]

	HAL_TIM_PWM_Stop(&htim1,TIM_CHANNEL_1);
 80055ea:	2100      	movs	r1, #0
 80055ec:	4811      	ldr	r0, [pc, #68]	; (8005634 <StopMotion+0x54>)
 80055ee:	f7fd fcaf 	bl	8002f50 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim2,TIM_CHANNEL_2);
 80055f2:	2104      	movs	r1, #4
 80055f4:	4810      	ldr	r0, [pc, #64]	; (8005638 <StopMotion+0x58>)
 80055f6:	f7fd fcab 	bl	8002f50 <HAL_TIM_PWM_Stop>

	HAL_GPIO_WritePin(MOTOR_R_DIR1_GPIO_Port, MOTOR_R_DIR1_Pin,RESET);
 80055fa:	2200      	movs	r2, #0
 80055fc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005600:	480e      	ldr	r0, [pc, #56]	; (800563c <StopMotion+0x5c>)
 8005602:	f7fc fcc1 	bl	8001f88 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MOTOR_R_DIR2_GPIO_Port, MOTOR_R_DIR2_Pin,RESET);
 8005606:	2200      	movs	r2, #0
 8005608:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800560c:	480b      	ldr	r0, [pc, #44]	; (800563c <StopMotion+0x5c>)
 800560e:	f7fc fcbb 	bl	8001f88 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(MOTOR_L_DIR1_GPIO_Port, MOTOR_L_DIR1_Pin,RESET);
 8005612:	2200      	movs	r2, #0
 8005614:	2101      	movs	r1, #1
 8005616:	480a      	ldr	r0, [pc, #40]	; (8005640 <StopMotion+0x60>)
 8005618:	f7fc fcb6 	bl	8001f88 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MOTOR_L_DIR2_GPIO_Port, MOTOR_L_DIR2_Pin,RESET);
 800561c:	2200      	movs	r2, #0
 800561e:	2102      	movs	r1, #2
 8005620:	4807      	ldr	r0, [pc, #28]	; (8005640 <StopMotion+0x60>)
 8005622:	f7fc fcb1 	bl	8001f88 <HAL_GPIO_WritePin>

	DisableMotor();
 8005626:	f000 f871 	bl	800570c <DisableMotor>

}
 800562a:	bf00      	nop
 800562c:	bd80      	pop	{r7, pc}
 800562e:	bf00      	nop
 8005630:	200100d8 	.word	0x200100d8
 8005634:	20010280 	.word	0x20010280
 8005638:	200102c0 	.word	0x200102c0
 800563c:	40020000 	.word	0x40020000
 8005640:	40020400 	.word	0x40020400

08005644 <SetMotionDirection>:
// arg1d_dir  01
// return

//+++++++++++++++++++++++++++++++++++++++++++++++
void SetMotionDirection(uint8_t d_dir)
{
 8005644:	b580      	push	{r7, lr}
 8005646:	b082      	sub	sp, #8
 8005648:	af00      	add	r7, sp, #0
 800564a:	4603      	mov	r3, r0
 800564c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(STBY_GPIO_Port, STBY_Pin,SET);
 800564e:	2201      	movs	r2, #1
 8005650:	2120      	movs	r1, #32
 8005652:	4829      	ldr	r0, [pc, #164]	; (80056f8 <SetMotionDirection+0xb4>)
 8005654:	f7fc fc98 	bl	8001f88 <HAL_GPIO_WritePin>

	//========
	switch(d_dir & 0x0f){									//0~3
 8005658:	79fb      	ldrb	r3, [r7, #7]
 800565a:	f003 030f 	and.w	r3, r3, #15
 800565e:	2b00      	cmp	r3, #0
 8005660:	d002      	beq.n	8005668 <SetMotionDirection+0x24>
 8005662:	2b01      	cmp	r3, #1
 8005664:	d00e      	beq.n	8005684 <SetMotionDirection+0x40>
 8005666:	e01b      	b.n	80056a0 <SetMotionDirection+0x5c>
		//--------
		case 0x00:
			vel_ctrl_L.dir= 1;				//
 8005668:	4b24      	ldr	r3, [pc, #144]	; (80056fc <SetMotionDirection+0xb8>)
 800566a:	2201      	movs	r2, #1
 800566c:	731a      	strb	r2, [r3, #12]
			HAL_GPIO_WritePin(MOTOR_L_DIR1_GPIO_Port, MOTOR_L_DIR1_Pin,RESET);
 800566e:	2200      	movs	r2, #0
 8005670:	2101      	movs	r1, #1
 8005672:	4823      	ldr	r0, [pc, #140]	; (8005700 <SetMotionDirection+0xbc>)
 8005674:	f7fc fc88 	bl	8001f88 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MOTOR_L_DIR2_GPIO_Port, MOTOR_L_DIR2_Pin,SET);
 8005678:	2201      	movs	r2, #1
 800567a:	2102      	movs	r1, #2
 800567c:	4820      	ldr	r0, [pc, #128]	; (8005700 <SetMotionDirection+0xbc>)
 800567e:	f7fc fc83 	bl	8001f88 <HAL_GPIO_WritePin>

			break;
 8005682:	e00d      	b.n	80056a0 <SetMotionDirection+0x5c>
		//--------
		case 0x01:
			vel_ctrl_L.dir = -1;			//
 8005684:	4b1d      	ldr	r3, [pc, #116]	; (80056fc <SetMotionDirection+0xb8>)
 8005686:	22ff      	movs	r2, #255	; 0xff
 8005688:	731a      	strb	r2, [r3, #12]
			HAL_GPIO_WritePin(MOTOR_L_DIR1_GPIO_Port, MOTOR_L_DIR1_Pin,SET);
 800568a:	2201      	movs	r2, #1
 800568c:	2101      	movs	r1, #1
 800568e:	481c      	ldr	r0, [pc, #112]	; (8005700 <SetMotionDirection+0xbc>)
 8005690:	f7fc fc7a 	bl	8001f88 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MOTOR_L_DIR2_GPIO_Port, MOTOR_L_DIR2_Pin,RESET);
 8005694:	2200      	movs	r2, #0
 8005696:	2102      	movs	r1, #2
 8005698:	4819      	ldr	r0, [pc, #100]	; (8005700 <SetMotionDirection+0xbc>)
 800569a:	f7fc fc75 	bl	8001f88 <HAL_GPIO_WritePin>
			break;
 800569e:	bf00      	nop
	}
	//========
	switch(d_dir & 0xf0){					//4~7
 80056a0:	79fb      	ldrb	r3, [r7, #7]
 80056a2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d002      	beq.n	80056b0 <SetMotionDirection+0x6c>
 80056aa:	2b10      	cmp	r3, #16
 80056ac:	d010      	beq.n	80056d0 <SetMotionDirection+0x8c>
			vel_ctrl_R.dir = -1;				//
			HAL_GPIO_WritePin(MOTOR_R_DIR1_GPIO_Port, MOTOR_R_DIR1_Pin,SET);
			HAL_GPIO_WritePin(MOTOR_R_DIR2_GPIO_Port, MOTOR_R_DIR2_Pin,RESET);
			break;
	}
}
 80056ae:	e01f      	b.n	80056f0 <SetMotionDirection+0xac>
			vel_ctrl_R.dir = 1;				//
 80056b0:	4b14      	ldr	r3, [pc, #80]	; (8005704 <SetMotionDirection+0xc0>)
 80056b2:	2201      	movs	r2, #1
 80056b4:	731a      	strb	r2, [r3, #12]
			HAL_GPIO_WritePin(MOTOR_R_DIR1_GPIO_Port, MOTOR_R_DIR1_Pin,RESET);
 80056b6:	2200      	movs	r2, #0
 80056b8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80056bc:	4812      	ldr	r0, [pc, #72]	; (8005708 <SetMotionDirection+0xc4>)
 80056be:	f7fc fc63 	bl	8001f88 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MOTOR_R_DIR2_GPIO_Port, MOTOR_R_DIR2_Pin,SET);
 80056c2:	2201      	movs	r2, #1
 80056c4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80056c8:	480f      	ldr	r0, [pc, #60]	; (8005708 <SetMotionDirection+0xc4>)
 80056ca:	f7fc fc5d 	bl	8001f88 <HAL_GPIO_WritePin>
			break;
 80056ce:	e00f      	b.n	80056f0 <SetMotionDirection+0xac>
			vel_ctrl_R.dir = -1;				//
 80056d0:	4b0c      	ldr	r3, [pc, #48]	; (8005704 <SetMotionDirection+0xc0>)
 80056d2:	22ff      	movs	r2, #255	; 0xff
 80056d4:	731a      	strb	r2, [r3, #12]
			HAL_GPIO_WritePin(MOTOR_R_DIR1_GPIO_Port, MOTOR_R_DIR1_Pin,SET);
 80056d6:	2201      	movs	r2, #1
 80056d8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80056dc:	480a      	ldr	r0, [pc, #40]	; (8005708 <SetMotionDirection+0xc4>)
 80056de:	f7fc fc53 	bl	8001f88 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MOTOR_R_DIR2_GPIO_Port, MOTOR_R_DIR2_Pin,RESET);
 80056e2:	2200      	movs	r2, #0
 80056e4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80056e8:	4807      	ldr	r0, [pc, #28]	; (8005708 <SetMotionDirection+0xc4>)
 80056ea:	f7fc fc4d 	bl	8001f88 <HAL_GPIO_WritePin>
			break;
 80056ee:	bf00      	nop
}
 80056f0:	bf00      	nop
 80056f2:	3708      	adds	r7, #8
 80056f4:	46bd      	mov	sp, r7
 80056f6:	bd80      	pop	{r7, pc}
 80056f8:	40020800 	.word	0x40020800
 80056fc:	20000384 	.word	0x20000384
 8005700:	40020400 	.word	0x40020400
 8005704:	20000258 	.word	0x20000258
 8005708:	40020000 	.word	0x40020000

0800570c <DisableMotor>:

void DisableMotor(void)
{
 800570c:	b580      	push	{r7, lr}
 800570e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(STBY_GPIO_Port, STBY_Pin,RESET);
 8005710:	2200      	movs	r2, #0
 8005712:	2120      	movs	r1, #32
 8005714:	4821      	ldr	r0, [pc, #132]	; (800579c <DisableMotor+0x90>)
 8005716:	f7fc fc37 	bl	8001f88 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(MOTOR_L_DIR1_GPIO_Port, MOTOR_L_DIR1_Pin,RESET);
 800571a:	2200      	movs	r2, #0
 800571c:	2101      	movs	r1, #1
 800571e:	4820      	ldr	r0, [pc, #128]	; (80057a0 <DisableMotor+0x94>)
 8005720:	f7fc fc32 	bl	8001f88 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MOTOR_L_DIR2_GPIO_Port, MOTOR_L_DIR2_Pin,SET);
 8005724:	2201      	movs	r2, #1
 8005726:	2102      	movs	r1, #2
 8005728:	481d      	ldr	r0, [pc, #116]	; (80057a0 <DisableMotor+0x94>)
 800572a:	f7fc fc2d 	bl	8001f88 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(MOTOR_R_DIR1_GPIO_Port, MOTOR_R_DIR1_Pin,RESET);
 800572e:	2200      	movs	r2, #0
 8005730:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005734:	481b      	ldr	r0, [pc, #108]	; (80057a4 <DisableMotor+0x98>)
 8005736:	f7fc fc27 	bl	8001f88 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MOTOR_R_DIR2_GPIO_Port, MOTOR_R_DIR2_Pin,SET);
 800573a:	2201      	movs	r2, #1
 800573c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005740:	4818      	ldr	r0, [pc, #96]	; (80057a4 <DisableMotor+0x98>)
 8005742:	f7fc fc21 	bl	8001f88 <HAL_GPIO_WritePin>

	vel_ctrl_R.i_out = vel_ctrl_L.i_out = 0;
 8005746:	f04f 0300 	mov.w	r3, #0
 800574a:	4a17      	ldr	r2, [pc, #92]	; (80057a8 <DisableMotor+0x9c>)
 800574c:	6093      	str	r3, [r2, #8]
 800574e:	4a17      	ldr	r2, [pc, #92]	; (80057ac <DisableMotor+0xa0>)
 8005750:	6093      	str	r3, [r2, #8]
	omega_control.i_out = 0;
 8005752:	4b17      	ldr	r3, [pc, #92]	; (80057b0 <DisableMotor+0xa4>)
 8005754:	f04f 0200 	mov.w	r2, #0
 8005758:	609a      	str	r2, [r3, #8]

	MF.FLAG.VCTRL = 0;
 800575a:	4a16      	ldr	r2, [pc, #88]	; (80057b4 <DisableMotor+0xa8>)
 800575c:	7853      	ldrb	r3, [r2, #1]
 800575e:	f36f 0300 	bfc	r3, #0, #1
 8005762:	7053      	strb	r3, [r2, #1]
	MF.FLAG.WCTRL = 0;
 8005764:	4a13      	ldr	r2, [pc, #76]	; (80057b4 <DisableMotor+0xa8>)
 8005766:	7853      	ldrb	r3, [r2, #1]
 8005768:	f36f 0341 	bfc	r3, #1, #1
 800576c:	7053      	strb	r3, [r2, #1]

	MF.FLAG.ACCL = 0;
 800576e:	4a11      	ldr	r2, [pc, #68]	; (80057b4 <DisableMotor+0xa8>)
 8005770:	7813      	ldrb	r3, [r2, #0]
 8005772:	f36f 1304 	bfc	r3, #4, #1
 8005776:	7013      	strb	r3, [r2, #0]
	MF.FLAG.DECL = 0;
 8005778:	4a0e      	ldr	r2, [pc, #56]	; (80057b4 <DisableMotor+0xa8>)
 800577a:	7813      	ldrb	r3, [r2, #0]
 800577c:	f36f 1345 	bfc	r3, #5, #1
 8005780:	7013      	strb	r3, [r2, #0]
	MF.FLAG.WACCL = 0;
 8005782:	4a0c      	ldr	r2, [pc, #48]	; (80057b4 <DisableMotor+0xa8>)
 8005784:	7813      	ldrb	r3, [r2, #0]
 8005786:	f36f 1386 	bfc	r3, #6, #1
 800578a:	7013      	strb	r3, [r2, #0]
	MF.FLAG.WDECL = 0;
 800578c:	4a09      	ldr	r2, [pc, #36]	; (80057b4 <DisableMotor+0xa8>)
 800578e:	7813      	ldrb	r3, [r2, #0]
 8005790:	f36f 13c7 	bfc	r3, #7, #1
 8005794:	7013      	strb	r3, [r2, #0]

}
 8005796:	bf00      	nop
 8005798:	bd80      	pop	{r7, pc}
 800579a:	bf00      	nop
 800579c:	40020800 	.word	0x40020800
 80057a0:	40020400 	.word	0x40020400
 80057a4:	40020000 	.word	0x40020000
 80057a8:	20000384 	.word	0x20000384
 80057ac:	20000258 	.word	0x20000258
 80057b0:	2000026c 	.word	0x2000026c
 80057b4:	200100d8 	.word	0x200100d8

080057b8 <DriveTest>:

void DriveTest(uint8_t *mode)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b084      	sub	sp, #16
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
 80057c0:	2300      	movs	r3, #0
 80057c2:	73fb      	strb	r3, [r7, #15]

	while(1){
		printf("test_drive:\n");
 80057c4:	485a      	ldr	r0, [pc, #360]	; (8005930 <DriveTest+0x178>)
 80057c6:	f004 f971 	bl	8009aac <puts>
		ModeSelect(mode);
 80057ca:	6878      	ldr	r0, [r7, #4]
 80057cc:	f7fe fed6 	bl	800457c <ModeSelect>
		WaitMs(50);
 80057d0:	2032      	movs	r0, #50	; 0x32
 80057d2:	f7fe fec7 	bl	8004564 <WaitMs>
		StartWaiting();
 80057d6:	f7ff f83f 	bl	8004858 <StartWaiting>

		switch(*mode){
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	781b      	ldrb	r3, [r3, #0]
 80057de:	2b08      	cmp	r3, #8
 80057e0:	f200 8095 	bhi.w	800590e <DriveTest+0x156>
 80057e4:	a201      	add	r2, pc, #4	; (adr r2, 80057ec <DriveTest+0x34>)
 80057e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057ea:	bf00      	nop
 80057ec:	08005811 	.word	0x08005811
 80057f0:	08005827 	.word	0x08005827
 80057f4:	08005843 	.word	0x08005843
 80057f8:	0800585f 	.word	0x0800585f
 80057fc:	0800587b 	.word	0x0800587b
 8005800:	08005897 	.word	0x08005897
 8005804:	080058cd 	.word	0x080058cd
 8005808:	08005903 	.word	0x08005903
 800580c:	08005917 	.word	0x08005917
			//--------
			case 0:

				SetMotionDirection(BACK);
 8005810:	2011      	movs	r0, #17
 8005812:	f7ff ff17 	bl	8005644 <SetMotionDirection>
				FixPosition(1);
 8005816:	2001      	movs	r0, #1
 8005818:	f7ff faf2 	bl	8004e00 <FixPosition>
				HAL_Delay(1000);
 800581c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005820:	f7fb fd12 	bl	8001248 <HAL_Delay>

				break;
 8005824:	e078      	b.n	8005918 <DriveTest+0x160>

			//--------
			case 1:
				StartTimer();
 8005826:	f001 fef3 	bl	8007610 <StartTimer>
				SetMotionDirection(FORWARD);
 800582a:	2000      	movs	r0, #0
 800582c:	f7ff ff0a 	bl	8005644 <SetMotionDirection>
				utsutsu_time = 0;
 8005830:	4b40      	ldr	r3, [pc, #256]	; (8005934 <DriveTest+0x17c>)
 8005832:	2200      	movs	r2, #0
 8005834:	801a      	strh	r2, [r3, #0]
				HalfSectionAccel(GET_WALL_OFF);
 8005836:	2000      	movs	r0, #0
 8005838:	f7ff f9e6 	bl	8004c08 <HalfSectionAccel>
				HalfSectionDecel();
 800583c:	f7ff fa00 	bl	8004c40 <HalfSectionDecel>

				break;
 8005840:	e06a      	b.n	8005918 <DriveTest+0x160>

			//----90----
			case 2:
				StartTimer();
 8005842:	f001 fee5 	bl	8007610 <StartTimer>

				for(i=0;i<16;i++){
 8005846:	2300      	movs	r3, #0
 8005848:	73fb      	strb	r3, [r7, #15]
 800584a:	e004      	b.n	8005856 <DriveTest+0x9e>
					SpinR90();
 800584c:	f7ff fa22 	bl	8004c94 <SpinR90>
				for(i=0;i<16;i++){
 8005850:	7bfb      	ldrb	r3, [r7, #15]
 8005852:	3301      	adds	r3, #1
 8005854:	73fb      	strb	r3, [r7, #15]
 8005856:	7bfb      	ldrb	r3, [r7, #15]
 8005858:	2b0f      	cmp	r3, #15
 800585a:	d9f7      	bls.n	800584c <DriveTest+0x94>
				}

				break;
 800585c:	e05c      	b.n	8005918 <DriveTest+0x160>

			//----90----
			case 3:
				StartTimer();
 800585e:	f001 fed7 	bl	8007610 <StartTimer>
				for(i=0;i<16;i++){
 8005862:	2300      	movs	r3, #0
 8005864:	73fb      	strb	r3, [r7, #15]
 8005866:	e004      	b.n	8005872 <DriveTest+0xba>
					SpinL90();
 8005868:	f7ff fa64 	bl	8004d34 <SpinL90>
				for(i=0;i<16;i++){
 800586c:	7bfb      	ldrb	r3, [r7, #15]
 800586e:	3301      	adds	r3, #1
 8005870:	73fb      	strb	r3, [r7, #15]
 8005872:	7bfb      	ldrb	r3, [r7, #15]
 8005874:	2b0f      	cmp	r3, #15
 8005876:	d9f7      	bls.n	8005868 <DriveTest+0xb0>
				}
				break;
 8005878:	e04e      	b.n	8005918 <DriveTest+0x160>

			//----180----
			case 4:
				StartTimer();
 800587a:	f001 fec9 	bl	8007610 <StartTimer>
				for(i=0;i<16;i++){
 800587e:	2300      	movs	r3, #0
 8005880:	73fb      	strb	r3, [r7, #15]
 8005882:	e004      	b.n	800588e <DriveTest+0xd6>
					Spin180();
 8005884:	f7ff faa6 	bl	8004dd4 <Spin180>
				for(i=0;i<16;i++){
 8005888:	7bfb      	ldrb	r3, [r7, #15]
 800588a:	3301      	adds	r3, #1
 800588c:	73fb      	strb	r3, [r7, #15]
 800588e:	7bfb      	ldrb	r3, [r7, #15]
 8005890:	2b0f      	cmp	r3, #15
 8005892:	d9f7      	bls.n	8005884 <DriveTest+0xcc>
				}
				break;
 8005894:	e040      	b.n	8005918 <DriveTest+0x160>

			case 5:
				StartTimer();
 8005896:	f001 febb 	bl	8007610 <StartTimer>
				GyroInit();
 800589a:	f7ff f93f 	bl	8004b1c <GyroInit>
				SetMotionDirection(FORWARD);
 800589e:	2000      	movs	r0, #0
 80058a0:	f7ff fed0 	bl	8005644 <SetMotionDirection>
				HalfSectionAccel(GET_WALL_OFF);
 80058a4:	2000      	movs	r0, #0
 80058a6:	f7ff f9af 	bl	8004c08 <HalfSectionAccel>
				for(i=0;i<16;i++){
 80058aa:	2300      	movs	r3, #0
 80058ac:	73fb      	strb	r3, [r7, #15]
 80058ae:	e007      	b.n	80058c0 <DriveTest+0x108>
					SlalomR90();
 80058b0:	f7ff fa0a 	bl	8004cc8 <SlalomR90>
					GoOneSectionContinuous(GET_WALL_OFF);
 80058b4:	2000      	movs	r0, #0
 80058b6:	f7ff f9e2 	bl	8004c7e <GoOneSectionContinuous>
				for(i=0;i<16;i++){
 80058ba:	7bfb      	ldrb	r3, [r7, #15]
 80058bc:	3301      	adds	r3, #1
 80058be:	73fb      	strb	r3, [r7, #15]
 80058c0:	7bfb      	ldrb	r3, [r7, #15]
 80058c2:	2b0f      	cmp	r3, #15
 80058c4:	d9f4      	bls.n	80058b0 <DriveTest+0xf8>
				}
				HalfSectionDecel();
 80058c6:	f7ff f9bb 	bl	8004c40 <HalfSectionDecel>
				break;
 80058ca:	e025      	b.n	8005918 <DriveTest+0x160>

			case 6:
				StartTimer();
 80058cc:	f001 fea0 	bl	8007610 <StartTimer>
				GyroInit();
 80058d0:	f7ff f924 	bl	8004b1c <GyroInit>
				SetMotionDirection(FORWARD);
 80058d4:	2000      	movs	r0, #0
 80058d6:	f7ff feb5 	bl	8005644 <SetMotionDirection>
				HalfSectionAccel(GET_WALL_OFF);
 80058da:	2000      	movs	r0, #0
 80058dc:	f7ff f994 	bl	8004c08 <HalfSectionAccel>
				for(i=0;i<16;i++){
 80058e0:	2300      	movs	r3, #0
 80058e2:	73fb      	strb	r3, [r7, #15]
 80058e4:	e007      	b.n	80058f6 <DriveTest+0x13e>
					SlalomL90();
 80058e6:	f7ff fa3f 	bl	8004d68 <SlalomL90>
					GoOneSectionContinuous(GET_WALL_OFF);
 80058ea:	2000      	movs	r0, #0
 80058ec:	f7ff f9c7 	bl	8004c7e <GoOneSectionContinuous>
				for(i=0;i<16;i++){
 80058f0:	7bfb      	ldrb	r3, [r7, #15]
 80058f2:	3301      	adds	r3, #1
 80058f4:	73fb      	strb	r3, [r7, #15]
 80058f6:	7bfb      	ldrb	r3, [r7, #15]
 80058f8:	2b0f      	cmp	r3, #15
 80058fa:	d9f4      	bls.n	80058e6 <DriveTest+0x12e>
				}
				HalfSectionDecel();
 80058fc:	f7ff f9a0 	bl	8004c40 <HalfSectionDecel>
				break;
 8005900:	e00a      	b.n	8005918 <DriveTest+0x160>

			case 7:
				MF.FLAG.CTRL = 1;
 8005902:	4a0d      	ldr	r2, [pc, #52]	; (8005938 <DriveTest+0x180>)
 8005904:	7813      	ldrb	r3, [r2, #0]
 8005906:	f043 0308 	orr.w	r3, r3, #8
 800590a:	7013      	strb	r3, [r2, #0]
				break;
 800590c:	e004      	b.n	8005918 <DriveTest+0x160>

			case 8:
				break;

			default:
				printf("GoodBy, Drive\r\n");
 800590e:	480b      	ldr	r0, [pc, #44]	; (800593c <DriveTest+0x184>)
 8005910:	f004 f8cc 	bl	8009aac <puts>

				return;
 8005914:	e008      	b.n	8005928 <DriveTest+0x170>
				break;
 8005916:	bf00      	nop
		}
		StopTimer();
 8005918:	f001 fe9c 	bl	8007654 <StopTimer>
		DisableMotor();
 800591c:	f7ff fef6 	bl	800570c <DisableMotor>
		printf("Drive Out\n");
 8005920:	4807      	ldr	r0, [pc, #28]	; (8005940 <DriveTest+0x188>)
 8005922:	f004 f8c3 	bl	8009aac <puts>
		printf("test_drive:\n");
 8005926:	e74d      	b.n	80057c4 <DriveTest+0xc>
	}
	printf("drive_Finish: %d\n",*mode);
}
 8005928:	3710      	adds	r7, #16
 800592a:	46bd      	mov	sp, r7
 800592c:	bd80      	pop	{r7, pc}
 800592e:	bf00      	nop
 8005930:	0800ba2c 	.word	0x0800ba2c
 8005934:	20008248 	.word	0x20008248
 8005938:	200100d8 	.word	0x200100d8
 800593c:	0800ba38 	.word	0x0800ba38
 8005940:	0800ba48 	.word	0x0800ba48
 8005944:	00000000 	.word	0x00000000

08005948 <VariableInit>:
#include <Mouse/global.h>
/*============================================================
		
============================================================*/
// Variable Initializing
void VariableInit(void){
 8005948:	b590      	push	{r4, r7, lr}
 800594a:	b083      	sub	sp, #12
 800594c:	af00      	add	r7, sp, #0

	float val1 = 0;
 800594e:	f04f 0300 	mov.w	r3, #0
 8005952:	603b      	str	r3, [r7, #0]
	uint16_t i;
	//--------
	tp = 0;
 8005954:	4baa      	ldr	r3, [pc, #680]	; (8005c00 <VariableInit+0x2b8>)
 8005956:	2200      	movs	r2, #0
 8005958:	701a      	strb	r2, [r3, #0]
	wall_l.dif = wall_r.dif = wall_fl.dif = wall_fr.dif = wall_ff.dif = 0;
 800595a:	2200      	movs	r2, #0
 800595c:	4ba9      	ldr	r3, [pc, #676]	; (8005c04 <VariableInit+0x2bc>)
 800595e:	4611      	mov	r1, r2
 8005960:	80d9      	strh	r1, [r3, #6]
 8005962:	4ba9      	ldr	r3, [pc, #676]	; (8005c08 <VariableInit+0x2c0>)
 8005964:	4611      	mov	r1, r2
 8005966:	80d9      	strh	r1, [r3, #6]
 8005968:	4ba8      	ldr	r3, [pc, #672]	; (8005c0c <VariableInit+0x2c4>)
 800596a:	4611      	mov	r1, r2
 800596c:	80d9      	strh	r1, [r3, #6]
 800596e:	4ba8      	ldr	r3, [pc, #672]	; (8005c10 <VariableInit+0x2c8>)
 8005970:	4611      	mov	r1, r2
 8005972:	80d9      	strh	r1, [r3, #6]
 8005974:	4ba7      	ldr	r3, [pc, #668]	; (8005c14 <VariableInit+0x2cc>)
 8005976:	80da      	strh	r2, [r3, #6]
	wall_l.val = wall_r.val = wall_fl.val = wall_fr.val = wall_ff.val = 0;
 8005978:	2300      	movs	r3, #0
 800597a:	4aa2      	ldr	r2, [pc, #648]	; (8005c04 <VariableInit+0x2bc>)
 800597c:	6013      	str	r3, [r2, #0]
 800597e:	4aa2      	ldr	r2, [pc, #648]	; (8005c08 <VariableInit+0x2c0>)
 8005980:	6013      	str	r3, [r2, #0]
 8005982:	4aa2      	ldr	r2, [pc, #648]	; (8005c0c <VariableInit+0x2c4>)
 8005984:	6013      	str	r3, [r2, #0]
 8005986:	4aa2      	ldr	r2, [pc, #648]	; (8005c10 <VariableInit+0x2c8>)
 8005988:	6013      	str	r3, [r2, #0]
 800598a:	4aa2      	ldr	r2, [pc, #648]	; (8005c14 <VariableInit+0x2cc>)
 800598c:	6013      	str	r3, [r2, #0]
	wall_l.base = wall_r.base = wall_fl.base = wall_fr.base = wall_ff.base = 0;
 800598e:	2200      	movs	r2, #0
 8005990:	4b9c      	ldr	r3, [pc, #624]	; (8005c04 <VariableInit+0x2bc>)
 8005992:	4611      	mov	r1, r2
 8005994:	8099      	strh	r1, [r3, #4]
 8005996:	4b9c      	ldr	r3, [pc, #624]	; (8005c08 <VariableInit+0x2c0>)
 8005998:	4611      	mov	r1, r2
 800599a:	8099      	strh	r1, [r3, #4]
 800599c:	4b9b      	ldr	r3, [pc, #620]	; (8005c0c <VariableInit+0x2c4>)
 800599e:	4611      	mov	r1, r2
 80059a0:	8099      	strh	r1, [r3, #4]
 80059a2:	4b9b      	ldr	r3, [pc, #620]	; (8005c10 <VariableInit+0x2c8>)
 80059a4:	4611      	mov	r1, r2
 80059a6:	8099      	strh	r1, [r3, #4]
 80059a8:	4b9a      	ldr	r3, [pc, #616]	; (8005c14 <VariableInit+0x2cc>)
 80059aa:	809a      	strh	r2, [r3, #4]
	wall_l.threshold = wall_r.threshold = wall_fl.threshold = wall_fr.threshold = wall_ff.threshold = 0;
 80059ac:	2200      	movs	r2, #0
 80059ae:	4b95      	ldr	r3, [pc, #596]	; (8005c04 <VariableInit+0x2bc>)
 80059b0:	4611      	mov	r1, r2
 80059b2:	8219      	strh	r1, [r3, #16]
 80059b4:	4b94      	ldr	r3, [pc, #592]	; (8005c08 <VariableInit+0x2c0>)
 80059b6:	4611      	mov	r1, r2
 80059b8:	8219      	strh	r1, [r3, #16]
 80059ba:	4b94      	ldr	r3, [pc, #592]	; (8005c0c <VariableInit+0x2c4>)
 80059bc:	4611      	mov	r1, r2
 80059be:	8219      	strh	r1, [r3, #16]
 80059c0:	4b93      	ldr	r3, [pc, #588]	; (8005c10 <VariableInit+0x2c8>)
 80059c2:	4611      	mov	r1, r2
 80059c4:	8219      	strh	r1, [r3, #16]
 80059c6:	4b93      	ldr	r3, [pc, #588]	; (8005c14 <VariableInit+0x2cc>)
 80059c8:	821a      	strh	r2, [r3, #16]
	utsutsu_time = 0;
 80059ca:	4b93      	ldr	r3, [pc, #588]	; (8005c18 <VariableInit+0x2d0>)
 80059cc:	2200      	movs	r2, #0
 80059ce:	801a      	strh	r2, [r3, #0]

	/*** Initialize Encoder Structure ***/
	encoder_r.pulse = 0;
 80059d0:	4b92      	ldr	r3, [pc, #584]	; (8005c1c <VariableInit+0x2d4>)
 80059d2:	2200      	movs	r2, #0
 80059d4:	801a      	strh	r2, [r3, #0]
	encoder_r.dif = 0;
 80059d6:	4b91      	ldr	r3, [pc, #580]	; (8005c1c <VariableInit+0x2d4>)
 80059d8:	2200      	movs	r2, #0
 80059da:	805a      	strh	r2, [r3, #2]
	encoder_r.sum = 0;
 80059dc:	4a8f      	ldr	r2, [pc, #572]	; (8005c1c <VariableInit+0x2d4>)
 80059de:	f04f 0300 	mov.w	r3, #0
 80059e2:	f04f 0400 	mov.w	r4, #0
 80059e6:	e9c2 3402 	strd	r3, r4, [r2, #8]
	encoder_r.distance = 0;
 80059ea:	4b8c      	ldr	r3, [pc, #560]	; (8005c1c <VariableInit+0x2d4>)
 80059ec:	f04f 0200 	mov.w	r2, #0
 80059f0:	611a      	str	r2, [r3, #16]
	encoder_r.velocity = 0.0;
 80059f2:	4b8a      	ldr	r3, [pc, #552]	; (8005c1c <VariableInit+0x2d4>)
 80059f4:	f04f 0200 	mov.w	r2, #0
 80059f8:	615a      	str	r2, [r3, #20]

	encoder_l.pulse = 0;
 80059fa:	4b89      	ldr	r3, [pc, #548]	; (8005c20 <VariableInit+0x2d8>)
 80059fc:	2200      	movs	r2, #0
 80059fe:	801a      	strh	r2, [r3, #0]
	encoder_l.dif = 0;
 8005a00:	4b87      	ldr	r3, [pc, #540]	; (8005c20 <VariableInit+0x2d8>)
 8005a02:	2200      	movs	r2, #0
 8005a04:	805a      	strh	r2, [r3, #2]
	encoder_l.sum = 0;
 8005a06:	4a86      	ldr	r2, [pc, #536]	; (8005c20 <VariableInit+0x2d8>)
 8005a08:	f04f 0300 	mov.w	r3, #0
 8005a0c:	f04f 0400 	mov.w	r4, #0
 8005a10:	e9c2 3402 	strd	r3, r4, [r2, #8]
	encoder_l.distance = 0;
 8005a14:	4b82      	ldr	r3, [pc, #520]	; (8005c20 <VariableInit+0x2d8>)
 8005a16:	f04f 0200 	mov.w	r2, #0
 8005a1a:	611a      	str	r2, [r3, #16]
	encoder_l.velocity = 0.0;
 8005a1c:	4b80      	ldr	r3, [pc, #512]	; (8005c20 <VariableInit+0x2d8>)
 8005a1e:	f04f 0200 	mov.w	r2, #0
 8005a22:	615a      	str	r2, [r3, #20]

	/*** Initialize Velocity-Control Structure ***/
	vel_ctrl_R.dif = 0;
 8005a24:	4b7f      	ldr	r3, [pc, #508]	; (8005c24 <VariableInit+0x2dc>)
 8005a26:	f04f 0200 	mov.w	r2, #0
 8005a2a:	601a      	str	r2, [r3, #0]
	vel_ctrl_R.p_out = 0;
 8005a2c:	4b7d      	ldr	r3, [pc, #500]	; (8005c24 <VariableInit+0x2dc>)
 8005a2e:	f04f 0200 	mov.w	r2, #0
 8005a32:	605a      	str	r2, [r3, #4]
	vel_ctrl_R.i_out = 0;
 8005a34:	4b7b      	ldr	r3, [pc, #492]	; (8005c24 <VariableInit+0x2dc>)
 8005a36:	f04f 0200 	mov.w	r2, #0
 8005a3a:	609a      	str	r2, [r3, #8]
	vel_ctrl_R.dir = 1;
 8005a3c:	4b79      	ldr	r3, [pc, #484]	; (8005c24 <VariableInit+0x2dc>)
 8005a3e:	2201      	movs	r2, #1
 8005a40:	731a      	strb	r2, [r3, #12]
	vel_ctrl_R.out = 0;
 8005a42:	4b78      	ldr	r3, [pc, #480]	; (8005c24 <VariableInit+0x2dc>)
 8005a44:	f04f 0200 	mov.w	r2, #0
 8005a48:	611a      	str	r2, [r3, #16]

	vel_ctrl_L.dif = 0;
 8005a4a:	4b77      	ldr	r3, [pc, #476]	; (8005c28 <VariableInit+0x2e0>)
 8005a4c:	f04f 0200 	mov.w	r2, #0
 8005a50:	601a      	str	r2, [r3, #0]
	vel_ctrl_L.p_out = 0;
 8005a52:	4b75      	ldr	r3, [pc, #468]	; (8005c28 <VariableInit+0x2e0>)
 8005a54:	f04f 0200 	mov.w	r2, #0
 8005a58:	605a      	str	r2, [r3, #4]
	vel_ctrl_L.i_out = 0;
 8005a5a:	4b73      	ldr	r3, [pc, #460]	; (8005c28 <VariableInit+0x2e0>)
 8005a5c:	f04f 0200 	mov.w	r2, #0
 8005a60:	609a      	str	r2, [r3, #8]
	vel_ctrl_L.dir = 1;
 8005a62:	4b71      	ldr	r3, [pc, #452]	; (8005c28 <VariableInit+0x2e0>)
 8005a64:	2201      	movs	r2, #1
 8005a66:	731a      	strb	r2, [r3, #12]
	vel_ctrl_L.out = 0;
 8005a68:	4b6f      	ldr	r3, [pc, #444]	; (8005c28 <VariableInit+0x2e0>)
 8005a6a:	f04f 0200 	mov.w	r2, #0
 8005a6e:	611a      	str	r2, [r3, #16]

	/*** Initialize Omega-Control Structure ***/
	omega_control.dif = 0;
 8005a70:	4b6e      	ldr	r3, [pc, #440]	; (8005c2c <VariableInit+0x2e4>)
 8005a72:	f04f 0200 	mov.w	r2, #0
 8005a76:	601a      	str	r2, [r3, #0]
	omega_control.p_out = 0;
 8005a78:	4b6c      	ldr	r3, [pc, #432]	; (8005c2c <VariableInit+0x2e4>)
 8005a7a:	f04f 0200 	mov.w	r2, #0
 8005a7e:	605a      	str	r2, [r3, #4]
	omega_control.i_out = 0;
 8005a80:	4b6a      	ldr	r3, [pc, #424]	; (8005c2c <VariableInit+0x2e4>)
 8005a82:	f04f 0200 	mov.w	r2, #0
 8005a86:	609a      	str	r2, [r3, #8]
	omega_control.dir = 0;
 8005a88:	4b68      	ldr	r3, [pc, #416]	; (8005c2c <VariableInit+0x2e4>)
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	731a      	strb	r2, [r3, #12]
	omega_control.out = 0;
 8005a8e:	4b67      	ldr	r3, [pc, #412]	; (8005c2c <VariableInit+0x2e4>)
 8005a90:	f04f 0200 	mov.w	r2, #0
 8005a94:	611a      	str	r2, [r3, #16]
	gyro_base = 0;
 8005a96:	4b66      	ldr	r3, [pc, #408]	; (8005c30 <VariableInit+0x2e8>)
 8005a98:	f04f 0200 	mov.w	r2, #0
 8005a9c:	601a      	str	r2, [r3, #0]

	//parameter 
	params_search1.vel_max = 0.50f;						//Unit is [m/s] = [mm/ms]
 8005a9e:	4b65      	ldr	r3, [pc, #404]	; (8005c34 <VariableInit+0x2ec>)
 8005aa0:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8005aa4:	601a      	str	r2, [r3, #0]
	params_search1.accel = 4.0f;						//Unit is [m/s/s]
 8005aa6:	4b63      	ldr	r3, [pc, #396]	; (8005c34 <VariableInit+0x2ec>)
 8005aa8:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 8005aac:	605a      	str	r2, [r3, #4]

	val1 = HALF_MM / params_search1.vel_max * 0.001; 			//Time of Running 90mm
 8005aae:	4b61      	ldr	r3, [pc, #388]	; (8005c34 <VariableInit+0x2ec>)
 8005ab0:	edd3 7a00 	vldr	s15, [r3]
 8005ab4:	ed9f 7a60 	vldr	s14, [pc, #384]	; 8005c38 <VariableInit+0x2f0>
 8005ab8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8005abc:	ee16 0a90 	vmov	r0, s13
 8005ac0:	f7fa fd42 	bl	8000548 <__aeabi_f2d>
 8005ac4:	a34c      	add	r3, pc, #304	; (adr r3, 8005bf8 <VariableInit+0x2b0>)
 8005ac6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aca:	f7fa fd95 	bl	80005f8 <__aeabi_dmul>
 8005ace:	4603      	mov	r3, r0
 8005ad0:	460c      	mov	r4, r1
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	4621      	mov	r1, r4
 8005ad6:	f7fb f867 	bl	8000ba8 <__aeabi_d2f>
 8005ada:	4603      	mov	r3, r0
 8005adc:	603b      	str	r3, [r7, #0]
	params_search1.omega_max = 1.5f * Pi * 0.5f / val1;				//Max Angular-Velocity [rad/s]
 8005ade:	eddf 6a57 	vldr	s13, [pc, #348]	; 8005c3c <VariableInit+0x2f4>
 8005ae2:	ed97 7a00 	vldr	s14, [r7]
 8005ae6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005aea:	4b52      	ldr	r3, [pc, #328]	; (8005c34 <VariableInit+0x2ec>)
 8005aec:	edc3 7a02 	vstr	s15, [r3, #8]
	params_search1.omega_accel = 3 * params_search1.omega_max / val1; 	//Angular Acceleration [rad/s/s]
 8005af0:	4b50      	ldr	r3, [pc, #320]	; (8005c34 <VariableInit+0x2ec>)
 8005af2:	edd3 7a02 	vldr	s15, [r3, #8]
 8005af6:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8005afa:	ee67 6a87 	vmul.f32	s13, s15, s14
 8005afe:	ed97 7a00 	vldr	s14, [r7]
 8005b02:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005b06:	4b4b      	ldr	r3, [pc, #300]	; (8005c34 <VariableInit+0x2ec>)
 8005b08:	edc3 7a03 	vstr	s15, [r3, #12]

	params_search1.R90_before = 35;		//35
 8005b0c:	4b49      	ldr	r3, [pc, #292]	; (8005c34 <VariableInit+0x2ec>)
 8005b0e:	2223      	movs	r2, #35	; 0x23
 8005b10:	741a      	strb	r2, [r3, #16]
	params_search1.R90_after = 53;
 8005b12:	4b48      	ldr	r3, [pc, #288]	; (8005c34 <VariableInit+0x2ec>)
 8005b14:	2235      	movs	r2, #53	; 0x35
 8005b16:	745a      	strb	r2, [r3, #17]
	params_search1.L90_before = 35;
 8005b18:	4b46      	ldr	r3, [pc, #280]	; (8005c34 <VariableInit+0x2ec>)
 8005b1a:	2223      	movs	r2, #35	; 0x23
 8005b1c:	749a      	strb	r2, [r3, #18]
	params_search1.L90_after = 53;
 8005b1e:	4b45      	ldr	r3, [pc, #276]	; (8005c34 <VariableInit+0x2ec>)
 8005b20:	2235      	movs	r2, #53	; 0x35
 8005b22:	74da      	strb	r2, [r3, #19]

//	params_search1.omega_max = 6.0f;			//Unit is [rad/s]
//	params_search1.omega_accel = 25.0f;		//Unit is [rad/s/s]

	/*** Set Parameter for Search***/
	gain_search1.vel_kpR = 3.5f;
 8005b24:	4b46      	ldr	r3, [pc, #280]	; (8005c40 <VariableInit+0x2f8>)
 8005b26:	4a47      	ldr	r2, [pc, #284]	; (8005c44 <VariableInit+0x2fc>)
 8005b28:	601a      	str	r2, [r3, #0]
	gain_search1.vel_kpL = 3.5f;
 8005b2a:	4b45      	ldr	r3, [pc, #276]	; (8005c40 <VariableInit+0x2f8>)
 8005b2c:	4a45      	ldr	r2, [pc, #276]	; (8005c44 <VariableInit+0x2fc>)
 8005b2e:	605a      	str	r2, [r3, #4]
	gain_search1.vel_kiR = 0.01f;
 8005b30:	4b43      	ldr	r3, [pc, #268]	; (8005c40 <VariableInit+0x2f8>)
 8005b32:	4a45      	ldr	r2, [pc, #276]	; (8005c48 <VariableInit+0x300>)
 8005b34:	609a      	str	r2, [r3, #8]
	gain_search1.vel_kiL = 0.01f;
 8005b36:	4b42      	ldr	r3, [pc, #264]	; (8005c40 <VariableInit+0x2f8>)
 8005b38:	4a43      	ldr	r2, [pc, #268]	; (8005c48 <VariableInit+0x300>)
 8005b3a:	60da      	str	r2, [r3, #12]
	gain_search1.omega_kp = 0.20f;
 8005b3c:	4b40      	ldr	r3, [pc, #256]	; (8005c40 <VariableInit+0x2f8>)
 8005b3e:	4a43      	ldr	r2, [pc, #268]	; (8005c4c <VariableInit+0x304>)
 8005b40:	611a      	str	r2, [r3, #16]
	gain_search1.omega_ki = 0.04f;
 8005b42:	4b3f      	ldr	r3, [pc, #252]	; (8005c40 <VariableInit+0x2f8>)
 8005b44:	4a42      	ldr	r2, [pc, #264]	; (8005c50 <VariableInit+0x308>)
 8005b46:	615a      	str	r2, [r3, #20]
	gain_search1.wall_kp = 0.005f;
 8005b48:	4b3d      	ldr	r3, [pc, #244]	; (8005c40 <VariableInit+0x2f8>)
 8005b4a:	4a42      	ldr	r2, [pc, #264]	; (8005c54 <VariableInit+0x30c>)
 8005b4c:	619a      	str	r2, [r3, #24]
	gain_search1.wall_kd = 0.03f;
 8005b4e:	4b3c      	ldr	r3, [pc, #240]	; (8005c40 <VariableInit+0x2f8>)
 8005b50:	4a41      	ldr	r2, [pc, #260]	; (8005c58 <VariableInit+0x310>)
 8005b52:	61da      	str	r2, [r3, #28]

	SetParams(&params_search1);
 8005b54:	4837      	ldr	r0, [pc, #220]	; (8005c34 <VariableInit+0x2ec>)
 8005b56:	f7fe fee1 	bl	800491c <SetParams>
	SetGain(&gain_search1);
 8005b5a:	4839      	ldr	r0, [pc, #228]	; (8005c40 <VariableInit+0x2f8>)
 8005b5c:	f7fe fefa 	bl	8004954 <SetGain>

	/*** Initialize Center Structure ***/
	center.velocity = 0;
 8005b60:	4b3e      	ldr	r3, [pc, #248]	; (8005c5c <VariableInit+0x314>)
 8005b62:	f04f 0200 	mov.w	r2, #0
 8005b66:	601a      	str	r2, [r3, #0]
	center.velocity_dir = 0;
 8005b68:	4b3c      	ldr	r3, [pc, #240]	; (8005c5c <VariableInit+0x314>)
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	765a      	strb	r2, [r3, #25]
	center.vel_target = 0;
 8005b6e:	4b3b      	ldr	r3, [pc, #236]	; (8005c5c <VariableInit+0x314>)
 8005b70:	f04f 0200 	mov.w	r2, #0
 8005b74:	605a      	str	r2, [r3, #4]
	center.omega_deg = 0;
 8005b76:	4b39      	ldr	r3, [pc, #228]	; (8005c5c <VariableInit+0x314>)
 8005b78:	f04f 0200 	mov.w	r2, #0
 8005b7c:	60da      	str	r2, [r3, #12]
	center.omega_target = 0;
 8005b7e:	4b37      	ldr	r3, [pc, #220]	; (8005c5c <VariableInit+0x314>)
 8005b80:	f04f 0200 	mov.w	r2, #0
 8005b84:	611a      	str	r2, [r3, #16]
	center.pre_omega_deg = 0;
 8005b86:	4b35      	ldr	r3, [pc, #212]	; (8005c5c <VariableInit+0x314>)
 8005b88:	f04f 0200 	mov.w	r2, #0
 8005b8c:	615a      	str	r2, [r3, #20]
	center.omega_rad = 0;
 8005b8e:	4b33      	ldr	r3, [pc, #204]	; (8005c5c <VariableInit+0x314>)
 8005b90:	f04f 0200 	mov.w	r2, #0
 8005b94:	609a      	str	r2, [r3, #8]
	center.omega_dir = 0;
 8005b96:	4b31      	ldr	r3, [pc, #196]	; (8005c5c <VariableInit+0x314>)
 8005b98:	2200      	movs	r2, #0
 8005b9a:	761a      	strb	r2, [r3, #24]
	center.distance = 0;
 8005b9c:	4b2f      	ldr	r3, [pc, #188]	; (8005c5c <VariableInit+0x314>)
 8005b9e:	f04f 0200 	mov.w	r2, #0
 8005ba2:	61da      	str	r2, [r3, #28]
	center.angle = 0;
 8005ba4:	4b2d      	ldr	r3, [pc, #180]	; (8005c5c <VariableInit+0x314>)
 8005ba6:	f04f 0200 	mov.w	r2, #0
 8005baa:	621a      	str	r2, [r3, #32]

	maxindex_w = val1 / 3;					// Time for Rotate
 8005bac:	ed97 7a00 	vldr	s14, [r7]
 8005bb0:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 8005bb4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005bb8:	4b29      	ldr	r3, [pc, #164]	; (8005c60 <VariableInit+0x318>)
 8005bba:	edc3 7a00 	vstr	s15, [r3]

	/*   */
	maxindex = params_now.vel_max / params_now.accel;	//Time for Accel
 8005bbe:	4b29      	ldr	r3, [pc, #164]	; (8005c64 <VariableInit+0x31c>)
 8005bc0:	edd3 6a00 	vldr	s13, [r3]
 8005bc4:	4b27      	ldr	r3, [pc, #156]	; (8005c64 <VariableInit+0x31c>)
 8005bc6:	ed93 7a01 	vldr	s14, [r3, #4]
 8005bca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005bce:	4b26      	ldr	r3, [pc, #152]	; (8005c68 <VariableInit+0x320>)
 8005bd0:	edc3 7a00 	vstr	s15, [r3]

	//----Eraze MF FLAGS----
	MF.FLAGS = 0x00;
 8005bd4:	4b25      	ldr	r3, [pc, #148]	; (8005c6c <VariableInit+0x324>)
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	801a      	strh	r2, [r3, #0]

	//--------
	goal_x = GOAL_X;
 8005bda:	4b25      	ldr	r3, [pc, #148]	; (8005c70 <VariableInit+0x328>)
 8005bdc:	2206      	movs	r2, #6
 8005bde:	801a      	strh	r2, [r3, #0]
	goal_y = GOAL_Y;
 8005be0:	4b24      	ldr	r3, [pc, #144]	; (8005c74 <VariableInit+0x32c>)
 8005be2:	2200      	movs	r2, #0
 8005be4:	801a      	strh	r2, [r3, #0]
	InitializeMap();
 8005be6:	f001 f821 	bl	8006c2c <InitializeMap>
	MOUSE.X = 0;
 8005bea:	4b23      	ldr	r3, [pc, #140]	; (8005c78 <VariableInit+0x330>)
 8005bec:	2200      	movs	r2, #0
 8005bee:	701a      	strb	r2, [r3, #0]
	MOUSE.Y = 0;
 8005bf0:	4b21      	ldr	r3, [pc, #132]	; (8005c78 <VariableInit+0x330>)
 8005bf2:	2200      	movs	r2, #0
 8005bf4:	705a      	strb	r2, [r3, #1]
 8005bf6:	e041      	b.n	8005c7c <VariableInit+0x334>
 8005bf8:	d2f1a9fc 	.word	0xd2f1a9fc
 8005bfc:	3f50624d 	.word	0x3f50624d
 8005c00:	200100da 	.word	0x200100da
 8005c04:	2000c22c 	.word	0x2000c22c
 8005c08:	2000c0f8 	.word	0x2000c0f8
 8005c0c:	200081e0 	.word	0x200081e0
 8005c10:	200081cc 	.word	0x200081cc
 8005c14:	2000824c 	.word	0x2000824c
 8005c18:	20008248 	.word	0x20008248
 8005c1c:	200100c0 	.word	0x200100c0
 8005c20:	20008230 	.word	0x20008230
 8005c24:	20000258 	.word	0x20000258
 8005c28:	20000384 	.word	0x20000384
 8005c2c:	2000026c 	.word	0x2000026c
 8005c30:	200004bc 	.word	0x200004bc
 8005c34:	2000821c 	.word	0x2000821c
 8005c38:	42b40000 	.word	0x42b40000
 8005c3c:	4016cbe4 	.word	0x4016cbe4
 8005c40:	2000c10c 	.word	0x2000c10c
 8005c44:	40600000 	.word	0x40600000
 8005c48:	3c23d70a 	.word	0x3c23d70a
 8005c4c:	3e4ccccd 	.word	0x3e4ccccd
 8005c50:	3d23d70a 	.word	0x3d23d70a
 8005c54:	3ba3d70a 	.word	0x3ba3d70a
 8005c58:	3cf5c28f 	.word	0x3cf5c28f
 8005c5c:	200081f4 	.word	0x200081f4
 8005c60:	20004340 	.word	0x20004340
 8005c64:	20008264 	.word	0x20008264
 8005c68:	200100e4 	.word	0x200100e4
 8005c6c:	200100d8 	.word	0x200100d8
 8005c70:	2000824a 	.word	0x2000824a
 8005c74:	200081c8 	.word	0x200081c8
 8005c78:	20008218 	.word	0x20008218
	MOUSE.DIR = 0;
 8005c7c:	4b21      	ldr	r3, [pc, #132]	; (8005d04 <VariableInit+0x3bc>)
 8005c7e:	2200      	movs	r2, #0
 8005c80:	709a      	strb	r2, [r3, #2]

	//Gain for Convert AD Value to Voltage
	Kvolt = MASS / 2 * DIA_SPUR_mm / DIA_PINI_mm * RADIUS_WHEEL_mm / Ktolk * Rmotor;
 8005c82:	4b21      	ldr	r3, [pc, #132]	; (8005d08 <VariableInit+0x3c0>)
 8005c84:	4a21      	ldr	r2, [pc, #132]	; (8005d0c <VariableInit+0x3c4>)
 8005c86:	601a      	str	r2, [r3, #0]
	//Gain for Convert Encoder Pulse to Physical Unit
	Kxr =  RADIUS_WHEEL_mm * DIA_PINI_mm / DIA_SPUR_mm * 2 * Pi / 4096;
 8005c88:	4b21      	ldr	r3, [pc, #132]	; (8005d10 <VariableInit+0x3c8>)
 8005c8a:	4a22      	ldr	r2, [pc, #136]	; (8005d14 <VariableInit+0x3cc>)
 8005c8c:	601a      	str	r2, [r3, #0]

	printf("Array Delete Start\n");
 8005c8e:	4822      	ldr	r0, [pc, #136]	; (8005d18 <VariableInit+0x3d0>)
 8005c90:	f003 ff0c 	bl	8009aac <puts>

	//---Initialize Log Array---
	for(i=0;i<MEMORY;i++){
 8005c94:	2300      	movs	r3, #0
 8005c96:	80fb      	strh	r3, [r7, #6]
 8005c98:	e01e      	b.n	8005cd8 <VariableInit+0x390>
		test1[i] = 0;
 8005c9a:	88fb      	ldrh	r3, [r7, #6]
 8005c9c:	4a1f      	ldr	r2, [pc, #124]	; (8005d1c <VariableInit+0x3d4>)
 8005c9e:	009b      	lsls	r3, r3, #2
 8005ca0:	4413      	add	r3, r2
 8005ca2:	f04f 0200 	mov.w	r2, #0
 8005ca6:	601a      	str	r2, [r3, #0]
		test2[i] = 0;
 8005ca8:	88fb      	ldrh	r3, [r7, #6]
 8005caa:	4a1d      	ldr	r2, [pc, #116]	; (8005d20 <VariableInit+0x3d8>)
 8005cac:	009b      	lsls	r3, r3, #2
 8005cae:	4413      	add	r3, r2
 8005cb0:	f04f 0200 	mov.w	r2, #0
 8005cb4:	601a      	str	r2, [r3, #0]
		test3[i] = 0;
 8005cb6:	88fb      	ldrh	r3, [r7, #6]
 8005cb8:	4a1a      	ldr	r2, [pc, #104]	; (8005d24 <VariableInit+0x3dc>)
 8005cba:	009b      	lsls	r3, r3, #2
 8005cbc:	4413      	add	r3, r2
 8005cbe:	f04f 0200 	mov.w	r2, #0
 8005cc2:	601a      	str	r2, [r3, #0]
		test4[i] = 0;
 8005cc4:	88fb      	ldrh	r3, [r7, #6]
 8005cc6:	4a18      	ldr	r2, [pc, #96]	; (8005d28 <VariableInit+0x3e0>)
 8005cc8:	009b      	lsls	r3, r3, #2
 8005cca:	4413      	add	r3, r2
 8005ccc:	f04f 0200 	mov.w	r2, #0
 8005cd0:	601a      	str	r2, [r3, #0]
	for(i=0;i<MEMORY;i++){
 8005cd2:	88fb      	ldrh	r3, [r7, #6]
 8005cd4:	3301      	adds	r3, #1
 8005cd6:	80fb      	strh	r3, [r7, #6]
 8005cd8:	88fb      	ldrh	r3, [r7, #6]
 8005cda:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8005cde:	d3dc      	bcc.n	8005c9a <VariableInit+0x352>
//		printf("%d\n",i);
//		HAL_Delay(1);
	}
	printf("Array Delete Completed\n");
 8005ce0:	4812      	ldr	r0, [pc, #72]	; (8005d2c <VariableInit+0x3e4>)
 8005ce2:	f003 fee3 	bl	8009aac <puts>


	HAL_GPIO_WritePin(MOTOR_L_DIR1_GPIO_Port, MOTOR_L_DIR1_Pin,SET);
 8005ce6:	2201      	movs	r2, #1
 8005ce8:	2101      	movs	r1, #1
 8005cea:	4811      	ldr	r0, [pc, #68]	; (8005d30 <VariableInit+0x3e8>)
 8005cec:	f7fc f94c 	bl	8001f88 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MOTOR_L_DIR2_GPIO_Port, MOTOR_L_DIR2_Pin,SET);
 8005cf0:	2201      	movs	r2, #1
 8005cf2:	2102      	movs	r1, #2
 8005cf4:	480e      	ldr	r0, [pc, #56]	; (8005d30 <VariableInit+0x3e8>)
 8005cf6:	f7fc f947 	bl	8001f88 <HAL_GPIO_WritePin>


}
 8005cfa:	bf00      	nop
 8005cfc:	370c      	adds	r7, #12
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	bd90      	pop	{r4, r7, pc}
 8005d02:	bf00      	nop
 8005d04:	20008218 	.word	0x20008218
 8005d08:	200100dc 	.word	0x200100dc
 8005d0c:	3fde6e2a 	.word	0x3fde6e2a
 8005d10:	20008260 	.word	0x20008260
 8005d14:	3b6a927e 	.word	0x3b6a927e
 8005d18:	0800ba54 	.word	0x0800ba54
 8005d1c:	200004c0 	.word	0x200004c0
 8005d20:	20008278 	.word	0x20008278
 8005d24:	2000c240 	.word	0x2000c240
 8005d28:	20004348 	.word	0x20004348
 8005d2c:	0800ba68 	.word	0x0800ba68
 8005d30:	40020400 	.word	0x40020400
 8005d34:	00000000 	.word	0x00000000

08005d38 <HAL_TIM_PeriodElapsedCallback>:
#include "tim.h"

#define AD_WAIT_US 15

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005d38:	b5b0      	push	{r4, r5, r7, lr}
 8005d3a:	b08e      	sub	sp, #56	; 0x38
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
	TIM_OC_InitTypeDef sConfigOC;
	uint8_t buff = 0;
 8005d40:	2300      	movs	r3, #0
 8005d42:	72fb      	strb	r3, [r7, #11]
	float wall_gain_fix_r = 1.0f;
 8005d44:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8005d48:	637b      	str	r3, [r7, #52]	; 0x34
	float wall_gain_fix_l = 1.0f;
 8005d4a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8005d4e:	633b      	str	r3, [r7, #48]	; 0x30
	float duty_right = 0.0f;
 8005d50:	f04f 0300 	mov.w	r3, #0
 8005d54:	62fb      	str	r3, [r7, #44]	; 0x2c
	float duty_left = 0.0f;
 8005d56:	f04f 0300 	mov.w	r3, #0
 8005d5a:	62bb      	str	r3, [r7, #40]	; 0x28

	if(htim->Instance == htim6.Instance){
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681a      	ldr	r2, [r3, #0]
 8005d60:	4bb3      	ldr	r3, [pc, #716]	; (8006030 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	429a      	cmp	r2, r3
 8005d66:	f040 847c 	bne.w	8006662 <HAL_TIM_PeriodElapsedCallback+0x92a>
		switch(tp){
 8005d6a:	4bb2      	ldr	r3, [pc, #712]	; (8006034 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8005d6c:	781b      	ldrb	r3, [r3, #0]
 8005d6e:	b2db      	uxtb	r3, r3
 8005d70:	2b03      	cmp	r3, #3
 8005d72:	f200 8467 	bhi.w	8006644 <HAL_TIM_PeriodElapsedCallback+0x90c>
 8005d76:	a201      	add	r2, pc, #4	; (adr r2, 8005d7c <HAL_TIM_PeriodElapsedCallback+0x44>)
 8005d78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d7c:	08005d8d 	.word	0x08005d8d
 8005d80:	08005fd5 	.word	0x08005fd5
 8005d84:	08006065 	.word	0x08006065
 8005d88:	0800646d 	.word	0x0800646d
		case 0:
			HAL_GPIO_WritePin(LED_L_GPIO_Port, LED_L_Pin,SET);
 8005d8c:	2201      	movs	r2, #1
 8005d8e:	2140      	movs	r1, #64	; 0x40
 8005d90:	48a9      	ldr	r0, [pc, #676]	; (8006038 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8005d92:	f7fc f8f9 	bl	8001f88 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_FF_GPIO_Port, LED_FF_Pin,SET);
 8005d96:	2201      	movs	r2, #1
 8005d98:	2108      	movs	r1, #8
 8005d9a:	48a7      	ldr	r0, [pc, #668]	; (8006038 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8005d9c:	f7fc f8f4 	bl	8001f88 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_FR_GPIO_Port, LED_FR_Pin,SET);
 8005da0:	2201      	movs	r2, #1
 8005da2:	2104      	movs	r1, #4
 8005da4:	48a5      	ldr	r0, [pc, #660]	; (800603c <HAL_TIM_PeriodElapsedCallback+0x304>)
 8005da6:	f7fc f8ef 	bl	8001f88 <HAL_GPIO_WritePin>

			Tim6WaitUs(AD_WAIT_US);
 8005daa:	200f      	movs	r0, #15
 8005dac:	f001 fcee 	bl	800778c <Tim6WaitUs>

			wall_l.val = GetADC(&hadc1,ADC_CHANNEL_4);
 8005db0:	2104      	movs	r1, #4
 8005db2:	48a3      	ldr	r0, [pc, #652]	; (8006040 <HAL_TIM_PeriodElapsedCallback+0x308>)
 8005db4:	f001 fe4c 	bl	8007a50 <GetADC>
 8005db8:	4603      	mov	r3, r0
 8005dba:	461a      	mov	r2, r3
 8005dbc:	4ba1      	ldr	r3, [pc, #644]	; (8006044 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8005dbe:	601a      	str	r2, [r3, #0]
			wall_ff.val = GetADC(&hadc1,ADC_CHANNEL_2);
 8005dc0:	2102      	movs	r1, #2
 8005dc2:	489f      	ldr	r0, [pc, #636]	; (8006040 <HAL_TIM_PeriodElapsedCallback+0x308>)
 8005dc4:	f001 fe44 	bl	8007a50 <GetADC>
 8005dc8:	4603      	mov	r3, r0
 8005dca:	461a      	mov	r2, r3
 8005dcc:	4b9e      	ldr	r3, [pc, #632]	; (8006048 <HAL_TIM_PeriodElapsedCallback+0x310>)
 8005dce:	601a      	str	r2, [r3, #0]
			wall_fr.val = GetADC(&hadc1,ADC_CHANNEL_0);
 8005dd0:	2100      	movs	r1, #0
 8005dd2:	489b      	ldr	r0, [pc, #620]	; (8006040 <HAL_TIM_PeriodElapsedCallback+0x308>)
 8005dd4:	f001 fe3c 	bl	8007a50 <GetADC>
 8005dd8:	4603      	mov	r3, r0
 8005dda:	461a      	mov	r2, r3
 8005ddc:	4b9b      	ldr	r3, [pc, #620]	; (800604c <HAL_TIM_PeriodElapsedCallback+0x314>)
 8005dde:	601a      	str	r2, [r3, #0]

			HAL_GPIO_WritePin(LED_L_GPIO_Port, LED_L_Pin,RESET);
 8005de0:	2200      	movs	r2, #0
 8005de2:	2140      	movs	r1, #64	; 0x40
 8005de4:	4894      	ldr	r0, [pc, #592]	; (8006038 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8005de6:	f7fc f8cf 	bl	8001f88 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_FF_GPIO_Port, LED_FF_Pin,RESET);
 8005dea:	2200      	movs	r2, #0
 8005dec:	2108      	movs	r1, #8
 8005dee:	4892      	ldr	r0, [pc, #584]	; (8006038 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8005df0:	f7fc f8ca 	bl	8001f88 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_FR_GPIO_Port, LED_FR_Pin,RESET);
 8005df4:	2200      	movs	r2, #0
 8005df6:	2104      	movs	r1, #4
 8005df8:	4890      	ldr	r0, [pc, #576]	; (800603c <HAL_TIM_PeriodElapsedCallback+0x304>)
 8005dfa:	f7fc f8c5 	bl	8001f88 <HAL_GPIO_WritePin>

			//========
				//--------
			if(MF.FLAG.VCTRL){
 8005dfe:	4b94      	ldr	r3, [pc, #592]	; (8006050 <HAL_TIM_PeriodElapsedCallback+0x318>)
 8005e00:	785b      	ldrb	r3, [r3, #1]
 8005e02:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005e06:	b2db      	uxtb	r3, r3
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d06b      	beq.n	8005ee4 <HAL_TIM_PeriodElapsedCallback+0x1ac>
				if(MF.FLAG.DECL){
 8005e0c:	4b90      	ldr	r3, [pc, #576]	; (8006050 <HAL_TIM_PeriodElapsedCallback+0x318>)
 8005e0e:	781b      	ldrb	r3, [r3, #0]
 8005e10:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8005e14:	b2db      	uxtb	r3, r3
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d02c      	beq.n	8005e74 <HAL_TIM_PeriodElapsedCallback+0x13c>
					center.vel_target -= params_now.accel * 0.001;
 8005e1a:	4b8e      	ldr	r3, [pc, #568]	; (8006054 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 8005e1c:	685b      	ldr	r3, [r3, #4]
 8005e1e:	4618      	mov	r0, r3
 8005e20:	f7fa fb92 	bl	8000548 <__aeabi_f2d>
 8005e24:	a380      	add	r3, pc, #512	; (adr r3, 8006028 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8005e26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e2a:	f7fa fbe5 	bl	80005f8 <__aeabi_dmul>
 8005e2e:	4603      	mov	r3, r0
 8005e30:	460c      	mov	r4, r1
 8005e32:	4625      	mov	r5, r4
 8005e34:	461c      	mov	r4, r3
 8005e36:	4b88      	ldr	r3, [pc, #544]	; (8006058 <HAL_TIM_PeriodElapsedCallback+0x320>)
 8005e38:	685b      	ldr	r3, [r3, #4]
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	f7fa fb84 	bl	8000548 <__aeabi_f2d>
 8005e40:	4622      	mov	r2, r4
 8005e42:	462b      	mov	r3, r5
 8005e44:	f7fa fa20 	bl	8000288 <__aeabi_dsub>
 8005e48:	4603      	mov	r3, r0
 8005e4a:	460c      	mov	r4, r1
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	4621      	mov	r1, r4
 8005e50:	f7fa feaa 	bl	8000ba8 <__aeabi_d2f>
 8005e54:	4602      	mov	r2, r0
 8005e56:	4b80      	ldr	r3, [pc, #512]	; (8006058 <HAL_TIM_PeriodElapsedCallback+0x320>)
 8005e58:	605a      	str	r2, [r3, #4]
					if(center.vel_target < 0)center.vel_target = 0.0f;
 8005e5a:	4b7f      	ldr	r3, [pc, #508]	; (8006058 <HAL_TIM_PeriodElapsedCallback+0x320>)
 8005e5c:	edd3 7a01 	vldr	s15, [r3, #4]
 8005e60:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005e64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e68:	d53c      	bpl.n	8005ee4 <HAL_TIM_PeriodElapsedCallback+0x1ac>
 8005e6a:	4b7b      	ldr	r3, [pc, #492]	; (8006058 <HAL_TIM_PeriodElapsedCallback+0x320>)
 8005e6c:	f04f 0200 	mov.w	r2, #0
 8005e70:	605a      	str	r2, [r3, #4]
 8005e72:	e037      	b.n	8005ee4 <HAL_TIM_PeriodElapsedCallback+0x1ac>
				}
				//--------
				else if(MF.FLAG.ACCL){
 8005e74:	4b76      	ldr	r3, [pc, #472]	; (8006050 <HAL_TIM_PeriodElapsedCallback+0x318>)
 8005e76:	781b      	ldrb	r3, [r3, #0]
 8005e78:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8005e7c:	b2db      	uxtb	r3, r3
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d030      	beq.n	8005ee4 <HAL_TIM_PeriodElapsedCallback+0x1ac>
					center.vel_target += params_now.accel * 0.001;
 8005e82:	4b74      	ldr	r3, [pc, #464]	; (8006054 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 8005e84:	685b      	ldr	r3, [r3, #4]
 8005e86:	4618      	mov	r0, r3
 8005e88:	f7fa fb5e 	bl	8000548 <__aeabi_f2d>
 8005e8c:	a366      	add	r3, pc, #408	; (adr r3, 8006028 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8005e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e92:	f7fa fbb1 	bl	80005f8 <__aeabi_dmul>
 8005e96:	4603      	mov	r3, r0
 8005e98:	460c      	mov	r4, r1
 8005e9a:	4625      	mov	r5, r4
 8005e9c:	461c      	mov	r4, r3
 8005e9e:	4b6e      	ldr	r3, [pc, #440]	; (8006058 <HAL_TIM_PeriodElapsedCallback+0x320>)
 8005ea0:	685b      	ldr	r3, [r3, #4]
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	f7fa fb50 	bl	8000548 <__aeabi_f2d>
 8005ea8:	4602      	mov	r2, r0
 8005eaa:	460b      	mov	r3, r1
 8005eac:	4620      	mov	r0, r4
 8005eae:	4629      	mov	r1, r5
 8005eb0:	f7fa f9ec 	bl	800028c <__adddf3>
 8005eb4:	4603      	mov	r3, r0
 8005eb6:	460c      	mov	r4, r1
 8005eb8:	4618      	mov	r0, r3
 8005eba:	4621      	mov	r1, r4
 8005ebc:	f7fa fe74 	bl	8000ba8 <__aeabi_d2f>
 8005ec0:	4602      	mov	r2, r0
 8005ec2:	4b65      	ldr	r3, [pc, #404]	; (8006058 <HAL_TIM_PeriodElapsedCallback+0x320>)
 8005ec4:	605a      	str	r2, [r3, #4]
					if(center.vel_target > params_now.vel_max)center.vel_target = params_now.vel_max;
 8005ec6:	4b64      	ldr	r3, [pc, #400]	; (8006058 <HAL_TIM_PeriodElapsedCallback+0x320>)
 8005ec8:	ed93 7a01 	vldr	s14, [r3, #4]
 8005ecc:	4b61      	ldr	r3, [pc, #388]	; (8006054 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 8005ece:	edd3 7a00 	vldr	s15, [r3]
 8005ed2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005ed6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005eda:	dd03      	ble.n	8005ee4 <HAL_TIM_PeriodElapsedCallback+0x1ac>
 8005edc:	4b5d      	ldr	r3, [pc, #372]	; (8006054 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	4a5d      	ldr	r2, [pc, #372]	; (8006058 <HAL_TIM_PeriodElapsedCallback+0x320>)
 8005ee2:	6053      	str	r3, [r2, #4]
				}
			}
			//========
			if(MF.FLAG.WCTRL){
 8005ee4:	4b5a      	ldr	r3, [pc, #360]	; (8006050 <HAL_TIM_PeriodElapsedCallback+0x318>)
 8005ee6:	785b      	ldrb	r3, [r3, #1]
 8005ee8:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8005eec:	b2db      	uxtb	r3, r3
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	f000 83a5 	beq.w	800663e <HAL_TIM_PeriodElapsedCallback+0x906>
				if(MF.FLAG.WDECL){
 8005ef4:	4b56      	ldr	r3, [pc, #344]	; (8006050 <HAL_TIM_PeriodElapsedCallback+0x318>)
 8005ef6:	781b      	ldrb	r3, [r3, #0]
 8005ef8:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8005efc:	b2db      	uxtb	r3, r3
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d02d      	beq.n	8005f5e <HAL_TIM_PeriodElapsedCallback+0x226>
					center.omega_target -= params_now.omega_accel * 0.001;
 8005f02:	4b54      	ldr	r3, [pc, #336]	; (8006054 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 8005f04:	68db      	ldr	r3, [r3, #12]
 8005f06:	4618      	mov	r0, r3
 8005f08:	f7fa fb1e 	bl	8000548 <__aeabi_f2d>
 8005f0c:	a346      	add	r3, pc, #280	; (adr r3, 8006028 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8005f0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f12:	f7fa fb71 	bl	80005f8 <__aeabi_dmul>
 8005f16:	4603      	mov	r3, r0
 8005f18:	460c      	mov	r4, r1
 8005f1a:	4625      	mov	r5, r4
 8005f1c:	461c      	mov	r4, r3
 8005f1e:	4b4e      	ldr	r3, [pc, #312]	; (8006058 <HAL_TIM_PeriodElapsedCallback+0x320>)
 8005f20:	691b      	ldr	r3, [r3, #16]
 8005f22:	4618      	mov	r0, r3
 8005f24:	f7fa fb10 	bl	8000548 <__aeabi_f2d>
 8005f28:	4622      	mov	r2, r4
 8005f2a:	462b      	mov	r3, r5
 8005f2c:	f7fa f9ac 	bl	8000288 <__aeabi_dsub>
 8005f30:	4603      	mov	r3, r0
 8005f32:	460c      	mov	r4, r1
 8005f34:	4618      	mov	r0, r3
 8005f36:	4621      	mov	r1, r4
 8005f38:	f7fa fe36 	bl	8000ba8 <__aeabi_d2f>
 8005f3c:	4602      	mov	r2, r0
 8005f3e:	4b46      	ldr	r3, [pc, #280]	; (8006058 <HAL_TIM_PeriodElapsedCallback+0x320>)
 8005f40:	611a      	str	r2, [r3, #16]
					if(center.omega_target < 0)	center.omega_target = 0.0f;
 8005f42:	4b45      	ldr	r3, [pc, #276]	; (8006058 <HAL_TIM_PeriodElapsedCallback+0x320>)
 8005f44:	edd3 7a04 	vldr	s15, [r3, #16]
 8005f48:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005f4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f50:	d400      	bmi.n	8005f54 <HAL_TIM_PeriodElapsedCallback+0x21c>
					center.omega_target += params_now.omega_accel * 0.001;
					if(center.omega_target > params_now.omega_max)	center.omega_target = params_now.omega_max;
				}
			}

			break;
 8005f52:	e374      	b.n	800663e <HAL_TIM_PeriodElapsedCallback+0x906>
					if(center.omega_target < 0)	center.omega_target = 0.0f;
 8005f54:	4b40      	ldr	r3, [pc, #256]	; (8006058 <HAL_TIM_PeriodElapsedCallback+0x320>)
 8005f56:	f04f 0200 	mov.w	r2, #0
 8005f5a:	611a      	str	r2, [r3, #16]
			break;
 8005f5c:	e36f      	b.n	800663e <HAL_TIM_PeriodElapsedCallback+0x906>
				else if(MF.FLAG.WACCL){
 8005f5e:	4b3c      	ldr	r3, [pc, #240]	; (8006050 <HAL_TIM_PeriodElapsedCallback+0x318>)
 8005f60:	781b      	ldrb	r3, [r3, #0]
 8005f62:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8005f66:	b2db      	uxtb	r3, r3
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	f000 8368 	beq.w	800663e <HAL_TIM_PeriodElapsedCallback+0x906>
					center.omega_target += params_now.omega_accel * 0.001;
 8005f6e:	4b39      	ldr	r3, [pc, #228]	; (8006054 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 8005f70:	68db      	ldr	r3, [r3, #12]
 8005f72:	4618      	mov	r0, r3
 8005f74:	f7fa fae8 	bl	8000548 <__aeabi_f2d>
 8005f78:	a32b      	add	r3, pc, #172	; (adr r3, 8006028 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8005f7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f7e:	f7fa fb3b 	bl	80005f8 <__aeabi_dmul>
 8005f82:	4603      	mov	r3, r0
 8005f84:	460c      	mov	r4, r1
 8005f86:	4625      	mov	r5, r4
 8005f88:	461c      	mov	r4, r3
 8005f8a:	4b33      	ldr	r3, [pc, #204]	; (8006058 <HAL_TIM_PeriodElapsedCallback+0x320>)
 8005f8c:	691b      	ldr	r3, [r3, #16]
 8005f8e:	4618      	mov	r0, r3
 8005f90:	f7fa fada 	bl	8000548 <__aeabi_f2d>
 8005f94:	4602      	mov	r2, r0
 8005f96:	460b      	mov	r3, r1
 8005f98:	4620      	mov	r0, r4
 8005f9a:	4629      	mov	r1, r5
 8005f9c:	f7fa f976 	bl	800028c <__adddf3>
 8005fa0:	4603      	mov	r3, r0
 8005fa2:	460c      	mov	r4, r1
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	4621      	mov	r1, r4
 8005fa8:	f7fa fdfe 	bl	8000ba8 <__aeabi_d2f>
 8005fac:	4602      	mov	r2, r0
 8005fae:	4b2a      	ldr	r3, [pc, #168]	; (8006058 <HAL_TIM_PeriodElapsedCallback+0x320>)
 8005fb0:	611a      	str	r2, [r3, #16]
					if(center.omega_target > params_now.omega_max)	center.omega_target = params_now.omega_max;
 8005fb2:	4b29      	ldr	r3, [pc, #164]	; (8006058 <HAL_TIM_PeriodElapsedCallback+0x320>)
 8005fb4:	ed93 7a04 	vldr	s14, [r3, #16]
 8005fb8:	4b26      	ldr	r3, [pc, #152]	; (8006054 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 8005fba:	edd3 7a02 	vldr	s15, [r3, #8]
 8005fbe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005fc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005fc6:	dc00      	bgt.n	8005fca <HAL_TIM_PeriodElapsedCallback+0x292>
			break;
 8005fc8:	e339      	b.n	800663e <HAL_TIM_PeriodElapsedCallback+0x906>
					if(center.omega_target > params_now.omega_max)	center.omega_target = params_now.omega_max;
 8005fca:	4b22      	ldr	r3, [pc, #136]	; (8006054 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 8005fcc:	689b      	ldr	r3, [r3, #8]
 8005fce:	4a22      	ldr	r2, [pc, #136]	; (8006058 <HAL_TIM_PeriodElapsedCallback+0x320>)
 8005fd0:	6113      	str	r3, [r2, #16]
			break;
 8005fd2:	e334      	b.n	800663e <HAL_TIM_PeriodElapsedCallback+0x906>

		case 1:
			HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin,SET);
 8005fd4:	2201      	movs	r2, #1
 8005fd6:	2108      	movs	r1, #8
 8005fd8:	4818      	ldr	r0, [pc, #96]	; (800603c <HAL_TIM_PeriodElapsedCallback+0x304>)
 8005fda:	f7fb ffd5 	bl	8001f88 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_FL_GPIO_Port, LED_FL_Pin,SET);
 8005fde:	2201      	movs	r2, #1
 8005fe0:	2180      	movs	r1, #128	; 0x80
 8005fe2:	4815      	ldr	r0, [pc, #84]	; (8006038 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8005fe4:	f7fb ffd0 	bl	8001f88 <HAL_GPIO_WritePin>

			Tim6WaitUs(AD_WAIT_US);
 8005fe8:	200f      	movs	r0, #15
 8005fea:	f001 fbcf 	bl	800778c <Tim6WaitUs>

			wall_r.val = GetADC(&hadc1,ADC_CHANNEL_1);
 8005fee:	2101      	movs	r1, #1
 8005ff0:	4813      	ldr	r0, [pc, #76]	; (8006040 <HAL_TIM_PeriodElapsedCallback+0x308>)
 8005ff2:	f001 fd2d 	bl	8007a50 <GetADC>
 8005ff6:	4603      	mov	r3, r0
 8005ff8:	461a      	mov	r2, r3
 8005ffa:	4b18      	ldr	r3, [pc, #96]	; (800605c <HAL_TIM_PeriodElapsedCallback+0x324>)
 8005ffc:	601a      	str	r2, [r3, #0]
			wall_fl.val = GetADC(&hadc1,ADC_CHANNEL_5);
 8005ffe:	2105      	movs	r1, #5
 8006000:	480f      	ldr	r0, [pc, #60]	; (8006040 <HAL_TIM_PeriodElapsedCallback+0x308>)
 8006002:	f001 fd25 	bl	8007a50 <GetADC>
 8006006:	4603      	mov	r3, r0
 8006008:	461a      	mov	r2, r3
 800600a:	4b15      	ldr	r3, [pc, #84]	; (8006060 <HAL_TIM_PeriodElapsedCallback+0x328>)
 800600c:	601a      	str	r2, [r3, #0]

			HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin,RESET);
 800600e:	2200      	movs	r2, #0
 8006010:	2108      	movs	r1, #8
 8006012:	480a      	ldr	r0, [pc, #40]	; (800603c <HAL_TIM_PeriodElapsedCallback+0x304>)
 8006014:	f7fb ffb8 	bl	8001f88 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_FL_GPIO_Port, LED_FL_Pin,RESET);
 8006018:	2200      	movs	r2, #0
 800601a:	2180      	movs	r1, #128	; 0x80
 800601c:	4806      	ldr	r0, [pc, #24]	; (8006038 <HAL_TIM_PeriodElapsedCallback+0x300>)
 800601e:	f7fb ffb3 	bl	8001f88 <HAL_GPIO_WritePin>


			break;
 8006022:	e30f      	b.n	8006644 <HAL_TIM_PeriodElapsedCallback+0x90c>
 8006024:	f3af 8000 	nop.w
 8006028:	d2f1a9fc 	.word	0xd2f1a9fc
 800602c:	3f50624d 	.word	0x3f50624d
 8006030:	20010240 	.word	0x20010240
 8006034:	200100da 	.word	0x200100da
 8006038:	40020000 	.word	0x40020000
 800603c:	40020800 	.word	0x40020800
 8006040:	2000020c 	.word	0x2000020c
 8006044:	2000824c 	.word	0x2000824c
 8006048:	2000c22c 	.word	0x2000c22c
 800604c:	2000c0f8 	.word	0x2000c0f8
 8006050:	200100d8 	.word	0x200100d8
 8006054:	20008264 	.word	0x20008264
 8006058:	200081f4 	.word	0x200081f4
 800605c:	200081cc 	.word	0x200081cc
 8006060:	200081e0 	.word	0x200081e0
		case 2:
			if(wall_fr.val > wall_fr.threshold)	buff = buff | 0x10;
 8006064:	4b8a      	ldr	r3, [pc, #552]	; (8006290 <HAL_TIM_PeriodElapsedCallback+0x558>)
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	4a89      	ldr	r2, [pc, #548]	; (8006290 <HAL_TIM_PeriodElapsedCallback+0x558>)
 800606a:	8a12      	ldrh	r2, [r2, #16]
 800606c:	b292      	uxth	r2, r2
 800606e:	4293      	cmp	r3, r2
 8006070:	d904      	bls.n	800607c <HAL_TIM_PeriodElapsedCallback+0x344>
 8006072:	7afb      	ldrb	r3, [r7, #11]
 8006074:	f043 0310 	orr.w	r3, r3, #16
 8006078:	b2db      	uxtb	r3, r3
 800607a:	72fb      	strb	r3, [r7, #11]
			if(wall_ff.val > wall_ff.threshold)	buff = buff | 0x04;
 800607c:	4b85      	ldr	r3, [pc, #532]	; (8006294 <HAL_TIM_PeriodElapsedCallback+0x55c>)
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	4a84      	ldr	r2, [pc, #528]	; (8006294 <HAL_TIM_PeriodElapsedCallback+0x55c>)
 8006082:	8a12      	ldrh	r2, [r2, #16]
 8006084:	b292      	uxth	r2, r2
 8006086:	4293      	cmp	r3, r2
 8006088:	d904      	bls.n	8006094 <HAL_TIM_PeriodElapsedCallback+0x35c>
 800608a:	7afb      	ldrb	r3, [r7, #11]
 800608c:	f043 0304 	orr.w	r3, r3, #4
 8006090:	b2db      	uxtb	r3, r3
 8006092:	72fb      	strb	r3, [r7, #11]
			if(wall_fl.val > wall_fl.threshold)	buff = buff | 0x01;
 8006094:	4b80      	ldr	r3, [pc, #512]	; (8006298 <HAL_TIM_PeriodElapsedCallback+0x560>)
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	4a7f      	ldr	r2, [pc, #508]	; (8006298 <HAL_TIM_PeriodElapsedCallback+0x560>)
 800609a:	8a12      	ldrh	r2, [r2, #16]
 800609c:	b292      	uxth	r2, r2
 800609e:	4293      	cmp	r3, r2
 80060a0:	d904      	bls.n	80060ac <HAL_TIM_PeriodElapsedCallback+0x374>
 80060a2:	7afb      	ldrb	r3, [r7, #11]
 80060a4:	f043 0301 	orr.w	r3, r3, #1
 80060a8:	b2db      	uxtb	r3, r3
 80060aa:	72fb      	strb	r3, [r7, #11]

			if(wall_r.val > wall_r.threshold)	{
 80060ac:	4b7b      	ldr	r3, [pc, #492]	; (800629c <HAL_TIM_PeriodElapsedCallback+0x564>)
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	4a7a      	ldr	r2, [pc, #488]	; (800629c <HAL_TIM_PeriodElapsedCallback+0x564>)
 80060b2:	8a12      	ldrh	r2, [r2, #16]
 80060b4:	b292      	uxth	r2, r2
 80060b6:	4293      	cmp	r3, r2
 80060b8:	d908      	bls.n	80060cc <HAL_TIM_PeriodElapsedCallback+0x394>
				buff = buff | 0x08;
 80060ba:	7afb      	ldrb	r3, [r7, #11]
 80060bc:	f043 0308 	orr.w	r3, r3, #8
 80060c0:	b2db      	uxtb	r3, r3
 80060c2:	72fb      	strb	r3, [r7, #11]
				wall_gain_fix_r = 1.0f;
 80060c4:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80060c8:	637b      	str	r3, [r7, #52]	; 0x34
 80060ca:	e002      	b.n	80060d2 <HAL_TIM_PeriodElapsedCallback+0x39a>
			}else{
				wall_gain_fix_r = 2.0f;
 80060cc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80060d0:	637b      	str	r3, [r7, #52]	; 0x34
			}
			if(wall_l.val > wall_l.threshold)	{
 80060d2:	4b73      	ldr	r3, [pc, #460]	; (80062a0 <HAL_TIM_PeriodElapsedCallback+0x568>)
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	4a72      	ldr	r2, [pc, #456]	; (80062a0 <HAL_TIM_PeriodElapsedCallback+0x568>)
 80060d8:	8a12      	ldrh	r2, [r2, #16]
 80060da:	b292      	uxth	r2, r2
 80060dc:	4293      	cmp	r3, r2
 80060de:	d908      	bls.n	80060f2 <HAL_TIM_PeriodElapsedCallback+0x3ba>
				buff = buff | 0x02;
 80060e0:	7afb      	ldrb	r3, [r7, #11]
 80060e2:	f043 0302 	orr.w	r3, r3, #2
 80060e6:	b2db      	uxtb	r3, r3
 80060e8:	72fb      	strb	r3, [r7, #11]
				wall_gain_fix_l = 1.0f;
 80060ea:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80060ee:	633b      	str	r3, [r7, #48]	; 0x30
 80060f0:	e002      	b.n	80060f8 <HAL_TIM_PeriodElapsedCallback+0x3c0>
			}else{
				wall_gain_fix_l = 2.0f;
 80060f2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80060f6:	633b      	str	r3, [r7, #48]	; 0x30
			}

			LedDisplay(&buff);
 80060f8:	f107 030b 	add.w	r3, r7, #11
 80060fc:	4618      	mov	r0, r3
 80060fe:	f7fe fc71 	bl	80049e4 <LedDisplay>

			UpdateEncoder();
 8006102:	f001 fc0b 	bl	800791c <UpdateEncoder>
			UpdateGyro();
 8006106:	f001 fb9f 	bl	8007848 <UpdateGyro>

			//PID
			if(MF.FLAG.WCTRL){
 800610a:	4b66      	ldr	r3, [pc, #408]	; (80062a4 <HAL_TIM_PeriodElapsedCallback+0x56c>)
 800610c:	785b      	ldrb	r3, [r3, #1]
 800610e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8006112:	b2db      	uxtb	r3, r3
 8006114:	2b00      	cmp	r3, #0
 8006116:	d03a      	beq.n	800618e <HAL_TIM_PeriodElapsedCallback+0x456>
				//
				omega_control.dif = (center.omega_dir * center.omega_target) - center.omega_rad;
 8006118:	4b63      	ldr	r3, [pc, #396]	; (80062a8 <HAL_TIM_PeriodElapsedCallback+0x570>)
 800611a:	7e1b      	ldrb	r3, [r3, #24]
 800611c:	b25b      	sxtb	r3, r3
 800611e:	ee07 3a90 	vmov	s15, r3
 8006122:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006126:	4b60      	ldr	r3, [pc, #384]	; (80062a8 <HAL_TIM_PeriodElapsedCallback+0x570>)
 8006128:	edd3 7a04 	vldr	s15, [r3, #16]
 800612c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006130:	4b5d      	ldr	r3, [pc, #372]	; (80062a8 <HAL_TIM_PeriodElapsedCallback+0x570>)
 8006132:	edd3 7a02 	vldr	s15, [r3, #8]
 8006136:	ee77 7a67 	vsub.f32	s15, s14, s15
 800613a:	4b5c      	ldr	r3, [pc, #368]	; (80062ac <HAL_TIM_PeriodElapsedCallback+0x574>)
 800613c:	edc3 7a00 	vstr	s15, [r3]
				omega_control.p_out = gain_now.omega_kp * omega_control.dif;
 8006140:	4b5b      	ldr	r3, [pc, #364]	; (80062b0 <HAL_TIM_PeriodElapsedCallback+0x578>)
 8006142:	ed93 7a04 	vldr	s14, [r3, #16]
 8006146:	4b59      	ldr	r3, [pc, #356]	; (80062ac <HAL_TIM_PeriodElapsedCallback+0x574>)
 8006148:	edd3 7a00 	vldr	s15, [r3]
 800614c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006150:	4b56      	ldr	r3, [pc, #344]	; (80062ac <HAL_TIM_PeriodElapsedCallback+0x574>)
 8006152:	edc3 7a01 	vstr	s15, [r3, #4]
				omega_control.i_out += gain_now.omega_ki * omega_control.dif;
 8006156:	4b56      	ldr	r3, [pc, #344]	; (80062b0 <HAL_TIM_PeriodElapsedCallback+0x578>)
 8006158:	ed93 7a05 	vldr	s14, [r3, #20]
 800615c:	4b53      	ldr	r3, [pc, #332]	; (80062ac <HAL_TIM_PeriodElapsedCallback+0x574>)
 800615e:	edd3 7a00 	vldr	s15, [r3]
 8006162:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006166:	4b51      	ldr	r3, [pc, #324]	; (80062ac <HAL_TIM_PeriodElapsedCallback+0x574>)
 8006168:	edd3 7a02 	vldr	s15, [r3, #8]
 800616c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006170:	4b4e      	ldr	r3, [pc, #312]	; (80062ac <HAL_TIM_PeriodElapsedCallback+0x574>)
 8006172:	edc3 7a02 	vstr	s15, [r3, #8]
				omega_control.out = omega_control.p_out + omega_control.i_out;
 8006176:	4b4d      	ldr	r3, [pc, #308]	; (80062ac <HAL_TIM_PeriodElapsedCallback+0x574>)
 8006178:	ed93 7a01 	vldr	s14, [r3, #4]
 800617c:	4b4b      	ldr	r3, [pc, #300]	; (80062ac <HAL_TIM_PeriodElapsedCallback+0x574>)
 800617e:	edd3 7a02 	vldr	s15, [r3, #8]
 8006182:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006186:	4b49      	ldr	r3, [pc, #292]	; (80062ac <HAL_TIM_PeriodElapsedCallback+0x574>)
 8006188:	edc3 7a04 	vstr	s15, [r3, #16]
 800618c:	e003      	b.n	8006196 <HAL_TIM_PeriodElapsedCallback+0x45e>
			}else{
				omega_control.out = 0;
 800618e:	4b47      	ldr	r3, [pc, #284]	; (80062ac <HAL_TIM_PeriodElapsedCallback+0x574>)
 8006190:	f04f 0200 	mov.w	r2, #0
 8006194:	611a      	str	r2, [r3, #16]
			}

			if(MF.FLAG.VCTRL){
 8006196:	4b43      	ldr	r3, [pc, #268]	; (80062a4 <HAL_TIM_PeriodElapsedCallback+0x56c>)
 8006198:	785b      	ldrb	r3, [r3, #1]
 800619a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800619e:	b2db      	uxtb	r3, r3
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	f000 808f 	beq.w	80062c4 <HAL_TIM_PeriodElapsedCallback+0x58c>
				//
				vel_ctrl_R.dif = (center.vel_target * vel_ctrl_R.dir) - encoder_r.velocity;
 80061a6:	4b40      	ldr	r3, [pc, #256]	; (80062a8 <HAL_TIM_PeriodElapsedCallback+0x570>)
 80061a8:	ed93 7a01 	vldr	s14, [r3, #4]
 80061ac:	4b41      	ldr	r3, [pc, #260]	; (80062b4 <HAL_TIM_PeriodElapsedCallback+0x57c>)
 80061ae:	7b1b      	ldrb	r3, [r3, #12]
 80061b0:	b25b      	sxtb	r3, r3
 80061b2:	ee07 3a90 	vmov	s15, r3
 80061b6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80061ba:	ee27 7a27 	vmul.f32	s14, s14, s15
 80061be:	4b3e      	ldr	r3, [pc, #248]	; (80062b8 <HAL_TIM_PeriodElapsedCallback+0x580>)
 80061c0:	edd3 7a05 	vldr	s15, [r3, #20]
 80061c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80061c8:	4b3a      	ldr	r3, [pc, #232]	; (80062b4 <HAL_TIM_PeriodElapsedCallback+0x57c>)
 80061ca:	edc3 7a00 	vstr	s15, [r3]
				vel_ctrl_L.dif = (center.vel_target * vel_ctrl_L.dir) - encoder_l.velocity;
 80061ce:	4b36      	ldr	r3, [pc, #216]	; (80062a8 <HAL_TIM_PeriodElapsedCallback+0x570>)
 80061d0:	ed93 7a01 	vldr	s14, [r3, #4]
 80061d4:	4b39      	ldr	r3, [pc, #228]	; (80062bc <HAL_TIM_PeriodElapsedCallback+0x584>)
 80061d6:	7b1b      	ldrb	r3, [r3, #12]
 80061d8:	b25b      	sxtb	r3, r3
 80061da:	ee07 3a90 	vmov	s15, r3
 80061de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80061e2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80061e6:	4b36      	ldr	r3, [pc, #216]	; (80062c0 <HAL_TIM_PeriodElapsedCallback+0x588>)
 80061e8:	edd3 7a05 	vldr	s15, [r3, #20]
 80061ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 80061f0:	4b32      	ldr	r3, [pc, #200]	; (80062bc <HAL_TIM_PeriodElapsedCallback+0x584>)
 80061f2:	edc3 7a00 	vstr	s15, [r3]
				//P
				vel_ctrl_R.p_out = gain_now.vel_kpR * vel_ctrl_R.dif;
 80061f6:	4b2e      	ldr	r3, [pc, #184]	; (80062b0 <HAL_TIM_PeriodElapsedCallback+0x578>)
 80061f8:	ed93 7a00 	vldr	s14, [r3]
 80061fc:	4b2d      	ldr	r3, [pc, #180]	; (80062b4 <HAL_TIM_PeriodElapsedCallback+0x57c>)
 80061fe:	edd3 7a00 	vldr	s15, [r3]
 8006202:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006206:	4b2b      	ldr	r3, [pc, #172]	; (80062b4 <HAL_TIM_PeriodElapsedCallback+0x57c>)
 8006208:	edc3 7a01 	vstr	s15, [r3, #4]
				vel_ctrl_L.p_out = gain_now.vel_kpL * vel_ctrl_L.dif;
 800620c:	4b28      	ldr	r3, [pc, #160]	; (80062b0 <HAL_TIM_PeriodElapsedCallback+0x578>)
 800620e:	ed93 7a01 	vldr	s14, [r3, #4]
 8006212:	4b2a      	ldr	r3, [pc, #168]	; (80062bc <HAL_TIM_PeriodElapsedCallback+0x584>)
 8006214:	edd3 7a00 	vldr	s15, [r3]
 8006218:	ee67 7a27 	vmul.f32	s15, s14, s15
 800621c:	4b27      	ldr	r3, [pc, #156]	; (80062bc <HAL_TIM_PeriodElapsedCallback+0x584>)
 800621e:	edc3 7a01 	vstr	s15, [r3, #4]
				//I
				vel_ctrl_R.i_out += gain_now.vel_kiR * vel_ctrl_R.dif;
 8006222:	4b23      	ldr	r3, [pc, #140]	; (80062b0 <HAL_TIM_PeriodElapsedCallback+0x578>)
 8006224:	ed93 7a02 	vldr	s14, [r3, #8]
 8006228:	4b22      	ldr	r3, [pc, #136]	; (80062b4 <HAL_TIM_PeriodElapsedCallback+0x57c>)
 800622a:	edd3 7a00 	vldr	s15, [r3]
 800622e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006232:	4b20      	ldr	r3, [pc, #128]	; (80062b4 <HAL_TIM_PeriodElapsedCallback+0x57c>)
 8006234:	edd3 7a02 	vldr	s15, [r3, #8]
 8006238:	ee77 7a27 	vadd.f32	s15, s14, s15
 800623c:	4b1d      	ldr	r3, [pc, #116]	; (80062b4 <HAL_TIM_PeriodElapsedCallback+0x57c>)
 800623e:	edc3 7a02 	vstr	s15, [r3, #8]
				vel_ctrl_L.i_out += gain_now.vel_kiL * vel_ctrl_L.dif;
 8006242:	4b1b      	ldr	r3, [pc, #108]	; (80062b0 <HAL_TIM_PeriodElapsedCallback+0x578>)
 8006244:	ed93 7a03 	vldr	s14, [r3, #12]
 8006248:	4b1c      	ldr	r3, [pc, #112]	; (80062bc <HAL_TIM_PeriodElapsedCallback+0x584>)
 800624a:	edd3 7a00 	vldr	s15, [r3]
 800624e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006252:	4b1a      	ldr	r3, [pc, #104]	; (80062bc <HAL_TIM_PeriodElapsedCallback+0x584>)
 8006254:	edd3 7a02 	vldr	s15, [r3, #8]
 8006258:	ee77 7a27 	vadd.f32	s15, s14, s15
 800625c:	4b17      	ldr	r3, [pc, #92]	; (80062bc <HAL_TIM_PeriodElapsedCallback+0x584>)
 800625e:	edc3 7a02 	vstr	s15, [r3, #8]

				//PID
				vel_ctrl_R.out = vel_ctrl_R.p_out + vel_ctrl_R.i_out;
 8006262:	4b14      	ldr	r3, [pc, #80]	; (80062b4 <HAL_TIM_PeriodElapsedCallback+0x57c>)
 8006264:	ed93 7a01 	vldr	s14, [r3, #4]
 8006268:	4b12      	ldr	r3, [pc, #72]	; (80062b4 <HAL_TIM_PeriodElapsedCallback+0x57c>)
 800626a:	edd3 7a02 	vldr	s15, [r3, #8]
 800626e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006272:	4b10      	ldr	r3, [pc, #64]	; (80062b4 <HAL_TIM_PeriodElapsedCallback+0x57c>)
 8006274:	edc3 7a04 	vstr	s15, [r3, #16]
				vel_ctrl_L.out = vel_ctrl_L.p_out + vel_ctrl_L.i_out;
 8006278:	4b10      	ldr	r3, [pc, #64]	; (80062bc <HAL_TIM_PeriodElapsedCallback+0x584>)
 800627a:	ed93 7a01 	vldr	s14, [r3, #4]
 800627e:	4b0f      	ldr	r3, [pc, #60]	; (80062bc <HAL_TIM_PeriodElapsedCallback+0x584>)
 8006280:	edd3 7a02 	vldr	s15, [r3, #8]
 8006284:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006288:	4b0c      	ldr	r3, [pc, #48]	; (80062bc <HAL_TIM_PeriodElapsedCallback+0x584>)
 800628a:	edc3 7a04 	vstr	s15, [r3, #16]
 800628e:	e021      	b.n	80062d4 <HAL_TIM_PeriodElapsedCallback+0x59c>
 8006290:	2000c0f8 	.word	0x2000c0f8
 8006294:	2000c22c 	.word	0x2000c22c
 8006298:	200081e0 	.word	0x200081e0
 800629c:	200081cc 	.word	0x200081cc
 80062a0:	2000824c 	.word	0x2000824c
 80062a4:	200100d8 	.word	0x200100d8
 80062a8:	200081f4 	.word	0x200081f4
 80062ac:	2000026c 	.word	0x2000026c
 80062b0:	2000049c 	.word	0x2000049c
 80062b4:	20000258 	.word	0x20000258
 80062b8:	200100c0 	.word	0x200100c0
 80062bc:	20000384 	.word	0x20000384
 80062c0:	20008230 	.word	0x20008230

			}else{
				vel_ctrl_R.out = 0;
 80062c4:	4b96      	ldr	r3, [pc, #600]	; (8006520 <HAL_TIM_PeriodElapsedCallback+0x7e8>)
 80062c6:	f04f 0200 	mov.w	r2, #0
 80062ca:	611a      	str	r2, [r3, #16]
				vel_ctrl_L.out = 0;
 80062cc:	4b95      	ldr	r3, [pc, #596]	; (8006524 <HAL_TIM_PeriodElapsedCallback+0x7ec>)
 80062ce:	f04f 0200 	mov.w	r2, #0
 80062d2:	611a      	str	r2, [r3, #16]
			}

			if(MF.FLAG.CTRL && center.vel_target > 0.1f){
 80062d4:	4b94      	ldr	r3, [pc, #592]	; (8006528 <HAL_TIM_PeriodElapsedCallback+0x7f0>)
 80062d6:	781b      	ldrb	r3, [r3, #0]
 80062d8:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80062dc:	b2db      	uxtb	r3, r3
 80062de:	2b00      	cmp	r3, #0
 80062e0:	f000 80b0 	beq.w	8006444 <HAL_TIM_PeriodElapsedCallback+0x70c>
 80062e4:	4b91      	ldr	r3, [pc, #580]	; (800652c <HAL_TIM_PeriodElapsedCallback+0x7f4>)
 80062e6:	edd3 7a01 	vldr	s15, [r3, #4]
 80062ea:	ed9f 7a91 	vldr	s14, [pc, #580]	; 8006530 <HAL_TIM_PeriodElapsedCallback+0x7f8>
 80062ee:	eef4 7ac7 	vcmpe.f32	s15, s14
 80062f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80062f6:	f340 80a5 	ble.w	8006444 <HAL_TIM_PeriodElapsedCallback+0x70c>
				wall_l.dif = wall_l.val - wall_l.base;
 80062fa:	4b8e      	ldr	r3, [pc, #568]	; (8006534 <HAL_TIM_PeriodElapsedCallback+0x7fc>)
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	b29a      	uxth	r2, r3
 8006300:	4b8c      	ldr	r3, [pc, #560]	; (8006534 <HAL_TIM_PeriodElapsedCallback+0x7fc>)
 8006302:	889b      	ldrh	r3, [r3, #4]
 8006304:	b21b      	sxth	r3, r3
 8006306:	b29b      	uxth	r3, r3
 8006308:	1ad3      	subs	r3, r2, r3
 800630a:	b29b      	uxth	r3, r3
 800630c:	b21a      	sxth	r2, r3
 800630e:	4b89      	ldr	r3, [pc, #548]	; (8006534 <HAL_TIM_PeriodElapsedCallback+0x7fc>)
 8006310:	80da      	strh	r2, [r3, #6]
				wall_r.dif = wall_r.val - wall_r.base;
 8006312:	4b89      	ldr	r3, [pc, #548]	; (8006538 <HAL_TIM_PeriodElapsedCallback+0x800>)
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	b29a      	uxth	r2, r3
 8006318:	4b87      	ldr	r3, [pc, #540]	; (8006538 <HAL_TIM_PeriodElapsedCallback+0x800>)
 800631a:	889b      	ldrh	r3, [r3, #4]
 800631c:	b21b      	sxth	r3, r3
 800631e:	b29b      	uxth	r3, r3
 8006320:	1ad3      	subs	r3, r2, r3
 8006322:	b29b      	uxth	r3, r3
 8006324:	b21a      	sxth	r2, r3
 8006326:	4b84      	ldr	r3, [pc, #528]	; (8006538 <HAL_TIM_PeriodElapsedCallback+0x800>)
 8006328:	80da      	strh	r2, [r3, #6]

				wall_l.diff = wall_l.dif - wall_l.pre;
 800632a:	4b82      	ldr	r3, [pc, #520]	; (8006534 <HAL_TIM_PeriodElapsedCallback+0x7fc>)
 800632c:	88db      	ldrh	r3, [r3, #6]
 800632e:	b21b      	sxth	r3, r3
 8006330:	b29a      	uxth	r2, r3
 8006332:	4b80      	ldr	r3, [pc, #512]	; (8006534 <HAL_TIM_PeriodElapsedCallback+0x7fc>)
 8006334:	891b      	ldrh	r3, [r3, #8]
 8006336:	b21b      	sxth	r3, r3
 8006338:	b29b      	uxth	r3, r3
 800633a:	1ad3      	subs	r3, r2, r3
 800633c:	b29b      	uxth	r3, r3
 800633e:	b21a      	sxth	r2, r3
 8006340:	4b7c      	ldr	r3, [pc, #496]	; (8006534 <HAL_TIM_PeriodElapsedCallback+0x7fc>)
 8006342:	815a      	strh	r2, [r3, #10]
				wall_r.diff = wall_r.dif - wall_r.pre;
 8006344:	4b7c      	ldr	r3, [pc, #496]	; (8006538 <HAL_TIM_PeriodElapsedCallback+0x800>)
 8006346:	88db      	ldrh	r3, [r3, #6]
 8006348:	b21b      	sxth	r3, r3
 800634a:	b29a      	uxth	r2, r3
 800634c:	4b7a      	ldr	r3, [pc, #488]	; (8006538 <HAL_TIM_PeriodElapsedCallback+0x800>)
 800634e:	891b      	ldrh	r3, [r3, #8]
 8006350:	b21b      	sxth	r3, r3
 8006352:	b29b      	uxth	r3, r3
 8006354:	1ad3      	subs	r3, r2, r3
 8006356:	b29b      	uxth	r3, r3
 8006358:	b21a      	sxth	r2, r3
 800635a:	4b77      	ldr	r3, [pc, #476]	; (8006538 <HAL_TIM_PeriodElapsedCallback+0x800>)
 800635c:	815a      	strh	r2, [r3, #10]

				if(SREF_MIN_L < wall_l.dif && wall_l.dif < SREF_MAX_L){
 800635e:	4b75      	ldr	r3, [pc, #468]	; (8006534 <HAL_TIM_PeriodElapsedCallback+0x7fc>)
 8006360:	88db      	ldrh	r3, [r3, #6]
 8006362:	b21b      	sxth	r3, r3
 8006364:	2b00      	cmp	r3, #0
 8006366:	dd30      	ble.n	80063ca <HAL_TIM_PeriodElapsedCallback+0x692>
 8006368:	4b72      	ldr	r3, [pc, #456]	; (8006534 <HAL_TIM_PeriodElapsedCallback+0x7fc>)
 800636a:	88db      	ldrh	r3, [r3, #6]
 800636c:	b21b      	sxth	r3, r3
 800636e:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8006372:	da2a      	bge.n	80063ca <HAL_TIM_PeriodElapsedCallback+0x692>
					wall_l.out = 1.20f * wall_gain_fix_l * gain_search1.wall_kp * wall_l.dif;
 8006374:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8006378:	ed9f 7a70 	vldr	s14, [pc, #448]	; 800653c <HAL_TIM_PeriodElapsedCallback+0x804>
 800637c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006380:	4b6f      	ldr	r3, [pc, #444]	; (8006540 <HAL_TIM_PeriodElapsedCallback+0x808>)
 8006382:	edd3 7a06 	vldr	s15, [r3, #24]
 8006386:	ee27 7a27 	vmul.f32	s14, s14, s15
 800638a:	4b6a      	ldr	r3, [pc, #424]	; (8006534 <HAL_TIM_PeriodElapsedCallback+0x7fc>)
 800638c:	88db      	ldrh	r3, [r3, #6]
 800638e:	b21b      	sxth	r3, r3
 8006390:	ee07 3a90 	vmov	s15, r3
 8006394:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006398:	ee67 7a27 	vmul.f32	s15, s14, s15
 800639c:	4b65      	ldr	r3, [pc, #404]	; (8006534 <HAL_TIM_PeriodElapsedCallback+0x7fc>)
 800639e:	edc3 7a03 	vstr	s15, [r3, #12]
					wall_l.out += gain_search1.wall_kd * wall_l.diff;
 80063a2:	4b67      	ldr	r3, [pc, #412]	; (8006540 <HAL_TIM_PeriodElapsedCallback+0x808>)
 80063a4:	ed93 7a07 	vldr	s14, [r3, #28]
 80063a8:	4b62      	ldr	r3, [pc, #392]	; (8006534 <HAL_TIM_PeriodElapsedCallback+0x7fc>)
 80063aa:	895b      	ldrh	r3, [r3, #10]
 80063ac:	b21b      	sxth	r3, r3
 80063ae:	ee07 3a90 	vmov	s15, r3
 80063b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80063b6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80063ba:	4b5e      	ldr	r3, [pc, #376]	; (8006534 <HAL_TIM_PeriodElapsedCallback+0x7fc>)
 80063bc:	edd3 7a03 	vldr	s15, [r3, #12]
 80063c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80063c4:	4b5b      	ldr	r3, [pc, #364]	; (8006534 <HAL_TIM_PeriodElapsedCallback+0x7fc>)
 80063c6:	edc3 7a03 	vstr	s15, [r3, #12]
				}
				if(SREF_MIN_R < wall_r.dif && wall_r.dif < SREF_MAX_R){
 80063ca:	4b5b      	ldr	r3, [pc, #364]	; (8006538 <HAL_TIM_PeriodElapsedCallback+0x800>)
 80063cc:	88db      	ldrh	r3, [r3, #6]
 80063ce:	b21b      	sxth	r3, r3
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	dd2c      	ble.n	800642e <HAL_TIM_PeriodElapsedCallback+0x6f6>
 80063d4:	4b58      	ldr	r3, [pc, #352]	; (8006538 <HAL_TIM_PeriodElapsedCallback+0x800>)
 80063d6:	88db      	ldrh	r3, [r3, #6]
 80063d8:	b21b      	sxth	r3, r3
 80063da:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 80063de:	da26      	bge.n	800642e <HAL_TIM_PeriodElapsedCallback+0x6f6>
					wall_r.out = wall_gain_fix_r * gain_search1.wall_kp * wall_r.dif;
 80063e0:	4b57      	ldr	r3, [pc, #348]	; (8006540 <HAL_TIM_PeriodElapsedCallback+0x808>)
 80063e2:	ed93 7a06 	vldr	s14, [r3, #24]
 80063e6:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80063ea:	ee27 7a27 	vmul.f32	s14, s14, s15
 80063ee:	4b52      	ldr	r3, [pc, #328]	; (8006538 <HAL_TIM_PeriodElapsedCallback+0x800>)
 80063f0:	88db      	ldrh	r3, [r3, #6]
 80063f2:	b21b      	sxth	r3, r3
 80063f4:	ee07 3a90 	vmov	s15, r3
 80063f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80063fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006400:	4b4d      	ldr	r3, [pc, #308]	; (8006538 <HAL_TIM_PeriodElapsedCallback+0x800>)
 8006402:	edc3 7a03 	vstr	s15, [r3, #12]
					wall_r.out += gain_search1.wall_kd * wall_r.diff;
 8006406:	4b4e      	ldr	r3, [pc, #312]	; (8006540 <HAL_TIM_PeriodElapsedCallback+0x808>)
 8006408:	ed93 7a07 	vldr	s14, [r3, #28]
 800640c:	4b4a      	ldr	r3, [pc, #296]	; (8006538 <HAL_TIM_PeriodElapsedCallback+0x800>)
 800640e:	895b      	ldrh	r3, [r3, #10]
 8006410:	b21b      	sxth	r3, r3
 8006412:	ee07 3a90 	vmov	s15, r3
 8006416:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800641a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800641e:	4b46      	ldr	r3, [pc, #280]	; (8006538 <HAL_TIM_PeriodElapsedCallback+0x800>)
 8006420:	edd3 7a03 	vldr	s15, [r3, #12]
 8006424:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006428:	4b43      	ldr	r3, [pc, #268]	; (8006538 <HAL_TIM_PeriodElapsedCallback+0x800>)
 800642a:	edc3 7a03 	vstr	s15, [r3, #12]
				}

				wall_l.pre = wall_l.dif;
 800642e:	4b41      	ldr	r3, [pc, #260]	; (8006534 <HAL_TIM_PeriodElapsedCallback+0x7fc>)
 8006430:	88db      	ldrh	r3, [r3, #6]
 8006432:	b21a      	sxth	r2, r3
 8006434:	4b3f      	ldr	r3, [pc, #252]	; (8006534 <HAL_TIM_PeriodElapsedCallback+0x7fc>)
 8006436:	811a      	strh	r2, [r3, #8]
				wall_r.pre = wall_r.dif;
 8006438:	4b3f      	ldr	r3, [pc, #252]	; (8006538 <HAL_TIM_PeriodElapsedCallback+0x800>)
 800643a:	88db      	ldrh	r3, [r3, #6]
 800643c:	b21a      	sxth	r2, r3
 800643e:	4b3e      	ldr	r3, [pc, #248]	; (8006538 <HAL_TIM_PeriodElapsedCallback+0x800>)
 8006440:	811a      	strh	r2, [r3, #8]
 8006442:	e007      	b.n	8006454 <HAL_TIM_PeriodElapsedCallback+0x71c>

			}else {
				wall_r.out = 0;
 8006444:	4b3c      	ldr	r3, [pc, #240]	; (8006538 <HAL_TIM_PeriodElapsedCallback+0x800>)
 8006446:	f04f 0200 	mov.w	r2, #0
 800644a:	60da      	str	r2, [r3, #12]
				wall_l.out = 0;
 800644c:	4b39      	ldr	r3, [pc, #228]	; (8006534 <HAL_TIM_PeriodElapsedCallback+0x7fc>)
 800644e:	f04f 0200 	mov.w	r2, #0
 8006452:	60da      	str	r2, [r3, #12]
			}

//			utsutsu_time++;

			if(utsutsu_time >= MEMORY){
 8006454:	4b3b      	ldr	r3, [pc, #236]	; (8006544 <HAL_TIM_PeriodElapsedCallback+0x80c>)
 8006456:	881b      	ldrh	r3, [r3, #0]
 8006458:	b29b      	uxth	r3, r3
 800645a:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 800645e:	f0c0 80f0 	bcc.w	8006642 <HAL_TIM_PeriodElapsedCallback+0x90a>
				utsutsu_time = MEMORY - 1;
 8006462:	4b38      	ldr	r3, [pc, #224]	; (8006544 <HAL_TIM_PeriodElapsedCallback+0x80c>)
 8006464:	f640 729f 	movw	r2, #3999	; 0xf9f
 8006468:	801a      	strh	r2, [r3, #0]
				test3[utsutsu_time] = center.vel_target;
				test4[utsutsu_time] = center.velocity;
*/
			}

			break;
 800646a:	e0ea      	b.n	8006642 <HAL_TIM_PeriodElapsedCallback+0x90a>
		case 3:
			duty_left = vel_ctrl_L.out - omega_control.out + wall_l.out;
 800646c:	4b2d      	ldr	r3, [pc, #180]	; (8006524 <HAL_TIM_PeriodElapsedCallback+0x7ec>)
 800646e:	ed93 7a04 	vldr	s14, [r3, #16]
 8006472:	4b35      	ldr	r3, [pc, #212]	; (8006548 <HAL_TIM_PeriodElapsedCallback+0x810>)
 8006474:	edd3 7a04 	vldr	s15, [r3, #16]
 8006478:	ee37 7a67 	vsub.f32	s14, s14, s15
 800647c:	4b2d      	ldr	r3, [pc, #180]	; (8006534 <HAL_TIM_PeriodElapsedCallback+0x7fc>)
 800647e:	edd3 7a03 	vldr	s15, [r3, #12]
 8006482:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006486:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
			duty_right = vel_ctrl_R.out + omega_control.out + wall_r.out;
 800648a:	4b25      	ldr	r3, [pc, #148]	; (8006520 <HAL_TIM_PeriodElapsedCallback+0x7e8>)
 800648c:	ed93 7a04 	vldr	s14, [r3, #16]
 8006490:	4b2d      	ldr	r3, [pc, #180]	; (8006548 <HAL_TIM_PeriodElapsedCallback+0x810>)
 8006492:	edd3 7a04 	vldr	s15, [r3, #16]
 8006496:	ee37 7a27 	vadd.f32	s14, s14, s15
 800649a:	4b27      	ldr	r3, [pc, #156]	; (8006538 <HAL_TIM_PeriodElapsedCallback+0x800>)
 800649c:	edd3 7a03 	vldr	s15, [r3, #12]
 80064a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80064a4:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c

			if(duty_left < 0){
 80064a8:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80064ac:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80064b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80064b4:	d510      	bpl.n	80064d8 <HAL_TIM_PeriodElapsedCallback+0x7a0>
				duty_left = -duty_left;
 80064b6:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80064ba:	eef1 7a67 	vneg.f32	s15, s15
 80064be:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
				HAL_GPIO_WritePin(MOTOR_L_DIR1_GPIO_Port, MOTOR_L_DIR1_Pin,SET);
 80064c2:	2201      	movs	r2, #1
 80064c4:	2101      	movs	r1, #1
 80064c6:	4821      	ldr	r0, [pc, #132]	; (800654c <HAL_TIM_PeriodElapsedCallback+0x814>)
 80064c8:	f7fb fd5e 	bl	8001f88 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(MOTOR_L_DIR2_GPIO_Port, MOTOR_L_DIR2_Pin,RESET);
 80064cc:	2200      	movs	r2, #0
 80064ce:	2102      	movs	r1, #2
 80064d0:	481e      	ldr	r0, [pc, #120]	; (800654c <HAL_TIM_PeriodElapsedCallback+0x814>)
 80064d2:	f7fb fd59 	bl	8001f88 <HAL_GPIO_WritePin>
 80064d6:	e009      	b.n	80064ec <HAL_TIM_PeriodElapsedCallback+0x7b4>
			}else{
				HAL_GPIO_WritePin(MOTOR_L_DIR1_GPIO_Port, MOTOR_L_DIR1_Pin,RESET);
 80064d8:	2200      	movs	r2, #0
 80064da:	2101      	movs	r1, #1
 80064dc:	481b      	ldr	r0, [pc, #108]	; (800654c <HAL_TIM_PeriodElapsedCallback+0x814>)
 80064de:	f7fb fd53 	bl	8001f88 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(MOTOR_L_DIR2_GPIO_Port, MOTOR_L_DIR2_Pin,SET);
 80064e2:	2201      	movs	r2, #1
 80064e4:	2102      	movs	r1, #2
 80064e6:	4819      	ldr	r0, [pc, #100]	; (800654c <HAL_TIM_PeriodElapsedCallback+0x814>)
 80064e8:	f7fb fd4e 	bl	8001f88 <HAL_GPIO_WritePin>
			}

			if(duty_right < 0){
 80064ec:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80064f0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80064f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80064f8:	d52c      	bpl.n	8006554 <HAL_TIM_PeriodElapsedCallback+0x81c>
				duty_right = -duty_right;
 80064fa:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80064fe:	eef1 7a67 	vneg.f32	s15, s15
 8006502:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
				HAL_GPIO_WritePin(MOTOR_R_DIR1_GPIO_Port, MOTOR_R_DIR1_Pin,SET);
 8006506:	2201      	movs	r2, #1
 8006508:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800650c:	4810      	ldr	r0, [pc, #64]	; (8006550 <HAL_TIM_PeriodElapsedCallback+0x818>)
 800650e:	f7fb fd3b 	bl	8001f88 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(MOTOR_R_DIR2_GPIO_Port, MOTOR_R_DIR2_Pin,RESET);
 8006512:	2200      	movs	r2, #0
 8006514:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006518:	480d      	ldr	r0, [pc, #52]	; (8006550 <HAL_TIM_PeriodElapsedCallback+0x818>)
 800651a:	f7fb fd35 	bl	8001f88 <HAL_GPIO_WritePin>
 800651e:	e025      	b.n	800656c <HAL_TIM_PeriodElapsedCallback+0x834>
 8006520:	20000258 	.word	0x20000258
 8006524:	20000384 	.word	0x20000384
 8006528:	200100d8 	.word	0x200100d8
 800652c:	200081f4 	.word	0x200081f4
 8006530:	3dcccccd 	.word	0x3dcccccd
 8006534:	2000824c 	.word	0x2000824c
 8006538:	200081cc 	.word	0x200081cc
 800653c:	3f99999a 	.word	0x3f99999a
 8006540:	2000c10c 	.word	0x2000c10c
 8006544:	20008248 	.word	0x20008248
 8006548:	2000026c 	.word	0x2000026c
 800654c:	40020400 	.word	0x40020400
 8006550:	40020000 	.word	0x40020000
			}else{
				HAL_GPIO_WritePin(MOTOR_R_DIR1_GPIO_Port, MOTOR_R_DIR1_Pin,RESET);
 8006554:	2200      	movs	r2, #0
 8006556:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800655a:	4846      	ldr	r0, [pc, #280]	; (8006674 <HAL_TIM_PeriodElapsedCallback+0x93c>)
 800655c:	f7fb fd14 	bl	8001f88 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(MOTOR_R_DIR2_GPIO_Port, MOTOR_R_DIR2_Pin,SET);
 8006560:	2201      	movs	r2, #1
 8006562:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006566:	4843      	ldr	r0, [pc, #268]	; (8006674 <HAL_TIM_PeriodElapsedCallback+0x93c>)
 8006568:	f7fb fd0e 	bl	8001f88 <HAL_GPIO_WritePin>
			}

			if(duty_left > 0.5f) duty_left = 0.5f;
 800656c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8006570:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8006574:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006578:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800657c:	dd02      	ble.n	8006584 <HAL_TIM_PeriodElapsedCallback+0x84c>
 800657e:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 8006582:	62bb      	str	r3, [r7, #40]	; 0x28
			if(duty_left < 0.01f) duty_left = 0.01f;
 8006584:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8006588:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8006678 <HAL_TIM_PeriodElapsedCallback+0x940>
 800658c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006590:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006594:	d501      	bpl.n	800659a <HAL_TIM_PeriodElapsedCallback+0x862>
 8006596:	4b39      	ldr	r3, [pc, #228]	; (800667c <HAL_TIM_PeriodElapsedCallback+0x944>)
 8006598:	62bb      	str	r3, [r7, #40]	; 0x28

			if(duty_right > 0.5f) duty_right = 0.5f;
 800659a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800659e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80065a2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80065a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065aa:	dd02      	ble.n	80065b2 <HAL_TIM_PeriodElapsedCallback+0x87a>
 80065ac:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 80065b0:	62fb      	str	r3, [r7, #44]	; 0x2c
			if(duty_right < 0.01f) duty_right = 0.01f;
 80065b2:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80065b6:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8006678 <HAL_TIM_PeriodElapsedCallback+0x940>
 80065ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80065be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065c2:	d501      	bpl.n	80065c8 <HAL_TIM_PeriodElapsedCallback+0x890>
 80065c4:	4b2d      	ldr	r3, [pc, #180]	; (800667c <HAL_TIM_PeriodElapsedCallback+0x944>)
 80065c6:	62fb      	str	r3, [r7, #44]	; 0x2c

	//Config Setting
			sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80065c8:	2360      	movs	r3, #96	; 0x60
 80065ca:	60fb      	str	r3, [r7, #12]
			sConfigOC.Pulse = (uint16_t)(1000 * duty_right);
 80065cc:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80065d0:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8006680 <HAL_TIM_PeriodElapsedCallback+0x948>
 80065d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80065d8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80065dc:	ee17 3a90 	vmov	r3, s15
 80065e0:	b29b      	uxth	r3, r3
 80065e2:	613b      	str	r3, [r7, #16]

			sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80065e4:	2300      	movs	r3, #0
 80065e6:	617b      	str	r3, [r7, #20]
			sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80065e8:	2300      	movs	r3, #0
 80065ea:	61bb      	str	r3, [r7, #24]
			sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80065ec:	2300      	movs	r3, #0
 80065ee:	61fb      	str	r3, [r7, #28]
			sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80065f0:	2300      	movs	r3, #0
 80065f2:	623b      	str	r3, [r7, #32]
			sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80065f4:	2300      	movs	r3, #0
 80065f6:	627b      	str	r3, [r7, #36]	; 0x24

			HAL_TIM_PWM_ConfigChannel(&htim1,&sConfigOC,TIM_CHANNEL_1);
 80065f8:	f107 030c 	add.w	r3, r7, #12
 80065fc:	2200      	movs	r2, #0
 80065fe:	4619      	mov	r1, r3
 8006600:	4820      	ldr	r0, [pc, #128]	; (8006684 <HAL_TIM_PeriodElapsedCallback+0x94c>)
 8006602:	f7fc ff15 	bl	8003430 <HAL_TIM_PWM_ConfigChannel>

			sConfigOC.Pulse = (uint16_t)(1000 * duty_left);
 8006606:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800660a:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8006680 <HAL_TIM_PeriodElapsedCallback+0x948>
 800660e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006612:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006616:	ee17 3a90 	vmov	r3, s15
 800661a:	b29b      	uxth	r3, r3
 800661c:	613b      	str	r3, [r7, #16]

			HAL_TIM_PWM_ConfigChannel(&htim2,&sConfigOC,TIM_CHANNEL_2);
 800661e:	f107 030c 	add.w	r3, r7, #12
 8006622:	2204      	movs	r2, #4
 8006624:	4619      	mov	r1, r3
 8006626:	4818      	ldr	r0, [pc, #96]	; (8006688 <HAL_TIM_PeriodElapsedCallback+0x950>)
 8006628:	f7fc ff02 	bl	8003430 <HAL_TIM_PWM_ConfigChannel>

			HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_2);
 800662c:	2104      	movs	r1, #4
 800662e:	4816      	ldr	r0, [pc, #88]	; (8006688 <HAL_TIM_PeriodElapsedCallback+0x950>)
 8006630:	f7fc fc50 	bl	8002ed4 <HAL_TIM_PWM_Start>
			HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 8006634:	2100      	movs	r1, #0
 8006636:	4813      	ldr	r0, [pc, #76]	; (8006684 <HAL_TIM_PeriodElapsedCallback+0x94c>)
 8006638:	f7fc fc4c 	bl	8002ed4 <HAL_TIM_PWM_Start>
			break;
 800663c:	e002      	b.n	8006644 <HAL_TIM_PeriodElapsedCallback+0x90c>
			break;
 800663e:	bf00      	nop
 8006640:	e000      	b.n	8006644 <HAL_TIM_PeriodElapsedCallback+0x90c>
			break;
 8006642:	bf00      	nop
		}
		tp = (tp+1) % 4;
 8006644:	4b11      	ldr	r3, [pc, #68]	; (800668c <HAL_TIM_PeriodElapsedCallback+0x954>)
 8006646:	781b      	ldrb	r3, [r3, #0]
 8006648:	b2db      	uxtb	r3, r3
 800664a:	3301      	adds	r3, #1
 800664c:	425a      	negs	r2, r3
 800664e:	f003 0303 	and.w	r3, r3, #3
 8006652:	f002 0203 	and.w	r2, r2, #3
 8006656:	bf58      	it	pl
 8006658:	4253      	negpl	r3, r2
 800665a:	b2da      	uxtb	r2, r3
 800665c:	4b0b      	ldr	r3, [pc, #44]	; (800668c <HAL_TIM_PeriodElapsedCallback+0x954>)
 800665e:	701a      	strb	r2, [r3, #0]

	else if(htim->Instance == htim2.Instance)
	{
	}//---htim2 End--

}
 8006660:	e004      	b.n	800666c <HAL_TIM_PeriodElapsedCallback+0x934>
	else if(htim->Instance == htim1.Instance)
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681a      	ldr	r2, [r3, #0]
 8006666:	4b07      	ldr	r3, [pc, #28]	; (8006684 <HAL_TIM_PeriodElapsedCallback+0x94c>)
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	429a      	cmp	r2, r3
}
 800666c:	bf00      	nop
 800666e:	3738      	adds	r7, #56	; 0x38
 8006670:	46bd      	mov	sp, r7
 8006672:	bdb0      	pop	{r4, r5, r7, pc}
 8006674:	40020000 	.word	0x40020000
 8006678:	3c23d70a 	.word	0x3c23d70a
 800667c:	3c23d70a 	.word	0x3c23d70a
 8006680:	447a0000 	.word	0x447a0000
 8006684:	20010280 	.word	0x20010280
 8006688:	200102c0 	.word	0x200102c0
 800668c:	200100da 	.word	0x200100da

08006690 <SearchOneSection>:
===========================================================*/
/*-----------------------------------------------------------
		()
-----------------------------------------------------------*/
void SearchOneSection(uint8_t goal_length)
{
 8006690:	b580      	push	{r7, lr}
 8006692:	b082      	sub	sp, #8
 8006694:	af00      	add	r7, sp, #0
 8006696:	4603      	mov	r3, r0
 8006698:	71fb      	strb	r3, [r7, #7]
	//========
	InitializeMap();
 800669a:	f000 fac7 	bl	8006c2c <InitializeMap>
	GyroInit();
 800669e:	f7fe fa3d 	bl	8004b1c <GyroInit>

	//========
	m_step = r_cnt = 0;									//
 80066a2:	4b44      	ldr	r3, [pc, #272]	; (80067b4 <SearchOneSection+0x124>)
 80066a4:	2200      	movs	r2, #0
 80066a6:	701a      	strb	r2, [r3, #0]
 80066a8:	4b42      	ldr	r3, [pc, #264]	; (80067b4 <SearchOneSection+0x124>)
 80066aa:	781a      	ldrb	r2, [r3, #0]
 80066ac:	4b42      	ldr	r3, [pc, #264]	; (80067b8 <SearchOneSection+0x128>)
 80066ae:	701a      	strb	r2, [r3, #0]
	GetWallData();
 80066b0:	f000 ff28 	bl	8007504 <GetWallData>
	WriteMap();											//
 80066b4:	f000 fb26 	bl	8006d04 <WriteMap>
	MakeStepMap(goal_length);								//
 80066b8:	79fb      	ldrb	r3, [r7, #7]
 80066ba:	4618      	mov	r0, r3
 80066bc:	f000 fc62 	bl	8006f84 <MakeStepMap>
	MakeRoute_NESW();									//(route)
 80066c0:	f000 fd8e 	bl	80071e0 <MakeRoute_NESW>

	SetMotionDirection(FORWARD);
 80066c4:	2000      	movs	r0, #0
 80066c6:	f7fe ffbd 	bl	8005644 <SetMotionDirection>
	StartTimer();
 80066ca:	f000 ffa1 	bl	8007610 <StartTimer>

	//========
	do{

		//--------
		switch(route[r_cnt++]){								//route
 80066ce:	4b39      	ldr	r3, [pc, #228]	; (80067b4 <SearchOneSection+0x124>)
 80066d0:	781b      	ldrb	r3, [r3, #0]
 80066d2:	1c5a      	adds	r2, r3, #1
 80066d4:	b2d1      	uxtb	r1, r2
 80066d6:	4a37      	ldr	r2, [pc, #220]	; (80067b4 <SearchOneSection+0x124>)
 80066d8:	7011      	strb	r1, [r2, #0]
 80066da:	461a      	mov	r2, r3
 80066dc:	4b37      	ldr	r3, [pc, #220]	; (80067bc <SearchOneSection+0x12c>)
 80066de:	5c9b      	ldrb	r3, [r3, r2]
 80066e0:	2b22      	cmp	r3, #34	; 0x22
 80066e2:	d018      	beq.n	8006716 <SearchOneSection+0x86>
 80066e4:	2b22      	cmp	r3, #34	; 0x22
 80066e6:	dc02      	bgt.n	80066ee <SearchOneSection+0x5e>
 80066e8:	2b11      	cmp	r3, #17
 80066ea:	d020      	beq.n	800672e <SearchOneSection+0x9e>
 80066ec:	e02b      	b.n	8006746 <SearchOneSection+0xb6>
 80066ee:	2b44      	cmp	r3, #68	; 0x44
 80066f0:	d005      	beq.n	80066fe <SearchOneSection+0x6e>
 80066f2:	2b88      	cmp	r3, #136	; 0x88
 80066f4:	d127      	bne.n	8006746 <SearchOneSection+0xb6>

			case STRAIGHT:
				SetMotionDirection(FORWARD);
 80066f6:	2000      	movs	r0, #0
 80066f8:	f7fe ffa4 	bl	8005644 <SetMotionDirection>
				break;
 80066fc:	e023      	b.n	8006746 <SearchOneSection+0xb6>

			case TURN_RIGHT:
				SpinR90();
 80066fe:	f7fe fac9 	bl	8004c94 <SpinR90>
				UpdateDirection(DIR_SPIN_R90);				//
 8006702:	2001      	movs	r0, #1
 8006704:	f000 fc26 	bl	8006f54 <UpdateDirection>
				HAL_Delay(100);								//
 8006708:	2064      	movs	r0, #100	; 0x64
 800670a:	f7fa fd9d 	bl	8001248 <HAL_Delay>
				SetMotionDirection(FORWARD);
 800670e:	2000      	movs	r0, #0
 8006710:	f7fe ff98 	bl	8005644 <SetMotionDirection>
				break;
 8006714:	e017      	b.n	8006746 <SearchOneSection+0xb6>

			case TURN_BACK:
				Spin180();
 8006716:	f7fe fb5d 	bl	8004dd4 <Spin180>
				UpdateDirection(DIR_SPIN_180);				//180
 800671a:	2002      	movs	r0, #2
 800671c:	f000 fc1a 	bl	8006f54 <UpdateDirection>
				HAL_Delay(100);
 8006720:	2064      	movs	r0, #100	; 0x64
 8006722:	f7fa fd91 	bl	8001248 <HAL_Delay>
				SetMotionDirection(FORWARD);
 8006726:	2000      	movs	r0, #0
 8006728:	f7fe ff8c 	bl	8005644 <SetMotionDirection>
				break;
 800672c:	e00b      	b.n	8006746 <SearchOneSection+0xb6>

			case TURN_LEFT:
				SpinL90();
 800672e:	f7fe fb01 	bl	8004d34 <SpinL90>
				UpdateDirection(DIR_SPIN_L90);				//
 8006732:	20ff      	movs	r0, #255	; 0xff
 8006734:	f000 fc0e 	bl	8006f54 <UpdateDirection>
				HAL_Delay(100);								//
 8006738:	2064      	movs	r0, #100	; 0x64
 800673a:	f7fa fd85 	bl	8001248 <HAL_Delay>
				SetMotionDirection(FORWARD);
 800673e:	2000      	movs	r0, #0
 8006740:	f7fe ff80 	bl	8005644 <SetMotionDirection>
				break;
 8006744:	bf00      	nop

		}

		GoOneSectionStop();									//
 8006746:	f7fe fa8d 	bl	8004c64 <GoOneSectionStop>
		UpdatePosition();									//
 800674a:	f000 fa09 	bl	8006b60 <UpdatePosition>
		ConfRoute_NESW();									//
 800674e:	f000 fa4d 	bl	8006bec <ConfRoute_NESW>

//	}while((MOUSE.X != goal_x) || (MOUSE.Y != goal_y));
	}while(CheckGoal(MOUSE.X,MOUSE.Y,goal_length));
 8006752:	4b1b      	ldr	r3, [pc, #108]	; (80067c0 <SearchOneSection+0x130>)
 8006754:	781b      	ldrb	r3, [r3, #0]
 8006756:	b2d8      	uxtb	r0, r3
 8006758:	4b19      	ldr	r3, [pc, #100]	; (80067c0 <SearchOneSection+0x130>)
 800675a:	785b      	ldrb	r3, [r3, #1]
 800675c:	b2db      	uxtb	r3, r3
 800675e:	79fa      	ldrb	r2, [r7, #7]
 8006760:	4619      	mov	r1, r3
 8006762:	f000 fe73 	bl	800744c <CheckGoal>
 8006766:	4603      	mov	r3, r0
 8006768:	2b00      	cmp	r3, #0
 800676a:	d1b0      	bne.n	80066ce <SearchOneSection+0x3e>
															//goal
	WaitMs(2000);											//***2***
 800676c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8006770:	f7fd fef8 	bl	8004564 <WaitMs>
	Melody(g6,300);
 8006774:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8006778:	f44f 60c4 	mov.w	r0, #1568	; 0x620
 800677c:	f7fe f80e 	bl	800479c <Melody>
	Melody(f6,300);
 8006780:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8006784:	f240 5075 	movw	r0, #1397	; 0x575
 8006788:	f7fe f808 	bl	800479c <Melody>
	Melody(e6,300);
 800678c:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8006790:	f240 5026 	movw	r0, #1318	; 0x526
 8006794:	f7fe f802 	bl	800479c <Melody>
	Spin180();												//180
 8006798:	f7fe fb1c 	bl	8004dd4 <Spin180>
	UpdateDirection(DIR_SPIN_180);							//180
 800679c:	2002      	movs	r0, #2
 800679e:	f000 fbd9 	bl	8006f54 <UpdateDirection>
	StopTimer();
 80067a2:	f000 ff57 	bl	8007654 <StopTimer>
	DisableMotor();
 80067a6:	f7fe ffb1 	bl	800570c <DisableMotor>
}
 80067aa:	bf00      	nop
 80067ac:	3708      	adds	r7, #8
 80067ae:	46bd      	mov	sp, r7
 80067b0:	bd80      	pop	{r7, pc}
 80067b2:	bf00      	nop
 80067b4:	200100e0 	.word	0x200100e0
 80067b8:	20000498 	.word	0x20000498
 80067bc:	2000c12c 	.word	0x2000c12c
 80067c0:	20008218 	.word	0x20008218

080067c4 <SearchContinuous>:

void SearchContinuous(uint8_t goal_length)
{
 80067c4:	b580      	push	{r7, lr}
 80067c6:	b084      	sub	sp, #16
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	4603      	mov	r3, r0
 80067cc:	71fb      	strb	r3, [r7, #7]
	uint8_t fix_flag = 0;
 80067ce:	2300      	movs	r3, #0
 80067d0:	73fb      	strb	r3, [r7, #15]

	//========
	if(MF.FLAG.SEARCH){
 80067d2:	4b6a      	ldr	r3, [pc, #424]	; (800697c <SearchContinuous+0x1b8>)
 80067d4:	781b      	ldrb	r3, [r3, #0]
 80067d6:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80067da:	b2db      	uxtb	r3, r3
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d001      	beq.n	80067e4 <SearchContinuous+0x20>
		InitializeMap();
 80067e0:	f000 fa24 	bl	8006c2c <InitializeMap>
	}
	GyroInit();
 80067e4:	f7fe f99a 	bl	8004b1c <GyroInit>

	//========
	m_step = r_cnt = 0;									//
 80067e8:	4b65      	ldr	r3, [pc, #404]	; (8006980 <SearchContinuous+0x1bc>)
 80067ea:	2200      	movs	r2, #0
 80067ec:	701a      	strb	r2, [r3, #0]
 80067ee:	4b64      	ldr	r3, [pc, #400]	; (8006980 <SearchContinuous+0x1bc>)
 80067f0:	781a      	ldrb	r2, [r3, #0]
 80067f2:	4b64      	ldr	r3, [pc, #400]	; (8006984 <SearchContinuous+0x1c0>)
 80067f4:	701a      	strb	r2, [r3, #0]
	GetWallData();
 80067f6:	f000 fe85 	bl	8007504 <GetWallData>
	WriteMap();											//
 80067fa:	f000 fa83 	bl	8006d04 <WriteMap>
	MakeStepMap(goal_length);								//
 80067fe:	79fb      	ldrb	r3, [r7, #7]
 8006800:	4618      	mov	r0, r3
 8006802:	f000 fbbf 	bl	8006f84 <MakeStepMap>
	MakeRoute_NESW();									//(route)
 8006806:	f000 fceb 	bl	80071e0 <MakeRoute_NESW>

	Melody(c6,1000);
 800680a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800680e:	f240 4016 	movw	r0, #1046	; 0x416
 8006812:	f7fd ffc3 	bl	800479c <Melody>

	SetMotionDirection(FORWARD);
 8006816:	2000      	movs	r0, #0
 8006818:	f7fe ff14 	bl	8005644 <SetMotionDirection>
	StartTimer();
 800681c:	f000 fef8 	bl	8007610 <StartTimer>

	if(wall_ff.val > WALL_TURN_VALUE ){
 8006820:	4b59      	ldr	r3, [pc, #356]	; (8006988 <SearchContinuous+0x1c4>)
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	2b64      	cmp	r3, #100	; 0x64
 8006826:	d90a      	bls.n	800683e <SearchContinuous+0x7a>
		Spin180();
 8006828:	f7fe fad4 	bl	8004dd4 <Spin180>
		HAL_Delay(100);
 800682c:	2064      	movs	r0, #100	; 0x64
 800682e:	f7fa fd0b 	bl	8001248 <HAL_Delay>
		UpdateDirection(DIR_SPIN_180);
 8006832:	2002      	movs	r0, #2
 8006834:	f000 fb8e 	bl	8006f54 <UpdateDirection>
		SetMotionDirection(FORWARD);
 8006838:	2000      	movs	r0, #0
 800683a:	f7fe ff03 	bl	8005644 <SetMotionDirection>
	}
	if(goal_x == 0 && goal_y == 0){
 800683e:	4b53      	ldr	r3, [pc, #332]	; (800698c <SearchContinuous+0x1c8>)
 8006840:	881b      	ldrh	r3, [r3, #0]
 8006842:	2b00      	cmp	r3, #0
 8006844:	d103      	bne.n	800684e <SearchContinuous+0x8a>
 8006846:	4b52      	ldr	r3, [pc, #328]	; (8006990 <SearchContinuous+0x1cc>)
 8006848:	881b      	ldrh	r3, [r3, #0]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d003      	beq.n	8006856 <SearchContinuous+0x92>

	}else{
		DriveAccel(SET_MM);
 800684e:	ed9f 0a51 	vldr	s0, [pc, #324]	; 8006994 <SearchContinuous+0x1d0>
 8006852:	f7fe fb11 	bl	8004e78 <DriveAccel>
	}
	HalfSectionAccel(GET_WALL_ON);;
 8006856:	2001      	movs	r0, #1
 8006858:	f7fe f9d6 	bl	8004c08 <HalfSectionAccel>
	UpdatePosition();
 800685c:	f000 f980 	bl	8006b60 <UpdatePosition>
	r_cnt++;
 8006860:	4b47      	ldr	r3, [pc, #284]	; (8006980 <SearchContinuous+0x1bc>)
 8006862:	781b      	ldrb	r3, [r3, #0]
 8006864:	3301      	adds	r3, #1
 8006866:	b2da      	uxtb	r2, r3
 8006868:	4b45      	ldr	r3, [pc, #276]	; (8006980 <SearchContinuous+0x1bc>)
 800686a:	701a      	strb	r2, [r3, #0]
	ConfRoute_NESW();
 800686c:	f000 f9be 	bl	8006bec <ConfRoute_NESW>

	//========
	do{
		switch(route[r_cnt++]){
 8006870:	4b43      	ldr	r3, [pc, #268]	; (8006980 <SearchContinuous+0x1bc>)
 8006872:	781b      	ldrb	r3, [r3, #0]
 8006874:	1c5a      	adds	r2, r3, #1
 8006876:	b2d1      	uxtb	r1, r2
 8006878:	4a41      	ldr	r2, [pc, #260]	; (8006980 <SearchContinuous+0x1bc>)
 800687a:	7011      	strb	r1, [r2, #0]
 800687c:	461a      	mov	r2, r3
 800687e:	4b46      	ldr	r3, [pc, #280]	; (8006998 <SearchContinuous+0x1d4>)
 8006880:	5c9b      	ldrb	r3, [r3, r2]
 8006882:	2b22      	cmp	r3, #34	; 0x22
 8006884:	d01c      	beq.n	80068c0 <SearchContinuous+0xfc>
 8006886:	2b22      	cmp	r3, #34	; 0x22
 8006888:	dc02      	bgt.n	8006890 <SearchContinuous+0xcc>
 800688a:	2b11      	cmp	r3, #17
 800688c:	d037      	beq.n	80068fe <SearchContinuous+0x13a>
 800688e:	e047      	b.n	8006920 <SearchContinuous+0x15c>
 8006890:	2b44      	cmp	r3, #68	; 0x44
 8006892:	d004      	beq.n	800689e <SearchContinuous+0xda>
 8006894:	2b88      	cmp	r3, #136	; 0x88
 8006896:	d143      	bne.n	8006920 <SearchContinuous+0x15c>

			case STRAIGHT:
				GoOneSectionContinuous();
 8006898:	f7fe f9f1 	bl	8004c7e <GoOneSectionContinuous>
				break;
 800689c:	e040      	b.n	8006920 <SearchContinuous+0x15c>

			case TURN_RIGHT:
				HalfSectionDecel();
 800689e:	f7fe f9cf 	bl	8004c40 <HalfSectionDecel>
				SpinR90();
 80068a2:	f7fe f9f7 	bl	8004c94 <SpinR90>
				HAL_Delay(100);
 80068a6:	2064      	movs	r0, #100	; 0x64
 80068a8:	f7fa fcce 	bl	8001248 <HAL_Delay>

				UpdateDirection(DIR_SPIN_R90);
 80068ac:	2001      	movs	r0, #1
 80068ae:	f000 fb51 	bl	8006f54 <UpdateDirection>
				SetMotionDirection(FORWARD);
 80068b2:	2000      	movs	r0, #0
 80068b4:	f7fe fec6 	bl	8005644 <SetMotionDirection>
				HalfSectionAccel(GET_WALL_ON);;
 80068b8:	2001      	movs	r0, #1
 80068ba:	f7fe f9a5 	bl	8004c08 <HalfSectionAccel>
				break;
 80068be:	e02f      	b.n	8006920 <SearchContinuous+0x15c>

			case TURN_BACK:
				HalfSectionDecel();
 80068c0:	f7fe f9be 	bl	8004c40 <HalfSectionDecel>
				if(wall_ff.val > WALL_TURN_VALUE){
 80068c4:	4b30      	ldr	r3, [pc, #192]	; (8006988 <SearchContinuous+0x1c4>)
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	2b64      	cmp	r3, #100	; 0x64
 80068ca:	d901      	bls.n	80068d0 <SearchContinuous+0x10c>
					fix_flag = 1;
 80068cc:	2301      	movs	r3, #1
 80068ce:	73fb      	strb	r3, [r7, #15]
				}
				Spin180();
 80068d0:	f7fe fa80 	bl	8004dd4 <Spin180>
//				HAL_Delay(100);
				UpdateDirection(DIR_SPIN_180);
 80068d4:	2002      	movs	r0, #2
 80068d6:	f000 fb3d 	bl	8006f54 <UpdateDirection>
				SetMotionDirection(FORWARD);
 80068da:	2000      	movs	r0, #0
 80068dc:	f7fe feb2 	bl	8005644 <SetMotionDirection>

				if(fix_flag == 1){
 80068e0:	7bfb      	ldrb	r3, [r7, #15]
 80068e2:	2b01      	cmp	r3, #1
 80068e4:	d104      	bne.n	80068f0 <SearchContinuous+0x12c>
					FixPosition(0);
 80068e6:	2000      	movs	r0, #0
 80068e8:	f7fe fa8a 	bl	8004e00 <FixPosition>
					fix_flag = 0;
 80068ec:	2300      	movs	r3, #0
 80068ee:	73fb      	strb	r3, [r7, #15]
				}
				DriveAccel(HALF_MM);
 80068f0:	ed9f 0a2a 	vldr	s0, [pc, #168]	; 800699c <SearchContinuous+0x1d8>
 80068f4:	f7fe fac0 	bl	8004e78 <DriveAccel>
				GetWallData();
 80068f8:	f000 fe04 	bl	8007504 <GetWallData>
				break;
 80068fc:	e010      	b.n	8006920 <SearchContinuous+0x15c>

			case TURN_LEFT:
				HalfSectionDecel();
 80068fe:	f7fe f99f 	bl	8004c40 <HalfSectionDecel>

				SpinL90();
 8006902:	f7fe fa17 	bl	8004d34 <SpinL90>
				HAL_Delay(100);
 8006906:	2064      	movs	r0, #100	; 0x64
 8006908:	f7fa fc9e 	bl	8001248 <HAL_Delay>

				UpdateDirection(DIR_SPIN_L90);
 800690c:	20ff      	movs	r0, #255	; 0xff
 800690e:	f000 fb21 	bl	8006f54 <UpdateDirection>
				SetMotionDirection(FORWARD);
 8006912:	2000      	movs	r0, #0
 8006914:	f7fe fe96 	bl	8005644 <SetMotionDirection>

				HalfSectionAccel(GET_WALL_ON);;
 8006918:	2001      	movs	r0, #1
 800691a:	f7fe f975 	bl	8004c08 <HalfSectionAccel>
				break;
 800691e:	bf00      	nop
		}

		UpdatePosition();
 8006920:	f000 f91e 	bl	8006b60 <UpdatePosition>
		ConfRoute_NESW();
 8006924:	f000 f962 	bl	8006bec <ConfRoute_NESW>

//	}while((MOUSE.X != goal_x) || (MOUSE.Y != goal_y));
	}while(CheckGoal(MOUSE.X,MOUSE.Y,goal_length));
 8006928:	4b1d      	ldr	r3, [pc, #116]	; (80069a0 <SearchContinuous+0x1dc>)
 800692a:	781b      	ldrb	r3, [r3, #0]
 800692c:	b2d8      	uxtb	r0, r3
 800692e:	4b1c      	ldr	r3, [pc, #112]	; (80069a0 <SearchContinuous+0x1dc>)
 8006930:	785b      	ldrb	r3, [r3, #1]
 8006932:	b2db      	uxtb	r3, r3
 8006934:	79fa      	ldrb	r2, [r7, #7]
 8006936:	4619      	mov	r1, r3
 8006938:	f000 fd88 	bl	800744c <CheckGoal>
 800693c:	4603      	mov	r3, r0
 800693e:	2b00      	cmp	r3, #0
 8006940:	d196      	bne.n	8006870 <SearchContinuous+0xac>

	HalfSectionDecel();
 8006942:	f7fe f97d 	bl	8004c40 <HalfSectionDecel>
	WaitMs(2000);
 8006946:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800694a:	f7fd fe0b 	bl	8004564 <WaitMs>
	Melody(g6,300);
 800694e:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8006952:	f44f 60c4 	mov.w	r0, #1568	; 0x620
 8006956:	f7fd ff21 	bl	800479c <Melody>
	Melody(f6,300);
 800695a:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800695e:	f240 5075 	movw	r0, #1397	; 0x575
 8006962:	f7fd ff1b 	bl	800479c <Melody>
	Melody(e6,300);
 8006966:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800696a:	f240 5026 	movw	r0, #1318	; 0x526
 800696e:	f7fd ff15 	bl	800479c <Melody>


}
 8006972:	bf00      	nop
 8006974:	3710      	adds	r7, #16
 8006976:	46bd      	mov	sp, r7
 8006978:	bd80      	pop	{r7, pc}
 800697a:	bf00      	nop
 800697c:	200100d8 	.word	0x200100d8
 8006980:	200100e0 	.word	0x200100e0
 8006984:	20000498 	.word	0x20000498
 8006988:	2000c22c 	.word	0x2000c22c
 800698c:	2000824a 	.word	0x2000824a
 8006990:	200081c8 	.word	0x200081c8
 8006994:	42780000 	.word	0x42780000
 8006998:	2000c12c 	.word	0x2000c12c
 800699c:	42b40000 	.word	0x42b40000
 80069a0:	20008218 	.word	0x20008218

080069a4 <SearchSlalom>:

void SearchSlalom(uint8_t goal_length)
{
 80069a4:	b580      	push	{r7, lr}
 80069a6:	b084      	sub	sp, #16
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	4603      	mov	r3, r0
 80069ac:	71fb      	strb	r3, [r7, #7]
	uint8_t fix_flag = 0;
 80069ae:	2300      	movs	r3, #0
 80069b0:	73fb      	strb	r3, [r7, #15]

	//========
	if(MF.FLAG.SEARCH){
 80069b2:	4b62      	ldr	r3, [pc, #392]	; (8006b3c <SearchSlalom+0x198>)
 80069b4:	781b      	ldrb	r3, [r3, #0]
 80069b6:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80069ba:	b2db      	uxtb	r3, r3
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d001      	beq.n	80069c4 <SearchSlalom+0x20>
		InitializeMap();
 80069c0:	f000 f934 	bl	8006c2c <InitializeMap>
	}
	GyroInit();
 80069c4:	f7fe f8aa 	bl	8004b1c <GyroInit>

	//========
	m_step = r_cnt = 0;									//
 80069c8:	4b5d      	ldr	r3, [pc, #372]	; (8006b40 <SearchSlalom+0x19c>)
 80069ca:	2200      	movs	r2, #0
 80069cc:	701a      	strb	r2, [r3, #0]
 80069ce:	4b5c      	ldr	r3, [pc, #368]	; (8006b40 <SearchSlalom+0x19c>)
 80069d0:	781a      	ldrb	r2, [r3, #0]
 80069d2:	4b5c      	ldr	r3, [pc, #368]	; (8006b44 <SearchSlalom+0x1a0>)
 80069d4:	701a      	strb	r2, [r3, #0]
	GetWallData();
 80069d6:	f000 fd95 	bl	8007504 <GetWallData>
	WriteMap();											//
 80069da:	f000 f993 	bl	8006d04 <WriteMap>
	MakeStepMap(goal_length);							//
 80069de:	79fb      	ldrb	r3, [r7, #7]
 80069e0:	4618      	mov	r0, r3
 80069e2:	f000 facf 	bl	8006f84 <MakeStepMap>
	MakeRoute_NESW();									//(route)
 80069e6:	f000 fbfb 	bl	80071e0 <MakeRoute_NESW>

	Melody(c6,1000);
 80069ea:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80069ee:	f240 4016 	movw	r0, #1046	; 0x416
 80069f2:	f7fd fed3 	bl	800479c <Melody>

	SetMotionDirection(FORWARD);
 80069f6:	2000      	movs	r0, #0
 80069f8:	f7fe fe24 	bl	8005644 <SetMotionDirection>
	StartTimer();
 80069fc:	f000 fe08 	bl	8007610 <StartTimer>

	if(wall_ff.val > WALL_TURN_VALUE){
 8006a00:	4b51      	ldr	r3, [pc, #324]	; (8006b48 <SearchSlalom+0x1a4>)
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	2b64      	cmp	r3, #100	; 0x64
 8006a06:	d90a      	bls.n	8006a1e <SearchSlalom+0x7a>
		Spin180();
 8006a08:	f7fe f9e4 	bl	8004dd4 <Spin180>
		HAL_Delay(100);
 8006a0c:	2064      	movs	r0, #100	; 0x64
 8006a0e:	f7fa fc1b 	bl	8001248 <HAL_Delay>
		UpdateDirection(DIR_SPIN_180);
 8006a12:	2002      	movs	r0, #2
 8006a14:	f000 fa9e 	bl	8006f54 <UpdateDirection>
		SetMotionDirection(FORWARD);
 8006a18:	2000      	movs	r0, #0
 8006a1a:	f7fe fe13 	bl	8005644 <SetMotionDirection>
	}

	if(goal_x == 0 && goal_y == 0){
 8006a1e:	4b4b      	ldr	r3, [pc, #300]	; (8006b4c <SearchSlalom+0x1a8>)
 8006a20:	881b      	ldrh	r3, [r3, #0]
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d103      	bne.n	8006a2e <SearchSlalom+0x8a>
 8006a26:	4b4a      	ldr	r3, [pc, #296]	; (8006b50 <SearchSlalom+0x1ac>)
 8006a28:	881b      	ldrh	r3, [r3, #0]
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d003      	beq.n	8006a36 <SearchSlalom+0x92>

	}else{
		DriveAccel(SET_MM);
 8006a2e:	ed9f 0a49 	vldr	s0, [pc, #292]	; 8006b54 <SearchSlalom+0x1b0>
 8006a32:	f7fe fa21 	bl	8004e78 <DriveAccel>
	}
	HalfSectionAccel(GET_WALL_ON);;
 8006a36:	2001      	movs	r0, #1
 8006a38:	f7fe f8e6 	bl	8004c08 <HalfSectionAccel>
	UpdatePosition();
 8006a3c:	f000 f890 	bl	8006b60 <UpdatePosition>
	r_cnt++;
 8006a40:	4b3f      	ldr	r3, [pc, #252]	; (8006b40 <SearchSlalom+0x19c>)
 8006a42:	781b      	ldrb	r3, [r3, #0]
 8006a44:	3301      	adds	r3, #1
 8006a46:	b2da      	uxtb	r2, r3
 8006a48:	4b3d      	ldr	r3, [pc, #244]	; (8006b40 <SearchSlalom+0x19c>)
 8006a4a:	701a      	strb	r2, [r3, #0]
	ConfRoute_NESW();
 8006a4c:	f000 f8ce 	bl	8006bec <ConfRoute_NESW>


	//========
	do{

		switch(route[r_cnt++]){								//route
 8006a50:	4b3b      	ldr	r3, [pc, #236]	; (8006b40 <SearchSlalom+0x19c>)
 8006a52:	781b      	ldrb	r3, [r3, #0]
 8006a54:	1c5a      	adds	r2, r3, #1
 8006a56:	b2d1      	uxtb	r1, r2
 8006a58:	4a39      	ldr	r2, [pc, #228]	; (8006b40 <SearchSlalom+0x19c>)
 8006a5a:	7011      	strb	r1, [r2, #0]
 8006a5c:	461a      	mov	r2, r3
 8006a5e:	4b3e      	ldr	r3, [pc, #248]	; (8006b58 <SearchSlalom+0x1b4>)
 8006a60:	5c9b      	ldrb	r3, [r3, r2]
 8006a62:	2b22      	cmp	r3, #34	; 0x22
 8006a64:	d014      	beq.n	8006a90 <SearchSlalom+0xec>
 8006a66:	2b22      	cmp	r3, #34	; 0x22
 8006a68:	dc02      	bgt.n	8006a70 <SearchSlalom+0xcc>
 8006a6a:	2b11      	cmp	r3, #17
 8006a6c:	d02f      	beq.n	8006ace <SearchSlalom+0x12a>
 8006a6e:	e037      	b.n	8006ae0 <SearchSlalom+0x13c>
 8006a70:	2b44      	cmp	r3, #68	; 0x44
 8006a72:	d004      	beq.n	8006a7e <SearchSlalom+0xda>
 8006a74:	2b88      	cmp	r3, #136	; 0x88
 8006a76:	d133      	bne.n	8006ae0 <SearchSlalom+0x13c>

			case STRAIGHT:
				GoOneSectionContinuous();                                //
 8006a78:	f7fe f901 	bl	8004c7e <GoOneSectionContinuous>
				break;
 8006a7c:	e030      	b.n	8006ae0 <SearchSlalom+0x13c>

			case TURN_RIGHT:
				SlalomR90();
 8006a7e:	f7fe f923 	bl	8004cc8 <SlalomR90>
				UpdateDirection(DIR_SPIN_R90);
 8006a82:	2001      	movs	r0, #1
 8006a84:	f000 fa66 	bl	8006f54 <UpdateDirection>
				SetMotionDirection(FORWARD);
 8006a88:	2000      	movs	r0, #0
 8006a8a:	f7fe fddb 	bl	8005644 <SetMotionDirection>
				break;
 8006a8e:	e027      	b.n	8006ae0 <SearchSlalom+0x13c>

			case TURN_BACK:
				if(wall_ff.val > WALL_TURN_VALUE){
 8006a90:	4b2d      	ldr	r3, [pc, #180]	; (8006b48 <SearchSlalom+0x1a4>)
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	2b64      	cmp	r3, #100	; 0x64
 8006a96:	d901      	bls.n	8006a9c <SearchSlalom+0xf8>
					fix_flag = 1;
 8006a98:	2301      	movs	r3, #1
 8006a9a:	73fb      	strb	r3, [r7, #15]
				}
				HalfSectionDecel();
 8006a9c:	f7fe f8d0 	bl	8004c40 <HalfSectionDecel>

				Spin180();
 8006aa0:	f7fe f998 	bl	8004dd4 <Spin180>
				HAL_Delay(100);
 8006aa4:	2064      	movs	r0, #100	; 0x64
 8006aa6:	f7fa fbcf 	bl	8001248 <HAL_Delay>
				UpdateDirection(DIR_SPIN_180);
 8006aaa:	2002      	movs	r0, #2
 8006aac:	f000 fa52 	bl	8006f54 <UpdateDirection>

				if(fix_flag == 1){
 8006ab0:	7bfb      	ldrb	r3, [r7, #15]
 8006ab2:	2b01      	cmp	r3, #1
 8006ab4:	d104      	bne.n	8006ac0 <SearchSlalom+0x11c>
					FixPosition(0);
 8006ab6:	2000      	movs	r0, #0
 8006ab8:	f7fe f9a2 	bl	8004e00 <FixPosition>
					fix_flag = 0;
 8006abc:	2300      	movs	r3, #0
 8006abe:	73fb      	strb	r3, [r7, #15]
				}
				SetMotionDirection(FORWARD);
 8006ac0:	2000      	movs	r0, #0
 8006ac2:	f7fe fdbf 	bl	8005644 <SetMotionDirection>
				HalfSectionAccel(GET_WALL_ON);;
 8006ac6:	2001      	movs	r0, #1
 8006ac8:	f7fe f89e 	bl	8004c08 <HalfSectionAccel>
				break;
 8006acc:	e008      	b.n	8006ae0 <SearchSlalom+0x13c>

			case TURN_LEFT:
				SlalomL90();
 8006ace:	f7fe f94b 	bl	8004d68 <SlalomL90>
				UpdateDirection(DIR_SPIN_L90);
 8006ad2:	20ff      	movs	r0, #255	; 0xff
 8006ad4:	f000 fa3e 	bl	8006f54 <UpdateDirection>
				SetMotionDirection(FORWARD);
 8006ad8:	2000      	movs	r0, #0
 8006ada:	f7fe fdb3 	bl	8005644 <SetMotionDirection>

				break;
 8006ade:	bf00      	nop
		}

		UpdatePosition();
 8006ae0:	f000 f83e 	bl	8006b60 <UpdatePosition>
		ConfRoute_NESW();
 8006ae4:	f000 f882 	bl	8006bec <ConfRoute_NESW>

//	}while((MOUSE.X != goal_x) || (MOUSE.Y != goal_y));

	}while(CheckGoal(MOUSE.X,MOUSE.Y,goal_length) != GOAL_OK);
 8006ae8:	4b1c      	ldr	r3, [pc, #112]	; (8006b5c <SearchSlalom+0x1b8>)
 8006aea:	781b      	ldrb	r3, [r3, #0]
 8006aec:	b2d8      	uxtb	r0, r3
 8006aee:	4b1b      	ldr	r3, [pc, #108]	; (8006b5c <SearchSlalom+0x1b8>)
 8006af0:	785b      	ldrb	r3, [r3, #1]
 8006af2:	b2db      	uxtb	r3, r3
 8006af4:	79fa      	ldrb	r2, [r7, #7]
 8006af6:	4619      	mov	r1, r3
 8006af8:	f000 fca8 	bl	800744c <CheckGoal>
 8006afc:	4603      	mov	r3, r0
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d1a6      	bne.n	8006a50 <SearchSlalom+0xac>

	HalfSectionDecel();
 8006b02:	f7fe f89d 	bl	8004c40 <HalfSectionDecel>
	WaitMs(2000);
 8006b06:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8006b0a:	f7fd fd2b 	bl	8004564 <WaitMs>
	Melody(g6,300);
 8006b0e:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8006b12:	f44f 60c4 	mov.w	r0, #1568	; 0x620
 8006b16:	f7fd fe41 	bl	800479c <Melody>
	Melody(f6,300);
 8006b1a:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8006b1e:	f240 5075 	movw	r0, #1397	; 0x575
 8006b22:	f7fd fe3b 	bl	800479c <Melody>
	Melody(e6,300);
 8006b26:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8006b2a:	f240 5026 	movw	r0, #1318	; 0x526
 8006b2e:	f7fd fe35 	bl	800479c <Melody>

}
 8006b32:	bf00      	nop
 8006b34:	3710      	adds	r7, #16
 8006b36:	46bd      	mov	sp, r7
 8006b38:	bd80      	pop	{r7, pc}
 8006b3a:	bf00      	nop
 8006b3c:	200100d8 	.word	0x200100d8
 8006b40:	200100e0 	.word	0x200100e0
 8006b44:	20000498 	.word	0x20000498
 8006b48:	2000c22c 	.word	0x2000c22c
 8006b4c:	2000824a 	.word	0x2000824a
 8006b50:	200081c8 	.word	0x200081c8
 8006b54:	42780000 	.word	0x42780000
 8006b58:	2000c12c 	.word	0x2000c12c
 8006b5c:	20008218 	.word	0x20008218

08006b60 <UpdatePosition>:

void UpdatePosition()
{
 8006b60:	b580      	push	{r7, lr}
 8006b62:	af00      	add	r7, sp, #0
	switch(MOUSE.DIR){
 8006b64:	4b1f      	ldr	r3, [pc, #124]	; (8006be4 <UpdatePosition+0x84>)
 8006b66:	789b      	ldrb	r3, [r3, #2]
 8006b68:	b2db      	uxtb	r3, r3
 8006b6a:	2b03      	cmp	r3, #3
 8006b6c:	d82a      	bhi.n	8006bc4 <UpdatePosition+0x64>
 8006b6e:	a201      	add	r2, pc, #4	; (adr r2, 8006b74 <UpdatePosition+0x14>)
 8006b70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b74:	08006b85 	.word	0x08006b85
 8006b78:	08006b95 	.word	0x08006b95
 8006b7c:	08006ba5 	.word	0x08006ba5
 8006b80:	08006bb5 	.word	0x08006bb5
	case NORTH:
		MOUSE.Y++;
 8006b84:	4b17      	ldr	r3, [pc, #92]	; (8006be4 <UpdatePosition+0x84>)
 8006b86:	785b      	ldrb	r3, [r3, #1]
 8006b88:	b2db      	uxtb	r3, r3
 8006b8a:	3301      	adds	r3, #1
 8006b8c:	b2da      	uxtb	r2, r3
 8006b8e:	4b15      	ldr	r3, [pc, #84]	; (8006be4 <UpdatePosition+0x84>)
 8006b90:	705a      	strb	r2, [r3, #1]
		break;
 8006b92:	e017      	b.n	8006bc4 <UpdatePosition+0x64>
	case EAST:
		MOUSE.X++;
 8006b94:	4b13      	ldr	r3, [pc, #76]	; (8006be4 <UpdatePosition+0x84>)
 8006b96:	781b      	ldrb	r3, [r3, #0]
 8006b98:	b2db      	uxtb	r3, r3
 8006b9a:	3301      	adds	r3, #1
 8006b9c:	b2da      	uxtb	r2, r3
 8006b9e:	4b11      	ldr	r3, [pc, #68]	; (8006be4 <UpdatePosition+0x84>)
 8006ba0:	701a      	strb	r2, [r3, #0]
		break;
 8006ba2:	e00f      	b.n	8006bc4 <UpdatePosition+0x64>
	case SOUTH:
		MOUSE.Y--;
 8006ba4:	4b0f      	ldr	r3, [pc, #60]	; (8006be4 <UpdatePosition+0x84>)
 8006ba6:	785b      	ldrb	r3, [r3, #1]
 8006ba8:	b2db      	uxtb	r3, r3
 8006baa:	3b01      	subs	r3, #1
 8006bac:	b2da      	uxtb	r2, r3
 8006bae:	4b0d      	ldr	r3, [pc, #52]	; (8006be4 <UpdatePosition+0x84>)
 8006bb0:	705a      	strb	r2, [r3, #1]
		break;
 8006bb2:	e007      	b.n	8006bc4 <UpdatePosition+0x64>
	case WEST:
		MOUSE.X--;
 8006bb4:	4b0b      	ldr	r3, [pc, #44]	; (8006be4 <UpdatePosition+0x84>)
 8006bb6:	781b      	ldrb	r3, [r3, #0]
 8006bb8:	b2db      	uxtb	r3, r3
 8006bba:	3b01      	subs	r3, #1
 8006bbc:	b2da      	uxtb	r2, r3
 8006bbe:	4b09      	ldr	r3, [pc, #36]	; (8006be4 <UpdatePosition+0x84>)
 8006bc0:	701a      	strb	r2, [r3, #0]
		break;
 8006bc2:	bf00      	nop
	}
	printf("x: %d, y: %d, DIR: %x\n",MOUSE.X,MOUSE.Y,MOUSE.DIR);
 8006bc4:	4b07      	ldr	r3, [pc, #28]	; (8006be4 <UpdatePosition+0x84>)
 8006bc6:	781b      	ldrb	r3, [r3, #0]
 8006bc8:	b2db      	uxtb	r3, r3
 8006bca:	4619      	mov	r1, r3
 8006bcc:	4b05      	ldr	r3, [pc, #20]	; (8006be4 <UpdatePosition+0x84>)
 8006bce:	785b      	ldrb	r3, [r3, #1]
 8006bd0:	b2db      	uxtb	r3, r3
 8006bd2:	461a      	mov	r2, r3
 8006bd4:	4b03      	ldr	r3, [pc, #12]	; (8006be4 <UpdatePosition+0x84>)
 8006bd6:	789b      	ldrb	r3, [r3, #2]
 8006bd8:	b2db      	uxtb	r3, r3
 8006bda:	4803      	ldr	r0, [pc, #12]	; (8006be8 <UpdatePosition+0x88>)
 8006bdc:	f002 fef2 	bl	80099c4 <iprintf>
}
 8006be0:	bf00      	nop
 8006be2:	bd80      	pop	{r7, pc}
 8006be4:	20008218 	.word	0x20008218
 8006be8:	0800ba80 	.word	0x0800ba80

08006bec <ConfRoute_NESW>:

void ConfRoute_NESW()
{
 8006bec:	b580      	push	{r7, lr}
 8006bee:	af00      	add	r7, sp, #0
	//--------
	WriteMap();
 8006bf0:	f000 f888 	bl	8006d04 <WriteMap>

	//--------
	if(wall_info & route[r_cnt]){
 8006bf4:	4b0a      	ldr	r3, [pc, #40]	; (8006c20 <ConfRoute_NESW+0x34>)
 8006bf6:	781b      	ldrb	r3, [r3, #0]
 8006bf8:	461a      	mov	r2, r3
 8006bfa:	4b0a      	ldr	r3, [pc, #40]	; (8006c24 <ConfRoute_NESW+0x38>)
 8006bfc:	5c9a      	ldrb	r2, [r3, r2]
 8006bfe:	4b0a      	ldr	r3, [pc, #40]	; (8006c28 <ConfRoute_NESW+0x3c>)
 8006c00:	781b      	ldrb	r3, [r3, #0]
 8006c02:	4013      	ands	r3, r2
 8006c04:	b2db      	uxtb	r3, r3
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d007      	beq.n	8006c1a <ConfRoute_NESW+0x2e>
		MakeStepMap(GOAL_LENGTH);							//
 8006c0a:	2001      	movs	r0, #1
 8006c0c:	f000 f9ba 	bl	8006f84 <MakeStepMap>
		MakeRoute_NESW();									//
 8006c10:	f000 fae6 	bl	80071e0 <MakeRoute_NESW>
		r_cnt = 0;											//0
 8006c14:	4b02      	ldr	r3, [pc, #8]	; (8006c20 <ConfRoute_NESW+0x34>)
 8006c16:	2200      	movs	r2, #0
 8006c18:	701a      	strb	r2, [r3, #0]
	}
}
 8006c1a:	bf00      	nop
 8006c1c:	bd80      	pop	{r7, pc}
 8006c1e:	bf00      	nop
 8006c20:	200100e0 	.word	0x200100e0
 8006c24:	2000c12c 	.word	0x2000c12c
 8006c28:	20000380 	.word	0x20000380

08006c2c <InitializeMap>:
		r_cnt = 0;											//0
	}
}

void InitializeMap()
{
 8006c2c:	b480      	push	{r7}
 8006c2e:	b083      	sub	sp, #12
 8006c30:	af00      	add	r7, sp, #0
	//========
	uint8_t x, y;										//for

	//========
	//
	for(y = 0; y <= 0x0f; y++){								//Y
 8006c32:	2300      	movs	r3, #0
 8006c34:	71bb      	strb	r3, [r7, #6]
 8006c36:	e013      	b.n	8006c60 <InitializeMap+0x34>
		for(x = 0; x <= 0x0f; x++){							//X
 8006c38:	2300      	movs	r3, #0
 8006c3a:	71fb      	strb	r3, [r7, #7]
 8006c3c:	e00a      	b.n	8006c54 <InitializeMap+0x28>
			map[y][x] = 0xf0;								//(2)(1)
 8006c3e:	79ba      	ldrb	r2, [r7, #6]
 8006c40:	79fb      	ldrb	r3, [r7, #7]
 8006c42:	492f      	ldr	r1, [pc, #188]	; (8006d00 <InitializeMap+0xd4>)
 8006c44:	0112      	lsls	r2, r2, #4
 8006c46:	440a      	add	r2, r1
 8006c48:	4413      	add	r3, r2
 8006c4a:	22f0      	movs	r2, #240	; 0xf0
 8006c4c:	701a      	strb	r2, [r3, #0]
		for(x = 0; x <= 0x0f; x++){							//X
 8006c4e:	79fb      	ldrb	r3, [r7, #7]
 8006c50:	3301      	adds	r3, #1
 8006c52:	71fb      	strb	r3, [r7, #7]
 8006c54:	79fb      	ldrb	r3, [r7, #7]
 8006c56:	2b0f      	cmp	r3, #15
 8006c58:	d9f1      	bls.n	8006c3e <InitializeMap+0x12>
	for(y = 0; y <= 0x0f; y++){								//Y
 8006c5a:	79bb      	ldrb	r3, [r7, #6]
 8006c5c:	3301      	adds	r3, #1
 8006c5e:	71bb      	strb	r3, [r7, #6]
 8006c60:	79bb      	ldrb	r3, [r7, #6]
 8006c62:	2b0f      	cmp	r3, #15
 8006c64:	d9e8      	bls.n	8006c38 <InitializeMap+0xc>
		}
	}

	//
	for(y = 0; y <= 0x0f; y++){								//Y
 8006c66:	2300      	movs	r3, #0
 8006c68:	71bb      	strb	r3, [r7, #6]
 8006c6a:	e020      	b.n	8006cae <InitializeMap+0x82>
		map[y][0] |= 0xf1;									//
 8006c6c:	79bb      	ldrb	r3, [r7, #6]
 8006c6e:	4a24      	ldr	r2, [pc, #144]	; (8006d00 <InitializeMap+0xd4>)
 8006c70:	011b      	lsls	r3, r3, #4
 8006c72:	4413      	add	r3, r2
 8006c74:	781a      	ldrb	r2, [r3, #0]
 8006c76:	79bb      	ldrb	r3, [r7, #6]
 8006c78:	f062 020e 	orn	r2, r2, #14
 8006c7c:	b2d1      	uxtb	r1, r2
 8006c7e:	4a20      	ldr	r2, [pc, #128]	; (8006d00 <InitializeMap+0xd4>)
 8006c80:	011b      	lsls	r3, r3, #4
 8006c82:	4413      	add	r3, r2
 8006c84:	460a      	mov	r2, r1
 8006c86:	701a      	strb	r2, [r3, #0]
		map[y][15] |= 0xf4;									//
 8006c88:	79bb      	ldrb	r3, [r7, #6]
 8006c8a:	4a1d      	ldr	r2, [pc, #116]	; (8006d00 <InitializeMap+0xd4>)
 8006c8c:	011b      	lsls	r3, r3, #4
 8006c8e:	4413      	add	r3, r2
 8006c90:	330f      	adds	r3, #15
 8006c92:	781a      	ldrb	r2, [r3, #0]
 8006c94:	79bb      	ldrb	r3, [r7, #6]
 8006c96:	f062 020b 	orn	r2, r2, #11
 8006c9a:	b2d1      	uxtb	r1, r2
 8006c9c:	4a18      	ldr	r2, [pc, #96]	; (8006d00 <InitializeMap+0xd4>)
 8006c9e:	011b      	lsls	r3, r3, #4
 8006ca0:	4413      	add	r3, r2
 8006ca2:	330f      	adds	r3, #15
 8006ca4:	460a      	mov	r2, r1
 8006ca6:	701a      	strb	r2, [r3, #0]
	for(y = 0; y <= 0x0f; y++){								//Y
 8006ca8:	79bb      	ldrb	r3, [r7, #6]
 8006caa:	3301      	adds	r3, #1
 8006cac:	71bb      	strb	r3, [r7, #6]
 8006cae:	79bb      	ldrb	r3, [r7, #6]
 8006cb0:	2b0f      	cmp	r3, #15
 8006cb2:	d9db      	bls.n	8006c6c <InitializeMap+0x40>
	}
	for(x = 0; x <= 0x0f; x++){								//X
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	71fb      	strb	r3, [r7, #7]
 8006cb8:	e019      	b.n	8006cee <InitializeMap+0xc2>
		map[0][x] |= 0xf2;									//
 8006cba:	79fb      	ldrb	r3, [r7, #7]
 8006cbc:	4a10      	ldr	r2, [pc, #64]	; (8006d00 <InitializeMap+0xd4>)
 8006cbe:	5cd2      	ldrb	r2, [r2, r3]
 8006cc0:	79fb      	ldrb	r3, [r7, #7]
 8006cc2:	f062 020d 	orn	r2, r2, #13
 8006cc6:	b2d1      	uxtb	r1, r2
 8006cc8:	4a0d      	ldr	r2, [pc, #52]	; (8006d00 <InitializeMap+0xd4>)
 8006cca:	54d1      	strb	r1, [r2, r3]
		map[15][x] |= 0xf8;									//
 8006ccc:	79fb      	ldrb	r3, [r7, #7]
 8006cce:	4a0c      	ldr	r2, [pc, #48]	; (8006d00 <InitializeMap+0xd4>)
 8006cd0:	4413      	add	r3, r2
 8006cd2:	f893 20f0 	ldrb.w	r2, [r3, #240]	; 0xf0
 8006cd6:	79fb      	ldrb	r3, [r7, #7]
 8006cd8:	f062 0207 	orn	r2, r2, #7
 8006cdc:	b2d1      	uxtb	r1, r2
 8006cde:	4a08      	ldr	r2, [pc, #32]	; (8006d00 <InitializeMap+0xd4>)
 8006ce0:	4413      	add	r3, r2
 8006ce2:	460a      	mov	r2, r1
 8006ce4:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
	for(x = 0; x <= 0x0f; x++){								//X
 8006ce8:	79fb      	ldrb	r3, [r7, #7]
 8006cea:	3301      	adds	r3, #1
 8006cec:	71fb      	strb	r3, [r7, #7]
 8006cee:	79fb      	ldrb	r3, [r7, #7]
 8006cf0:	2b0f      	cmp	r3, #15
 8006cf2:	d9e2      	bls.n	8006cba <InitializeMap+0x8e>
	}
}
 8006cf4:	bf00      	nop
 8006cf6:	370c      	adds	r7, #12
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfe:	4770      	bx	lr
 8006d00:	20000280 	.word	0x20000280

08006d04 <WriteMap>:

void WriteMap()
{
 8006d04:	b490      	push	{r4, r7}
 8006d06:	b082      	sub	sp, #8
 8006d08:	af00      	add	r7, sp, #0
	//========
	uint8_t m_temp;											//

	//========
	m_temp = (wall_info >> MOUSE.DIR) & 0x0f;					//MOUSE.DIR4bit
 8006d0a:	4b8f      	ldr	r3, [pc, #572]	; (8006f48 <WriteMap+0x244>)
 8006d0c:	781b      	ldrb	r3, [r3, #0]
 8006d0e:	461a      	mov	r2, r3
 8006d10:	4b8e      	ldr	r3, [pc, #568]	; (8006f4c <WriteMap+0x248>)
 8006d12:	789b      	ldrb	r3, [r3, #2]
 8006d14:	b2db      	uxtb	r3, r3
 8006d16:	fa42 f303 	asr.w	r3, r2, r3
 8006d1a:	b2db      	uxtb	r3, r3
 8006d1c:	f003 030f 	and.w	r3, r3, #15
 8006d20:	71fb      	strb	r3, [r7, #7]
	m_temp |= (m_temp << 4);								//4bit4bitm_tempNESW
 8006d22:	79fb      	ldrb	r3, [r7, #7]
 8006d24:	011b      	lsls	r3, r3, #4
 8006d26:	b25a      	sxtb	r2, r3
 8006d28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d2c:	4313      	orrs	r3, r2
 8006d2e:	b25b      	sxtb	r3, r3
 8006d30:	71fb      	strb	r3, [r7, #7]

	//========
	map[MOUSE.Y][MOUSE.X] = m_temp; 			//
 8006d32:	4b86      	ldr	r3, [pc, #536]	; (8006f4c <WriteMap+0x248>)
 8006d34:	785b      	ldrb	r3, [r3, #1]
 8006d36:	b2db      	uxtb	r3, r3
 8006d38:	4618      	mov	r0, r3
 8006d3a:	4b84      	ldr	r3, [pc, #528]	; (8006f4c <WriteMap+0x248>)
 8006d3c:	781b      	ldrb	r3, [r3, #0]
 8006d3e:	b2db      	uxtb	r3, r3
 8006d40:	4619      	mov	r1, r3
 8006d42:	4a83      	ldr	r2, [pc, #524]	; (8006f50 <WriteMap+0x24c>)
 8006d44:	0103      	lsls	r3, r0, #4
 8006d46:	4413      	add	r3, r2
 8006d48:	440b      	add	r3, r1
 8006d4a:	79fa      	ldrb	r2, [r7, #7]
 8006d4c:	701a      	strb	r2, [r3, #0]
	//--------
	//
	if(MOUSE.Y != 15){								//
 8006d4e:	4b7f      	ldr	r3, [pc, #508]	; (8006f4c <WriteMap+0x248>)
 8006d50:	785b      	ldrb	r3, [r3, #1]
 8006d52:	b2db      	uxtb	r3, r3
 8006d54:	2b0f      	cmp	r3, #15
 8006d56:	d039      	beq.n	8006dcc <WriteMap+0xc8>
		if(m_temp & 0x88){							//
 8006d58:	79fb      	ldrb	r3, [r7, #7]
 8006d5a:	f003 0388 	and.w	r3, r3, #136	; 0x88
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d01a      	beq.n	8006d98 <WriteMap+0x94>
			map[MOUSE.Y + 1][MOUSE.X] |= 0x22;		//
 8006d62:	4b7a      	ldr	r3, [pc, #488]	; (8006f4c <WriteMap+0x248>)
 8006d64:	785b      	ldrb	r3, [r3, #1]
 8006d66:	b2d8      	uxtb	r0, r3
 8006d68:	4603      	mov	r3, r0
 8006d6a:	3301      	adds	r3, #1
 8006d6c:	4a77      	ldr	r2, [pc, #476]	; (8006f4c <WriteMap+0x248>)
 8006d6e:	7812      	ldrb	r2, [r2, #0]
 8006d70:	b2d1      	uxtb	r1, r2
 8006d72:	460c      	mov	r4, r1
 8006d74:	4a76      	ldr	r2, [pc, #472]	; (8006f50 <WriteMap+0x24c>)
 8006d76:	011b      	lsls	r3, r3, #4
 8006d78:	4413      	add	r3, r2
 8006d7a:	4423      	add	r3, r4
 8006d7c:	781a      	ldrb	r2, [r3, #0]
 8006d7e:	4603      	mov	r3, r0
 8006d80:	3301      	adds	r3, #1
 8006d82:	4608      	mov	r0, r1
 8006d84:	f042 0222 	orr.w	r2, r2, #34	; 0x22
 8006d88:	b2d1      	uxtb	r1, r2
 8006d8a:	4a71      	ldr	r2, [pc, #452]	; (8006f50 <WriteMap+0x24c>)
 8006d8c:	011b      	lsls	r3, r3, #4
 8006d8e:	4413      	add	r3, r2
 8006d90:	4403      	add	r3, r0
 8006d92:	460a      	mov	r2, r1
 8006d94:	701a      	strb	r2, [r3, #0]
 8006d96:	e019      	b.n	8006dcc <WriteMap+0xc8>
		}else{										//
			map[MOUSE.Y + 1][MOUSE.X] &= 0xDD;		//
 8006d98:	4b6c      	ldr	r3, [pc, #432]	; (8006f4c <WriteMap+0x248>)
 8006d9a:	785b      	ldrb	r3, [r3, #1]
 8006d9c:	b2d8      	uxtb	r0, r3
 8006d9e:	4603      	mov	r3, r0
 8006da0:	3301      	adds	r3, #1
 8006da2:	4a6a      	ldr	r2, [pc, #424]	; (8006f4c <WriteMap+0x248>)
 8006da4:	7812      	ldrb	r2, [r2, #0]
 8006da6:	b2d1      	uxtb	r1, r2
 8006da8:	460c      	mov	r4, r1
 8006daa:	4a69      	ldr	r2, [pc, #420]	; (8006f50 <WriteMap+0x24c>)
 8006dac:	011b      	lsls	r3, r3, #4
 8006dae:	4413      	add	r3, r2
 8006db0:	4423      	add	r3, r4
 8006db2:	781a      	ldrb	r2, [r3, #0]
 8006db4:	4603      	mov	r3, r0
 8006db6:	3301      	adds	r3, #1
 8006db8:	4608      	mov	r0, r1
 8006dba:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 8006dbe:	b2d1      	uxtb	r1, r2
 8006dc0:	4a63      	ldr	r2, [pc, #396]	; (8006f50 <WriteMap+0x24c>)
 8006dc2:	011b      	lsls	r3, r3, #4
 8006dc4:	4413      	add	r3, r2
 8006dc6:	4403      	add	r3, r0
 8006dc8:	460a      	mov	r2, r1
 8006dca:	701a      	strb	r2, [r3, #0]
		}
	}
	//
	if(MOUSE.X != 15){								//
 8006dcc:	4b5f      	ldr	r3, [pc, #380]	; (8006f4c <WriteMap+0x248>)
 8006dce:	781b      	ldrb	r3, [r3, #0]
 8006dd0:	b2db      	uxtb	r3, r3
 8006dd2:	2b0f      	cmp	r3, #15
 8006dd4:	d037      	beq.n	8006e46 <WriteMap+0x142>
		if(m_temp & 0x44){									//
 8006dd6:	79fb      	ldrb	r3, [r7, #7]
 8006dd8:	f003 0344 	and.w	r3, r3, #68	; 0x44
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d019      	beq.n	8006e14 <WriteMap+0x110>
			map[MOUSE.Y][MOUSE.X + 1] |= 0x11;	//
 8006de0:	4b5a      	ldr	r3, [pc, #360]	; (8006f4c <WriteMap+0x248>)
 8006de2:	785b      	ldrb	r3, [r3, #1]
 8006de4:	b2dc      	uxtb	r4, r3
 8006de6:	4622      	mov	r2, r4
 8006de8:	4b58      	ldr	r3, [pc, #352]	; (8006f4c <WriteMap+0x248>)
 8006dea:	781b      	ldrb	r3, [r3, #0]
 8006dec:	b2d8      	uxtb	r0, r3
 8006dee:	4603      	mov	r3, r0
 8006df0:	3301      	adds	r3, #1
 8006df2:	4957      	ldr	r1, [pc, #348]	; (8006f50 <WriteMap+0x24c>)
 8006df4:	0112      	lsls	r2, r2, #4
 8006df6:	440a      	add	r2, r1
 8006df8:	4413      	add	r3, r2
 8006dfa:	781a      	ldrb	r2, [r3, #0]
 8006dfc:	4603      	mov	r3, r0
 8006dfe:	3301      	adds	r3, #1
 8006e00:	f042 0211 	orr.w	r2, r2, #17
 8006e04:	b2d0      	uxtb	r0, r2
 8006e06:	4952      	ldr	r1, [pc, #328]	; (8006f50 <WriteMap+0x24c>)
 8006e08:	0122      	lsls	r2, r4, #4
 8006e0a:	440a      	add	r2, r1
 8006e0c:	4413      	add	r3, r2
 8006e0e:	4602      	mov	r2, r0
 8006e10:	701a      	strb	r2, [r3, #0]
 8006e12:	e018      	b.n	8006e46 <WriteMap+0x142>
		}else{												//
			map[MOUSE.Y][MOUSE.X + 1] &= 0xEE;	//
 8006e14:	4b4d      	ldr	r3, [pc, #308]	; (8006f4c <WriteMap+0x248>)
 8006e16:	785b      	ldrb	r3, [r3, #1]
 8006e18:	b2dc      	uxtb	r4, r3
 8006e1a:	4622      	mov	r2, r4
 8006e1c:	4b4b      	ldr	r3, [pc, #300]	; (8006f4c <WriteMap+0x248>)
 8006e1e:	781b      	ldrb	r3, [r3, #0]
 8006e20:	b2d8      	uxtb	r0, r3
 8006e22:	4603      	mov	r3, r0
 8006e24:	3301      	adds	r3, #1
 8006e26:	494a      	ldr	r1, [pc, #296]	; (8006f50 <WriteMap+0x24c>)
 8006e28:	0112      	lsls	r2, r2, #4
 8006e2a:	440a      	add	r2, r1
 8006e2c:	4413      	add	r3, r2
 8006e2e:	781a      	ldrb	r2, [r3, #0]
 8006e30:	4603      	mov	r3, r0
 8006e32:	3301      	adds	r3, #1
 8006e34:	f022 0211 	bic.w	r2, r2, #17
 8006e38:	b2d0      	uxtb	r0, r2
 8006e3a:	4945      	ldr	r1, [pc, #276]	; (8006f50 <WriteMap+0x24c>)
 8006e3c:	0122      	lsls	r2, r4, #4
 8006e3e:	440a      	add	r2, r1
 8006e40:	4413      	add	r3, r2
 8006e42:	4602      	mov	r2, r0
 8006e44:	701a      	strb	r2, [r3, #0]
		}
	}
	//
	if(MOUSE.Y != 0){									//
 8006e46:	4b41      	ldr	r3, [pc, #260]	; (8006f4c <WriteMap+0x248>)
 8006e48:	785b      	ldrb	r3, [r3, #1]
 8006e4a:	b2db      	uxtb	r3, r3
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d039      	beq.n	8006ec4 <WriteMap+0x1c0>
		if(m_temp & 0x22){									//
 8006e50:	79fb      	ldrb	r3, [r7, #7]
 8006e52:	f003 0322 	and.w	r3, r3, #34	; 0x22
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d01a      	beq.n	8006e90 <WriteMap+0x18c>
			map[MOUSE.Y - 1][MOUSE.X] |= 0x88;	//
 8006e5a:	4b3c      	ldr	r3, [pc, #240]	; (8006f4c <WriteMap+0x248>)
 8006e5c:	785b      	ldrb	r3, [r3, #1]
 8006e5e:	b2d8      	uxtb	r0, r3
 8006e60:	4603      	mov	r3, r0
 8006e62:	3b01      	subs	r3, #1
 8006e64:	4a39      	ldr	r2, [pc, #228]	; (8006f4c <WriteMap+0x248>)
 8006e66:	7812      	ldrb	r2, [r2, #0]
 8006e68:	b2d1      	uxtb	r1, r2
 8006e6a:	460c      	mov	r4, r1
 8006e6c:	4a38      	ldr	r2, [pc, #224]	; (8006f50 <WriteMap+0x24c>)
 8006e6e:	011b      	lsls	r3, r3, #4
 8006e70:	4413      	add	r3, r2
 8006e72:	4423      	add	r3, r4
 8006e74:	781a      	ldrb	r2, [r3, #0]
 8006e76:	4603      	mov	r3, r0
 8006e78:	3b01      	subs	r3, #1
 8006e7a:	4608      	mov	r0, r1
 8006e7c:	f062 0277 	orn	r2, r2, #119	; 0x77
 8006e80:	b2d1      	uxtb	r1, r2
 8006e82:	4a33      	ldr	r2, [pc, #204]	; (8006f50 <WriteMap+0x24c>)
 8006e84:	011b      	lsls	r3, r3, #4
 8006e86:	4413      	add	r3, r2
 8006e88:	4403      	add	r3, r0
 8006e8a:	460a      	mov	r2, r1
 8006e8c:	701a      	strb	r2, [r3, #0]
 8006e8e:	e019      	b.n	8006ec4 <WriteMap+0x1c0>
		}else{												//
			map[MOUSE.Y - 1][MOUSE.X] &= 0x77;	//
 8006e90:	4b2e      	ldr	r3, [pc, #184]	; (8006f4c <WriteMap+0x248>)
 8006e92:	785b      	ldrb	r3, [r3, #1]
 8006e94:	b2d8      	uxtb	r0, r3
 8006e96:	4603      	mov	r3, r0
 8006e98:	3b01      	subs	r3, #1
 8006e9a:	4a2c      	ldr	r2, [pc, #176]	; (8006f4c <WriteMap+0x248>)
 8006e9c:	7812      	ldrb	r2, [r2, #0]
 8006e9e:	b2d1      	uxtb	r1, r2
 8006ea0:	460c      	mov	r4, r1
 8006ea2:	4a2b      	ldr	r2, [pc, #172]	; (8006f50 <WriteMap+0x24c>)
 8006ea4:	011b      	lsls	r3, r3, #4
 8006ea6:	4413      	add	r3, r2
 8006ea8:	4423      	add	r3, r4
 8006eaa:	781a      	ldrb	r2, [r3, #0]
 8006eac:	4603      	mov	r3, r0
 8006eae:	3b01      	subs	r3, #1
 8006eb0:	4608      	mov	r0, r1
 8006eb2:	f002 0277 	and.w	r2, r2, #119	; 0x77
 8006eb6:	b2d1      	uxtb	r1, r2
 8006eb8:	4a25      	ldr	r2, [pc, #148]	; (8006f50 <WriteMap+0x24c>)
 8006eba:	011b      	lsls	r3, r3, #4
 8006ebc:	4413      	add	r3, r2
 8006ebe:	4403      	add	r3, r0
 8006ec0:	460a      	mov	r2, r1
 8006ec2:	701a      	strb	r2, [r3, #0]
		}
	}
	//
	if(MOUSE.X != 0){									//
 8006ec4:	4b21      	ldr	r3, [pc, #132]	; (8006f4c <WriteMap+0x248>)
 8006ec6:	781b      	ldrb	r3, [r3, #0]
 8006ec8:	b2db      	uxtb	r3, r3
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d037      	beq.n	8006f3e <WriteMap+0x23a>
		if(m_temp & 0x11){									//
 8006ece:	79fb      	ldrb	r3, [r7, #7]
 8006ed0:	f003 0311 	and.w	r3, r3, #17
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d019      	beq.n	8006f0c <WriteMap+0x208>
			map[MOUSE.Y][MOUSE.X - 1] |= 0x44;	//
 8006ed8:	4b1c      	ldr	r3, [pc, #112]	; (8006f4c <WriteMap+0x248>)
 8006eda:	785b      	ldrb	r3, [r3, #1]
 8006edc:	b2dc      	uxtb	r4, r3
 8006ede:	4622      	mov	r2, r4
 8006ee0:	4b1a      	ldr	r3, [pc, #104]	; (8006f4c <WriteMap+0x248>)
 8006ee2:	781b      	ldrb	r3, [r3, #0]
 8006ee4:	b2d8      	uxtb	r0, r3
 8006ee6:	4603      	mov	r3, r0
 8006ee8:	3b01      	subs	r3, #1
 8006eea:	4919      	ldr	r1, [pc, #100]	; (8006f50 <WriteMap+0x24c>)
 8006eec:	0112      	lsls	r2, r2, #4
 8006eee:	440a      	add	r2, r1
 8006ef0:	4413      	add	r3, r2
 8006ef2:	781a      	ldrb	r2, [r3, #0]
 8006ef4:	4603      	mov	r3, r0
 8006ef6:	3b01      	subs	r3, #1
 8006ef8:	f042 0244 	orr.w	r2, r2, #68	; 0x44
 8006efc:	b2d0      	uxtb	r0, r2
 8006efe:	4914      	ldr	r1, [pc, #80]	; (8006f50 <WriteMap+0x24c>)
 8006f00:	0122      	lsls	r2, r4, #4
 8006f02:	440a      	add	r2, r1
 8006f04:	4413      	add	r3, r2
 8006f06:	4602      	mov	r2, r0
 8006f08:	701a      	strb	r2, [r3, #0]
		}else{												//
			map[MOUSE.Y][MOUSE.X - 1] &= 0xBB;	//
		}
	}
}
 8006f0a:	e018      	b.n	8006f3e <WriteMap+0x23a>
			map[MOUSE.Y][MOUSE.X - 1] &= 0xBB;	//
 8006f0c:	4b0f      	ldr	r3, [pc, #60]	; (8006f4c <WriteMap+0x248>)
 8006f0e:	785b      	ldrb	r3, [r3, #1]
 8006f10:	b2dc      	uxtb	r4, r3
 8006f12:	4622      	mov	r2, r4
 8006f14:	4b0d      	ldr	r3, [pc, #52]	; (8006f4c <WriteMap+0x248>)
 8006f16:	781b      	ldrb	r3, [r3, #0]
 8006f18:	b2d8      	uxtb	r0, r3
 8006f1a:	4603      	mov	r3, r0
 8006f1c:	3b01      	subs	r3, #1
 8006f1e:	490c      	ldr	r1, [pc, #48]	; (8006f50 <WriteMap+0x24c>)
 8006f20:	0112      	lsls	r2, r2, #4
 8006f22:	440a      	add	r2, r1
 8006f24:	4413      	add	r3, r2
 8006f26:	781a      	ldrb	r2, [r3, #0]
 8006f28:	4603      	mov	r3, r0
 8006f2a:	3b01      	subs	r3, #1
 8006f2c:	f022 0244 	bic.w	r2, r2, #68	; 0x44
 8006f30:	b2d0      	uxtb	r0, r2
 8006f32:	4907      	ldr	r1, [pc, #28]	; (8006f50 <WriteMap+0x24c>)
 8006f34:	0122      	lsls	r2, r4, #4
 8006f36:	440a      	add	r2, r1
 8006f38:	4413      	add	r3, r2
 8006f3a:	4602      	mov	r2, r0
 8006f3c:	701a      	strb	r2, [r3, #0]
}
 8006f3e:	bf00      	nop
 8006f40:	3708      	adds	r7, #8
 8006f42:	46bd      	mov	sp, r7
 8006f44:	bc90      	pop	{r4, r7}
 8006f46:	4770      	bx	lr
 8006f48:	20000380 	.word	0x20000380
 8006f4c:	20008218 	.word	0x20008218
 8006f50:	20000280 	.word	0x20000280

08006f54 <UpdateDirection>:

void UpdateDirection(uint8_t t_pat)
{
 8006f54:	b480      	push	{r7}
 8006f56:	b083      	sub	sp, #12
 8006f58:	af00      	add	r7, sp, #0
 8006f5a:	4603      	mov	r3, r0
 8006f5c:	71fb      	strb	r3, [r7, #7]
	MOUSE.DIR = (MOUSE.DIR + t_pat) & 0x03;					//Update Mouse Direction Along [t_pat]
 8006f5e:	4b08      	ldr	r3, [pc, #32]	; (8006f80 <UpdateDirection+0x2c>)
 8006f60:	789b      	ldrb	r3, [r3, #2]
 8006f62:	b2da      	uxtb	r2, r3
 8006f64:	79fb      	ldrb	r3, [r7, #7]
 8006f66:	4413      	add	r3, r2
 8006f68:	b2db      	uxtb	r3, r3
 8006f6a:	f003 0303 	and.w	r3, r3, #3
 8006f6e:	b2da      	uxtb	r2, r3
 8006f70:	4b03      	ldr	r3, [pc, #12]	; (8006f80 <UpdateDirection+0x2c>)
 8006f72:	709a      	strb	r2, [r3, #2]
}
 8006f74:	bf00      	nop
 8006f76:	370c      	adds	r7, #12
 8006f78:	46bd      	mov	sp, r7
 8006f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7e:	4770      	bx	lr
 8006f80:	20008218 	.word	0x20008218

08006f84 <MakeStepMap>:

void MakeStepMap(uint8_t goal_length)
{
 8006f84:	b480      	push	{r7}
 8006f86:	b085      	sub	sp, #20
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	4603      	mov	r3, r0
 8006f8c:	71fb      	strb	r3, [r7, #7]
	uint8_t x, y;
	uint8_t m_temp;											//Keep Step number

	//====Clear Step Map====
	for(y = 0; y <= 0x0f; y++){
 8006f8e:	2300      	movs	r3, #0
 8006f90:	73bb      	strb	r3, [r7, #14]
 8006f92:	e013      	b.n	8006fbc <MakeStepMap+0x38>
		for( x = 0; x <= 0x0f; x++){
 8006f94:	2300      	movs	r3, #0
 8006f96:	73fb      	strb	r3, [r7, #15]
 8006f98:	e00a      	b.n	8006fb0 <MakeStepMap+0x2c>
			step_map[y][x] = 0xff;							//First, All Map Number is too bigger
 8006f9a:	7bba      	ldrb	r2, [r7, #14]
 8006f9c:	7bfb      	ldrb	r3, [r7, #15]
 8006f9e:	4989      	ldr	r1, [pc, #548]	; (80071c4 <MakeStepMap+0x240>)
 8006fa0:	0112      	lsls	r2, r2, #4
 8006fa2:	440a      	add	r2, r1
 8006fa4:	4413      	add	r3, r2
 8006fa6:	22ff      	movs	r2, #255	; 0xff
 8006fa8:	701a      	strb	r2, [r3, #0]
		for( x = 0; x <= 0x0f; x++){
 8006faa:	7bfb      	ldrb	r3, [r7, #15]
 8006fac:	3301      	adds	r3, #1
 8006fae:	73fb      	strb	r3, [r7, #15]
 8006fb0:	7bfb      	ldrb	r3, [r7, #15]
 8006fb2:	2b0f      	cmp	r3, #15
 8006fb4:	d9f1      	bls.n	8006f9a <MakeStepMap+0x16>
	for(y = 0; y <= 0x0f; y++){
 8006fb6:	7bbb      	ldrb	r3, [r7, #14]
 8006fb8:	3301      	adds	r3, #1
 8006fba:	73bb      	strb	r3, [r7, #14]
 8006fbc:	7bbb      	ldrb	r3, [r7, #14]
 8006fbe:	2b0f      	cmp	r3, #15
 8006fc0:	d9e8      	bls.n	8006f94 <MakeStepMap+0x10>
		}
	}

	//====Set Step Number in Goal Axis====
	step_map[goal_y][goal_x] = 0;
 8006fc2:	4b81      	ldr	r3, [pc, #516]	; (80071c8 <MakeStepMap+0x244>)
 8006fc4:	881b      	ldrh	r3, [r3, #0]
 8006fc6:	4618      	mov	r0, r3
 8006fc8:	4b80      	ldr	r3, [pc, #512]	; (80071cc <MakeStepMap+0x248>)
 8006fca:	881b      	ldrh	r3, [r3, #0]
 8006fcc:	4619      	mov	r1, r3
 8006fce:	4a7d      	ldr	r2, [pc, #500]	; (80071c4 <MakeStepMap+0x240>)
 8006fd0:	0103      	lsls	r3, r0, #4
 8006fd2:	4413      	add	r3, r2
 8006fd4:	440b      	add	r3, r1
 8006fd6:	2200      	movs	r2, #0
 8006fd8:	701a      	strb	r2, [r3, #0]

	if(goal_length == 2) {
 8006fda:	79fb      	ldrb	r3, [r7, #7]
 8006fdc:	2b02      	cmp	r3, #2
 8006fde:	d123      	bne.n	8007028 <MakeStepMap+0xa4>
		step_map[goal_y + 1][goal_x] = 0;
 8006fe0:	4b79      	ldr	r3, [pc, #484]	; (80071c8 <MakeStepMap+0x244>)
 8006fe2:	881b      	ldrh	r3, [r3, #0]
 8006fe4:	3301      	adds	r3, #1
 8006fe6:	4a79      	ldr	r2, [pc, #484]	; (80071cc <MakeStepMap+0x248>)
 8006fe8:	8812      	ldrh	r2, [r2, #0]
 8006fea:	4611      	mov	r1, r2
 8006fec:	4a75      	ldr	r2, [pc, #468]	; (80071c4 <MakeStepMap+0x240>)
 8006fee:	011b      	lsls	r3, r3, #4
 8006ff0:	4413      	add	r3, r2
 8006ff2:	440b      	add	r3, r1
 8006ff4:	2200      	movs	r2, #0
 8006ff6:	701a      	strb	r2, [r3, #0]
		step_map[goal_y][goal_x + 1] = 0;
 8006ff8:	4b73      	ldr	r3, [pc, #460]	; (80071c8 <MakeStepMap+0x244>)
 8006ffa:	881b      	ldrh	r3, [r3, #0]
 8006ffc:	461a      	mov	r2, r3
 8006ffe:	4b73      	ldr	r3, [pc, #460]	; (80071cc <MakeStepMap+0x248>)
 8007000:	881b      	ldrh	r3, [r3, #0]
 8007002:	3301      	adds	r3, #1
 8007004:	496f      	ldr	r1, [pc, #444]	; (80071c4 <MakeStepMap+0x240>)
 8007006:	0112      	lsls	r2, r2, #4
 8007008:	440a      	add	r2, r1
 800700a:	4413      	add	r3, r2
 800700c:	2200      	movs	r2, #0
 800700e:	701a      	strb	r2, [r3, #0]
		step_map[goal_y + 1][goal_x + 1] = 0;
 8007010:	4b6d      	ldr	r3, [pc, #436]	; (80071c8 <MakeStepMap+0x244>)
 8007012:	881b      	ldrh	r3, [r3, #0]
 8007014:	1c5a      	adds	r2, r3, #1
 8007016:	4b6d      	ldr	r3, [pc, #436]	; (80071cc <MakeStepMap+0x248>)
 8007018:	881b      	ldrh	r3, [r3, #0]
 800701a:	3301      	adds	r3, #1
 800701c:	4969      	ldr	r1, [pc, #420]	; (80071c4 <MakeStepMap+0x240>)
 800701e:	0112      	lsls	r2, r2, #4
 8007020:	440a      	add	r2, r1
 8007022:	4413      	add	r3, r2
 8007024:	2200      	movs	r2, #0
 8007026:	701a      	strb	r2, [r3, #0]
	}

	//====0====
	m_step = 0;												//Set First Step Number
 8007028:	4b69      	ldr	r3, [pc, #420]	; (80071d0 <MakeStepMap+0x24c>)
 800702a:	2200      	movs	r2, #0
 800702c:	701a      	strb	r2, [r3, #0]

	//========
	do{
		//--------
		for( y = 0; y <= 0x0f; y++){						//Y
 800702e:	2300      	movs	r3, #0
 8007030:	73bb      	strb	r3, [r7, #14]
 8007032:	e0a6      	b.n	8007182 <MakeStepMap+0x1fe>
			for( x = 0; x <= 0x0f; x++){					//X
 8007034:	2300      	movs	r3, #0
 8007036:	73fb      	strb	r3, [r7, #15]
 8007038:	e09c      	b.n	8007174 <MakeStepMap+0x1f0>
				//--------
				if( step_map[y][x] == m_step){				//m_step
 800703a:	7bba      	ldrb	r2, [r7, #14]
 800703c:	7bfb      	ldrb	r3, [r7, #15]
 800703e:	4961      	ldr	r1, [pc, #388]	; (80071c4 <MakeStepMap+0x240>)
 8007040:	0112      	lsls	r2, r2, #4
 8007042:	440a      	add	r2, r1
 8007044:	4413      	add	r3, r2
 8007046:	781a      	ldrb	r2, [r3, #0]
 8007048:	4b61      	ldr	r3, [pc, #388]	; (80071d0 <MakeStepMap+0x24c>)
 800704a:	781b      	ldrb	r3, [r3, #0]
 800704c:	429a      	cmp	r2, r3
 800704e:	f040 808e 	bne.w	800716e <MakeStepMap+0x1ea>
					m_temp = map[y][x];						//map
 8007052:	7bba      	ldrb	r2, [r7, #14]
 8007054:	7bfb      	ldrb	r3, [r7, #15]
 8007056:	495f      	ldr	r1, [pc, #380]	; (80071d4 <MakeStepMap+0x250>)
 8007058:	0112      	lsls	r2, r2, #4
 800705a:	440a      	add	r2, r1
 800705c:	4413      	add	r3, r2
 800705e:	781b      	ldrb	r3, [r3, #0]
 8007060:	737b      	strb	r3, [r7, #13]
					if(MF.FLAG.SCND){						//(MF.FLAG.SCNDTrue)
 8007062:	4b5d      	ldr	r3, [pc, #372]	; (80071d8 <MakeStepMap+0x254>)
 8007064:	781b      	ldrb	r3, [r3, #0]
 8007066:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800706a:	b2db      	uxtb	r3, r3
 800706c:	2b00      	cmp	r3, #0
 800706e:	d002      	beq.n	8007076 <MakeStepMap+0xf2>
						m_temp >>= 4;						//4bit4bit
 8007070:	7b7b      	ldrb	r3, [r7, #13]
 8007072:	091b      	lsrs	r3, r3, #4
 8007074:	737b      	strb	r3, [r7, #13]
					}
					//--------
					if(!(m_temp & 0x08) && y != 0x0f){		//
 8007076:	7b7b      	ldrb	r3, [r7, #13]
 8007078:	f003 0308 	and.w	r3, r3, #8
 800707c:	2b00      	cmp	r3, #0
 800707e:	d119      	bne.n	80070b4 <MakeStepMap+0x130>
 8007080:	7bbb      	ldrb	r3, [r7, #14]
 8007082:	2b0f      	cmp	r3, #15
 8007084:	d016      	beq.n	80070b4 <MakeStepMap+0x130>
						if(step_map[y+1][x] == 0xff){			//
 8007086:	7bbb      	ldrb	r3, [r7, #14]
 8007088:	1c5a      	adds	r2, r3, #1
 800708a:	7bfb      	ldrb	r3, [r7, #15]
 800708c:	494d      	ldr	r1, [pc, #308]	; (80071c4 <MakeStepMap+0x240>)
 800708e:	0112      	lsls	r2, r2, #4
 8007090:	440a      	add	r2, r1
 8007092:	4413      	add	r3, r2
 8007094:	781b      	ldrb	r3, [r3, #0]
 8007096:	2bff      	cmp	r3, #255	; 0xff
 8007098:	d10c      	bne.n	80070b4 <MakeStepMap+0x130>
							step_map[y+1][x] = m_step + 1;		//
 800709a:	4b4d      	ldr	r3, [pc, #308]	; (80071d0 <MakeStepMap+0x24c>)
 800709c:	7819      	ldrb	r1, [r3, #0]
 800709e:	7bbb      	ldrb	r3, [r7, #14]
 80070a0:	1c5a      	adds	r2, r3, #1
 80070a2:	7bfb      	ldrb	r3, [r7, #15]
 80070a4:	3101      	adds	r1, #1
 80070a6:	b2c8      	uxtb	r0, r1
 80070a8:	4946      	ldr	r1, [pc, #280]	; (80071c4 <MakeStepMap+0x240>)
 80070aa:	0112      	lsls	r2, r2, #4
 80070ac:	440a      	add	r2, r1
 80070ae:	4413      	add	r3, r2
 80070b0:	4602      	mov	r2, r0
 80070b2:	701a      	strb	r2, [r3, #0]
						}
					}
					//--------
					if(!(m_temp & 0x04) && x != 0x0f){		//
 80070b4:	7b7b      	ldrb	r3, [r7, #13]
 80070b6:	f003 0304 	and.w	r3, r3, #4
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d119      	bne.n	80070f2 <MakeStepMap+0x16e>
 80070be:	7bfb      	ldrb	r3, [r7, #15]
 80070c0:	2b0f      	cmp	r3, #15
 80070c2:	d016      	beq.n	80070f2 <MakeStepMap+0x16e>
						if(step_map[y][x+1] == 0xff){			//
 80070c4:	7bba      	ldrb	r2, [r7, #14]
 80070c6:	7bfb      	ldrb	r3, [r7, #15]
 80070c8:	3301      	adds	r3, #1
 80070ca:	493e      	ldr	r1, [pc, #248]	; (80071c4 <MakeStepMap+0x240>)
 80070cc:	0112      	lsls	r2, r2, #4
 80070ce:	440a      	add	r2, r1
 80070d0:	4413      	add	r3, r2
 80070d2:	781b      	ldrb	r3, [r3, #0]
 80070d4:	2bff      	cmp	r3, #255	; 0xff
 80070d6:	d10c      	bne.n	80070f2 <MakeStepMap+0x16e>
							step_map[y][x+1] = m_step + 1;		//
 80070d8:	4b3d      	ldr	r3, [pc, #244]	; (80071d0 <MakeStepMap+0x24c>)
 80070da:	7819      	ldrb	r1, [r3, #0]
 80070dc:	7bba      	ldrb	r2, [r7, #14]
 80070de:	7bfb      	ldrb	r3, [r7, #15]
 80070e0:	3301      	adds	r3, #1
 80070e2:	3101      	adds	r1, #1
 80070e4:	b2c8      	uxtb	r0, r1
 80070e6:	4937      	ldr	r1, [pc, #220]	; (80071c4 <MakeStepMap+0x240>)
 80070e8:	0112      	lsls	r2, r2, #4
 80070ea:	440a      	add	r2, r1
 80070ec:	4413      	add	r3, r2
 80070ee:	4602      	mov	r2, r0
 80070f0:	701a      	strb	r2, [r3, #0]
						}
					}
					//--------
					if(!(m_temp & 0x02) && y != 0){			//
 80070f2:	7b7b      	ldrb	r3, [r7, #13]
 80070f4:	f003 0302 	and.w	r3, r3, #2
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d119      	bne.n	8007130 <MakeStepMap+0x1ac>
 80070fc:	7bbb      	ldrb	r3, [r7, #14]
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d016      	beq.n	8007130 <MakeStepMap+0x1ac>
						if(step_map[y-1][x] == 0xff){			//
 8007102:	7bbb      	ldrb	r3, [r7, #14]
 8007104:	1e5a      	subs	r2, r3, #1
 8007106:	7bfb      	ldrb	r3, [r7, #15]
 8007108:	492e      	ldr	r1, [pc, #184]	; (80071c4 <MakeStepMap+0x240>)
 800710a:	0112      	lsls	r2, r2, #4
 800710c:	440a      	add	r2, r1
 800710e:	4413      	add	r3, r2
 8007110:	781b      	ldrb	r3, [r3, #0]
 8007112:	2bff      	cmp	r3, #255	; 0xff
 8007114:	d10c      	bne.n	8007130 <MakeStepMap+0x1ac>
							step_map[y-1][x] = m_step + 1;		//
 8007116:	4b2e      	ldr	r3, [pc, #184]	; (80071d0 <MakeStepMap+0x24c>)
 8007118:	7819      	ldrb	r1, [r3, #0]
 800711a:	7bbb      	ldrb	r3, [r7, #14]
 800711c:	1e5a      	subs	r2, r3, #1
 800711e:	7bfb      	ldrb	r3, [r7, #15]
 8007120:	3101      	adds	r1, #1
 8007122:	b2c8      	uxtb	r0, r1
 8007124:	4927      	ldr	r1, [pc, #156]	; (80071c4 <MakeStepMap+0x240>)
 8007126:	0112      	lsls	r2, r2, #4
 8007128:	440a      	add	r2, r1
 800712a:	4413      	add	r3, r2
 800712c:	4602      	mov	r2, r0
 800712e:	701a      	strb	r2, [r3, #0]
						}
					}
					//--------
					if(!(m_temp & 0x01) && x != 0){			//
 8007130:	7b7b      	ldrb	r3, [r7, #13]
 8007132:	f003 0301 	and.w	r3, r3, #1
 8007136:	2b00      	cmp	r3, #0
 8007138:	d119      	bne.n	800716e <MakeStepMap+0x1ea>
 800713a:	7bfb      	ldrb	r3, [r7, #15]
 800713c:	2b00      	cmp	r3, #0
 800713e:	d016      	beq.n	800716e <MakeStepMap+0x1ea>
						if(step_map[y][x-1] == 0xff){			//
 8007140:	7bba      	ldrb	r2, [r7, #14]
 8007142:	7bfb      	ldrb	r3, [r7, #15]
 8007144:	3b01      	subs	r3, #1
 8007146:	491f      	ldr	r1, [pc, #124]	; (80071c4 <MakeStepMap+0x240>)
 8007148:	0112      	lsls	r2, r2, #4
 800714a:	440a      	add	r2, r1
 800714c:	4413      	add	r3, r2
 800714e:	781b      	ldrb	r3, [r3, #0]
 8007150:	2bff      	cmp	r3, #255	; 0xff
 8007152:	d10c      	bne.n	800716e <MakeStepMap+0x1ea>
							step_map[y][x-1] = m_step + 1;		//
 8007154:	4b1e      	ldr	r3, [pc, #120]	; (80071d0 <MakeStepMap+0x24c>)
 8007156:	7819      	ldrb	r1, [r3, #0]
 8007158:	7bba      	ldrb	r2, [r7, #14]
 800715a:	7bfb      	ldrb	r3, [r7, #15]
 800715c:	3b01      	subs	r3, #1
 800715e:	3101      	adds	r1, #1
 8007160:	b2c8      	uxtb	r0, r1
 8007162:	4918      	ldr	r1, [pc, #96]	; (80071c4 <MakeStepMap+0x240>)
 8007164:	0112      	lsls	r2, r2, #4
 8007166:	440a      	add	r2, r1
 8007168:	4413      	add	r3, r2
 800716a:	4602      	mov	r2, r0
 800716c:	701a      	strb	r2, [r3, #0]
			for( x = 0; x <= 0x0f; x++){					//X
 800716e:	7bfb      	ldrb	r3, [r7, #15]
 8007170:	3301      	adds	r3, #1
 8007172:	73fb      	strb	r3, [r7, #15]
 8007174:	7bfb      	ldrb	r3, [r7, #15]
 8007176:	2b0f      	cmp	r3, #15
 8007178:	f67f af5f 	bls.w	800703a <MakeStepMap+0xb6>
		for( y = 0; y <= 0x0f; y++){						//Y
 800717c:	7bbb      	ldrb	r3, [r7, #14]
 800717e:	3301      	adds	r3, #1
 8007180:	73bb      	strb	r3, [r7, #14]
 8007182:	7bbb      	ldrb	r3, [r7, #14]
 8007184:	2b0f      	cmp	r3, #15
 8007186:	f67f af55 	bls.w	8007034 <MakeStepMap+0xb0>
					}
				}
			}
		}
		//========
		m_step++;
 800718a:	4b11      	ldr	r3, [pc, #68]	; (80071d0 <MakeStepMap+0x24c>)
 800718c:	781b      	ldrb	r3, [r3, #0]
 800718e:	3301      	adds	r3, #1
 8007190:	b2da      	uxtb	r2, r3
 8007192:	4b0f      	ldr	r3, [pc, #60]	; (80071d0 <MakeStepMap+0x24c>)
 8007194:	701a      	strb	r2, [r3, #0]
	}while(step_map[MOUSE.Y][MOUSE.X] == 0xff);		//
 8007196:	4b11      	ldr	r3, [pc, #68]	; (80071dc <MakeStepMap+0x258>)
 8007198:	785b      	ldrb	r3, [r3, #1]
 800719a:	b2db      	uxtb	r3, r3
 800719c:	4618      	mov	r0, r3
 800719e:	4b0f      	ldr	r3, [pc, #60]	; (80071dc <MakeStepMap+0x258>)
 80071a0:	781b      	ldrb	r3, [r3, #0]
 80071a2:	b2db      	uxtb	r3, r3
 80071a4:	4619      	mov	r1, r3
 80071a6:	4a07      	ldr	r2, [pc, #28]	; (80071c4 <MakeStepMap+0x240>)
 80071a8:	0103      	lsls	r3, r0, #4
 80071aa:	4413      	add	r3, r2
 80071ac:	440b      	add	r3, r1
 80071ae:	781b      	ldrb	r3, [r3, #0]
 80071b0:	2bff      	cmp	r3, #255	; 0xff
 80071b2:	f43f af3c 	beq.w	800702e <MakeStepMap+0xaa>
}
 80071b6:	bf00      	nop
 80071b8:	3714      	adds	r7, #20
 80071ba:	46bd      	mov	sp, r7
 80071bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c0:	4770      	bx	lr
 80071c2:	bf00      	nop
 80071c4:	20000398 	.word	0x20000398
 80071c8:	200081c8 	.word	0x200081c8
 80071cc:	2000824a 	.word	0x2000824a
 80071d0:	20000498 	.word	0x20000498
 80071d4:	20000280 	.word	0x20000280
 80071d8:	200100d8 	.word	0x200100d8
 80071dc:	20008218 	.word	0x20008218

080071e0 <MakeRoute_NESW>:

void MakeRoute_NESW()
{
 80071e0:	b580      	push	{r7, lr}
 80071e2:	b082      	sub	sp, #8
 80071e4:	af00      	add	r7, sp, #0
	//========
	uint8_t i = 0;
 80071e6:	2300      	movs	r3, #0
 80071e8:	71fb      	strb	r3, [r7, #7]
	uint8_t x, y;
	uint8_t dir_temp =  MOUSE.DIR;
 80071ea:	4b92      	ldr	r3, [pc, #584]	; (8007434 <MakeRoute_NESW+0x254>)
 80071ec:	789b      	ldrb	r3, [r3, #2]
 80071ee:	70fb      	strb	r3, [r7, #3]
	uint8_t m_temp;					//

	//========
	do{
		route[i++] = 0xff;										//routei
 80071f0:	79fb      	ldrb	r3, [r7, #7]
 80071f2:	1c5a      	adds	r2, r3, #1
 80071f4:	71fa      	strb	r2, [r7, #7]
 80071f6:	461a      	mov	r2, r3
 80071f8:	4b8f      	ldr	r3, [pc, #572]	; (8007438 <MakeRoute_NESW+0x258>)
 80071fa:	21ff      	movs	r1, #255	; 0xff
 80071fc:	5499      	strb	r1, [r3, r2]
	}while(i != 0);												//i0(i0)
 80071fe:	79fb      	ldrb	r3, [r7, #7]
 8007200:	2b00      	cmp	r3, #0
 8007202:	d1f5      	bne.n	80071f0 <MakeRoute_NESW+0x10>

	//========
	m_step = step_map[MOUSE.Y][MOUSE.X];
 8007204:	4b8b      	ldr	r3, [pc, #556]	; (8007434 <MakeRoute_NESW+0x254>)
 8007206:	785b      	ldrb	r3, [r3, #1]
 8007208:	b2db      	uxtb	r3, r3
 800720a:	4618      	mov	r0, r3
 800720c:	4b89      	ldr	r3, [pc, #548]	; (8007434 <MakeRoute_NESW+0x254>)
 800720e:	781b      	ldrb	r3, [r3, #0]
 8007210:	b2db      	uxtb	r3, r3
 8007212:	4619      	mov	r1, r3
 8007214:	4a89      	ldr	r2, [pc, #548]	; (800743c <MakeRoute_NESW+0x25c>)
 8007216:	0103      	lsls	r3, r0, #4
 8007218:	4413      	add	r3, r2
 800721a:	440b      	add	r3, r1
 800721c:	781a      	ldrb	r2, [r3, #0]
 800721e:	4b88      	ldr	r3, [pc, #544]	; (8007440 <MakeRoute_NESW+0x260>)
 8007220:	701a      	strb	r2, [r3, #0]

	//====x, y====
	x = (uint8_t)MOUSE.X;
 8007222:	4b84      	ldr	r3, [pc, #528]	; (8007434 <MakeRoute_NESW+0x254>)
 8007224:	781b      	ldrb	r3, [r3, #0]
 8007226:	71bb      	strb	r3, [r7, #6]
	y = (uint8_t)MOUSE.Y;
 8007228:	4b82      	ldr	r3, [pc, #520]	; (8007434 <MakeRoute_NESW+0x254>)
 800722a:	785b      	ldrb	r3, [r3, #1]
 800722c:	717b      	strb	r3, [r7, #5]

	//========
	do{
		m_temp = map[y][x];										//
 800722e:	797a      	ldrb	r2, [r7, #5]
 8007230:	79bb      	ldrb	r3, [r7, #6]
 8007232:	4984      	ldr	r1, [pc, #528]	; (8007444 <MakeRoute_NESW+0x264>)
 8007234:	0112      	lsls	r2, r2, #4
 8007236:	440a      	add	r2, r1
 8007238:	4413      	add	r3, r2
 800723a:	781b      	ldrb	r3, [r3, #0]
 800723c:	713b      	strb	r3, [r7, #4]
		if(MF.FLAG.SCND){										//(MF.FLAG.SCNDTrue)
 800723e:	4b82      	ldr	r3, [pc, #520]	; (8007448 <MakeRoute_NESW+0x268>)
 8007240:	781b      	ldrb	r3, [r3, #0]
 8007242:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8007246:	b2db      	uxtb	r3, r3
 8007248:	2b00      	cmp	r3, #0
 800724a:	d002      	beq.n	8007252 <MakeRoute_NESW+0x72>
			m_temp >>= 4;										//4bit4bit
 800724c:	793b      	ldrb	r3, [r7, #4]
 800724e:	091b      	lsrs	r3, r3, #4
 8007250:	713b      	strb	r3, [r7, #4]
		}

		//--------
		if(!(m_temp & 0x08) && (step_map[y+1][x] < m_step)){		//
 8007252:	793b      	ldrb	r3, [r7, #4]
 8007254:	f003 0308 	and.w	r3, r3, #8
 8007258:	2b00      	cmp	r3, #0
 800725a:	d124      	bne.n	80072a6 <MakeRoute_NESW+0xc6>
 800725c:	797b      	ldrb	r3, [r7, #5]
 800725e:	1c5a      	adds	r2, r3, #1
 8007260:	79bb      	ldrb	r3, [r7, #6]
 8007262:	4976      	ldr	r1, [pc, #472]	; (800743c <MakeRoute_NESW+0x25c>)
 8007264:	0112      	lsls	r2, r2, #4
 8007266:	440a      	add	r2, r1
 8007268:	4413      	add	r3, r2
 800726a:	781a      	ldrb	r2, [r3, #0]
 800726c:	4b74      	ldr	r3, [pc, #464]	; (8007440 <MakeRoute_NESW+0x260>)
 800726e:	781b      	ldrb	r3, [r3, #0]
 8007270:	429a      	cmp	r2, r3
 8007272:	d218      	bcs.n	80072a6 <MakeRoute_NESW+0xc6>
			route[i] = (0x00 - MOUSE.DIR) & 0x03;					//route
 8007274:	4b6f      	ldr	r3, [pc, #444]	; (8007434 <MakeRoute_NESW+0x254>)
 8007276:	789b      	ldrb	r3, [r3, #2]
 8007278:	b2db      	uxtb	r3, r3
 800727a:	425b      	negs	r3, r3
 800727c:	b2da      	uxtb	r2, r3
 800727e:	79fb      	ldrb	r3, [r7, #7]
 8007280:	f002 0203 	and.w	r2, r2, #3
 8007284:	b2d1      	uxtb	r1, r2
 8007286:	4a6c      	ldr	r2, [pc, #432]	; (8007438 <MakeRoute_NESW+0x258>)
 8007288:	54d1      	strb	r1, [r2, r3]
			m_step = step_map[y+1][x];								//
 800728a:	797b      	ldrb	r3, [r7, #5]
 800728c:	1c5a      	adds	r2, r3, #1
 800728e:	79bb      	ldrb	r3, [r7, #6]
 8007290:	496a      	ldr	r1, [pc, #424]	; (800743c <MakeRoute_NESW+0x25c>)
 8007292:	0112      	lsls	r2, r2, #4
 8007294:	440a      	add	r2, r1
 8007296:	4413      	add	r3, r2
 8007298:	781a      	ldrb	r2, [r3, #0]
 800729a:	4b69      	ldr	r3, [pc, #420]	; (8007440 <MakeRoute_NESW+0x260>)
 800729c:	701a      	strb	r2, [r3, #0]
			y++;													//Y
 800729e:	797b      	ldrb	r3, [r7, #5]
 80072a0:	3301      	adds	r3, #1
 80072a2:	717b      	strb	r3, [r7, #5]
 80072a4:	e07f      	b.n	80073a6 <MakeRoute_NESW+0x1c6>
		}
		//--------
		else if(!(m_temp & 0x04) && (step_map[y][x+1] < m_step)){	//
 80072a6:	793b      	ldrb	r3, [r7, #4]
 80072a8:	f003 0304 	and.w	r3, r3, #4
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d125      	bne.n	80072fc <MakeRoute_NESW+0x11c>
 80072b0:	797a      	ldrb	r2, [r7, #5]
 80072b2:	79bb      	ldrb	r3, [r7, #6]
 80072b4:	3301      	adds	r3, #1
 80072b6:	4961      	ldr	r1, [pc, #388]	; (800743c <MakeRoute_NESW+0x25c>)
 80072b8:	0112      	lsls	r2, r2, #4
 80072ba:	440a      	add	r2, r1
 80072bc:	4413      	add	r3, r2
 80072be:	781a      	ldrb	r2, [r3, #0]
 80072c0:	4b5f      	ldr	r3, [pc, #380]	; (8007440 <MakeRoute_NESW+0x260>)
 80072c2:	781b      	ldrb	r3, [r3, #0]
 80072c4:	429a      	cmp	r2, r3
 80072c6:	d219      	bcs.n	80072fc <MakeRoute_NESW+0x11c>
			route[i] = (0x01 - MOUSE.DIR) & 0x03;					//route
 80072c8:	4b5a      	ldr	r3, [pc, #360]	; (8007434 <MakeRoute_NESW+0x254>)
 80072ca:	789b      	ldrb	r3, [r3, #2]
 80072cc:	b2db      	uxtb	r3, r3
 80072ce:	f1c3 0301 	rsb	r3, r3, #1
 80072d2:	b2da      	uxtb	r2, r3
 80072d4:	79fb      	ldrb	r3, [r7, #7]
 80072d6:	f002 0203 	and.w	r2, r2, #3
 80072da:	b2d1      	uxtb	r1, r2
 80072dc:	4a56      	ldr	r2, [pc, #344]	; (8007438 <MakeRoute_NESW+0x258>)
 80072de:	54d1      	strb	r1, [r2, r3]
			m_step = step_map[y][x+1];								//
 80072e0:	797a      	ldrb	r2, [r7, #5]
 80072e2:	79bb      	ldrb	r3, [r7, #6]
 80072e4:	3301      	adds	r3, #1
 80072e6:	4955      	ldr	r1, [pc, #340]	; (800743c <MakeRoute_NESW+0x25c>)
 80072e8:	0112      	lsls	r2, r2, #4
 80072ea:	440a      	add	r2, r1
 80072ec:	4413      	add	r3, r2
 80072ee:	781a      	ldrb	r2, [r3, #0]
 80072f0:	4b53      	ldr	r3, [pc, #332]	; (8007440 <MakeRoute_NESW+0x260>)
 80072f2:	701a      	strb	r2, [r3, #0]
			x++;													//X
 80072f4:	79bb      	ldrb	r3, [r7, #6]
 80072f6:	3301      	adds	r3, #1
 80072f8:	71bb      	strb	r3, [r7, #6]
 80072fa:	e054      	b.n	80073a6 <MakeRoute_NESW+0x1c6>
		}
		//--------
		else if(!(m_temp & 0x02) && (step_map[y-1][x] < m_step)){	//
 80072fc:	793b      	ldrb	r3, [r7, #4]
 80072fe:	f003 0302 	and.w	r3, r3, #2
 8007302:	2b00      	cmp	r3, #0
 8007304:	d125      	bne.n	8007352 <MakeRoute_NESW+0x172>
 8007306:	797b      	ldrb	r3, [r7, #5]
 8007308:	1e5a      	subs	r2, r3, #1
 800730a:	79bb      	ldrb	r3, [r7, #6]
 800730c:	494b      	ldr	r1, [pc, #300]	; (800743c <MakeRoute_NESW+0x25c>)
 800730e:	0112      	lsls	r2, r2, #4
 8007310:	440a      	add	r2, r1
 8007312:	4413      	add	r3, r2
 8007314:	781a      	ldrb	r2, [r3, #0]
 8007316:	4b4a      	ldr	r3, [pc, #296]	; (8007440 <MakeRoute_NESW+0x260>)
 8007318:	781b      	ldrb	r3, [r3, #0]
 800731a:	429a      	cmp	r2, r3
 800731c:	d219      	bcs.n	8007352 <MakeRoute_NESW+0x172>
			route[i] = (0x02 - MOUSE.DIR) & 0x03;					//route
 800731e:	4b45      	ldr	r3, [pc, #276]	; (8007434 <MakeRoute_NESW+0x254>)
 8007320:	789b      	ldrb	r3, [r3, #2]
 8007322:	b2db      	uxtb	r3, r3
 8007324:	f1c3 0302 	rsb	r3, r3, #2
 8007328:	b2da      	uxtb	r2, r3
 800732a:	79fb      	ldrb	r3, [r7, #7]
 800732c:	f002 0203 	and.w	r2, r2, #3
 8007330:	b2d1      	uxtb	r1, r2
 8007332:	4a41      	ldr	r2, [pc, #260]	; (8007438 <MakeRoute_NESW+0x258>)
 8007334:	54d1      	strb	r1, [r2, r3]
			m_step = step_map[y-1][x];								//
 8007336:	797b      	ldrb	r3, [r7, #5]
 8007338:	1e5a      	subs	r2, r3, #1
 800733a:	79bb      	ldrb	r3, [r7, #6]
 800733c:	493f      	ldr	r1, [pc, #252]	; (800743c <MakeRoute_NESW+0x25c>)
 800733e:	0112      	lsls	r2, r2, #4
 8007340:	440a      	add	r2, r1
 8007342:	4413      	add	r3, r2
 8007344:	781a      	ldrb	r2, [r3, #0]
 8007346:	4b3e      	ldr	r3, [pc, #248]	; (8007440 <MakeRoute_NESW+0x260>)
 8007348:	701a      	strb	r2, [r3, #0]
			y--;												//Y
 800734a:	797b      	ldrb	r3, [r7, #5]
 800734c:	3b01      	subs	r3, #1
 800734e:	717b      	strb	r3, [r7, #5]
 8007350:	e029      	b.n	80073a6 <MakeRoute_NESW+0x1c6>
		}
		//--------
		else if(!(m_temp & 0x01) && (step_map[y][x-1] < m_step)){	//
 8007352:	793b      	ldrb	r3, [r7, #4]
 8007354:	f003 0301 	and.w	r3, r3, #1
 8007358:	2b00      	cmp	r3, #0
 800735a:	d124      	bne.n	80073a6 <MakeRoute_NESW+0x1c6>
 800735c:	797a      	ldrb	r2, [r7, #5]
 800735e:	79bb      	ldrb	r3, [r7, #6]
 8007360:	3b01      	subs	r3, #1
 8007362:	4936      	ldr	r1, [pc, #216]	; (800743c <MakeRoute_NESW+0x25c>)
 8007364:	0112      	lsls	r2, r2, #4
 8007366:	440a      	add	r2, r1
 8007368:	4413      	add	r3, r2
 800736a:	781a      	ldrb	r2, [r3, #0]
 800736c:	4b34      	ldr	r3, [pc, #208]	; (8007440 <MakeRoute_NESW+0x260>)
 800736e:	781b      	ldrb	r3, [r3, #0]
 8007370:	429a      	cmp	r2, r3
 8007372:	d218      	bcs.n	80073a6 <MakeRoute_NESW+0x1c6>
			route[i] = (0x03 - MOUSE.DIR) & 0x03;					//route
 8007374:	4b2f      	ldr	r3, [pc, #188]	; (8007434 <MakeRoute_NESW+0x254>)
 8007376:	789b      	ldrb	r3, [r3, #2]
 8007378:	b2db      	uxtb	r3, r3
 800737a:	f1c3 0303 	rsb	r3, r3, #3
 800737e:	b2da      	uxtb	r2, r3
 8007380:	79fb      	ldrb	r3, [r7, #7]
 8007382:	f002 0203 	and.w	r2, r2, #3
 8007386:	b2d1      	uxtb	r1, r2
 8007388:	4a2b      	ldr	r2, [pc, #172]	; (8007438 <MakeRoute_NESW+0x258>)
 800738a:	54d1      	strb	r1, [r2, r3]
			m_step = step_map[y][x-1];								//
 800738c:	797a      	ldrb	r2, [r7, #5]
 800738e:	79bb      	ldrb	r3, [r7, #6]
 8007390:	3b01      	subs	r3, #1
 8007392:	492a      	ldr	r1, [pc, #168]	; (800743c <MakeRoute_NESW+0x25c>)
 8007394:	0112      	lsls	r2, r2, #4
 8007396:	440a      	add	r2, r1
 8007398:	4413      	add	r3, r2
 800739a:	781a      	ldrb	r2, [r3, #0]
 800739c:	4b28      	ldr	r3, [pc, #160]	; (8007440 <MakeRoute_NESW+0x260>)
 800739e:	701a      	strb	r2, [r3, #0]
			x--;												//X
 80073a0:	79bb      	ldrb	r3, [r7, #6]
 80073a2:	3b01      	subs	r3, #1
 80073a4:	71bb      	strb	r3, [r7, #6]
		}

		//--------
		switch(route[i]){										//route
 80073a6:	79fb      	ldrb	r3, [r7, #7]
 80073a8:	4a23      	ldr	r2, [pc, #140]	; (8007438 <MakeRoute_NESW+0x258>)
 80073aa:	5cd3      	ldrb	r3, [r2, r3]
 80073ac:	2b03      	cmp	r3, #3
 80073ae:	d828      	bhi.n	8007402 <MakeRoute_NESW+0x222>
 80073b0:	a201      	add	r2, pc, #4	; (adr r2, 80073b8 <MakeRoute_NESW+0x1d8>)
 80073b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073b6:	bf00      	nop
 80073b8:	080073c9 	.word	0x080073c9
 80073bc:	080073d3 	.word	0x080073d3
 80073c0:	080073e3 	.word	0x080073e3
 80073c4:	080073f3 	.word	0x080073f3
		case 0x00:												//
			route[i] = 0x88;									//
 80073c8:	79fb      	ldrb	r3, [r7, #7]
 80073ca:	4a1b      	ldr	r2, [pc, #108]	; (8007438 <MakeRoute_NESW+0x258>)
 80073cc:	2188      	movs	r1, #136	; 0x88
 80073ce:	54d1      	strb	r1, [r2, r3]
			break;
 80073d0:	e01c      	b.n	800740c <MakeRoute_NESW+0x22c>
		case 0x01:												//
			UpdateDirection(DIR_SPIN_R90);								//90
 80073d2:	2001      	movs	r0, #1
 80073d4:	f7ff fdbe 	bl	8006f54 <UpdateDirection>
			route[i] = 0x44;									//
 80073d8:	79fb      	ldrb	r3, [r7, #7]
 80073da:	4a17      	ldr	r2, [pc, #92]	; (8007438 <MakeRoute_NESW+0x258>)
 80073dc:	2144      	movs	r1, #68	; 0x44
 80073de:	54d1      	strb	r1, [r2, r3]
			break;
 80073e0:	e014      	b.n	800740c <MakeRoute_NESW+0x22c>
		case 0x02:												//U
			UpdateDirection(DIR_SPIN_180);						//180
 80073e2:	2002      	movs	r0, #2
 80073e4:	f7ff fdb6 	bl	8006f54 <UpdateDirection>
			route[i] = 0x22;									//
 80073e8:	79fb      	ldrb	r3, [r7, #7]
 80073ea:	4a13      	ldr	r2, [pc, #76]	; (8007438 <MakeRoute_NESW+0x258>)
 80073ec:	2122      	movs	r1, #34	; 0x22
 80073ee:	54d1      	strb	r1, [r2, r3]
			break;
 80073f0:	e00c      	b.n	800740c <MakeRoute_NESW+0x22c>
		case 0x03:												//
			UpdateDirection(DIR_SPIN_L90);						//90
 80073f2:	20ff      	movs	r0, #255	; 0xff
 80073f4:	f7ff fdae 	bl	8006f54 <UpdateDirection>
			route[i] = 0x11;									//
 80073f8:	79fb      	ldrb	r3, [r7, #7]
 80073fa:	4a0f      	ldr	r2, [pc, #60]	; (8007438 <MakeRoute_NESW+0x258>)
 80073fc:	2111      	movs	r1, #17
 80073fe:	54d1      	strb	r1, [r2, r3]
			break;
 8007400:	e004      	b.n	800740c <MakeRoute_NESW+0x22c>
		default:												//
			route[i] = 0x00;									//
 8007402:	79fb      	ldrb	r3, [r7, #7]
 8007404:	4a0c      	ldr	r2, [pc, #48]	; (8007438 <MakeRoute_NESW+0x258>)
 8007406:	2100      	movs	r1, #0
 8007408:	54d1      	strb	r1, [r2, r3]
			break;
 800740a:	bf00      	nop
		}
		i++;													//
 800740c:	79fb      	ldrb	r3, [r7, #7]
 800740e:	3301      	adds	r3, #1
 8007410:	71fb      	strb	r3, [r7, #7]
	}while( step_map[y][x] != 0);								//0(=)
 8007412:	797a      	ldrb	r2, [r7, #5]
 8007414:	79bb      	ldrb	r3, [r7, #6]
 8007416:	4909      	ldr	r1, [pc, #36]	; (800743c <MakeRoute_NESW+0x25c>)
 8007418:	0112      	lsls	r2, r2, #4
 800741a:	440a      	add	r2, r1
 800741c:	4413      	add	r3, r2
 800741e:	781b      	ldrb	r3, [r3, #0]
 8007420:	2b00      	cmp	r3, #0
 8007422:	f47f af04 	bne.w	800722e <MakeRoute_NESW+0x4e>
	MOUSE.DIR = dir_temp;											//
 8007426:	4a03      	ldr	r2, [pc, #12]	; (8007434 <MakeRoute_NESW+0x254>)
 8007428:	78fb      	ldrb	r3, [r7, #3]
 800742a:	7093      	strb	r3, [r2, #2]
}
 800742c:	bf00      	nop
 800742e:	3708      	adds	r7, #8
 8007430:	46bd      	mov	sp, r7
 8007432:	bd80      	pop	{r7, pc}
 8007434:	20008218 	.word	0x20008218
 8007438:	2000c12c 	.word	0x2000c12c
 800743c:	20000398 	.word	0x20000398
 8007440:	20000498 	.word	0x20000498
 8007444:	20000280 	.word	0x20000280
 8007448:	200100d8 	.word	0x200100d8

0800744c <CheckGoal>:
	MOUSE.DIR = dir_temp;										//
}


uint8_t CheckGoal(uint8_t x, uint8_t y, uint8_t goal_length)
{
 800744c:	b480      	push	{r7}
 800744e:	b085      	sub	sp, #20
 8007450:	af00      	add	r7, sp, #0
 8007452:	4603      	mov	r3, r0
 8007454:	71fb      	strb	r3, [r7, #7]
 8007456:	460b      	mov	r3, r1
 8007458:	71bb      	strb	r3, [r7, #6]
 800745a:	4613      	mov	r3, r2
 800745c:	717b      	strb	r3, [r7, #5]
	uint8_t goal_check_x, goal_check_y;
	uint8_t i;
	uint8_t x_flag = 0;
 800745e:	2300      	movs	r3, #0
 8007460:	733b      	strb	r3, [r7, #12]
	uint8_t y_flag = 0;
 8007462:	2300      	movs	r3, #0
 8007464:	72fb      	strb	r3, [r7, #11]

	for(i=0;i < goal_length;i++){
 8007466:	2300      	movs	r3, #0
 8007468:	737b      	strb	r3, [r7, #13]
 800746a:	e02c      	b.n	80074c6 <CheckGoal+0x7a>
		if(x == goal_x + i && x_flag == 0){
 800746c:	79fa      	ldrb	r2, [r7, #7]
 800746e:	4b22      	ldr	r3, [pc, #136]	; (80074f8 <CheckGoal+0xac>)
 8007470:	881b      	ldrh	r3, [r3, #0]
 8007472:	4619      	mov	r1, r3
 8007474:	7b7b      	ldrb	r3, [r7, #13]
 8007476:	440b      	add	r3, r1
 8007478:	429a      	cmp	r2, r3
 800747a:	d107      	bne.n	800748c <CheckGoal+0x40>
 800747c:	7b3b      	ldrb	r3, [r7, #12]
 800747e:	2b00      	cmp	r3, #0
 8007480:	d104      	bne.n	800748c <CheckGoal+0x40>
			goal_check_x = GOAL_OK;
 8007482:	2300      	movs	r3, #0
 8007484:	73fb      	strb	r3, [r7, #15]
			x_flag = 1;
 8007486:	2301      	movs	r3, #1
 8007488:	733b      	strb	r3, [r7, #12]
 800748a:	e004      	b.n	8007496 <CheckGoal+0x4a>
		}else if(x_flag == 0){
 800748c:	7b3b      	ldrb	r3, [r7, #12]
 800748e:	2b00      	cmp	r3, #0
 8007490:	d101      	bne.n	8007496 <CheckGoal+0x4a>
			goal_check_x = GOAL_FAIL;
 8007492:	2301      	movs	r3, #1
 8007494:	73fb      	strb	r3, [r7, #15]
		}
		if(y == goal_y + i && y_flag == 0){
 8007496:	79ba      	ldrb	r2, [r7, #6]
 8007498:	4b18      	ldr	r3, [pc, #96]	; (80074fc <CheckGoal+0xb0>)
 800749a:	881b      	ldrh	r3, [r3, #0]
 800749c:	4619      	mov	r1, r3
 800749e:	7b7b      	ldrb	r3, [r7, #13]
 80074a0:	440b      	add	r3, r1
 80074a2:	429a      	cmp	r2, r3
 80074a4:	d107      	bne.n	80074b6 <CheckGoal+0x6a>
 80074a6:	7afb      	ldrb	r3, [r7, #11]
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d104      	bne.n	80074b6 <CheckGoal+0x6a>
			goal_check_y = GOAL_OK;
 80074ac:	2300      	movs	r3, #0
 80074ae:	73bb      	strb	r3, [r7, #14]
			y_flag = 1;
 80074b0:	2301      	movs	r3, #1
 80074b2:	72fb      	strb	r3, [r7, #11]
 80074b4:	e004      	b.n	80074c0 <CheckGoal+0x74>
		}else if(y_flag == 0){
 80074b6:	7afb      	ldrb	r3, [r7, #11]
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d101      	bne.n	80074c0 <CheckGoal+0x74>
			goal_check_y = GOAL_FAIL;
 80074bc:	2301      	movs	r3, #1
 80074be:	73bb      	strb	r3, [r7, #14]
	for(i=0;i < goal_length;i++){
 80074c0:	7b7b      	ldrb	r3, [r7, #13]
 80074c2:	3301      	adds	r3, #1
 80074c4:	737b      	strb	r3, [r7, #13]
 80074c6:	7b7a      	ldrb	r2, [r7, #13]
 80074c8:	797b      	ldrb	r3, [r7, #5]
 80074ca:	429a      	cmp	r2, r3
 80074cc:	d3ce      	bcc.n	800746c <CheckGoal+0x20>
		}
	}

	if((goal_check_x == GOAL_OK) && (goal_check_y == GOAL_OK)) {
 80074ce:	7bfb      	ldrb	r3, [r7, #15]
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d109      	bne.n	80074e8 <CheckGoal+0x9c>
 80074d4:	7bbb      	ldrb	r3, [r7, #14]
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d106      	bne.n	80074e8 <CheckGoal+0x9c>
		MF.FLAG.SEARCH = 0;
 80074da:	4a09      	ldr	r2, [pc, #36]	; (8007500 <CheckGoal+0xb4>)
 80074dc:	7813      	ldrb	r3, [r2, #0]
 80074de:	f36f 0382 	bfc	r3, #2, #1
 80074e2:	7013      	strb	r3, [r2, #0]
		return GOAL_OK;
 80074e4:	2300      	movs	r3, #0
 80074e6:	e000      	b.n	80074ea <CheckGoal+0x9e>
	}
	else{
		return GOAL_FAIL;
 80074e8:	2301      	movs	r3, #1
	}

}
 80074ea:	4618      	mov	r0, r3
 80074ec:	3714      	adds	r7, #20
 80074ee:	46bd      	mov	sp, r7
 80074f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f4:	4770      	bx	lr
 80074f6:	bf00      	nop
 80074f8:	2000824a 	.word	0x2000824a
 80074fc:	200081c8 	.word	0x200081c8
 8007500:	200100d8 	.word	0x200100d8

08007504 <GetWallData>:
#include <Mouse/global.h>
#include "tim.h"
#include "adc.h"

void GetWallData()
{
 8007504:	b480      	push	{r7}
 8007506:	af00      	add	r7, sp, #0
	//----Clear Wall Buff----
	wall_info = 0x00;
 8007508:	4b18      	ldr	r3, [pc, #96]	; (800756c <GetWallData+0x68>)
 800750a:	2200      	movs	r2, #0
 800750c:	701a      	strb	r2, [r3, #0]

	//----Check Front----
	if(wall_ff.val > wall_ff.threshold){
 800750e:	4b18      	ldr	r3, [pc, #96]	; (8007570 <GetWallData+0x6c>)
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	4a17      	ldr	r2, [pc, #92]	; (8007570 <GetWallData+0x6c>)
 8007514:	8a12      	ldrh	r2, [r2, #16]
 8007516:	b292      	uxth	r2, r2
 8007518:	4293      	cmp	r3, r2
 800751a:	d906      	bls.n	800752a <GetWallData+0x26>
		wall_info |= 0x88;
 800751c:	4b13      	ldr	r3, [pc, #76]	; (800756c <GetWallData+0x68>)
 800751e:	781b      	ldrb	r3, [r3, #0]
 8007520:	f063 0377 	orn	r3, r3, #119	; 0x77
 8007524:	b2da      	uxtb	r2, r3
 8007526:	4b11      	ldr	r3, [pc, #68]	; (800756c <GetWallData+0x68>)
 8007528:	701a      	strb	r2, [r3, #0]
	}
	//----Check Right----
	if(wall_r.val > wall_r.threshold){
 800752a:	4b12      	ldr	r3, [pc, #72]	; (8007574 <GetWallData+0x70>)
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	4a11      	ldr	r2, [pc, #68]	; (8007574 <GetWallData+0x70>)
 8007530:	8a12      	ldrh	r2, [r2, #16]
 8007532:	b292      	uxth	r2, r2
 8007534:	4293      	cmp	r3, r2
 8007536:	d906      	bls.n	8007546 <GetWallData+0x42>
		wall_info |= 0x44;
 8007538:	4b0c      	ldr	r3, [pc, #48]	; (800756c <GetWallData+0x68>)
 800753a:	781b      	ldrb	r3, [r3, #0]
 800753c:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8007540:	b2da      	uxtb	r2, r3
 8007542:	4b0a      	ldr	r3, [pc, #40]	; (800756c <GetWallData+0x68>)
 8007544:	701a      	strb	r2, [r3, #0]
	}
	//----Check Left----
	if(wall_l.val > wall_l.threshold){
 8007546:	4b0c      	ldr	r3, [pc, #48]	; (8007578 <GetWallData+0x74>)
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	4a0b      	ldr	r2, [pc, #44]	; (8007578 <GetWallData+0x74>)
 800754c:	8a12      	ldrh	r2, [r2, #16]
 800754e:	b292      	uxth	r2, r2
 8007550:	4293      	cmp	r3, r2
 8007552:	d906      	bls.n	8007562 <GetWallData+0x5e>
		wall_info |= 0x11;								//Apdating Wall Data
 8007554:	4b05      	ldr	r3, [pc, #20]	; (800756c <GetWallData+0x68>)
 8007556:	781b      	ldrb	r3, [r3, #0]
 8007558:	f043 0311 	orr.w	r3, r3, #17
 800755c:	b2da      	uxtb	r2, r3
 800755e:	4b03      	ldr	r3, [pc, #12]	; (800756c <GetWallData+0x68>)
 8007560:	701a      	strb	r2, [r3, #0]
	}

}
 8007562:	bf00      	nop
 8007564:	46bd      	mov	sp, r7
 8007566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800756a:	4770      	bx	lr
 800756c:	20000380 	.word	0x20000380
 8007570:	2000c22c 	.word	0x2000c22c
 8007574:	200081cc 	.word	0x200081cc
 8007578:	2000824c 	.word	0x2000824c

0800757c <EncoderGyroTest>:

void EncoderGyroTest()
{
 800757c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8007580:	b084      	sub	sp, #16
 8007582:	af04      	add	r7, sp, #16
	ResetDistance();
 8007584:	f7fd fa70 	bl	8004a68 <ResetDistance>
	utsutsu_time = 0;
 8007588:	4b1b      	ldr	r3, [pc, #108]	; (80075f8 <EncoderGyroTest+0x7c>)
 800758a:	2200      	movs	r2, #0
 800758c:	801a      	strh	r2, [r3, #0]
	center.angle = 0;
 800758e:	4b1b      	ldr	r3, [pc, #108]	; (80075fc <EncoderGyroTest+0x80>)
 8007590:	f04f 0200 	mov.w	r2, #0
 8007594:	621a      	str	r2, [r3, #32]

	MF.FLAG.WCTRL = 0;
 8007596:	4a1a      	ldr	r2, [pc, #104]	; (8007600 <EncoderGyroTest+0x84>)
 8007598:	7853      	ldrb	r3, [r2, #1]
 800759a:	f36f 0341 	bfc	r3, #1, #1
 800759e:	7053      	strb	r3, [r2, #1]
	MF.FLAG.VCTRL = 0;
 80075a0:	4a17      	ldr	r2, [pc, #92]	; (8007600 <EncoderGyroTest+0x84>)
 80075a2:	7853      	ldrb	r3, [r2, #1]
 80075a4:	f36f 0300 	bfc	r3, #0, #1
 80075a8:	7053      	strb	r3, [r2, #1]

	DisableMotor();
 80075aa:	f7fe f8af 	bl	800570c <DisableMotor>
	StartTimer();
 80075ae:	f000 f82f 	bl	8007610 <StartTimer>

	while(1){
//		totalR_mm += -DIA_WHEEL_mm * (DIA_PINI_mm / DIA_SQUR_mm) * 2 * Pi * (dif_pulse_r % 4096) / 4096;
//		totalL_mm += -DIA_WHEEL_mm * (DIA_PINI_mm / DIA_SQUR_mm) * 2 * Pi * (dif_pulse_l % 4096) / 4096;
		printf("R_dist:%4lf L_dist%4lf Gyro:%4lf \n",encoder_r.distance,encoder_l.distance,center.angle);
 80075b2:	4b14      	ldr	r3, [pc, #80]	; (8007604 <EncoderGyroTest+0x88>)
 80075b4:	691b      	ldr	r3, [r3, #16]
 80075b6:	4618      	mov	r0, r3
 80075b8:	f7f8 ffc6 	bl	8000548 <__aeabi_f2d>
 80075bc:	4680      	mov	r8, r0
 80075be:	4689      	mov	r9, r1
 80075c0:	4b11      	ldr	r3, [pc, #68]	; (8007608 <EncoderGyroTest+0x8c>)
 80075c2:	691b      	ldr	r3, [r3, #16]
 80075c4:	4618      	mov	r0, r3
 80075c6:	f7f8 ffbf 	bl	8000548 <__aeabi_f2d>
 80075ca:	4604      	mov	r4, r0
 80075cc:	460d      	mov	r5, r1
 80075ce:	4b0b      	ldr	r3, [pc, #44]	; (80075fc <EncoderGyroTest+0x80>)
 80075d0:	6a1b      	ldr	r3, [r3, #32]
 80075d2:	4618      	mov	r0, r3
 80075d4:	f7f8 ffb8 	bl	8000548 <__aeabi_f2d>
 80075d8:	4602      	mov	r2, r0
 80075da:	460b      	mov	r3, r1
 80075dc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80075e0:	e9cd 4500 	strd	r4, r5, [sp]
 80075e4:	4642      	mov	r2, r8
 80075e6:	464b      	mov	r3, r9
 80075e8:	4808      	ldr	r0, [pc, #32]	; (800760c <EncoderGyroTest+0x90>)
 80075ea:	f002 f9eb 	bl	80099c4 <iprintf>
		WaitMs(500);
 80075ee:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80075f2:	f7fc ffb7 	bl	8004564 <WaitMs>
		printf("R_dist:%4lf L_dist%4lf Gyro:%4lf \n",encoder_r.distance,encoder_l.distance,center.angle);
 80075f6:	e7dc      	b.n	80075b2 <EncoderGyroTest+0x36>
 80075f8:	20008248 	.word	0x20008248
 80075fc:	200081f4 	.word	0x200081f4
 8007600:	200100d8 	.word	0x200100d8
 8007604:	200100c0 	.word	0x200100c0
 8007608:	20008230 	.word	0x20008230
 800760c:	0800ba98 	.word	0x0800ba98

08007610 <StartTimer>:
	}

}

void StartTimer()
{
 8007610:	b580      	push	{r7, lr}
 8007612:	af00      	add	r7, sp, #0
//	ResetDistance();

	HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);
 8007614:	213c      	movs	r1, #60	; 0x3c
 8007616:	480c      	ldr	r0, [pc, #48]	; (8007648 <StartTimer+0x38>)
 8007618:	f7fb fd84 	bl	8003124 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim4,TIM_CHANNEL_ALL);
 800761c:	213c      	movs	r1, #60	; 0x3c
 800761e:	480b      	ldr	r0, [pc, #44]	; (800764c <StartTimer+0x3c>)
 8007620:	f7fb fd80 	bl	8003124 <HAL_TIM_Encoder_Start>

	/*Basic Timer Start*/
	__HAL_TIM_CLEAR_FLAG(&htim6, TIM_FLAG_UPDATE);
 8007624:	4b0a      	ldr	r3, [pc, #40]	; (8007650 <StartTimer+0x40>)
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	f06f 0201 	mvn.w	r2, #1
 800762c:	611a      	str	r2, [r3, #16]
	__HAL_TIM_ENABLE_IT(&htim6, TIM_IT_UPDATE);
 800762e:	4b08      	ldr	r3, [pc, #32]	; (8007650 <StartTimer+0x40>)
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	68da      	ldr	r2, [r3, #12]
 8007634:	4b06      	ldr	r3, [pc, #24]	; (8007650 <StartTimer+0x40>)
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	f042 0201 	orr.w	r2, r2, #1
 800763c:	60da      	str	r2, [r3, #12]
	HAL_TIM_Base_Start(&htim6);
 800763e:	4804      	ldr	r0, [pc, #16]	; (8007650 <StartTimer+0x40>)
 8007640:	f7fb fba3 	bl	8002d8a <HAL_TIM_Base_Start>

}
 8007644:	bf00      	nop
 8007646:	bd80      	pop	{r7, pc}
 8007648:	200101c0 	.word	0x200101c0
 800764c:	20010180 	.word	0x20010180
 8007650:	20010240 	.word	0x20010240

08007654 <StopTimer>:

//

void StopTimer()
{
 8007654:	b580      	push	{r7, lr}
 8007656:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&htim6);
 8007658:	4807      	ldr	r0, [pc, #28]	; (8007678 <StopTimer+0x24>)
 800765a:	f7fb fbe5 	bl	8002e28 <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Encoder_Stop(&htim3,TIM_CHANNEL_ALL);
 800765e:	213c      	movs	r1, #60	; 0x3c
 8007660:	4806      	ldr	r0, [pc, #24]	; (800767c <StopTimer+0x28>)
 8007662:	f7fb fd96 	bl	8003192 <HAL_TIM_Encoder_Stop>
	HAL_TIM_Encoder_Stop(&htim4,TIM_CHANNEL_ALL);
 8007666:	213c      	movs	r1, #60	; 0x3c
 8007668:	4805      	ldr	r0, [pc, #20]	; (8007680 <StopTimer+0x2c>)
 800766a:	f7fb fd92 	bl	8003192 <HAL_TIM_Encoder_Stop>

	ResetDistance();
 800766e:	f7fd f9fb 	bl	8004a68 <ResetDistance>
}
 8007672:	bf00      	nop
 8007674:	bd80      	pop	{r7, pc}
 8007676:	bf00      	nop
 8007678:	20010240 	.word	0x20010240
 800767c:	200101c0 	.word	0x200101c0
 8007680:	20010180 	.word	0x20010180

08007684 <CheckSensor>:

void CheckSensor()
{
 8007684:	b580      	push	{r7, lr}
 8007686:	b082      	sub	sp, #8
 8007688:	af00      	add	r7, sp, #0
	uint8_t buff;

	printf("Timer Start!\n");
 800768a:	4837      	ldr	r0, [pc, #220]	; (8007768 <CheckSensor+0xe4>)
 800768c:	f002 fa0e 	bl	8009aac <puts>
	GetControlBaseValue();
 8007690:	f000 fa06 	bl	8007aa0 <GetControlBaseValue>
	printf("base_r : %d, base_l : %d\n",wall_r.base,wall_l.base);
 8007694:	4b35      	ldr	r3, [pc, #212]	; (800776c <CheckSensor+0xe8>)
 8007696:	889b      	ldrh	r3, [r3, #4]
 8007698:	b21b      	sxth	r3, r3
 800769a:	4619      	mov	r1, r3
 800769c:	4b34      	ldr	r3, [pc, #208]	; (8007770 <CheckSensor+0xec>)
 800769e:	889b      	ldrh	r3, [r3, #4]
 80076a0:	b21b      	sxth	r3, r3
 80076a2:	461a      	mov	r2, r3
 80076a4:	4833      	ldr	r0, [pc, #204]	; (8007774 <CheckSensor+0xf0>)
 80076a6:	f002 f98d 	bl	80099c4 <iprintf>

	__HAL_TIM_CLEAR_FLAG(&htim6, TIM_FLAG_UPDATE);
 80076aa:	4b33      	ldr	r3, [pc, #204]	; (8007778 <CheckSensor+0xf4>)
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	f06f 0201 	mvn.w	r2, #1
 80076b2:	611a      	str	r2, [r3, #16]
	__HAL_TIM_ENABLE_IT(&htim6, TIM_IT_UPDATE);
 80076b4:	4b30      	ldr	r3, [pc, #192]	; (8007778 <CheckSensor+0xf4>)
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	68da      	ldr	r2, [r3, #12]
 80076ba:	4b2f      	ldr	r3, [pc, #188]	; (8007778 <CheckSensor+0xf4>)
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f042 0201 	orr.w	r2, r2, #1
 80076c2:	60da      	str	r2, [r3, #12]
	HAL_TIM_Base_Start(&htim6);
 80076c4:	482c      	ldr	r0, [pc, #176]	; (8007778 <CheckSensor+0xf4>)
 80076c6:	f7fb fb60 	bl	8002d8a <HAL_TIM_Base_Start>

//	HAL_TIM_Base_Start_IT(&htim6);	<- Do not Use

	while(1){
		printf("ad_l: %4d ad_ff:%4d ad_r:%4d \n", wall_l.val,wall_ff.val,wall_r.val);
 80076ca:	4b29      	ldr	r3, [pc, #164]	; (8007770 <CheckSensor+0xec>)
 80076cc:	6819      	ldr	r1, [r3, #0]
 80076ce:	4b2b      	ldr	r3, [pc, #172]	; (800777c <CheckSensor+0xf8>)
 80076d0:	681a      	ldr	r2, [r3, #0]
 80076d2:	4b26      	ldr	r3, [pc, #152]	; (800776c <CheckSensor+0xe8>)
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	482a      	ldr	r0, [pc, #168]	; (8007780 <CheckSensor+0xfc>)
 80076d8:	f002 f974 	bl	80099c4 <iprintf>
		if(wall_fr.val > wall_fr.threshold)	buff = buff | 0x10;
 80076dc:	4b29      	ldr	r3, [pc, #164]	; (8007784 <CheckSensor+0x100>)
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	4a28      	ldr	r2, [pc, #160]	; (8007784 <CheckSensor+0x100>)
 80076e2:	8a12      	ldrh	r2, [r2, #16]
 80076e4:	b292      	uxth	r2, r2
 80076e6:	4293      	cmp	r3, r2
 80076e8:	d904      	bls.n	80076f4 <CheckSensor+0x70>
 80076ea:	79fb      	ldrb	r3, [r7, #7]
 80076ec:	f043 0310 	orr.w	r3, r3, #16
 80076f0:	b2db      	uxtb	r3, r3
 80076f2:	71fb      	strb	r3, [r7, #7]
		if(wall_r.val > wall_r.threshold)	buff = buff | 0x08;
 80076f4:	4b1d      	ldr	r3, [pc, #116]	; (800776c <CheckSensor+0xe8>)
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	4a1c      	ldr	r2, [pc, #112]	; (800776c <CheckSensor+0xe8>)
 80076fa:	8a12      	ldrh	r2, [r2, #16]
 80076fc:	b292      	uxth	r2, r2
 80076fe:	4293      	cmp	r3, r2
 8007700:	d904      	bls.n	800770c <CheckSensor+0x88>
 8007702:	79fb      	ldrb	r3, [r7, #7]
 8007704:	f043 0308 	orr.w	r3, r3, #8
 8007708:	b2db      	uxtb	r3, r3
 800770a:	71fb      	strb	r3, [r7, #7]
		if(wall_ff.val > wall_ff.threshold)	buff = buff | 0x04;
 800770c:	4b1b      	ldr	r3, [pc, #108]	; (800777c <CheckSensor+0xf8>)
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	4a1a      	ldr	r2, [pc, #104]	; (800777c <CheckSensor+0xf8>)
 8007712:	8a12      	ldrh	r2, [r2, #16]
 8007714:	b292      	uxth	r2, r2
 8007716:	4293      	cmp	r3, r2
 8007718:	d904      	bls.n	8007724 <CheckSensor+0xa0>
 800771a:	79fb      	ldrb	r3, [r7, #7]
 800771c:	f043 0304 	orr.w	r3, r3, #4
 8007720:	b2db      	uxtb	r3, r3
 8007722:	71fb      	strb	r3, [r7, #7]
		if(wall_l.val > wall_l.threshold)	buff = buff | 0x02;
 8007724:	4b12      	ldr	r3, [pc, #72]	; (8007770 <CheckSensor+0xec>)
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	4a11      	ldr	r2, [pc, #68]	; (8007770 <CheckSensor+0xec>)
 800772a:	8a12      	ldrh	r2, [r2, #16]
 800772c:	b292      	uxth	r2, r2
 800772e:	4293      	cmp	r3, r2
 8007730:	d904      	bls.n	800773c <CheckSensor+0xb8>
 8007732:	79fb      	ldrb	r3, [r7, #7]
 8007734:	f043 0302 	orr.w	r3, r3, #2
 8007738:	b2db      	uxtb	r3, r3
 800773a:	71fb      	strb	r3, [r7, #7]
		if(wall_fl.val > wall_fl.threshold)	buff = buff | 0x01;
 800773c:	4b12      	ldr	r3, [pc, #72]	; (8007788 <CheckSensor+0x104>)
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	4a11      	ldr	r2, [pc, #68]	; (8007788 <CheckSensor+0x104>)
 8007742:	8a12      	ldrh	r2, [r2, #16]
 8007744:	b292      	uxth	r2, r2
 8007746:	4293      	cmp	r3, r2
 8007748:	d904      	bls.n	8007754 <CheckSensor+0xd0>
 800774a:	79fb      	ldrb	r3, [r7, #7]
 800774c:	f043 0301 	orr.w	r3, r3, #1
 8007750:	b2db      	uxtb	r3, r3
 8007752:	71fb      	strb	r3, [r7, #7]

		LedDisplay(&buff);
 8007754:	1dfb      	adds	r3, r7, #7
 8007756:	4618      	mov	r0, r3
 8007758:	f7fd f944 	bl	80049e4 <LedDisplay>
		WaitMs(1000);
 800775c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007760:	f7fc ff00 	bl	8004564 <WaitMs>
		printf("ad_l: %4d ad_ff:%4d ad_r:%4d \n", wall_l.val,wall_ff.val,wall_r.val);
 8007764:	e7b1      	b.n	80076ca <CheckSensor+0x46>
 8007766:	bf00      	nop
 8007768:	0800babc 	.word	0x0800babc
 800776c:	200081cc 	.word	0x200081cc
 8007770:	2000824c 	.word	0x2000824c
 8007774:	0800bacc 	.word	0x0800bacc
 8007778:	20010240 	.word	0x20010240
 800777c:	2000c22c 	.word	0x2000c22c
 8007780:	0800bae8 	.word	0x0800bae8
 8007784:	2000c0f8 	.word	0x2000c0f8
 8007788:	200081e0 	.word	0x200081e0

0800778c <Tim6WaitUs>:
		}

}

void Tim6WaitUs(uint16_t us){
 800778c:	b480      	push	{r7}
 800778e:	b085      	sub	sp, #20
 8007790:	af00      	add	r7, sp, #0
 8007792:	4603      	mov	r3, r0
 8007794:	80fb      	strh	r3, [r7, #6]
	uint16_t delay = __HAL_TIM_GET_COUNTER(&htim6) + us;
 8007796:	4b0a      	ldr	r3, [pc, #40]	; (80077c0 <Tim6WaitUs+0x34>)
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800779c:	b29a      	uxth	r2, r3
 800779e:	88fb      	ldrh	r3, [r7, #6]
 80077a0:	4413      	add	r3, r2
 80077a2:	81fb      	strh	r3, [r7, #14]
	while(__HAL_TIM_GET_COUNTER(&htim6) < delay);
 80077a4:	bf00      	nop
 80077a6:	4b06      	ldr	r3, [pc, #24]	; (80077c0 <Tim6WaitUs+0x34>)
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80077ac:	89fb      	ldrh	r3, [r7, #14]
 80077ae:	429a      	cmp	r2, r3
 80077b0:	d3f9      	bcc.n	80077a6 <Tim6WaitUs+0x1a>

}
 80077b2:	bf00      	nop
 80077b4:	3714      	adds	r7, #20
 80077b6:	46bd      	mov	sp, r7
 80077b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077bc:	4770      	bx	lr
 80077be:	bf00      	nop
 80077c0:	20010240 	.word	0x20010240

080077c4 <GetEncoderLeft>:

int16_t GetEncoderLeft(void){
 80077c4:	b480      	push	{r7}
 80077c6:	b083      	sub	sp, #12
 80077c8:	af00      	add	r7, sp, #0
	int16_t count = 0;
 80077ca:	2300      	movs	r3, #0
 80077cc:	80fb      	strh	r3, [r7, #6]
	uint16_t enc_val = TIM3->CNT;
 80077ce:	4b0d      	ldr	r3, [pc, #52]	; (8007804 <GetEncoderLeft+0x40>)
 80077d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077d2:	80bb      	strh	r3, [r7, #4]
	TIM3->CNT = 0;
 80077d4:	4b0b      	ldr	r3, [pc, #44]	; (8007804 <GetEncoderLeft+0x40>)
 80077d6:	2200      	movs	r2, #0
 80077d8:	625a      	str	r2, [r3, #36]	; 0x24

	if(enc_val > 32767){
 80077da:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80077de:	2b00      	cmp	r3, #0
 80077e0:	da04      	bge.n	80077ec <GetEncoderLeft+0x28>
		count = (int16_t)(65536 - enc_val);
 80077e2:	88bb      	ldrh	r3, [r7, #4]
 80077e4:	425b      	negs	r3, r3
 80077e6:	b29b      	uxth	r3, r3
 80077e8:	80fb      	strh	r3, [r7, #6]
 80077ea:	e003      	b.n	80077f4 <GetEncoderLeft+0x30>
	}else{
		count = -(int16_t)enc_val;
 80077ec:	88bb      	ldrh	r3, [r7, #4]
 80077ee:	425b      	negs	r3, r3
 80077f0:	b29b      	uxth	r3, r3
 80077f2:	80fb      	strh	r3, [r7, #6]
	}
	return count;
 80077f4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 80077f8:	4618      	mov	r0, r3
 80077fa:	370c      	adds	r7, #12
 80077fc:	46bd      	mov	sp, r7
 80077fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007802:	4770      	bx	lr
 8007804:	40000400 	.word	0x40000400

08007808 <GetEncoderRight>:

int16_t GetEncoderRight(void)
{
 8007808:	b480      	push	{r7}
 800780a:	b083      	sub	sp, #12
 800780c:	af00      	add	r7, sp, #0
	int16_t count = 0;
 800780e:	2300      	movs	r3, #0
 8007810:	80fb      	strh	r3, [r7, #6]
	uint16_t enc_val = TIM4->CNT;
 8007812:	4b0b      	ldr	r3, [pc, #44]	; (8007840 <GetEncoderRight+0x38>)
 8007814:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007816:	80bb      	strh	r3, [r7, #4]
	TIM4->CNT = 0;
 8007818:	4b09      	ldr	r3, [pc, #36]	; (8007840 <GetEncoderRight+0x38>)
 800781a:	2200      	movs	r2, #0
 800781c:	625a      	str	r2, [r3, #36]	; 0x24

	if(enc_val > 32767){
 800781e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8007822:	2b00      	cmp	r3, #0
 8007824:	da02      	bge.n	800782c <GetEncoderRight+0x24>
		count = -(int16_t)(65536 - enc_val);
 8007826:	88bb      	ldrh	r3, [r7, #4]
 8007828:	80fb      	strh	r3, [r7, #6]
 800782a:	e001      	b.n	8007830 <GetEncoderRight+0x28>
	}else{
		count = (int16_t)enc_val;
 800782c:	88bb      	ldrh	r3, [r7, #4]
 800782e:	80fb      	strh	r3, [r7, #6]
	}

	return count;
 8007830:	f9b7 3006 	ldrsh.w	r3, [r7, #6]

}
 8007834:	4618      	mov	r0, r3
 8007836:	370c      	adds	r7, #12
 8007838:	46bd      	mov	sp, r7
 800783a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783e:	4770      	bx	lr
 8007840:	40000800 	.word	0x40000800
 8007844:	00000000 	.word	0x00000000

08007848 <UpdateGyro>:

void UpdateGyro(void)
{
 8007848:	b5b0      	push	{r4, r5, r7, lr}
 800784a:	af00      	add	r7, sp, #0
	center.omega_deg = ReadGyro() - gyro_base;
 800784c:	f7fd f9ac 	bl	8004ba8 <ReadGyro>
 8007850:	eeb0 7a40 	vmov.f32	s14, s0
 8007854:	4b2e      	ldr	r3, [pc, #184]	; (8007910 <UpdateGyro+0xc8>)
 8007856:	edd3 7a00 	vldr	s15, [r3]
 800785a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800785e:	4b2d      	ldr	r3, [pc, #180]	; (8007914 <UpdateGyro+0xcc>)
 8007860:	edc3 7a03 	vstr	s15, [r3, #12]
	center.omega_rad = center.omega_deg * KW;
 8007864:	4b2b      	ldr	r3, [pc, #172]	; (8007914 <UpdateGyro+0xcc>)
 8007866:	68db      	ldr	r3, [r3, #12]
 8007868:	4618      	mov	r0, r3
 800786a:	f7f8 fe6d 	bl	8000548 <__aeabi_f2d>
 800786e:	a324      	add	r3, pc, #144	; (adr r3, 8007900 <UpdateGyro+0xb8>)
 8007870:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007874:	f7f8 fec0 	bl	80005f8 <__aeabi_dmul>
 8007878:	4603      	mov	r3, r0
 800787a:	460c      	mov	r4, r1
 800787c:	4618      	mov	r0, r3
 800787e:	4621      	mov	r1, r4
 8007880:	f7f9 f992 	bl	8000ba8 <__aeabi_d2f>
 8007884:	4602      	mov	r2, r0
 8007886:	4b23      	ldr	r3, [pc, #140]	; (8007914 <UpdateGyro+0xcc>)
 8007888:	609a      	str	r2, [r3, #8]
	center.angle += (center.omega_deg + center.pre_omega_deg) * 0.5 * 0.001;
 800788a:	4b22      	ldr	r3, [pc, #136]	; (8007914 <UpdateGyro+0xcc>)
 800788c:	ed93 7a03 	vldr	s14, [r3, #12]
 8007890:	4b20      	ldr	r3, [pc, #128]	; (8007914 <UpdateGyro+0xcc>)
 8007892:	edd3 7a05 	vldr	s15, [r3, #20]
 8007896:	ee77 7a27 	vadd.f32	s15, s14, s15
 800789a:	ee17 0a90 	vmov	r0, s15
 800789e:	f7f8 fe53 	bl	8000548 <__aeabi_f2d>
 80078a2:	f04f 0200 	mov.w	r2, #0
 80078a6:	4b1c      	ldr	r3, [pc, #112]	; (8007918 <UpdateGyro+0xd0>)
 80078a8:	f7f8 fea6 	bl	80005f8 <__aeabi_dmul>
 80078ac:	4603      	mov	r3, r0
 80078ae:	460c      	mov	r4, r1
 80078b0:	4618      	mov	r0, r3
 80078b2:	4621      	mov	r1, r4
 80078b4:	a314      	add	r3, pc, #80	; (adr r3, 8007908 <UpdateGyro+0xc0>)
 80078b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078ba:	f7f8 fe9d 	bl	80005f8 <__aeabi_dmul>
 80078be:	4603      	mov	r3, r0
 80078c0:	460c      	mov	r4, r1
 80078c2:	4625      	mov	r5, r4
 80078c4:	461c      	mov	r4, r3
 80078c6:	4b13      	ldr	r3, [pc, #76]	; (8007914 <UpdateGyro+0xcc>)
 80078c8:	6a1b      	ldr	r3, [r3, #32]
 80078ca:	4618      	mov	r0, r3
 80078cc:	f7f8 fe3c 	bl	8000548 <__aeabi_f2d>
 80078d0:	4602      	mov	r2, r0
 80078d2:	460b      	mov	r3, r1
 80078d4:	4620      	mov	r0, r4
 80078d6:	4629      	mov	r1, r5
 80078d8:	f7f8 fcd8 	bl	800028c <__adddf3>
 80078dc:	4603      	mov	r3, r0
 80078de:	460c      	mov	r4, r1
 80078e0:	4618      	mov	r0, r3
 80078e2:	4621      	mov	r1, r4
 80078e4:	f7f9 f960 	bl	8000ba8 <__aeabi_d2f>
 80078e8:	4602      	mov	r2, r0
 80078ea:	4b0a      	ldr	r3, [pc, #40]	; (8007914 <UpdateGyro+0xcc>)
 80078ec:	621a      	str	r2, [r3, #32]
	center.pre_omega_deg = center.omega_deg;
 80078ee:	4b09      	ldr	r3, [pc, #36]	; (8007914 <UpdateGyro+0xcc>)
 80078f0:	68db      	ldr	r3, [r3, #12]
 80078f2:	4a08      	ldr	r2, [pc, #32]	; (8007914 <UpdateGyro+0xcc>)
 80078f4:	6153      	str	r3, [r2, #20]

}
 80078f6:	bf00      	nop
 80078f8:	bdb0      	pop	{r4, r5, r7, pc}
 80078fa:	bf00      	nop
 80078fc:	f3af 8000 	nop.w
 8007900:	9691a75d 	.word	0x9691a75d
 8007904:	3f91dbca 	.word	0x3f91dbca
 8007908:	d2f1a9fc 	.word	0xd2f1a9fc
 800790c:	3f50624d 	.word	0x3f50624d
 8007910:	200004bc 	.word	0x200004bc
 8007914:	200081f4 	.word	0x200081f4
 8007918:	3fe00000 	.word	0x3fe00000

0800791c <UpdateEncoder>:
void UpdateEncoder(void)
{
 800791c:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8007920:	af00      	add	r7, sp, #0
	encoder_r.pulse = GetEncoderRight();
 8007922:	f7ff ff71 	bl	8007808 <GetEncoderRight>
 8007926:	4603      	mov	r3, r0
 8007928:	461a      	mov	r2, r3
 800792a:	4b45      	ldr	r3, [pc, #276]	; (8007a40 <UpdateEncoder+0x124>)
 800792c:	801a      	strh	r2, [r3, #0]
	encoder_l.pulse = GetEncoderLeft();
 800792e:	f7ff ff49 	bl	80077c4 <GetEncoderLeft>
 8007932:	4603      	mov	r3, r0
 8007934:	461a      	mov	r2, r3
 8007936:	4b43      	ldr	r3, [pc, #268]	; (8007a44 <UpdateEncoder+0x128>)
 8007938:	801a      	strh	r2, [r3, #0]

	encoder_r.sum += encoder_r.pulse;
 800793a:	4b41      	ldr	r3, [pc, #260]	; (8007a40 <UpdateEncoder+0x124>)
 800793c:	881b      	ldrh	r3, [r3, #0]
 800793e:	b21b      	sxth	r3, r3
 8007940:	4a3f      	ldr	r2, [pc, #252]	; (8007a40 <UpdateEncoder+0x124>)
 8007942:	e9d2 1202 	ldrd	r1, r2, [r2, #8]
 8007946:	fa0f fb83 	sxth.w	fp, r3
 800794a:	ea4f 7ceb 	mov.w	ip, fp, asr #31
 800794e:	eb1b 0301 	adds.w	r3, fp, r1
 8007952:	eb4c 0402 	adc.w	r4, ip, r2
 8007956:	4a3a      	ldr	r2, [pc, #232]	; (8007a40 <UpdateEncoder+0x124>)
 8007958:	e9c2 3402 	strd	r3, r4, [r2, #8]
	encoder_l.sum += encoder_l.pulse;
 800795c:	4b39      	ldr	r3, [pc, #228]	; (8007a44 <UpdateEncoder+0x128>)
 800795e:	881b      	ldrh	r3, [r3, #0]
 8007960:	b21b      	sxth	r3, r3
 8007962:	4a38      	ldr	r2, [pc, #224]	; (8007a44 <UpdateEncoder+0x128>)
 8007964:	e9d2 1202 	ldrd	r1, r2, [r2, #8]
 8007968:	fa0f fb83 	sxth.w	fp, r3
 800796c:	ea4f 7ceb 	mov.w	ip, fp, asr #31
 8007970:	eb1b 0301 	adds.w	r3, fp, r1
 8007974:	eb4c 0402 	adc.w	r4, ip, r2
 8007978:	4a32      	ldr	r2, [pc, #200]	; (8007a44 <UpdateEncoder+0x128>)
 800797a:	e9c2 3402 	strd	r3, r4, [r2, #8]
	encoder_r.distance = Kxr * encoder_r.sum;
 800797e:	4b30      	ldr	r3, [pc, #192]	; (8007a40 <UpdateEncoder+0x124>)
 8007980:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 8007984:	4618      	mov	r0, r3
 8007986:	4621      	mov	r1, r4
 8007988:	f7f9 fa2e 	bl	8000de8 <__aeabi_l2f>
 800798c:	ee07 0a10 	vmov	s14, r0
 8007990:	4b2d      	ldr	r3, [pc, #180]	; (8007a48 <UpdateEncoder+0x12c>)
 8007992:	edd3 7a00 	vldr	s15, [r3]
 8007996:	ee67 7a27 	vmul.f32	s15, s14, s15
 800799a:	4b29      	ldr	r3, [pc, #164]	; (8007a40 <UpdateEncoder+0x124>)
 800799c:	edc3 7a04 	vstr	s15, [r3, #16]
	encoder_l.distance = Kxr * encoder_l.sum;
 80079a0:	4b28      	ldr	r3, [pc, #160]	; (8007a44 <UpdateEncoder+0x128>)
 80079a2:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 80079a6:	4618      	mov	r0, r3
 80079a8:	4621      	mov	r1, r4
 80079aa:	f7f9 fa1d 	bl	8000de8 <__aeabi_l2f>
 80079ae:	ee07 0a10 	vmov	s14, r0
 80079b2:	4b25      	ldr	r3, [pc, #148]	; (8007a48 <UpdateEncoder+0x12c>)
 80079b4:	edd3 7a00 	vldr	s15, [r3]
 80079b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80079bc:	4b21      	ldr	r3, [pc, #132]	; (8007a44 <UpdateEncoder+0x128>)
 80079be:	edc3 7a04 	vstr	s15, [r3, #16]

	encoder_r.velocity = Kxr * (float)encoder_r.pulse;
 80079c2:	4b1f      	ldr	r3, [pc, #124]	; (8007a40 <UpdateEncoder+0x124>)
 80079c4:	881b      	ldrh	r3, [r3, #0]
 80079c6:	b21b      	sxth	r3, r3
 80079c8:	ee07 3a90 	vmov	s15, r3
 80079cc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80079d0:	4b1d      	ldr	r3, [pc, #116]	; (8007a48 <UpdateEncoder+0x12c>)
 80079d2:	edd3 7a00 	vldr	s15, [r3]
 80079d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80079da:	4b19      	ldr	r3, [pc, #100]	; (8007a40 <UpdateEncoder+0x124>)
 80079dc:	edc3 7a05 	vstr	s15, [r3, #20]
	encoder_l.velocity = Kxr * (float)encoder_l.pulse;
 80079e0:	4b18      	ldr	r3, [pc, #96]	; (8007a44 <UpdateEncoder+0x128>)
 80079e2:	881b      	ldrh	r3, [r3, #0]
 80079e4:	b21b      	sxth	r3, r3
 80079e6:	ee07 3a90 	vmov	s15, r3
 80079ea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80079ee:	4b16      	ldr	r3, [pc, #88]	; (8007a48 <UpdateEncoder+0x12c>)
 80079f0:	edd3 7a00 	vldr	s15, [r3]
 80079f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80079f8:	4b12      	ldr	r3, [pc, #72]	; (8007a44 <UpdateEncoder+0x128>)
 80079fa:	edc3 7a05 	vstr	s15, [r3, #20]

	center.distance = (encoder_r.distance + encoder_l.distance) * 0.5;
 80079fe:	4b10      	ldr	r3, [pc, #64]	; (8007a40 <UpdateEncoder+0x124>)
 8007a00:	ed93 7a04 	vldr	s14, [r3, #16]
 8007a04:	4b0f      	ldr	r3, [pc, #60]	; (8007a44 <UpdateEncoder+0x128>)
 8007a06:	edd3 7a04 	vldr	s15, [r3, #16]
 8007a0a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007a0e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8007a12:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007a16:	4b0d      	ldr	r3, [pc, #52]	; (8007a4c <UpdateEncoder+0x130>)
 8007a18:	edc3 7a07 	vstr	s15, [r3, #28]
	center.velocity = (encoder_r.velocity + encoder_l.velocity) * 0.5;
 8007a1c:	4b08      	ldr	r3, [pc, #32]	; (8007a40 <UpdateEncoder+0x124>)
 8007a1e:	ed93 7a05 	vldr	s14, [r3, #20]
 8007a22:	4b08      	ldr	r3, [pc, #32]	; (8007a44 <UpdateEncoder+0x128>)
 8007a24:	edd3 7a05 	vldr	s15, [r3, #20]
 8007a28:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007a2c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8007a30:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007a34:	4b05      	ldr	r3, [pc, #20]	; (8007a4c <UpdateEncoder+0x130>)
 8007a36:	edc3 7a00 	vstr	s15, [r3]

}
 8007a3a:	bf00      	nop
 8007a3c:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8007a40:	200100c0 	.word	0x200100c0
 8007a44:	20008230 	.word	0x20008230
 8007a48:	20008260 	.word	0x20008260
 8007a4c:	200081f4 	.word	0x200081f4

08007a50 <GetADC>:
int GetADC(ADC_HandleTypeDef *hadc, uint32_t channel)
{
 8007a50:	b580      	push	{r7, lr}
 8007a52:	b086      	sub	sp, #24
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	6078      	str	r0, [r7, #4]
 8007a58:	6039      	str	r1, [r7, #0]
  ADC_ChannelConfTypeDef sConfig = {0};
 8007a5a:	f107 0308 	add.w	r3, r7, #8
 8007a5e:	2200      	movs	r2, #0
 8007a60:	601a      	str	r2, [r3, #0]
 8007a62:	605a      	str	r2, [r3, #4]
 8007a64:	609a      	str	r2, [r3, #8]
 8007a66:	60da      	str	r2, [r3, #12]

  sConfig.Channel = channel;
 8007a68:	683b      	ldr	r3, [r7, #0]
 8007a6a:	60bb      	str	r3, [r7, #8]
  sConfig.Rank = 1;
 8007a6c:	2301      	movs	r3, #1
 8007a6e:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8007a70:	2301      	movs	r3, #1
 8007a72:	613b      	str	r3, [r7, #16]

  HAL_ADC_ConfigChannel(hadc, &sConfig);
 8007a74:	f107 0308 	add.w	r3, r7, #8
 8007a78:	4619      	mov	r1, r3
 8007a7a:	6878      	ldr	r0, [r7, #4]
 8007a7c:	f7f9 fda2 	bl	80015c4 <HAL_ADC_ConfigChannel>

  HAL_ADC_Start(hadc);
 8007a80:	6878      	ldr	r0, [r7, #4]
 8007a82:	f7f9 fc47 	bl	8001314 <HAL_ADC_Start>
  HAL_ADC_PollForConversion(hadc, 100);
 8007a86:	2164      	movs	r1, #100	; 0x64
 8007a88:	6878      	ldr	r0, [r7, #4]
 8007a8a:	f7f9 fd09 	bl	80014a0 <HAL_ADC_PollForConversion>
  return HAL_ADC_GetValue(hadc);
 8007a8e:	6878      	ldr	r0, [r7, #4]
 8007a90:	f7f9 fd8a 	bl	80015a8 <HAL_ADC_GetValue>
 8007a94:	4603      	mov	r3, r0
}
 8007a96:	4618      	mov	r0, r3
 8007a98:	3718      	adds	r7, #24
 8007a9a:	46bd      	mov	sp, r7
 8007a9c:	bd80      	pop	{r7, pc}
	...

08007aa0 <GetControlBaseValue>:

void GetControlBaseValue(){
 8007aa0:	b580      	push	{r7, lr}
 8007aa2:	af00      	add	r7, sp, #0
	DisableMotor();
 8007aa4:	f7fd fe32 	bl	800570c <DisableMotor>
	StartTimer();
 8007aa8:	f7ff fdb2 	bl	8007610 <StartTimer>
	HAL_Delay(100);
 8007aac:	2064      	movs	r0, #100	; 0x64
 8007aae:	f7f9 fbcb 	bl	8001248 <HAL_Delay>
	wall_r.base = wall_r.val;
 8007ab2:	4b06      	ldr	r3, [pc, #24]	; (8007acc <GetControlBaseValue+0x2c>)
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	b21a      	sxth	r2, r3
 8007ab8:	4b04      	ldr	r3, [pc, #16]	; (8007acc <GetControlBaseValue+0x2c>)
 8007aba:	809a      	strh	r2, [r3, #4]
	wall_l.base = wall_l.val;
 8007abc:	4b04      	ldr	r3, [pc, #16]	; (8007ad0 <GetControlBaseValue+0x30>)
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	b21a      	sxth	r2, r3
 8007ac2:	4b03      	ldr	r3, [pc, #12]	; (8007ad0 <GetControlBaseValue+0x30>)
 8007ac4:	809a      	strh	r2, [r3, #4]
}
 8007ac6:	bf00      	nop
 8007ac8:	bd80      	pop	{r7, pc}
 8007aca:	bf00      	nop
 8007acc:	200081cc 	.word	0x200081cc
 8007ad0:	2000824c 	.word	0x2000824c

08007ad4 <UtsutsuSystem>:
#include <Mouse/global.h>

void UtsutsuSystem()
{
 8007ad4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007ad8:	b088      	sub	sp, #32
 8007ada:	af06      	add	r7, sp, #24
	uint8_t mode = 0;
 8007adc:	2300      	movs	r3, #0
 8007ade:	717b      	strb	r3, [r7, #5]
	uint16_t i = 0;
 8007ae0:	2300      	movs	r3, #0
 8007ae2:	80fb      	strh	r3, [r7, #6]

	DisableMotor();
 8007ae4:	f7fd fe12 	bl	800570c <DisableMotor>

	MelodySummer();
 8007ae8:	f7fc fdd2 	bl	8004690 <MelodySummer>

	GyroInit();
 8007aec:	f7fd f816 	bl	8004b1c <GyroInit>
	VariableInit();
 8007af0:	f7fd ff2a 	bl	8005948 <VariableInit>
	CheckBattery();
 8007af4:	f7fc ffde 	bl	8004ab4 <CheckBattery>
	StopTimer();
 8007af8:	f7ff fdac 	bl	8007654 <StopTimer>
	MF.FLAG.SEARCH = 1;
 8007afc:	4abc      	ldr	r2, [pc, #752]	; (8007df0 <UtsutsuSystem+0x31c>)
 8007afe:	7813      	ldrb	r3, [r2, #0]
 8007b00:	f043 0304 	orr.w	r3, r3, #4
 8007b04:	7013      	strb	r3, [r2, #0]

	printf("----Start Utsutsu System----\n");
 8007b06:	48bb      	ldr	r0, [pc, #748]	; (8007df4 <UtsutsuSystem+0x320>)
 8007b08:	f001 ffd0 	bl	8009aac <puts>

	while(1){

	  ModeSelect(&mode);
 8007b0c:	1d7b      	adds	r3, r7, #5
 8007b0e:	4618      	mov	r0, r3
 8007b10:	f7fc fd34 	bl	800457c <ModeSelect>

	  WaitMs(500);
 8007b14:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007b18:	f7fc fd24 	bl	8004564 <WaitMs>
	  //----mode action----
	  switch(mode)
 8007b1c:	797b      	ldrb	r3, [r7, #5]
 8007b1e:	2b0d      	cmp	r3, #13
 8007b20:	f200 815a 	bhi.w	8007dd8 <UtsutsuSystem+0x304>
 8007b24:	a201      	add	r2, pc, #4	; (adr r2, 8007b2c <UtsutsuSystem+0x58>)
 8007b26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b2a:	bf00      	nop
 8007b2c:	08007b65 	.word	0x08007b65
 8007b30:	08007bed 	.word	0x08007bed
 8007b34:	08007c2f 	.word	0x08007c2f
 8007b38:	08007c79 	.word	0x08007c79
 8007b3c:	08007cb3 	.word	0x08007cb3
 8007b40:	08007cfd 	.word	0x08007cfd
 8007b44:	08007d37 	.word	0x08007d37
 8007b48:	08007dd9 	.word	0x08007dd9
 8007b4c:	08007dd9 	.word	0x08007dd9
 8007b50:	08007dd9 	.word	0x08007dd9
 8007b54:	08007dd9 	.word	0x08007dd9
 8007b58:	08007d57 	.word	0x08007d57
 8007b5c:	08007d67 	.word	0x08007d67
 8007b60:	08007d77 	.word	0x08007d77
	  {
	  	  //----log Transmit----
	  	  case 0:
			printf("START\r\n");
 8007b64:	48a4      	ldr	r0, [pc, #656]	; (8007df8 <UtsutsuSystem+0x324>)
 8007b66:	f001 ffa1 	bl	8009aac <puts>
			for(i=0;i<MEMORY;i++){
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	80fb      	strh	r3, [r7, #6]
 8007b6e:	e035      	b.n	8007bdc <UtsutsuSystem+0x108>
				printf("%4lf, %4lf, %4lf, %4lf\n",test1[i],test2[i],test3[i],test4[i]);
 8007b70:	88fb      	ldrh	r3, [r7, #6]
 8007b72:	4aa2      	ldr	r2, [pc, #648]	; (8007dfc <UtsutsuSystem+0x328>)
 8007b74:	009b      	lsls	r3, r3, #2
 8007b76:	4413      	add	r3, r2
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	4618      	mov	r0, r3
 8007b7c:	f7f8 fce4 	bl	8000548 <__aeabi_f2d>
 8007b80:	4682      	mov	sl, r0
 8007b82:	468b      	mov	fp, r1
 8007b84:	88fb      	ldrh	r3, [r7, #6]
 8007b86:	4a9e      	ldr	r2, [pc, #632]	; (8007e00 <UtsutsuSystem+0x32c>)
 8007b88:	009b      	lsls	r3, r3, #2
 8007b8a:	4413      	add	r3, r2
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	4618      	mov	r0, r3
 8007b90:	f7f8 fcda 	bl	8000548 <__aeabi_f2d>
 8007b94:	4604      	mov	r4, r0
 8007b96:	460d      	mov	r5, r1
 8007b98:	88fb      	ldrh	r3, [r7, #6]
 8007b9a:	4a9a      	ldr	r2, [pc, #616]	; (8007e04 <UtsutsuSystem+0x330>)
 8007b9c:	009b      	lsls	r3, r3, #2
 8007b9e:	4413      	add	r3, r2
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	4618      	mov	r0, r3
 8007ba4:	f7f8 fcd0 	bl	8000548 <__aeabi_f2d>
 8007ba8:	4680      	mov	r8, r0
 8007baa:	4689      	mov	r9, r1
 8007bac:	88fb      	ldrh	r3, [r7, #6]
 8007bae:	4a96      	ldr	r2, [pc, #600]	; (8007e08 <UtsutsuSystem+0x334>)
 8007bb0:	009b      	lsls	r3, r3, #2
 8007bb2:	4413      	add	r3, r2
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	4618      	mov	r0, r3
 8007bb8:	f7f8 fcc6 	bl	8000548 <__aeabi_f2d>
 8007bbc:	4602      	mov	r2, r0
 8007bbe:	460b      	mov	r3, r1
 8007bc0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007bc4:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8007bc8:	e9cd 4500 	strd	r4, r5, [sp]
 8007bcc:	4652      	mov	r2, sl
 8007bce:	465b      	mov	r3, fp
 8007bd0:	488e      	ldr	r0, [pc, #568]	; (8007e0c <UtsutsuSystem+0x338>)
 8007bd2:	f001 fef7 	bl	80099c4 <iprintf>
			for(i=0;i<MEMORY;i++){
 8007bd6:	88fb      	ldrh	r3, [r7, #6]
 8007bd8:	3301      	adds	r3, #1
 8007bda:	80fb      	strh	r3, [r7, #6]
 8007bdc:	88fb      	ldrh	r3, [r7, #6]
 8007bde:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8007be2:	d3c5      	bcc.n	8007b70 <UtsutsuSystem+0x9c>
			}
			printf("ALL\r\n");
 8007be4:	488a      	ldr	r0, [pc, #552]	; (8007e10 <UtsutsuSystem+0x33c>)
 8007be6:	f001 ff61 	bl	8009aac <puts>

			break;
 8007bea:	e100      	b.n	8007dee <UtsutsuSystem+0x31a>

		  //----Search Mode for One Section Running----
	  	  case 1:
			goal_x = GOAL_X;
 8007bec:	4b89      	ldr	r3, [pc, #548]	; (8007e14 <UtsutsuSystem+0x340>)
 8007bee:	2206      	movs	r2, #6
 8007bf0:	801a      	strh	r2, [r3, #0]
			goal_y = GOAL_Y;
 8007bf2:	4b89      	ldr	r3, [pc, #548]	; (8007e18 <UtsutsuSystem+0x344>)
 8007bf4:	2200      	movs	r2, #0
 8007bf6:	801a      	strh	r2, [r3, #0]

			StartWaiting();
 8007bf8:	f7fc fe2e 	bl	8004858 <StartWaiting>
			FirstAction();
 8007bfc:	f7fc fe72 	bl	80048e4 <FirstAction>

//			GetWallData();
			SearchOneSection(GOAL_LENGTH);
 8007c00:	2001      	movs	r0, #1
 8007c02:	f7fe fd45 	bl	8006690 <SearchOneSection>
			goal_x = goal_y = 0;
 8007c06:	4b84      	ldr	r3, [pc, #528]	; (8007e18 <UtsutsuSystem+0x344>)
 8007c08:	2200      	movs	r2, #0
 8007c0a:	801a      	strh	r2, [r3, #0]
 8007c0c:	4b82      	ldr	r3, [pc, #520]	; (8007e18 <UtsutsuSystem+0x344>)
 8007c0e:	881a      	ldrh	r2, [r3, #0]
 8007c10:	4b80      	ldr	r3, [pc, #512]	; (8007e14 <UtsutsuSystem+0x340>)
 8007c12:	801a      	strh	r2, [r3, #0]
			WaitMs(100);
 8007c14:	2064      	movs	r0, #100	; 0x64
 8007c16:	f7fc fca5 	bl	8004564 <WaitMs>
			SearchOneSection(1);
 8007c1a:	2001      	movs	r0, #1
 8007c1c:	f7fe fd38 	bl	8006690 <SearchOneSection>

			goal_x = GOAL_X;
 8007c20:	4b7c      	ldr	r3, [pc, #496]	; (8007e14 <UtsutsuSystem+0x340>)
 8007c22:	2206      	movs	r2, #6
 8007c24:	801a      	strh	r2, [r3, #0]
			goal_y = GOAL_Y;						//
 8007c26:	4b7c      	ldr	r3, [pc, #496]	; (8007e18 <UtsutsuSystem+0x344>)
 8007c28:	2200      	movs	r2, #0
 8007c2a:	801a      	strh	r2, [r3, #0]
			break;
 8007c2c:	e0df      	b.n	8007dee <UtsutsuSystem+0x31a>

			//----Search Mode for Continuous Running----
	  	  case 2:
			goal_x = GOAL_X;
 8007c2e:	4b79      	ldr	r3, [pc, #484]	; (8007e14 <UtsutsuSystem+0x340>)
 8007c30:	2206      	movs	r2, #6
 8007c32:	801a      	strh	r2, [r3, #0]
			goal_y = GOAL_Y;
 8007c34:	4b78      	ldr	r3, [pc, #480]	; (8007e18 <UtsutsuSystem+0x344>)
 8007c36:	2200      	movs	r2, #0
 8007c38:	801a      	strh	r2, [r3, #0]

			StartWaiting();
 8007c3a:	f7fc fe0d 	bl	8004858 <StartWaiting>
			FirstAction();
 8007c3e:	f7fc fe51 	bl	80048e4 <FirstAction>

			SearchContinuous(GOAL_LENGTH);
 8007c42:	2001      	movs	r0, #1
 8007c44:	f7fe fdbe 	bl	80067c4 <SearchContinuous>
			goal_x = goal_y = 0;
 8007c48:	4b73      	ldr	r3, [pc, #460]	; (8007e18 <UtsutsuSystem+0x344>)
 8007c4a:	2200      	movs	r2, #0
 8007c4c:	801a      	strh	r2, [r3, #0]
 8007c4e:	4b72      	ldr	r3, [pc, #456]	; (8007e18 <UtsutsuSystem+0x344>)
 8007c50:	881a      	ldrh	r2, [r3, #0]
 8007c52:	4b70      	ldr	r3, [pc, #448]	; (8007e14 <UtsutsuSystem+0x340>)
 8007c54:	801a      	strh	r2, [r3, #0]
			SearchContinuous(1);
 8007c56:	2001      	movs	r0, #1
 8007c58:	f7fe fdb4 	bl	80067c4 <SearchContinuous>
			goal_x = GOAL_X;
 8007c5c:	4b6d      	ldr	r3, [pc, #436]	; (8007e14 <UtsutsuSystem+0x340>)
 8007c5e:	2206      	movs	r2, #6
 8007c60:	801a      	strh	r2, [r3, #0]
			goal_y = GOAL_Y;
 8007c62:	4b6d      	ldr	r3, [pc, #436]	; (8007e18 <UtsutsuSystem+0x344>)
 8007c64:	2200      	movs	r2, #0
 8007c66:	801a      	strh	r2, [r3, #0]

			Spin180();
 8007c68:	f7fd f8b4 	bl	8004dd4 <Spin180>
			StopTimer();
 8007c6c:	f7ff fcf2 	bl	8007654 <StopTimer>
			UpdateDirection(DIR_SPIN_180);
 8007c70:	2002      	movs	r0, #2
 8007c72:	f7ff f96f 	bl	8006f54 <UpdateDirection>
			break;
 8007c76:	e0ba      	b.n	8007dee <UtsutsuSystem+0x31a>

	  	  case 3:
			goal_x = GOAL_X;
 8007c78:	4b66      	ldr	r3, [pc, #408]	; (8007e14 <UtsutsuSystem+0x340>)
 8007c7a:	2206      	movs	r2, #6
 8007c7c:	801a      	strh	r2, [r3, #0]
			goal_y = GOAL_Y;
 8007c7e:	4b66      	ldr	r3, [pc, #408]	; (8007e18 <UtsutsuSystem+0x344>)
 8007c80:	2200      	movs	r2, #0
 8007c82:	801a      	strh	r2, [r3, #0]

			StartWaiting();
 8007c84:	f7fc fde8 	bl	8004858 <StartWaiting>
			FirstAction();
 8007c88:	f7fc fe2c 	bl	80048e4 <FirstAction>

			goal_x = goal_y = 0;
 8007c8c:	4b62      	ldr	r3, [pc, #392]	; (8007e18 <UtsutsuSystem+0x344>)
 8007c8e:	2200      	movs	r2, #0
 8007c90:	801a      	strh	r2, [r3, #0]
 8007c92:	4b61      	ldr	r3, [pc, #388]	; (8007e18 <UtsutsuSystem+0x344>)
 8007c94:	881a      	ldrh	r2, [r3, #0]
 8007c96:	4b5f      	ldr	r3, [pc, #380]	; (8007e14 <UtsutsuSystem+0x340>)
 8007c98:	801a      	strh	r2, [r3, #0]

			goal_x = GOAL_X;
 8007c9a:	4b5e      	ldr	r3, [pc, #376]	; (8007e14 <UtsutsuSystem+0x340>)
 8007c9c:	2206      	movs	r2, #6
 8007c9e:	801a      	strh	r2, [r3, #0]
			goal_y = GOAL_Y;
 8007ca0:	4b5d      	ldr	r3, [pc, #372]	; (8007e18 <UtsutsuSystem+0x344>)
 8007ca2:	2200      	movs	r2, #0
 8007ca4:	801a      	strh	r2, [r3, #0]

			Spin180();									//180
 8007ca6:	f7fd f895 	bl	8004dd4 <Spin180>
			UpdateDirection(DIR_SPIN_180);
 8007caa:	2002      	movs	r0, #2
 8007cac:	f7ff f952 	bl	8006f54 <UpdateDirection>
			break;
 8007cb0:	e09d      	b.n	8007dee <UtsutsuSystem+0x31a>


	  	  case 4:
			goal_x = GOAL_X;
 8007cb2:	4b58      	ldr	r3, [pc, #352]	; (8007e14 <UtsutsuSystem+0x340>)
 8007cb4:	2206      	movs	r2, #6
 8007cb6:	801a      	strh	r2, [r3, #0]
			goal_y = GOAL_Y;
 8007cb8:	4b57      	ldr	r3, [pc, #348]	; (8007e18 <UtsutsuSystem+0x344>)
 8007cba:	2200      	movs	r2, #0
 8007cbc:	801a      	strh	r2, [r3, #0]

			StartWaiting();
 8007cbe:	f7fc fdcb 	bl	8004858 <StartWaiting>
			FirstAction();
 8007cc2:	f7fc fe0f 	bl	80048e4 <FirstAction>

			SearchSlalom(GOAL_LENGTH);
 8007cc6:	2001      	movs	r0, #1
 8007cc8:	f7fe fe6c 	bl	80069a4 <SearchSlalom>
			goal_x = goal_y = 0;
 8007ccc:	4b52      	ldr	r3, [pc, #328]	; (8007e18 <UtsutsuSystem+0x344>)
 8007cce:	2200      	movs	r2, #0
 8007cd0:	801a      	strh	r2, [r3, #0]
 8007cd2:	4b51      	ldr	r3, [pc, #324]	; (8007e18 <UtsutsuSystem+0x344>)
 8007cd4:	881a      	ldrh	r2, [r3, #0]
 8007cd6:	4b4f      	ldr	r3, [pc, #316]	; (8007e14 <UtsutsuSystem+0x340>)
 8007cd8:	801a      	strh	r2, [r3, #0]
			SearchSlalom(1);
 8007cda:	2001      	movs	r0, #1
 8007cdc:	f7fe fe62 	bl	80069a4 <SearchSlalom>
			goal_x = GOAL_X;
 8007ce0:	4b4c      	ldr	r3, [pc, #304]	; (8007e14 <UtsutsuSystem+0x340>)
 8007ce2:	2206      	movs	r2, #6
 8007ce4:	801a      	strh	r2, [r3, #0]
			goal_y = GOAL_Y;
 8007ce6:	4b4c      	ldr	r3, [pc, #304]	; (8007e18 <UtsutsuSystem+0x344>)
 8007ce8:	2200      	movs	r2, #0
 8007cea:	801a      	strh	r2, [r3, #0]

			Spin180();									//180
 8007cec:	f7fd f872 	bl	8004dd4 <Spin180>
			UpdateDirection(DIR_SPIN_180);
 8007cf0:	2002      	movs	r0, #2
 8007cf2:	f7ff f92f 	bl	8006f54 <UpdateDirection>

			StopTimer();
 8007cf6:	f7ff fcad 	bl	8007654 <StopTimer>

			break;
 8007cfa:	e078      	b.n	8007dee <UtsutsuSystem+0x31a>
			//////////////////////////////////

		case 5:
			goal_x = GOAL_X;
 8007cfc:	4b45      	ldr	r3, [pc, #276]	; (8007e14 <UtsutsuSystem+0x340>)
 8007cfe:	2206      	movs	r2, #6
 8007d00:	801a      	strh	r2, [r3, #0]
			goal_y = GOAL_Y;
 8007d02:	4b45      	ldr	r3, [pc, #276]	; (8007e18 <UtsutsuSystem+0x344>)
 8007d04:	2200      	movs	r2, #0
 8007d06:	801a      	strh	r2, [r3, #0]

			StartWaiting();
 8007d08:	f7fc fda6 	bl	8004858 <StartWaiting>
			FirstAction();
 8007d0c:	f7fc fdea 	bl	80048e4 <FirstAction>

			goal_x = goal_y = 0;
 8007d10:	4b41      	ldr	r3, [pc, #260]	; (8007e18 <UtsutsuSystem+0x344>)
 8007d12:	2200      	movs	r2, #0
 8007d14:	801a      	strh	r2, [r3, #0]
 8007d16:	4b40      	ldr	r3, [pc, #256]	; (8007e18 <UtsutsuSystem+0x344>)
 8007d18:	881a      	ldrh	r2, [r3, #0]
 8007d1a:	4b3e      	ldr	r3, [pc, #248]	; (8007e14 <UtsutsuSystem+0x340>)
 8007d1c:	801a      	strh	r2, [r3, #0]

			goal_x = GOAL_X;
 8007d1e:	4b3d      	ldr	r3, [pc, #244]	; (8007e14 <UtsutsuSystem+0x340>)
 8007d20:	2206      	movs	r2, #6
 8007d22:	801a      	strh	r2, [r3, #0]
			goal_y = GOAL_Y;
 8007d24:	4b3c      	ldr	r3, [pc, #240]	; (8007e18 <UtsutsuSystem+0x344>)
 8007d26:	2200      	movs	r2, #0
 8007d28:	801a      	strh	r2, [r3, #0]

			Spin180();
 8007d2a:	f7fd f853 	bl	8004dd4 <Spin180>
			UpdateDirection(DIR_SPIN_180);
 8007d2e:	2002      	movs	r0, #2
 8007d30:	f7ff f910 	bl	8006f54 <UpdateDirection>
			break;
 8007d34:	e05b      	b.n	8007dee <UtsutsuSystem+0x31a>
		case 6:
			SetMotionDirection(FORWARD);
 8007d36:	2000      	movs	r0, #0
 8007d38:	f7fd fc84 	bl	8005644 <SetMotionDirection>
			StartTimer();
 8007d3c:	f7ff fc68 	bl	8007610 <StartTimer>
			utsutsu_time = 0;
 8007d40:	4b36      	ldr	r3, [pc, #216]	; (8007e1c <UtsutsuSystem+0x348>)
 8007d42:	2200      	movs	r2, #0
 8007d44:	801a      	strh	r2, [r3, #0]
			HalfSectionAccel(GET_WALL_ON);
 8007d46:	2001      	movs	r0, #1
 8007d48:	f7fc ff5e 	bl	8004c08 <HalfSectionAccel>
			HalfSectionDecel();
 8007d4c:	f7fc ff78 	bl	8004c40 <HalfSectionDecel>
			StopTimer();
 8007d50:	f7ff fc80 	bl	8007654 <StopTimer>

			break;
 8007d54:	e04b      	b.n	8007dee <UtsutsuSystem+0x31a>

			//--------
		case 11:
		    DriveTest(&mode);
 8007d56:	1d7b      	adds	r3, r7, #5
 8007d58:	4618      	mov	r0, r3
 8007d5a:	f7fd fd2d 	bl	80057b8 <DriveTest>
			WaitMs(100);
 8007d5e:	2064      	movs	r0, #100	; 0x64
 8007d60:	f7fc fc00 	bl	8004564 <WaitMs>
			break;
 8007d64:	e043      	b.n	8007dee <UtsutsuSystem+0x31a>

			//--------
		case 12:
			StartWaiting();
 8007d66:	f7fc fd77 	bl	8004858 <StartWaiting>
			EncoderGyroTest();
 8007d6a:	f7ff fc07 	bl	800757c <EncoderGyroTest>
			WaitMs(100);
 8007d6e:	2064      	movs	r0, #100	; 0x64
 8007d70:	f7fc fbf8 	bl	8004564 <WaitMs>
			break;
 8007d74:	e03b      	b.n	8007dee <UtsutsuSystem+0x31a>

		case 13:
			StartWaiting();
 8007d76:	f7fc fd6f 	bl	8004858 <StartWaiting>

			/*Stone Mode*/
			MF.FLAG.VCTRL = 1;
 8007d7a:	4a1d      	ldr	r2, [pc, #116]	; (8007df0 <UtsutsuSystem+0x31c>)
 8007d7c:	7853      	ldrb	r3, [r2, #1]
 8007d7e:	f043 0301 	orr.w	r3, r3, #1
 8007d82:	7053      	strb	r3, [r2, #1]
			MF.FLAG.WCTRL = 1;
 8007d84:	4a1a      	ldr	r2, [pc, #104]	; (8007df0 <UtsutsuSystem+0x31c>)
 8007d86:	7853      	ldrb	r3, [r2, #1]
 8007d88:	f043 0302 	orr.w	r3, r3, #2
 8007d8c:	7053      	strb	r3, [r2, #1]

			MF.FLAG.ACCL = 0;
 8007d8e:	4a18      	ldr	r2, [pc, #96]	; (8007df0 <UtsutsuSystem+0x31c>)
 8007d90:	7813      	ldrb	r3, [r2, #0]
 8007d92:	f36f 1304 	bfc	r3, #4, #1
 8007d96:	7013      	strb	r3, [r2, #0]
			MF.FLAG.DECL = 0;
 8007d98:	4a15      	ldr	r2, [pc, #84]	; (8007df0 <UtsutsuSystem+0x31c>)
 8007d9a:	7813      	ldrb	r3, [r2, #0]
 8007d9c:	f36f 1345 	bfc	r3, #5, #1
 8007da0:	7013      	strb	r3, [r2, #0]
			MF.FLAG.WACCL = 0;
 8007da2:	4a13      	ldr	r2, [pc, #76]	; (8007df0 <UtsutsuSystem+0x31c>)
 8007da4:	7813      	ldrb	r3, [r2, #0]
 8007da6:	f36f 1386 	bfc	r3, #6, #1
 8007daa:	7013      	strb	r3, [r2, #0]
			MF.FLAG.WDECL = 0;
 8007dac:	4a10      	ldr	r2, [pc, #64]	; (8007df0 <UtsutsuSystem+0x31c>)
 8007dae:	7813      	ldrb	r3, [r2, #0]
 8007db0:	f36f 13c7 	bfc	r3, #7, #1
 8007db4:	7013      	strb	r3, [r2, #0]

			center.vel_target = 0;
 8007db6:	4b1a      	ldr	r3, [pc, #104]	; (8007e20 <UtsutsuSystem+0x34c>)
 8007db8:	f04f 0200 	mov.w	r2, #0
 8007dbc:	605a      	str	r2, [r3, #4]
			center.omega_target = 0;
 8007dbe:	4b18      	ldr	r3, [pc, #96]	; (8007e20 <UtsutsuSystem+0x34c>)
 8007dc0:	f04f 0200 	mov.w	r2, #0
 8007dc4:	611a      	str	r2, [r3, #16]
			SetMotionDirection(FORWARD);
 8007dc6:	2000      	movs	r0, #0
 8007dc8:	f7fd fc3c 	bl	8005644 <SetMotionDirection>
			StartMotion();
 8007dcc:	f7fd fbce 	bl	800556c <StartMotion>
			while(1){
				WaitMs(100);
 8007dd0:	2064      	movs	r0, #100	; 0x64
 8007dd2:	f7fc fbc7 	bl	8004564 <WaitMs>
 8007dd6:	e7fb      	b.n	8007dd0 <UtsutsuSystem+0x2fc>
			}
			break;

			//----, ----
		default:
			HAL_Delay(100);
 8007dd8:	2064      	movs	r0, #100	; 0x64
 8007dda:	f7f9 fa35 	bl	8001248 <HAL_Delay>
			VariableInit();
 8007dde:	f7fd fdb3 	bl	8005948 <VariableInit>
//			StartWaiting();
			CheckSensor();
 8007de2:	f7ff fc4f 	bl	8007684 <CheckSensor>
			WaitMs(100);
 8007de6:	2064      	movs	r0, #100	; 0x64
 8007de8:	f7fc fbbc 	bl	8004564 <WaitMs>
			break;
 8007dec:	bf00      	nop
	  ModeSelect(&mode);
 8007dee:	e68d      	b.n	8007b0c <UtsutsuSystem+0x38>
 8007df0:	200100d8 	.word	0x200100d8
 8007df4:	0800bb08 	.word	0x0800bb08
 8007df8:	0800bb28 	.word	0x0800bb28
 8007dfc:	200004c0 	.word	0x200004c0
 8007e00:	20008278 	.word	0x20008278
 8007e04:	2000c240 	.word	0x2000c240
 8007e08:	20004348 	.word	0x20004348
 8007e0c:	0800bb30 	.word	0x0800bb30
 8007e10:	0800bb48 	.word	0x0800bb48
 8007e14:	2000824a 	.word	0x2000824a
 8007e18:	200081c8 	.word	0x200081c8
 8007e1c:	20008248 	.word	0x20008248
 8007e20:	200081f4 	.word	0x200081f4

08007e24 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8007e24:	b580      	push	{r7, lr}
 8007e26:	b084      	sub	sp, #16
 8007e28:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8007e2a:	463b      	mov	r3, r7
 8007e2c:	2200      	movs	r2, #0
 8007e2e:	601a      	str	r2, [r3, #0]
 8007e30:	605a      	str	r2, [r3, #4]
 8007e32:	609a      	str	r2, [r3, #8]
 8007e34:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 8007e36:	4b21      	ldr	r3, [pc, #132]	; (8007ebc <MX_ADC1_Init+0x98>)
 8007e38:	4a21      	ldr	r2, [pc, #132]	; (8007ec0 <MX_ADC1_Init+0x9c>)
 8007e3a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8007e3c:	4b1f      	ldr	r3, [pc, #124]	; (8007ebc <MX_ADC1_Init+0x98>)
 8007e3e:	2200      	movs	r2, #0
 8007e40:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8007e42:	4b1e      	ldr	r3, [pc, #120]	; (8007ebc <MX_ADC1_Init+0x98>)
 8007e44:	2200      	movs	r2, #0
 8007e46:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8007e48:	4b1c      	ldr	r3, [pc, #112]	; (8007ebc <MX_ADC1_Init+0x98>)
 8007e4a:	2200      	movs	r2, #0
 8007e4c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8007e4e:	4b1b      	ldr	r3, [pc, #108]	; (8007ebc <MX_ADC1_Init+0x98>)
 8007e50:	2200      	movs	r2, #0
 8007e52:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8007e54:	4b19      	ldr	r3, [pc, #100]	; (8007ebc <MX_ADC1_Init+0x98>)
 8007e56:	2200      	movs	r2, #0
 8007e58:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8007e5c:	4b17      	ldr	r3, [pc, #92]	; (8007ebc <MX_ADC1_Init+0x98>)
 8007e5e:	2200      	movs	r2, #0
 8007e60:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8007e62:	4b16      	ldr	r3, [pc, #88]	; (8007ebc <MX_ADC1_Init+0x98>)
 8007e64:	4a17      	ldr	r2, [pc, #92]	; (8007ec4 <MX_ADC1_Init+0xa0>)
 8007e66:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8007e68:	4b14      	ldr	r3, [pc, #80]	; (8007ebc <MX_ADC1_Init+0x98>)
 8007e6a:	2200      	movs	r2, #0
 8007e6c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8007e6e:	4b13      	ldr	r3, [pc, #76]	; (8007ebc <MX_ADC1_Init+0x98>)
 8007e70:	2201      	movs	r2, #1
 8007e72:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8007e74:	4b11      	ldr	r3, [pc, #68]	; (8007ebc <MX_ADC1_Init+0x98>)
 8007e76:	2200      	movs	r2, #0
 8007e78:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8007e7c:	4b0f      	ldr	r3, [pc, #60]	; (8007ebc <MX_ADC1_Init+0x98>)
 8007e7e:	2201      	movs	r2, #1
 8007e80:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8007e82:	480e      	ldr	r0, [pc, #56]	; (8007ebc <MX_ADC1_Init+0x98>)
 8007e84:	f7f9 fa02 	bl	800128c <HAL_ADC_Init>
 8007e88:	4603      	mov	r3, r0
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d001      	beq.n	8007e92 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8007e8e:	f000 f9c3 	bl	8008218 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8007e92:	2300      	movs	r3, #0
 8007e94:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8007e96:	2301      	movs	r3, #1
 8007e98:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8007e9a:	2300      	movs	r3, #0
 8007e9c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8007e9e:	463b      	mov	r3, r7
 8007ea0:	4619      	mov	r1, r3
 8007ea2:	4806      	ldr	r0, [pc, #24]	; (8007ebc <MX_ADC1_Init+0x98>)
 8007ea4:	f7f9 fb8e 	bl	80015c4 <HAL_ADC_ConfigChannel>
 8007ea8:	4603      	mov	r3, r0
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d001      	beq.n	8007eb2 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8007eae:	f000 f9b3 	bl	8008218 <Error_Handler>
  }

}
 8007eb2:	bf00      	nop
 8007eb4:	3710      	adds	r7, #16
 8007eb6:	46bd      	mov	sp, r7
 8007eb8:	bd80      	pop	{r7, pc}
 8007eba:	bf00      	nop
 8007ebc:	2000020c 	.word	0x2000020c
 8007ec0:	40012000 	.word	0x40012000
 8007ec4:	0f000001 	.word	0x0f000001

08007ec8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8007ec8:	b580      	push	{r7, lr}
 8007eca:	b08a      	sub	sp, #40	; 0x28
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007ed0:	f107 0314 	add.w	r3, r7, #20
 8007ed4:	2200      	movs	r2, #0
 8007ed6:	601a      	str	r2, [r3, #0]
 8007ed8:	605a      	str	r2, [r3, #4]
 8007eda:	609a      	str	r2, [r3, #8]
 8007edc:	60da      	str	r2, [r3, #12]
 8007ede:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	4a17      	ldr	r2, [pc, #92]	; (8007f44 <HAL_ADC_MspInit+0x7c>)
 8007ee6:	4293      	cmp	r3, r2
 8007ee8:	d127      	bne.n	8007f3a <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8007eea:	2300      	movs	r3, #0
 8007eec:	613b      	str	r3, [r7, #16]
 8007eee:	4b16      	ldr	r3, [pc, #88]	; (8007f48 <HAL_ADC_MspInit+0x80>)
 8007ef0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ef2:	4a15      	ldr	r2, [pc, #84]	; (8007f48 <HAL_ADC_MspInit+0x80>)
 8007ef4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007ef8:	6453      	str	r3, [r2, #68]	; 0x44
 8007efa:	4b13      	ldr	r3, [pc, #76]	; (8007f48 <HAL_ADC_MspInit+0x80>)
 8007efc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007efe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f02:	613b      	str	r3, [r7, #16]
 8007f04:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007f06:	2300      	movs	r3, #0
 8007f08:	60fb      	str	r3, [r7, #12]
 8007f0a:	4b0f      	ldr	r3, [pc, #60]	; (8007f48 <HAL_ADC_MspInit+0x80>)
 8007f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f0e:	4a0e      	ldr	r2, [pc, #56]	; (8007f48 <HAL_ADC_MspInit+0x80>)
 8007f10:	f043 0301 	orr.w	r3, r3, #1
 8007f14:	6313      	str	r3, [r2, #48]	; 0x30
 8007f16:	4b0c      	ldr	r3, [pc, #48]	; (8007f48 <HAL_ADC_MspInit+0x80>)
 8007f18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f1a:	f003 0301 	and.w	r3, r3, #1
 8007f1e:	60fb      	str	r3, [r7, #12]
 8007f20:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5 
    */
    GPIO_InitStruct.Pin = AD_FR_Pin|AD_R_Pin|AD_FF_Pin|AD_L_Pin 
 8007f22:	2337      	movs	r3, #55	; 0x37
 8007f24:	617b      	str	r3, [r7, #20]
                          |AD_FL_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007f26:	2303      	movs	r3, #3
 8007f28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007f2a:	2300      	movs	r3, #0
 8007f2c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007f2e:	f107 0314 	add.w	r3, r7, #20
 8007f32:	4619      	mov	r1, r3
 8007f34:	4805      	ldr	r0, [pc, #20]	; (8007f4c <HAL_ADC_MspInit+0x84>)
 8007f36:	f7f9 fe75 	bl	8001c24 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8007f3a:	bf00      	nop
 8007f3c:	3728      	adds	r7, #40	; 0x28
 8007f3e:	46bd      	mov	sp, r7
 8007f40:	bd80      	pop	{r7, pc}
 8007f42:	bf00      	nop
 8007f44:	40012000 	.word	0x40012000
 8007f48:	40023800 	.word	0x40023800
 8007f4c:	40020000 	.word	0x40020000

08007f50 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8007f50:	b580      	push	{r7, lr}
 8007f52:	b08a      	sub	sp, #40	; 0x28
 8007f54:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007f56:	f107 0314 	add.w	r3, r7, #20
 8007f5a:	2200      	movs	r2, #0
 8007f5c:	601a      	str	r2, [r3, #0]
 8007f5e:	605a      	str	r2, [r3, #4]
 8007f60:	609a      	str	r2, [r3, #8]
 8007f62:	60da      	str	r2, [r3, #12]
 8007f64:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8007f66:	2300      	movs	r3, #0
 8007f68:	613b      	str	r3, [r7, #16]
 8007f6a:	4b4c      	ldr	r3, [pc, #304]	; (800809c <MX_GPIO_Init+0x14c>)
 8007f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f6e:	4a4b      	ldr	r2, [pc, #300]	; (800809c <MX_GPIO_Init+0x14c>)
 8007f70:	f043 0304 	orr.w	r3, r3, #4
 8007f74:	6313      	str	r3, [r2, #48]	; 0x30
 8007f76:	4b49      	ldr	r3, [pc, #292]	; (800809c <MX_GPIO_Init+0x14c>)
 8007f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f7a:	f003 0304 	and.w	r3, r3, #4
 8007f7e:	613b      	str	r3, [r7, #16]
 8007f80:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8007f82:	2300      	movs	r3, #0
 8007f84:	60fb      	str	r3, [r7, #12]
 8007f86:	4b45      	ldr	r3, [pc, #276]	; (800809c <MX_GPIO_Init+0x14c>)
 8007f88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f8a:	4a44      	ldr	r2, [pc, #272]	; (800809c <MX_GPIO_Init+0x14c>)
 8007f8c:	f043 0301 	orr.w	r3, r3, #1
 8007f90:	6313      	str	r3, [r2, #48]	; 0x30
 8007f92:	4b42      	ldr	r3, [pc, #264]	; (800809c <MX_GPIO_Init+0x14c>)
 8007f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f96:	f003 0301 	and.w	r3, r3, #1
 8007f9a:	60fb      	str	r3, [r7, #12]
 8007f9c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8007f9e:	2300      	movs	r3, #0
 8007fa0:	60bb      	str	r3, [r7, #8]
 8007fa2:	4b3e      	ldr	r3, [pc, #248]	; (800809c <MX_GPIO_Init+0x14c>)
 8007fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fa6:	4a3d      	ldr	r2, [pc, #244]	; (800809c <MX_GPIO_Init+0x14c>)
 8007fa8:	f043 0302 	orr.w	r3, r3, #2
 8007fac:	6313      	str	r3, [r2, #48]	; 0x30
 8007fae:	4b3b      	ldr	r3, [pc, #236]	; (800809c <MX_GPIO_Init+0x14c>)
 8007fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fb2:	f003 0302 	and.w	r3, r3, #2
 8007fb6:	60bb      	str	r3, [r7, #8]
 8007fb8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8007fba:	2300      	movs	r3, #0
 8007fbc:	607b      	str	r3, [r7, #4]
 8007fbe:	4b37      	ldr	r3, [pc, #220]	; (800809c <MX_GPIO_Init+0x14c>)
 8007fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fc2:	4a36      	ldr	r2, [pc, #216]	; (800809c <MX_GPIO_Init+0x14c>)
 8007fc4:	f043 0308 	orr.w	r3, r3, #8
 8007fc8:	6313      	str	r3, [r2, #48]	; 0x30
 8007fca:	4b34      	ldr	r3, [pc, #208]	; (800809c <MX_GPIO_Init+0x14c>)
 8007fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fce:	f003 0308 	and.w	r3, r3, #8
 8007fd2:	607b      	str	r3, [r7, #4]
 8007fd4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_FR_Pin|LED_R_Pin|STBY_Pin|LED3_Pin, GPIO_PIN_RESET);
 8007fd6:	2200      	movs	r2, #0
 8007fd8:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8007fdc:	4830      	ldr	r0, [pc, #192]	; (80080a0 <MX_GPIO_Init+0x150>)
 8007fde:	f7f9 ffd3 	bl	8001f88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_FF_Pin|LED_L_Pin|LED_FL_Pin|MOTOR_R_DIR1_Pin 
 8007fe2:	2200      	movs	r2, #0
 8007fe4:	f24c 01c8 	movw	r1, #49352	; 0xc0c8
 8007fe8:	482e      	ldr	r0, [pc, #184]	; (80080a4 <MX_GPIO_Init+0x154>)
 8007fea:	f7f9 ffcd 	bl	8001f88 <HAL_GPIO_WritePin>
                          |MOTOR_R_DIR2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MOTOR_L_DIR1_Pin|MOTOR_L_DIR2_Pin|LED1_Pin|LED2_Pin 
 8007fee:	2200      	movs	r2, #0
 8007ff0:	f24c 0133 	movw	r1, #49203	; 0xc033
 8007ff4:	482c      	ldr	r0, [pc, #176]	; (80080a8 <MX_GPIO_Init+0x158>)
 8007ff6:	f7f9 ffc7 	bl	8001f88 <HAL_GPIO_WritePin>
                          |LED4_Pin|LED5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 8007ffa:	2200      	movs	r2, #0
 8007ffc:	2104      	movs	r1, #4
 8007ffe:	482b      	ldr	r0, [pc, #172]	; (80080ac <MX_GPIO_Init+0x15c>)
 8008000:	f7f9 ffc2 	bl	8001f88 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED_FR_Pin|LED_R_Pin|STBY_Pin|LED3_Pin;
 8008004:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8008008:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800800a:	2301      	movs	r3, #1
 800800c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800800e:	2300      	movs	r3, #0
 8008010:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008012:	2300      	movs	r3, #0
 8008014:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008016:	f107 0314 	add.w	r3, r7, #20
 800801a:	4619      	mov	r1, r3
 800801c:	4820      	ldr	r0, [pc, #128]	; (80080a0 <MX_GPIO_Init+0x150>)
 800801e:	f7f9 fe01 	bl	8001c24 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin 
                           PAPin */
  GPIO_InitStruct.Pin = LED_FF_Pin|LED_L_Pin|LED_FL_Pin|MOTOR_R_DIR1_Pin 
 8008022:	f24c 03c8 	movw	r3, #49352	; 0xc0c8
 8008026:	617b      	str	r3, [r7, #20]
                          |MOTOR_R_DIR2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008028:	2301      	movs	r3, #1
 800802a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800802c:	2300      	movs	r3, #0
 800802e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008030:	2300      	movs	r3, #0
 8008032:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008034:	f107 0314 	add.w	r3, r7, #20
 8008038:	4619      	mov	r1, r3
 800803a:	481a      	ldr	r0, [pc, #104]	; (80080a4 <MX_GPIO_Init+0x154>)
 800803c:	f7f9 fdf2 	bl	8001c24 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin 
                           PBPin PBPin */
  GPIO_InitStruct.Pin = MOTOR_L_DIR1_Pin|MOTOR_L_DIR2_Pin|LED1_Pin|LED2_Pin 
 8008040:	f24c 0333 	movw	r3, #49203	; 0xc033
 8008044:	617b      	str	r3, [r7, #20]
                          |LED4_Pin|LED5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008046:	2301      	movs	r3, #1
 8008048:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800804a:	2300      	movs	r3, #0
 800804c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800804e:	2300      	movs	r3, #0
 8008050:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008052:	f107 0314 	add.w	r3, r7, #20
 8008056:	4619      	mov	r1, r3
 8008058:	4813      	ldr	r0, [pc, #76]	; (80080a8 <MX_GPIO_Init+0x158>)
 800805a:	f7f9 fde3 	bl	8001c24 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS_Pin;
 800805e:	2304      	movs	r3, #4
 8008060:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008062:	2301      	movs	r3, #1
 8008064:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008066:	2300      	movs	r3, #0
 8008068:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800806a:	2300      	movs	r3, #0
 800806c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 800806e:	f107 0314 	add.w	r3, r7, #20
 8008072:	4619      	mov	r1, r3
 8008074:	480d      	ldr	r0, [pc, #52]	; (80080ac <MX_GPIO_Init+0x15c>)
 8008076:	f7f9 fdd5 	bl	8001c24 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BATTERY_Pin;
 800807a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800807e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008080:	2300      	movs	r3, #0
 8008082:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8008084:	2301      	movs	r3, #1
 8008086:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BATTERY_GPIO_Port, &GPIO_InitStruct);
 8008088:	f107 0314 	add.w	r3, r7, #20
 800808c:	4619      	mov	r1, r3
 800808e:	4806      	ldr	r0, [pc, #24]	; (80080a8 <MX_GPIO_Init+0x158>)
 8008090:	f7f9 fdc8 	bl	8001c24 <HAL_GPIO_Init>

}
 8008094:	bf00      	nop
 8008096:	3728      	adds	r7, #40	; 0x28
 8008098:	46bd      	mov	sp, r7
 800809a:	bd80      	pop	{r7, pc}
 800809c:	40023800 	.word	0x40023800
 80080a0:	40020800 	.word	0x40020800
 80080a4:	40020000 	.word	0x40020000
 80080a8:	40020400 	.word	0x40020400
 80080ac:	40020c00 	.word	0x40020c00

080080b0 <__io_putchar>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int c) {
 80080b0:	b580      	push	{r7, lr}
 80080b2:	b084      	sub	sp, #16
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	6078      	str	r0, [r7, #4]
  if( c == '\n' ) {
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	2b0a      	cmp	r3, #10
 80080bc:	d108      	bne.n	80080d0 <__io_putchar+0x20>
    int _c = '\r';
 80080be:	230d      	movs	r3, #13
 80080c0:	60fb      	str	r3, [r7, #12]
    HAL_UART_Transmit(&huart1, &_c, 1, 1);
 80080c2:	f107 010c 	add.w	r1, r7, #12
 80080c6:	2301      	movs	r3, #1
 80080c8:	2201      	movs	r2, #1
 80080ca:	4807      	ldr	r0, [pc, #28]	; (80080e8 <__io_putchar+0x38>)
 80080cc:	f7fb ff5d 	bl	8003f8a <HAL_UART_Transmit>
  }
  HAL_UART_Transmit(&huart1, &c, 1, 1);
 80080d0:	1d39      	adds	r1, r7, #4
 80080d2:	2301      	movs	r3, #1
 80080d4:	2201      	movs	r2, #1
 80080d6:	4804      	ldr	r0, [pc, #16]	; (80080e8 <__io_putchar+0x38>)
 80080d8:	f7fb ff57 	bl	8003f8a <HAL_UART_Transmit>
  return 0;
 80080dc:	2300      	movs	r3, #0
}
 80080de:	4618      	mov	r0, r3
 80080e0:	3710      	adds	r7, #16
 80080e2:	46bd      	mov	sp, r7
 80080e4:	bd80      	pop	{r7, pc}
 80080e6:	bf00      	nop
 80080e8:	20010300 	.word	0x20010300

080080ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80080ec:	b580      	push	{r7, lr}
 80080ee:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80080f0:	f7f9 f838 	bl	8001164 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80080f4:	f000 f826 	bl	8008144 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80080f8:	f7ff ff2a 	bl	8007f50 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80080fc:	f000 ff38 	bl	8008f70 <MX_USART1_UART_Init>
  MX_SPI3_Init();
 8008100:	f000 f892 	bl	8008228 <MX_SPI3_Init>
  MX_ADC1_Init();
 8008104:	f7ff fe8e 	bl	8007e24 <MX_ADC1_Init>
  MX_TIM1_Init();
 8008108:	f000 faa6 	bl	8008658 <MX_TIM1_Init>
  MX_TIM2_Init();
 800810c:	f000 fb46 	bl	800879c <MX_TIM2_Init>
  MX_TIM3_Init();
 8008110:	f000 fbba 	bl	8008888 <MX_TIM3_Init>
  MX_TIM4_Init();
 8008114:	f000 fc0c 	bl	8008930 <MX_TIM4_Init>
  MX_TIM6_Init();
 8008118:	f000 fc5e 	bl	80089d8 <MX_TIM6_Init>
  MX_TIM8_Init();
 800811c:	f000 fc90 	bl	8008a40 <MX_TIM8_Init>
  MX_TIM11_Init();
 8008120:	f000 fd10 	bl	8008b44 <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */
  setbuf(stdout,NULL);
 8008124:	4b06      	ldr	r3, [pc, #24]	; (8008140 <main+0x54>)
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	689b      	ldr	r3, [r3, #8]
 800812a:	2100      	movs	r1, #0
 800812c:	4618      	mov	r0, r3
 800812e:	f001 fcc5 	bl	8009abc <setbuf>
  HAL_Delay(1);
 8008132:	2001      	movs	r0, #1
 8008134:	f7f9 f888 	bl	8001248 <HAL_Delay>

  UtsutsuSystem();
 8008138:	f7ff fccc 	bl	8007ad4 <UtsutsuSystem>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800813c:	e7fe      	b.n	800813c <main+0x50>
 800813e:	bf00      	nop
 8008140:	2000000c 	.word	0x2000000c

08008144 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8008144:	b580      	push	{r7, lr}
 8008146:	b094      	sub	sp, #80	; 0x50
 8008148:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800814a:	f107 0320 	add.w	r3, r7, #32
 800814e:	2230      	movs	r2, #48	; 0x30
 8008150:	2100      	movs	r1, #0
 8008152:	4618      	mov	r0, r3
 8008154:	f000 ffd2 	bl	80090fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8008158:	f107 030c 	add.w	r3, r7, #12
 800815c:	2200      	movs	r2, #0
 800815e:	601a      	str	r2, [r3, #0]
 8008160:	605a      	str	r2, [r3, #4]
 8008162:	609a      	str	r2, [r3, #8]
 8008164:	60da      	str	r2, [r3, #12]
 8008166:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8008168:	2300      	movs	r3, #0
 800816a:	60bb      	str	r3, [r7, #8]
 800816c:	4b28      	ldr	r3, [pc, #160]	; (8008210 <SystemClock_Config+0xcc>)
 800816e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008170:	4a27      	ldr	r2, [pc, #156]	; (8008210 <SystemClock_Config+0xcc>)
 8008172:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008176:	6413      	str	r3, [r2, #64]	; 0x40
 8008178:	4b25      	ldr	r3, [pc, #148]	; (8008210 <SystemClock_Config+0xcc>)
 800817a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800817c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008180:	60bb      	str	r3, [r7, #8]
 8008182:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8008184:	2300      	movs	r3, #0
 8008186:	607b      	str	r3, [r7, #4]
 8008188:	4b22      	ldr	r3, [pc, #136]	; (8008214 <SystemClock_Config+0xd0>)
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	4a21      	ldr	r2, [pc, #132]	; (8008214 <SystemClock_Config+0xd0>)
 800818e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008192:	6013      	str	r3, [r2, #0]
 8008194:	4b1f      	ldr	r3, [pc, #124]	; (8008214 <SystemClock_Config+0xd0>)
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800819c:	607b      	str	r3, [r7, #4]
 800819e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80081a0:	2302      	movs	r3, #2
 80081a2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80081a4:	2301      	movs	r3, #1
 80081a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80081a8:	2310      	movs	r3, #16
 80081aa:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80081ac:	2302      	movs	r3, #2
 80081ae:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80081b0:	2300      	movs	r3, #0
 80081b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80081b4:	2308      	movs	r3, #8
 80081b6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80081b8:	23a8      	movs	r3, #168	; 0xa8
 80081ba:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80081bc:	2302      	movs	r3, #2
 80081be:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80081c0:	2304      	movs	r3, #4
 80081c2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80081c4:	f107 0320 	add.w	r3, r7, #32
 80081c8:	4618      	mov	r0, r3
 80081ca:	f7f9 fef7 	bl	8001fbc <HAL_RCC_OscConfig>
 80081ce:	4603      	mov	r3, r0
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d001      	beq.n	80081d8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80081d4:	f000 f820 	bl	8008218 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80081d8:	230f      	movs	r3, #15
 80081da:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80081dc:	2302      	movs	r3, #2
 80081de:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80081e0:	2300      	movs	r3, #0
 80081e2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80081e4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80081e8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 80081ea:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80081ee:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80081f0:	f107 030c 	add.w	r3, r7, #12
 80081f4:	2105      	movs	r1, #5
 80081f6:	4618      	mov	r0, r3
 80081f8:	f7fa f922 	bl	8002440 <HAL_RCC_ClockConfig>
 80081fc:	4603      	mov	r3, r0
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d001      	beq.n	8008206 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8008202:	f000 f809 	bl	8008218 <Error_Handler>
  }
}
 8008206:	bf00      	nop
 8008208:	3750      	adds	r7, #80	; 0x50
 800820a:	46bd      	mov	sp, r7
 800820c:	bd80      	pop	{r7, pc}
 800820e:	bf00      	nop
 8008210:	40023800 	.word	0x40023800
 8008214:	40007000 	.word	0x40007000

08008218 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8008218:	b480      	push	{r7}
 800821a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800821c:	bf00      	nop
 800821e:	46bd      	mov	sp, r7
 8008220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008224:	4770      	bx	lr
	...

08008228 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8008228:	b580      	push	{r7, lr}
 800822a:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 800822c:	4b17      	ldr	r3, [pc, #92]	; (800828c <MX_SPI3_Init+0x64>)
 800822e:	4a18      	ldr	r2, [pc, #96]	; (8008290 <MX_SPI3_Init+0x68>)
 8008230:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8008232:	4b16      	ldr	r3, [pc, #88]	; (800828c <MX_SPI3_Init+0x64>)
 8008234:	f44f 7282 	mov.w	r2, #260	; 0x104
 8008238:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800823a:	4b14      	ldr	r3, [pc, #80]	; (800828c <MX_SPI3_Init+0x64>)
 800823c:	2200      	movs	r2, #0
 800823e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8008240:	4b12      	ldr	r3, [pc, #72]	; (800828c <MX_SPI3_Init+0x64>)
 8008242:	2200      	movs	r2, #0
 8008244:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8008246:	4b11      	ldr	r3, [pc, #68]	; (800828c <MX_SPI3_Init+0x64>)
 8008248:	2202      	movs	r2, #2
 800824a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 800824c:	4b0f      	ldr	r3, [pc, #60]	; (800828c <MX_SPI3_Init+0x64>)
 800824e:	2201      	movs	r2, #1
 8008250:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8008252:	4b0e      	ldr	r3, [pc, #56]	; (800828c <MX_SPI3_Init+0x64>)
 8008254:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008258:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800825a:	4b0c      	ldr	r3, [pc, #48]	; (800828c <MX_SPI3_Init+0x64>)
 800825c:	2220      	movs	r2, #32
 800825e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8008260:	4b0a      	ldr	r3, [pc, #40]	; (800828c <MX_SPI3_Init+0x64>)
 8008262:	2200      	movs	r2, #0
 8008264:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8008266:	4b09      	ldr	r3, [pc, #36]	; (800828c <MX_SPI3_Init+0x64>)
 8008268:	2200      	movs	r2, #0
 800826a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800826c:	4b07      	ldr	r3, [pc, #28]	; (800828c <MX_SPI3_Init+0x64>)
 800826e:	2200      	movs	r2, #0
 8008270:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8008272:	4b06      	ldr	r3, [pc, #24]	; (800828c <MX_SPI3_Init+0x64>)
 8008274:	220a      	movs	r2, #10
 8008276:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8008278:	4804      	ldr	r0, [pc, #16]	; (800828c <MX_SPI3_Init+0x64>)
 800827a:	f7fa faa9 	bl	80027d0 <HAL_SPI_Init>
 800827e:	4603      	mov	r3, r0
 8008280:	2b00      	cmp	r3, #0
 8008282:	d001      	beq.n	8008288 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8008284:	f7ff ffc8 	bl	8008218 <Error_Handler>
  }

}
 8008288:	bf00      	nop
 800828a:	bd80      	pop	{r7, pc}
 800828c:	200100e8 	.word	0x200100e8
 8008290:	40003c00 	.word	0x40003c00

08008294 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8008294:	b580      	push	{r7, lr}
 8008296:	b08a      	sub	sp, #40	; 0x28
 8008298:	af00      	add	r7, sp, #0
 800829a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800829c:	f107 0314 	add.w	r3, r7, #20
 80082a0:	2200      	movs	r2, #0
 80082a2:	601a      	str	r2, [r3, #0]
 80082a4:	605a      	str	r2, [r3, #4]
 80082a6:	609a      	str	r2, [r3, #8]
 80082a8:	60da      	str	r2, [r3, #12]
 80082aa:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	4a19      	ldr	r2, [pc, #100]	; (8008318 <HAL_SPI_MspInit+0x84>)
 80082b2:	4293      	cmp	r3, r2
 80082b4:	d12c      	bne.n	8008310 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80082b6:	2300      	movs	r3, #0
 80082b8:	613b      	str	r3, [r7, #16]
 80082ba:	4b18      	ldr	r3, [pc, #96]	; (800831c <HAL_SPI_MspInit+0x88>)
 80082bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082be:	4a17      	ldr	r2, [pc, #92]	; (800831c <HAL_SPI_MspInit+0x88>)
 80082c0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80082c4:	6413      	str	r3, [r2, #64]	; 0x40
 80082c6:	4b15      	ldr	r3, [pc, #84]	; (800831c <HAL_SPI_MspInit+0x88>)
 80082c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082ca:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80082ce:	613b      	str	r3, [r7, #16]
 80082d0:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80082d2:	2300      	movs	r3, #0
 80082d4:	60fb      	str	r3, [r7, #12]
 80082d6:	4b11      	ldr	r3, [pc, #68]	; (800831c <HAL_SPI_MspInit+0x88>)
 80082d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082da:	4a10      	ldr	r2, [pc, #64]	; (800831c <HAL_SPI_MspInit+0x88>)
 80082dc:	f043 0304 	orr.w	r3, r3, #4
 80082e0:	6313      	str	r3, [r2, #48]	; 0x30
 80082e2:	4b0e      	ldr	r3, [pc, #56]	; (800831c <HAL_SPI_MspInit+0x88>)
 80082e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082e6:	f003 0304 	and.w	r3, r3, #4
 80082ea:	60fb      	str	r3, [r7, #12]
 80082ec:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration    
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80082ee:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80082f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80082f4:	2302      	movs	r3, #2
 80082f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80082f8:	2300      	movs	r3, #0
 80082fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80082fc:	2303      	movs	r3, #3
 80082fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8008300:	2306      	movs	r3, #6
 8008302:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008304:	f107 0314 	add.w	r3, r7, #20
 8008308:	4619      	mov	r1, r3
 800830a:	4805      	ldr	r0, [pc, #20]	; (8008320 <HAL_SPI_MspInit+0x8c>)
 800830c:	f7f9 fc8a 	bl	8001c24 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8008310:	bf00      	nop
 8008312:	3728      	adds	r7, #40	; 0x28
 8008314:	46bd      	mov	sp, r7
 8008316:	bd80      	pop	{r7, pc}
 8008318:	40003c00 	.word	0x40003c00
 800831c:	40023800 	.word	0x40023800
 8008320:	40020800 	.word	0x40020800

08008324 <ReadByte>:
//	RXSPI?????
// 1??????
// ????????
//+++++++++++++++++++++++++++++++++++++++++++++++
uint8_t ReadByte(uint8_t addres)
{
 8008324:	b580      	push	{r7, lr}
 8008326:	b086      	sub	sp, #24
 8008328:	af02      	add	r7, sp, #8
 800832a:	4603      	mov	r3, r0
 800832c:	71fb      	strb	r3, [r7, #7]
	uint8_t trans_addres[2];
	uint8_t receive_data[2];

	trans_addres[0] = addres | 0x80;
 800832e:	79fb      	ldrb	r3, [r7, #7]
 8008330:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8008334:	b2db      	uxtb	r3, r3
 8008336:	733b      	strb	r3, [r7, #12]
	trans_addres[1] = 0x00;
 8008338:	2300      	movs	r3, #0
 800833a:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(CS_GPIO_Port,CS_Pin,RESET);
 800833c:	2200      	movs	r2, #0
 800833e:	2104      	movs	r1, #4
 8008340:	480b      	ldr	r0, [pc, #44]	; (8008370 <ReadByte+0x4c>)
 8008342:	f7f9 fe21 	bl	8001f88 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi3,trans_addres,receive_data,2,1);
 8008346:	f107 0208 	add.w	r2, r7, #8
 800834a:	f107 010c 	add.w	r1, r7, #12
 800834e:	2301      	movs	r3, #1
 8008350:	9300      	str	r3, [sp, #0]
 8008352:	2302      	movs	r3, #2
 8008354:	4807      	ldr	r0, [pc, #28]	; (8008374 <ReadByte+0x50>)
 8008356:	f7fa fa9f 	bl	8002898 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(CS_GPIO_Port,CS_Pin,SET);
 800835a:	2201      	movs	r2, #1
 800835c:	2104      	movs	r1, #4
 800835e:	4804      	ldr	r0, [pc, #16]	; (8008370 <ReadByte+0x4c>)
 8008360:	f7f9 fe12 	bl	8001f88 <HAL_GPIO_WritePin>

	return receive_data[1];
 8008364:	7a7b      	ldrb	r3, [r7, #9]
}
 8008366:	4618      	mov	r0, r3
 8008368:	3710      	adds	r7, #16
 800836a:	46bd      	mov	sp, r7
 800836c:	bd80      	pop	{r7, pc}
 800836e:	bf00      	nop
 8008370:	40020c00 	.word	0x40020c00
 8008374:	200100e8 	.word	0x200100e8

08008378 <WriteByte>:
//	RXSPI?????
// 1?????
// 2???????
//+++++++++++++++++++++++++++++++++++++++++++++++
void WriteByte(uint8_t addres,uint8_t data)
{
 8008378:	b580      	push	{r7, lr}
 800837a:	b086      	sub	sp, #24
 800837c:	af02      	add	r7, sp, #8
 800837e:	4603      	mov	r3, r0
 8008380:	460a      	mov	r2, r1
 8008382:	71fb      	strb	r3, [r7, #7]
 8008384:	4613      	mov	r3, r2
 8008386:	71bb      	strb	r3, [r7, #6]

	uint8_t trans_data[2];
	uint8_t receive_data[2];

	trans_data[0] = addres & 0x7f;
 8008388:	79fb      	ldrb	r3, [r7, #7]
 800838a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800838e:	b2db      	uxtb	r3, r3
 8008390:	733b      	strb	r3, [r7, #12]
	trans_data[1] = data;
 8008392:	79bb      	ldrb	r3, [r7, #6]
 8008394:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(CS_GPIO_Port,CS_Pin,RESET);
 8008396:	2200      	movs	r2, #0
 8008398:	2104      	movs	r1, #4
 800839a:	480b      	ldr	r0, [pc, #44]	; (80083c8 <WriteByte+0x50>)
 800839c:	f7f9 fdf4 	bl	8001f88 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi3,trans_data,receive_data,2,1);
 80083a0:	f107 0208 	add.w	r2, r7, #8
 80083a4:	f107 010c 	add.w	r1, r7, #12
 80083a8:	2301      	movs	r3, #1
 80083aa:	9300      	str	r3, [sp, #0]
 80083ac:	2302      	movs	r3, #2
 80083ae:	4807      	ldr	r0, [pc, #28]	; (80083cc <WriteByte+0x54>)
 80083b0:	f7fa fa72 	bl	8002898 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(CS_GPIO_Port,CS_Pin,SET);
 80083b4:	2201      	movs	r2, #1
 80083b6:	2104      	movs	r1, #4
 80083b8:	4803      	ldr	r0, [pc, #12]	; (80083c8 <WriteByte+0x50>)
 80083ba:	f7f9 fde5 	bl	8001f88 <HAL_GPIO_WritePin>

}
 80083be:	bf00      	nop
 80083c0:	3710      	adds	r7, #16
 80083c2:	46bd      	mov	sp, r7
 80083c4:	bd80      	pop	{r7, pc}
 80083c6:	bf00      	nop
 80083c8:	40020c00 	.word	0x40020c00
 80083cc:	200100e8 	.word	0x200100e8

080083d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80083d0:	b480      	push	{r7}
 80083d2:	b083      	sub	sp, #12
 80083d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80083d6:	2300      	movs	r3, #0
 80083d8:	607b      	str	r3, [r7, #4]
 80083da:	4b10      	ldr	r3, [pc, #64]	; (800841c <HAL_MspInit+0x4c>)
 80083dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80083de:	4a0f      	ldr	r2, [pc, #60]	; (800841c <HAL_MspInit+0x4c>)
 80083e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80083e4:	6453      	str	r3, [r2, #68]	; 0x44
 80083e6:	4b0d      	ldr	r3, [pc, #52]	; (800841c <HAL_MspInit+0x4c>)
 80083e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80083ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80083ee:	607b      	str	r3, [r7, #4]
 80083f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80083f2:	2300      	movs	r3, #0
 80083f4:	603b      	str	r3, [r7, #0]
 80083f6:	4b09      	ldr	r3, [pc, #36]	; (800841c <HAL_MspInit+0x4c>)
 80083f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083fa:	4a08      	ldr	r2, [pc, #32]	; (800841c <HAL_MspInit+0x4c>)
 80083fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008400:	6413      	str	r3, [r2, #64]	; 0x40
 8008402:	4b06      	ldr	r3, [pc, #24]	; (800841c <HAL_MspInit+0x4c>)
 8008404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008406:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800840a:	603b      	str	r3, [r7, #0]
 800840c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800840e:	bf00      	nop
 8008410:	370c      	adds	r7, #12
 8008412:	46bd      	mov	sp, r7
 8008414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008418:	4770      	bx	lr
 800841a:	bf00      	nop
 800841c:	40023800 	.word	0x40023800

08008420 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8008420:	b480      	push	{r7}
 8008422:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8008424:	bf00      	nop
 8008426:	46bd      	mov	sp, r7
 8008428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842c:	4770      	bx	lr

0800842e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800842e:	b480      	push	{r7}
 8008430:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8008432:	e7fe      	b.n	8008432 <HardFault_Handler+0x4>

08008434 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8008434:	b480      	push	{r7}
 8008436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8008438:	e7fe      	b.n	8008438 <MemManage_Handler+0x4>

0800843a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800843a:	b480      	push	{r7}
 800843c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800843e:	e7fe      	b.n	800843e <BusFault_Handler+0x4>

08008440 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8008440:	b480      	push	{r7}
 8008442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8008444:	e7fe      	b.n	8008444 <UsageFault_Handler+0x4>

08008446 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8008446:	b480      	push	{r7}
 8008448:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800844a:	bf00      	nop
 800844c:	46bd      	mov	sp, r7
 800844e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008452:	4770      	bx	lr

08008454 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8008454:	b480      	push	{r7}
 8008456:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8008458:	bf00      	nop
 800845a:	46bd      	mov	sp, r7
 800845c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008460:	4770      	bx	lr

08008462 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8008462:	b480      	push	{r7}
 8008464:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8008466:	bf00      	nop
 8008468:	46bd      	mov	sp, r7
 800846a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800846e:	4770      	bx	lr

08008470 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8008470:	b580      	push	{r7, lr}
 8008472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8008474:	f7f8 fec8 	bl	8001208 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8008478:	bf00      	nop
 800847a:	bd80      	pop	{r7, pc}

0800847c <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 800847c:	b580      	push	{r7, lr}
 800847e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8008480:	4802      	ldr	r0, [pc, #8]	; (800848c <TIM1_BRK_TIM9_IRQHandler+0x10>)
 8008482:	f7fa fecd 	bl	8003220 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8008486:	bf00      	nop
 8008488:	bd80      	pop	{r7, pc}
 800848a:	bf00      	nop
 800848c:	20010280 	.word	0x20010280

08008490 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8008490:	b580      	push	{r7, lr}
 8008492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8008494:	4802      	ldr	r0, [pc, #8]	; (80084a0 <TIM2_IRQHandler+0x10>)
 8008496:	f7fa fec3 	bl	8003220 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800849a:	bf00      	nop
 800849c:	bd80      	pop	{r7, pc}
 800849e:	bf00      	nop
 80084a0:	200102c0 	.word	0x200102c0

080084a4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80084a4:	b580      	push	{r7, lr}
 80084a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80084a8:	4802      	ldr	r0, [pc, #8]	; (80084b4 <TIM6_DAC_IRQHandler+0x10>)
 80084aa:	f7fa feb9 	bl	8003220 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80084ae:	bf00      	nop
 80084b0:	bd80      	pop	{r7, pc}
 80084b2:	bf00      	nop
 80084b4:	20010240 	.word	0x20010240

080084b8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80084b8:	b580      	push	{r7, lr}
 80084ba:	b086      	sub	sp, #24
 80084bc:	af00      	add	r7, sp, #0
 80084be:	60f8      	str	r0, [r7, #12]
 80084c0:	60b9      	str	r1, [r7, #8]
 80084c2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80084c4:	2300      	movs	r3, #0
 80084c6:	617b      	str	r3, [r7, #20]
 80084c8:	e00a      	b.n	80084e0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80084ca:	f3af 8000 	nop.w
 80084ce:	4601      	mov	r1, r0
 80084d0:	68bb      	ldr	r3, [r7, #8]
 80084d2:	1c5a      	adds	r2, r3, #1
 80084d4:	60ba      	str	r2, [r7, #8]
 80084d6:	b2ca      	uxtb	r2, r1
 80084d8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80084da:	697b      	ldr	r3, [r7, #20]
 80084dc:	3301      	adds	r3, #1
 80084de:	617b      	str	r3, [r7, #20]
 80084e0:	697a      	ldr	r2, [r7, #20]
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	429a      	cmp	r2, r3
 80084e6:	dbf0      	blt.n	80084ca <_read+0x12>
	}

return len;
 80084e8:	687b      	ldr	r3, [r7, #4]
}
 80084ea:	4618      	mov	r0, r3
 80084ec:	3718      	adds	r7, #24
 80084ee:	46bd      	mov	sp, r7
 80084f0:	bd80      	pop	{r7, pc}

080084f2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80084f2:	b580      	push	{r7, lr}
 80084f4:	b086      	sub	sp, #24
 80084f6:	af00      	add	r7, sp, #0
 80084f8:	60f8      	str	r0, [r7, #12]
 80084fa:	60b9      	str	r1, [r7, #8]
 80084fc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80084fe:	2300      	movs	r3, #0
 8008500:	617b      	str	r3, [r7, #20]
 8008502:	e009      	b.n	8008518 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8008504:	68bb      	ldr	r3, [r7, #8]
 8008506:	1c5a      	adds	r2, r3, #1
 8008508:	60ba      	str	r2, [r7, #8]
 800850a:	781b      	ldrb	r3, [r3, #0]
 800850c:	4618      	mov	r0, r3
 800850e:	f7ff fdcf 	bl	80080b0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008512:	697b      	ldr	r3, [r7, #20]
 8008514:	3301      	adds	r3, #1
 8008516:	617b      	str	r3, [r7, #20]
 8008518:	697a      	ldr	r2, [r7, #20]
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	429a      	cmp	r2, r3
 800851e:	dbf1      	blt.n	8008504 <_write+0x12>
	}
	return len;
 8008520:	687b      	ldr	r3, [r7, #4]
}
 8008522:	4618      	mov	r0, r3
 8008524:	3718      	adds	r7, #24
 8008526:	46bd      	mov	sp, r7
 8008528:	bd80      	pop	{r7, pc}

0800852a <_close>:

int _close(int file)
{
 800852a:	b480      	push	{r7}
 800852c:	b083      	sub	sp, #12
 800852e:	af00      	add	r7, sp, #0
 8008530:	6078      	str	r0, [r7, #4]
	return -1;
 8008532:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008536:	4618      	mov	r0, r3
 8008538:	370c      	adds	r7, #12
 800853a:	46bd      	mov	sp, r7
 800853c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008540:	4770      	bx	lr

08008542 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8008542:	b480      	push	{r7}
 8008544:	b083      	sub	sp, #12
 8008546:	af00      	add	r7, sp, #0
 8008548:	6078      	str	r0, [r7, #4]
 800854a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800854c:	683b      	ldr	r3, [r7, #0]
 800854e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8008552:	605a      	str	r2, [r3, #4]
	return 0;
 8008554:	2300      	movs	r3, #0
}
 8008556:	4618      	mov	r0, r3
 8008558:	370c      	adds	r7, #12
 800855a:	46bd      	mov	sp, r7
 800855c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008560:	4770      	bx	lr

08008562 <_isatty>:

int _isatty(int file)
{
 8008562:	b480      	push	{r7}
 8008564:	b083      	sub	sp, #12
 8008566:	af00      	add	r7, sp, #0
 8008568:	6078      	str	r0, [r7, #4]
	return 1;
 800856a:	2301      	movs	r3, #1
}
 800856c:	4618      	mov	r0, r3
 800856e:	370c      	adds	r7, #12
 8008570:	46bd      	mov	sp, r7
 8008572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008576:	4770      	bx	lr

08008578 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8008578:	b480      	push	{r7}
 800857a:	b085      	sub	sp, #20
 800857c:	af00      	add	r7, sp, #0
 800857e:	60f8      	str	r0, [r7, #12]
 8008580:	60b9      	str	r1, [r7, #8]
 8008582:	607a      	str	r2, [r7, #4]
	return 0;
 8008584:	2300      	movs	r3, #0
}
 8008586:	4618      	mov	r0, r3
 8008588:	3714      	adds	r7, #20
 800858a:	46bd      	mov	sp, r7
 800858c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008590:	4770      	bx	lr
	...

08008594 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8008594:	b580      	push	{r7, lr}
 8008596:	b084      	sub	sp, #16
 8008598:	af00      	add	r7, sp, #0
 800859a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800859c:	4b11      	ldr	r3, [pc, #68]	; (80085e4 <_sbrk+0x50>)
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d102      	bne.n	80085aa <_sbrk+0x16>
		heap_end = &end;
 80085a4:	4b0f      	ldr	r3, [pc, #60]	; (80085e4 <_sbrk+0x50>)
 80085a6:	4a10      	ldr	r2, [pc, #64]	; (80085e8 <_sbrk+0x54>)
 80085a8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80085aa:	4b0e      	ldr	r3, [pc, #56]	; (80085e4 <_sbrk+0x50>)
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80085b0:	4b0c      	ldr	r3, [pc, #48]	; (80085e4 <_sbrk+0x50>)
 80085b2:	681a      	ldr	r2, [r3, #0]
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	4413      	add	r3, r2
 80085b8:	466a      	mov	r2, sp
 80085ba:	4293      	cmp	r3, r2
 80085bc:	d907      	bls.n	80085ce <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80085be:	f000 fd73 	bl	80090a8 <__errno>
 80085c2:	4602      	mov	r2, r0
 80085c4:	230c      	movs	r3, #12
 80085c6:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80085c8:	f04f 33ff 	mov.w	r3, #4294967295
 80085cc:	e006      	b.n	80085dc <_sbrk+0x48>
	}

	heap_end += incr;
 80085ce:	4b05      	ldr	r3, [pc, #20]	; (80085e4 <_sbrk+0x50>)
 80085d0:	681a      	ldr	r2, [r3, #0]
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	4413      	add	r3, r2
 80085d6:	4a03      	ldr	r2, [pc, #12]	; (80085e4 <_sbrk+0x50>)
 80085d8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80085da:	68fb      	ldr	r3, [r7, #12]
}
 80085dc:	4618      	mov	r0, r3
 80085de:	3710      	adds	r7, #16
 80085e0:	46bd      	mov	sp, r7
 80085e2:	bd80      	pop	{r7, pc}
 80085e4:	200001fc 	.word	0x200001fc
 80085e8:	20010348 	.word	0x20010348

080085ec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80085ec:	b480      	push	{r7}
 80085ee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80085f0:	4b16      	ldr	r3, [pc, #88]	; (800864c <SystemInit+0x60>)
 80085f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80085f6:	4a15      	ldr	r2, [pc, #84]	; (800864c <SystemInit+0x60>)
 80085f8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80085fc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8008600:	4b13      	ldr	r3, [pc, #76]	; (8008650 <SystemInit+0x64>)
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	4a12      	ldr	r2, [pc, #72]	; (8008650 <SystemInit+0x64>)
 8008606:	f043 0301 	orr.w	r3, r3, #1
 800860a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800860c:	4b10      	ldr	r3, [pc, #64]	; (8008650 <SystemInit+0x64>)
 800860e:	2200      	movs	r2, #0
 8008610:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8008612:	4b0f      	ldr	r3, [pc, #60]	; (8008650 <SystemInit+0x64>)
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	4a0e      	ldr	r2, [pc, #56]	; (8008650 <SystemInit+0x64>)
 8008618:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800861c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008620:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8008622:	4b0b      	ldr	r3, [pc, #44]	; (8008650 <SystemInit+0x64>)
 8008624:	4a0b      	ldr	r2, [pc, #44]	; (8008654 <SystemInit+0x68>)
 8008626:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8008628:	4b09      	ldr	r3, [pc, #36]	; (8008650 <SystemInit+0x64>)
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	4a08      	ldr	r2, [pc, #32]	; (8008650 <SystemInit+0x64>)
 800862e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008632:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8008634:	4b06      	ldr	r3, [pc, #24]	; (8008650 <SystemInit+0x64>)
 8008636:	2200      	movs	r2, #0
 8008638:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800863a:	4b04      	ldr	r3, [pc, #16]	; (800864c <SystemInit+0x60>)
 800863c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8008640:	609a      	str	r2, [r3, #8]
#endif
}
 8008642:	bf00      	nop
 8008644:	46bd      	mov	sp, r7
 8008646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800864a:	4770      	bx	lr
 800864c:	e000ed00 	.word	0xe000ed00
 8008650:	40023800 	.word	0x40023800
 8008654:	24003010 	.word	0x24003010

08008658 <MX_TIM1_Init>:
TIM_HandleTypeDef htim8;
TIM_HandleTypeDef htim11;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8008658:	b580      	push	{r7, lr}
 800865a:	b096      	sub	sp, #88	; 0x58
 800865c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800865e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8008662:	2200      	movs	r2, #0
 8008664:	601a      	str	r2, [r3, #0]
 8008666:	605a      	str	r2, [r3, #4]
 8008668:	609a      	str	r2, [r3, #8]
 800866a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800866c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8008670:	2200      	movs	r2, #0
 8008672:	601a      	str	r2, [r3, #0]
 8008674:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8008676:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800867a:	2200      	movs	r2, #0
 800867c:	601a      	str	r2, [r3, #0]
 800867e:	605a      	str	r2, [r3, #4]
 8008680:	609a      	str	r2, [r3, #8]
 8008682:	60da      	str	r2, [r3, #12]
 8008684:	611a      	str	r2, [r3, #16]
 8008686:	615a      	str	r2, [r3, #20]
 8008688:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800868a:	1d3b      	adds	r3, r7, #4
 800868c:	2220      	movs	r2, #32
 800868e:	2100      	movs	r1, #0
 8008690:	4618      	mov	r0, r3
 8008692:	f000 fd33 	bl	80090fc <memset>

  htim1.Instance = TIM1;
 8008696:	4b3f      	ldr	r3, [pc, #252]	; (8008794 <MX_TIM1_Init+0x13c>)
 8008698:	4a3f      	ldr	r2, [pc, #252]	; (8008798 <MX_TIM1_Init+0x140>)
 800869a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800869c:	4b3d      	ldr	r3, [pc, #244]	; (8008794 <MX_TIM1_Init+0x13c>)
 800869e:	2200      	movs	r2, #0
 80086a0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80086a2:	4b3c      	ldr	r3, [pc, #240]	; (8008794 <MX_TIM1_Init+0x13c>)
 80086a4:	2200      	movs	r2, #0
 80086a6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 80086a8:	4b3a      	ldr	r3, [pc, #232]	; (8008794 <MX_TIM1_Init+0x13c>)
 80086aa:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80086ae:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80086b0:	4b38      	ldr	r3, [pc, #224]	; (8008794 <MX_TIM1_Init+0x13c>)
 80086b2:	2200      	movs	r2, #0
 80086b4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80086b6:	4b37      	ldr	r3, [pc, #220]	; (8008794 <MX_TIM1_Init+0x13c>)
 80086b8:	2200      	movs	r2, #0
 80086ba:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80086bc:	4b35      	ldr	r3, [pc, #212]	; (8008794 <MX_TIM1_Init+0x13c>)
 80086be:	2200      	movs	r2, #0
 80086c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80086c2:	4834      	ldr	r0, [pc, #208]	; (8008794 <MX_TIM1_Init+0x13c>)
 80086c4:	f7fa fb36 	bl	8002d34 <HAL_TIM_Base_Init>
 80086c8:	4603      	mov	r3, r0
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d001      	beq.n	80086d2 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80086ce:	f7ff fda3 	bl	8008218 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80086d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80086d6:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80086d8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80086dc:	4619      	mov	r1, r3
 80086de:	482d      	ldr	r0, [pc, #180]	; (8008794 <MX_TIM1_Init+0x13c>)
 80086e0:	f7fa ff6c 	bl	80035bc <HAL_TIM_ConfigClockSource>
 80086e4:	4603      	mov	r3, r0
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d001      	beq.n	80086ee <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80086ea:	f7ff fd95 	bl	8008218 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80086ee:	4829      	ldr	r0, [pc, #164]	; (8008794 <MX_TIM1_Init+0x13c>)
 80086f0:	f7fa fbc5 	bl	8002e7e <HAL_TIM_PWM_Init>
 80086f4:	4603      	mov	r3, r0
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d001      	beq.n	80086fe <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80086fa:	f7ff fd8d 	bl	8008218 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80086fe:	2300      	movs	r3, #0
 8008700:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008702:	2300      	movs	r3, #0
 8008704:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8008706:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800870a:	4619      	mov	r1, r3
 800870c:	4821      	ldr	r0, [pc, #132]	; (8008794 <MX_TIM1_Init+0x13c>)
 800870e:	f7fb fb44 	bl	8003d9a <HAL_TIMEx_MasterConfigSynchronization>
 8008712:	4603      	mov	r3, r0
 8008714:	2b00      	cmp	r3, #0
 8008716:	d001      	beq.n	800871c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8008718:	f7ff fd7e 	bl	8008218 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800871c:	2360      	movs	r3, #96	; 0x60
 800871e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 500;
 8008720:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8008724:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008726:	2300      	movs	r3, #0
 8008728:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800872a:	2300      	movs	r3, #0
 800872c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800872e:	2300      	movs	r3, #0
 8008730:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8008732:	2300      	movs	r3, #0
 8008734:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8008736:	2300      	movs	r3, #0
 8008738:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800873a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800873e:	2200      	movs	r2, #0
 8008740:	4619      	mov	r1, r3
 8008742:	4814      	ldr	r0, [pc, #80]	; (8008794 <MX_TIM1_Init+0x13c>)
 8008744:	f7fa fe74 	bl	8003430 <HAL_TIM_PWM_ConfigChannel>
 8008748:	4603      	mov	r3, r0
 800874a:	2b00      	cmp	r3, #0
 800874c:	d001      	beq.n	8008752 <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 800874e:	f7ff fd63 	bl	8008218 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8008752:	2300      	movs	r3, #0
 8008754:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8008756:	2300      	movs	r3, #0
 8008758:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800875a:	2300      	movs	r3, #0
 800875c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800875e:	2300      	movs	r3, #0
 8008760:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8008762:	2300      	movs	r3, #0
 8008764:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8008766:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800876a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800876c:	2300      	movs	r3, #0
 800876e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8008770:	1d3b      	adds	r3, r7, #4
 8008772:	4619      	mov	r1, r3
 8008774:	4807      	ldr	r0, [pc, #28]	; (8008794 <MX_TIM1_Init+0x13c>)
 8008776:	f7fb fb55 	bl	8003e24 <HAL_TIMEx_ConfigBreakDeadTime>
 800877a:	4603      	mov	r3, r0
 800877c:	2b00      	cmp	r3, #0
 800877e:	d001      	beq.n	8008784 <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 8008780:	f7ff fd4a 	bl	8008218 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 8008784:	4803      	ldr	r0, [pc, #12]	; (8008794 <MX_TIM1_Init+0x13c>)
 8008786:	f000 fb43 	bl	8008e10 <HAL_TIM_MspPostInit>

}
 800878a:	bf00      	nop
 800878c:	3758      	adds	r7, #88	; 0x58
 800878e:	46bd      	mov	sp, r7
 8008790:	bd80      	pop	{r7, pc}
 8008792:	bf00      	nop
 8008794:	20010280 	.word	0x20010280
 8008798:	40010000 	.word	0x40010000

0800879c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800879c:	b580      	push	{r7, lr}
 800879e:	b08e      	sub	sp, #56	; 0x38
 80087a0:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80087a2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80087a6:	2200      	movs	r2, #0
 80087a8:	601a      	str	r2, [r3, #0]
 80087aa:	605a      	str	r2, [r3, #4]
 80087ac:	609a      	str	r2, [r3, #8]
 80087ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80087b0:	f107 0320 	add.w	r3, r7, #32
 80087b4:	2200      	movs	r2, #0
 80087b6:	601a      	str	r2, [r3, #0]
 80087b8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80087ba:	1d3b      	adds	r3, r7, #4
 80087bc:	2200      	movs	r2, #0
 80087be:	601a      	str	r2, [r3, #0]
 80087c0:	605a      	str	r2, [r3, #4]
 80087c2:	609a      	str	r2, [r3, #8]
 80087c4:	60da      	str	r2, [r3, #12]
 80087c6:	611a      	str	r2, [r3, #16]
 80087c8:	615a      	str	r2, [r3, #20]
 80087ca:	619a      	str	r2, [r3, #24]

  htim2.Instance = TIM2;
 80087cc:	4b2d      	ldr	r3, [pc, #180]	; (8008884 <MX_TIM2_Init+0xe8>)
 80087ce:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80087d2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80087d4:	4b2b      	ldr	r3, [pc, #172]	; (8008884 <MX_TIM2_Init+0xe8>)
 80087d6:	2200      	movs	r2, #0
 80087d8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80087da:	4b2a      	ldr	r3, [pc, #168]	; (8008884 <MX_TIM2_Init+0xe8>)
 80087dc:	2200      	movs	r2, #0
 80087de:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 80087e0:	4b28      	ldr	r3, [pc, #160]	; (8008884 <MX_TIM2_Init+0xe8>)
 80087e2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80087e6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80087e8:	4b26      	ldr	r3, [pc, #152]	; (8008884 <MX_TIM2_Init+0xe8>)
 80087ea:	2200      	movs	r2, #0
 80087ec:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80087ee:	4b25      	ldr	r3, [pc, #148]	; (8008884 <MX_TIM2_Init+0xe8>)
 80087f0:	2200      	movs	r2, #0
 80087f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80087f4:	4823      	ldr	r0, [pc, #140]	; (8008884 <MX_TIM2_Init+0xe8>)
 80087f6:	f7fa fa9d 	bl	8002d34 <HAL_TIM_Base_Init>
 80087fa:	4603      	mov	r3, r0
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d001      	beq.n	8008804 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8008800:	f7ff fd0a 	bl	8008218 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008804:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008808:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800880a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800880e:	4619      	mov	r1, r3
 8008810:	481c      	ldr	r0, [pc, #112]	; (8008884 <MX_TIM2_Init+0xe8>)
 8008812:	f7fa fed3 	bl	80035bc <HAL_TIM_ConfigClockSource>
 8008816:	4603      	mov	r3, r0
 8008818:	2b00      	cmp	r3, #0
 800881a:	d001      	beq.n	8008820 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800881c:	f7ff fcfc 	bl	8008218 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8008820:	4818      	ldr	r0, [pc, #96]	; (8008884 <MX_TIM2_Init+0xe8>)
 8008822:	f7fa fb2c 	bl	8002e7e <HAL_TIM_PWM_Init>
 8008826:	4603      	mov	r3, r0
 8008828:	2b00      	cmp	r3, #0
 800882a:	d001      	beq.n	8008830 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800882c:	f7ff fcf4 	bl	8008218 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008830:	2300      	movs	r3, #0
 8008832:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008834:	2300      	movs	r3, #0
 8008836:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8008838:	f107 0320 	add.w	r3, r7, #32
 800883c:	4619      	mov	r1, r3
 800883e:	4811      	ldr	r0, [pc, #68]	; (8008884 <MX_TIM2_Init+0xe8>)
 8008840:	f7fb faab 	bl	8003d9a <HAL_TIMEx_MasterConfigSynchronization>
 8008844:	4603      	mov	r3, r0
 8008846:	2b00      	cmp	r3, #0
 8008848:	d001      	beq.n	800884e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800884a:	f7ff fce5 	bl	8008218 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800884e:	2360      	movs	r3, #96	; 0x60
 8008850:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500;
 8008852:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8008856:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008858:	2300      	movs	r3, #0
 800885a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800885c:	2300      	movs	r3, #0
 800885e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8008860:	1d3b      	adds	r3, r7, #4
 8008862:	2204      	movs	r2, #4
 8008864:	4619      	mov	r1, r3
 8008866:	4807      	ldr	r0, [pc, #28]	; (8008884 <MX_TIM2_Init+0xe8>)
 8008868:	f7fa fde2 	bl	8003430 <HAL_TIM_PWM_ConfigChannel>
 800886c:	4603      	mov	r3, r0
 800886e:	2b00      	cmp	r3, #0
 8008870:	d001      	beq.n	8008876 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8008872:	f7ff fcd1 	bl	8008218 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim2);
 8008876:	4803      	ldr	r0, [pc, #12]	; (8008884 <MX_TIM2_Init+0xe8>)
 8008878:	f000 faca 	bl	8008e10 <HAL_TIM_MspPostInit>

}
 800887c:	bf00      	nop
 800887e:	3738      	adds	r7, #56	; 0x38
 8008880:	46bd      	mov	sp, r7
 8008882:	bd80      	pop	{r7, pc}
 8008884:	200102c0 	.word	0x200102c0

08008888 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8008888:	b580      	push	{r7, lr}
 800888a:	b08c      	sub	sp, #48	; 0x30
 800888c:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 800888e:	f107 030c 	add.w	r3, r7, #12
 8008892:	2224      	movs	r2, #36	; 0x24
 8008894:	2100      	movs	r1, #0
 8008896:	4618      	mov	r0, r3
 8008898:	f000 fc30 	bl	80090fc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800889c:	1d3b      	adds	r3, r7, #4
 800889e:	2200      	movs	r2, #0
 80088a0:	601a      	str	r2, [r3, #0]
 80088a2:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 80088a4:	4b20      	ldr	r3, [pc, #128]	; (8008928 <MX_TIM3_Init+0xa0>)
 80088a6:	4a21      	ldr	r2, [pc, #132]	; (800892c <MX_TIM3_Init+0xa4>)
 80088a8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80088aa:	4b1f      	ldr	r3, [pc, #124]	; (8008928 <MX_TIM3_Init+0xa0>)
 80088ac:	2200      	movs	r2, #0
 80088ae:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80088b0:	4b1d      	ldr	r3, [pc, #116]	; (8008928 <MX_TIM3_Init+0xa0>)
 80088b2:	2200      	movs	r2, #0
 80088b4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80088b6:	4b1c      	ldr	r3, [pc, #112]	; (8008928 <MX_TIM3_Init+0xa0>)
 80088b8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80088bc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80088be:	4b1a      	ldr	r3, [pc, #104]	; (8008928 <MX_TIM3_Init+0xa0>)
 80088c0:	2200      	movs	r2, #0
 80088c2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80088c4:	4b18      	ldr	r3, [pc, #96]	; (8008928 <MX_TIM3_Init+0xa0>)
 80088c6:	2200      	movs	r2, #0
 80088c8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80088ca:	2303      	movs	r3, #3
 80088cc:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80088ce:	2300      	movs	r3, #0
 80088d0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80088d2:	2301      	movs	r3, #1
 80088d4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80088d6:	2300      	movs	r3, #0
 80088d8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80088da:	2300      	movs	r3, #0
 80088dc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80088de:	2300      	movs	r3, #0
 80088e0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80088e2:	2301      	movs	r3, #1
 80088e4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80088e6:	2300      	movs	r3, #0
 80088e8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80088ea:	2300      	movs	r3, #0
 80088ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80088ee:	f107 030c 	add.w	r3, r7, #12
 80088f2:	4619      	mov	r1, r3
 80088f4:	480c      	ldr	r0, [pc, #48]	; (8008928 <MX_TIM3_Init+0xa0>)
 80088f6:	f7fa fb83 	bl	8003000 <HAL_TIM_Encoder_Init>
 80088fa:	4603      	mov	r3, r0
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d001      	beq.n	8008904 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8008900:	f7ff fc8a 	bl	8008218 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008904:	2300      	movs	r3, #0
 8008906:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008908:	2300      	movs	r3, #0
 800890a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800890c:	1d3b      	adds	r3, r7, #4
 800890e:	4619      	mov	r1, r3
 8008910:	4805      	ldr	r0, [pc, #20]	; (8008928 <MX_TIM3_Init+0xa0>)
 8008912:	f7fb fa42 	bl	8003d9a <HAL_TIMEx_MasterConfigSynchronization>
 8008916:	4603      	mov	r3, r0
 8008918:	2b00      	cmp	r3, #0
 800891a:	d001      	beq.n	8008920 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 800891c:	f7ff fc7c 	bl	8008218 <Error_Handler>
  }

}
 8008920:	bf00      	nop
 8008922:	3730      	adds	r7, #48	; 0x30
 8008924:	46bd      	mov	sp, r7
 8008926:	bd80      	pop	{r7, pc}
 8008928:	200101c0 	.word	0x200101c0
 800892c:	40000400 	.word	0x40000400

08008930 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8008930:	b580      	push	{r7, lr}
 8008932:	b08c      	sub	sp, #48	; 0x30
 8008934:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 8008936:	f107 030c 	add.w	r3, r7, #12
 800893a:	2224      	movs	r2, #36	; 0x24
 800893c:	2100      	movs	r1, #0
 800893e:	4618      	mov	r0, r3
 8008940:	f000 fbdc 	bl	80090fc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008944:	1d3b      	adds	r3, r7, #4
 8008946:	2200      	movs	r2, #0
 8008948:	601a      	str	r2, [r3, #0]
 800894a:	605a      	str	r2, [r3, #4]

  htim4.Instance = TIM4;
 800894c:	4b20      	ldr	r3, [pc, #128]	; (80089d0 <MX_TIM4_Init+0xa0>)
 800894e:	4a21      	ldr	r2, [pc, #132]	; (80089d4 <MX_TIM4_Init+0xa4>)
 8008950:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8008952:	4b1f      	ldr	r3, [pc, #124]	; (80089d0 <MX_TIM4_Init+0xa0>)
 8008954:	2200      	movs	r2, #0
 8008956:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008958:	4b1d      	ldr	r3, [pc, #116]	; (80089d0 <MX_TIM4_Init+0xa0>)
 800895a:	2200      	movs	r2, #0
 800895c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800895e:	4b1c      	ldr	r3, [pc, #112]	; (80089d0 <MX_TIM4_Init+0xa0>)
 8008960:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008964:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008966:	4b1a      	ldr	r3, [pc, #104]	; (80089d0 <MX_TIM4_Init+0xa0>)
 8008968:	2200      	movs	r2, #0
 800896a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800896c:	4b18      	ldr	r3, [pc, #96]	; (80089d0 <MX_TIM4_Init+0xa0>)
 800896e:	2200      	movs	r2, #0
 8008970:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8008972:	2303      	movs	r3, #3
 8008974:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8008976:	2300      	movs	r3, #0
 8008978:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800897a:	2301      	movs	r3, #1
 800897c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800897e:	2300      	movs	r3, #0
 8008980:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8008982:	2300      	movs	r3, #0
 8008984:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8008986:	2300      	movs	r3, #0
 8008988:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800898a:	2301      	movs	r3, #1
 800898c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800898e:	2300      	movs	r3, #0
 8008990:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8008992:	2300      	movs	r3, #0
 8008994:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8008996:	f107 030c 	add.w	r3, r7, #12
 800899a:	4619      	mov	r1, r3
 800899c:	480c      	ldr	r0, [pc, #48]	; (80089d0 <MX_TIM4_Init+0xa0>)
 800899e:	f7fa fb2f 	bl	8003000 <HAL_TIM_Encoder_Init>
 80089a2:	4603      	mov	r3, r0
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d001      	beq.n	80089ac <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 80089a8:	f7ff fc36 	bl	8008218 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80089ac:	2300      	movs	r3, #0
 80089ae:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80089b0:	2300      	movs	r3, #0
 80089b2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80089b4:	1d3b      	adds	r3, r7, #4
 80089b6:	4619      	mov	r1, r3
 80089b8:	4805      	ldr	r0, [pc, #20]	; (80089d0 <MX_TIM4_Init+0xa0>)
 80089ba:	f7fb f9ee 	bl	8003d9a <HAL_TIMEx_MasterConfigSynchronization>
 80089be:	4603      	mov	r3, r0
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d001      	beq.n	80089c8 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80089c4:	f7ff fc28 	bl	8008218 <Error_Handler>
  }

}
 80089c8:	bf00      	nop
 80089ca:	3730      	adds	r7, #48	; 0x30
 80089cc:	46bd      	mov	sp, r7
 80089ce:	bd80      	pop	{r7, pc}
 80089d0:	20010180 	.word	0x20010180
 80089d4:	40000800 	.word	0x40000800

080089d8 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80089d8:	b580      	push	{r7, lr}
 80089da:	b082      	sub	sp, #8
 80089dc:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80089de:	463b      	mov	r3, r7
 80089e0:	2200      	movs	r2, #0
 80089e2:	601a      	str	r2, [r3, #0]
 80089e4:	605a      	str	r2, [r3, #4]

  htim6.Instance = TIM6;
 80089e6:	4b14      	ldr	r3, [pc, #80]	; (8008a38 <MX_TIM6_Init+0x60>)
 80089e8:	4a14      	ldr	r2, [pc, #80]	; (8008a3c <MX_TIM6_Init+0x64>)
 80089ea:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 84-1;
 80089ec:	4b12      	ldr	r3, [pc, #72]	; (8008a38 <MX_TIM6_Init+0x60>)
 80089ee:	2253      	movs	r2, #83	; 0x53
 80089f0:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80089f2:	4b11      	ldr	r3, [pc, #68]	; (8008a38 <MX_TIM6_Init+0x60>)
 80089f4:	2200      	movs	r2, #0
 80089f6:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 250-1;
 80089f8:	4b0f      	ldr	r3, [pc, #60]	; (8008a38 <MX_TIM6_Init+0x60>)
 80089fa:	22f9      	movs	r2, #249	; 0xf9
 80089fc:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80089fe:	4b0e      	ldr	r3, [pc, #56]	; (8008a38 <MX_TIM6_Init+0x60>)
 8008a00:	2200      	movs	r2, #0
 8008a02:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8008a04:	480c      	ldr	r0, [pc, #48]	; (8008a38 <MX_TIM6_Init+0x60>)
 8008a06:	f7fa f995 	bl	8002d34 <HAL_TIM_Base_Init>
 8008a0a:	4603      	mov	r3, r0
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d001      	beq.n	8008a14 <MX_TIM6_Init+0x3c>
  {
    Error_Handler();
 8008a10:	f7ff fc02 	bl	8008218 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008a14:	2300      	movs	r3, #0
 8008a16:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008a18:	2300      	movs	r3, #0
 8008a1a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8008a1c:	463b      	mov	r3, r7
 8008a1e:	4619      	mov	r1, r3
 8008a20:	4805      	ldr	r0, [pc, #20]	; (8008a38 <MX_TIM6_Init+0x60>)
 8008a22:	f7fb f9ba 	bl	8003d9a <HAL_TIMEx_MasterConfigSynchronization>
 8008a26:	4603      	mov	r3, r0
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d001      	beq.n	8008a30 <MX_TIM6_Init+0x58>
  {
    Error_Handler();
 8008a2c:	f7ff fbf4 	bl	8008218 <Error_Handler>
  }

}
 8008a30:	bf00      	nop
 8008a32:	3708      	adds	r7, #8
 8008a34:	46bd      	mov	sp, r7
 8008a36:	bd80      	pop	{r7, pc}
 8008a38:	20010240 	.word	0x20010240
 8008a3c:	40001000 	.word	0x40001000

08008a40 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8008a40:	b580      	push	{r7, lr}
 8008a42:	b092      	sub	sp, #72	; 0x48
 8008a44:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008a46:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8008a4a:	2200      	movs	r2, #0
 8008a4c:	601a      	str	r2, [r3, #0]
 8008a4e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8008a50:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008a54:	2200      	movs	r2, #0
 8008a56:	601a      	str	r2, [r3, #0]
 8008a58:	605a      	str	r2, [r3, #4]
 8008a5a:	609a      	str	r2, [r3, #8]
 8008a5c:	60da      	str	r2, [r3, #12]
 8008a5e:	611a      	str	r2, [r3, #16]
 8008a60:	615a      	str	r2, [r3, #20]
 8008a62:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8008a64:	1d3b      	adds	r3, r7, #4
 8008a66:	2220      	movs	r2, #32
 8008a68:	2100      	movs	r1, #0
 8008a6a:	4618      	mov	r0, r3
 8008a6c:	f000 fb46 	bl	80090fc <memset>

  htim8.Instance = TIM8;
 8008a70:	4b32      	ldr	r3, [pc, #200]	; (8008b3c <MX_TIM8_Init+0xfc>)
 8008a72:	4a33      	ldr	r2, [pc, #204]	; (8008b40 <MX_TIM8_Init+0x100>)
 8008a74:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 84-1;
 8008a76:	4b31      	ldr	r3, [pc, #196]	; (8008b3c <MX_TIM8_Init+0xfc>)
 8008a78:	2253      	movs	r2, #83	; 0x53
 8008a7a:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008a7c:	4b2f      	ldr	r3, [pc, #188]	; (8008b3c <MX_TIM8_Init+0xfc>)
 8008a7e:	2200      	movs	r2, #0
 8008a80:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1000-1;
 8008a82:	4b2e      	ldr	r3, [pc, #184]	; (8008b3c <MX_TIM8_Init+0xfc>)
 8008a84:	f240 32e7 	movw	r2, #999	; 0x3e7
 8008a88:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008a8a:	4b2c      	ldr	r3, [pc, #176]	; (8008b3c <MX_TIM8_Init+0xfc>)
 8008a8c:	2200      	movs	r2, #0
 8008a8e:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8008a90:	4b2a      	ldr	r3, [pc, #168]	; (8008b3c <MX_TIM8_Init+0xfc>)
 8008a92:	2200      	movs	r2, #0
 8008a94:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008a96:	4b29      	ldr	r3, [pc, #164]	; (8008b3c <MX_TIM8_Init+0xfc>)
 8008a98:	2200      	movs	r2, #0
 8008a9a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8008a9c:	4827      	ldr	r0, [pc, #156]	; (8008b3c <MX_TIM8_Init+0xfc>)
 8008a9e:	f7fa f9ee 	bl	8002e7e <HAL_TIM_PWM_Init>
 8008aa2:	4603      	mov	r3, r0
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d001      	beq.n	8008aac <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 8008aa8:	f7ff fbb6 	bl	8008218 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008aac:	2300      	movs	r3, #0
 8008aae:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008ab0:	2300      	movs	r3, #0
 8008ab2:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8008ab4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8008ab8:	4619      	mov	r1, r3
 8008aba:	4820      	ldr	r0, [pc, #128]	; (8008b3c <MX_TIM8_Init+0xfc>)
 8008abc:	f7fb f96d 	bl	8003d9a <HAL_TIMEx_MasterConfigSynchronization>
 8008ac0:	4603      	mov	r3, r0
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d001      	beq.n	8008aca <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 8008ac6:	f7ff fba7 	bl	8008218 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8008aca:	2360      	movs	r3, #96	; 0x60
 8008acc:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 50;
 8008ace:	2332      	movs	r3, #50	; 0x32
 8008ad0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008ad2:	2300      	movs	r3, #0
 8008ad4:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8008ad6:	2300      	movs	r3, #0
 8008ad8:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8008ada:	2300      	movs	r3, #0
 8008adc:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8008ade:	2300      	movs	r3, #0
 8008ae0:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8008ae2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008ae6:	220c      	movs	r2, #12
 8008ae8:	4619      	mov	r1, r3
 8008aea:	4814      	ldr	r0, [pc, #80]	; (8008b3c <MX_TIM8_Init+0xfc>)
 8008aec:	f7fa fca0 	bl	8003430 <HAL_TIM_PWM_ConfigChannel>
 8008af0:	4603      	mov	r3, r0
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d001      	beq.n	8008afa <MX_TIM8_Init+0xba>
  {
    Error_Handler();
 8008af6:	f7ff fb8f 	bl	8008218 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8008afa:	2300      	movs	r3, #0
 8008afc:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8008afe:	2300      	movs	r3, #0
 8008b00:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8008b02:	2300      	movs	r3, #0
 8008b04:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8008b06:	2300      	movs	r3, #0
 8008b08:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8008b0a:	2300      	movs	r3, #0
 8008b0c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8008b0e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008b12:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8008b14:	2300      	movs	r3, #0
 8008b16:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8008b18:	1d3b      	adds	r3, r7, #4
 8008b1a:	4619      	mov	r1, r3
 8008b1c:	4807      	ldr	r0, [pc, #28]	; (8008b3c <MX_TIM8_Init+0xfc>)
 8008b1e:	f7fb f981 	bl	8003e24 <HAL_TIMEx_ConfigBreakDeadTime>
 8008b22:	4603      	mov	r3, r0
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d001      	beq.n	8008b2c <MX_TIM8_Init+0xec>
  {
    Error_Handler();
 8008b28:	f7ff fb76 	bl	8008218 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim8);
 8008b2c:	4803      	ldr	r0, [pc, #12]	; (8008b3c <MX_TIM8_Init+0xfc>)
 8008b2e:	f000 f96f 	bl	8008e10 <HAL_TIM_MspPostInit>

}
 8008b32:	bf00      	nop
 8008b34:	3748      	adds	r7, #72	; 0x48
 8008b36:	46bd      	mov	sp, r7
 8008b38:	bd80      	pop	{r7, pc}
 8008b3a:	bf00      	nop
 8008b3c:	20010140 	.word	0x20010140
 8008b40:	40010400 	.word	0x40010400

08008b44 <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 8008b44:	b580      	push	{r7, lr}
 8008b46:	b088      	sub	sp, #32
 8008b48:	af00      	add	r7, sp, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 8008b4a:	1d3b      	adds	r3, r7, #4
 8008b4c:	2200      	movs	r2, #0
 8008b4e:	601a      	str	r2, [r3, #0]
 8008b50:	605a      	str	r2, [r3, #4]
 8008b52:	609a      	str	r2, [r3, #8]
 8008b54:	60da      	str	r2, [r3, #12]
 8008b56:	611a      	str	r2, [r3, #16]
 8008b58:	615a      	str	r2, [r3, #20]
 8008b5a:	619a      	str	r2, [r3, #24]

  htim11.Instance = TIM11;
 8008b5c:	4b1e      	ldr	r3, [pc, #120]	; (8008bd8 <MX_TIM11_Init+0x94>)
 8008b5e:	4a1f      	ldr	r2, [pc, #124]	; (8008bdc <MX_TIM11_Init+0x98>)
 8008b60:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 0;
 8008b62:	4b1d      	ldr	r3, [pc, #116]	; (8008bd8 <MX_TIM11_Init+0x94>)
 8008b64:	2200      	movs	r2, #0
 8008b66:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008b68:	4b1b      	ldr	r3, [pc, #108]	; (8008bd8 <MX_TIM11_Init+0x94>)
 8008b6a:	2200      	movs	r2, #0
 8008b6c:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 1000;
 8008b6e:	4b1a      	ldr	r3, [pc, #104]	; (8008bd8 <MX_TIM11_Init+0x94>)
 8008b70:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008b74:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008b76:	4b18      	ldr	r3, [pc, #96]	; (8008bd8 <MX_TIM11_Init+0x94>)
 8008b78:	2200      	movs	r2, #0
 8008b7a:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008b7c:	4b16      	ldr	r3, [pc, #88]	; (8008bd8 <MX_TIM11_Init+0x94>)
 8008b7e:	2200      	movs	r2, #0
 8008b80:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8008b82:	4815      	ldr	r0, [pc, #84]	; (8008bd8 <MX_TIM11_Init+0x94>)
 8008b84:	f7fa f8d6 	bl	8002d34 <HAL_TIM_Base_Init>
 8008b88:	4603      	mov	r3, r0
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d001      	beq.n	8008b92 <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 8008b8e:	f7ff fb43 	bl	8008218 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 8008b92:	4811      	ldr	r0, [pc, #68]	; (8008bd8 <MX_TIM11_Init+0x94>)
 8008b94:	f7fa f973 	bl	8002e7e <HAL_TIM_PWM_Init>
 8008b98:	4603      	mov	r3, r0
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d001      	beq.n	8008ba2 <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 8008b9e:	f7ff fb3b 	bl	8008218 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8008ba2:	2360      	movs	r3, #96	; 0x60
 8008ba4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8008ba6:	2300      	movs	r3, #0
 8008ba8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008baa:	2300      	movs	r3, #0
 8008bac:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8008bae:	2300      	movs	r3, #0
 8008bb0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8008bb2:	1d3b      	adds	r3, r7, #4
 8008bb4:	2200      	movs	r2, #0
 8008bb6:	4619      	mov	r1, r3
 8008bb8:	4807      	ldr	r0, [pc, #28]	; (8008bd8 <MX_TIM11_Init+0x94>)
 8008bba:	f7fa fc39 	bl	8003430 <HAL_TIM_PWM_ConfigChannel>
 8008bbe:	4603      	mov	r3, r0
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d001      	beq.n	8008bc8 <MX_TIM11_Init+0x84>
  {
    Error_Handler();
 8008bc4:	f7ff fb28 	bl	8008218 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim11);
 8008bc8:	4803      	ldr	r0, [pc, #12]	; (8008bd8 <MX_TIM11_Init+0x94>)
 8008bca:	f000 f921 	bl	8008e10 <HAL_TIM_MspPostInit>

}
 8008bce:	bf00      	nop
 8008bd0:	3720      	adds	r7, #32
 8008bd2:	46bd      	mov	sp, r7
 8008bd4:	bd80      	pop	{r7, pc}
 8008bd6:	bf00      	nop
 8008bd8:	20010200 	.word	0x20010200
 8008bdc:	40014800 	.word	0x40014800

08008be0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8008be0:	b580      	push	{r7, lr}
 8008be2:	b086      	sub	sp, #24
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	4a34      	ldr	r2, [pc, #208]	; (8008cc0 <HAL_TIM_Base_MspInit+0xe0>)
 8008bee:	4293      	cmp	r3, r2
 8008bf0:	d116      	bne.n	8008c20 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8008bf2:	2300      	movs	r3, #0
 8008bf4:	617b      	str	r3, [r7, #20]
 8008bf6:	4b33      	ldr	r3, [pc, #204]	; (8008cc4 <HAL_TIM_Base_MspInit+0xe4>)
 8008bf8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008bfa:	4a32      	ldr	r2, [pc, #200]	; (8008cc4 <HAL_TIM_Base_MspInit+0xe4>)
 8008bfc:	f043 0301 	orr.w	r3, r3, #1
 8008c00:	6453      	str	r3, [r2, #68]	; 0x44
 8008c02:	4b30      	ldr	r3, [pc, #192]	; (8008cc4 <HAL_TIM_Base_MspInit+0xe4>)
 8008c04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c06:	f003 0301 	and.w	r3, r3, #1
 8008c0a:	617b      	str	r3, [r7, #20]
 8008c0c:	697b      	ldr	r3, [r7, #20]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 1, 0);
 8008c0e:	2200      	movs	r2, #0
 8008c10:	2101      	movs	r1, #1
 8008c12:	2018      	movs	r0, #24
 8008c14:	f7f8 ffcf 	bl	8001bb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8008c18:	2018      	movs	r0, #24
 8008c1a:	f7f8 ffe8 	bl	8001bee <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM11_CLK_ENABLE();
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 8008c1e:	e04a      	b.n	8008cb6 <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM2)
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c28:	d116      	bne.n	8008c58 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8008c2a:	2300      	movs	r3, #0
 8008c2c:	613b      	str	r3, [r7, #16]
 8008c2e:	4b25      	ldr	r3, [pc, #148]	; (8008cc4 <HAL_TIM_Base_MspInit+0xe4>)
 8008c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c32:	4a24      	ldr	r2, [pc, #144]	; (8008cc4 <HAL_TIM_Base_MspInit+0xe4>)
 8008c34:	f043 0301 	orr.w	r3, r3, #1
 8008c38:	6413      	str	r3, [r2, #64]	; 0x40
 8008c3a:	4b22      	ldr	r3, [pc, #136]	; (8008cc4 <HAL_TIM_Base_MspInit+0xe4>)
 8008c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c3e:	f003 0301 	and.w	r3, r3, #1
 8008c42:	613b      	str	r3, [r7, #16]
 8008c44:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 8008c46:	2200      	movs	r2, #0
 8008c48:	2102      	movs	r1, #2
 8008c4a:	201c      	movs	r0, #28
 8008c4c:	f7f8 ffb3 	bl	8001bb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8008c50:	201c      	movs	r0, #28
 8008c52:	f7f8 ffcc 	bl	8001bee <HAL_NVIC_EnableIRQ>
}
 8008c56:	e02e      	b.n	8008cb6 <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM6)
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	4a1a      	ldr	r2, [pc, #104]	; (8008cc8 <HAL_TIM_Base_MspInit+0xe8>)
 8008c5e:	4293      	cmp	r3, r2
 8008c60:	d116      	bne.n	8008c90 <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8008c62:	2300      	movs	r3, #0
 8008c64:	60fb      	str	r3, [r7, #12]
 8008c66:	4b17      	ldr	r3, [pc, #92]	; (8008cc4 <HAL_TIM_Base_MspInit+0xe4>)
 8008c68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c6a:	4a16      	ldr	r2, [pc, #88]	; (8008cc4 <HAL_TIM_Base_MspInit+0xe4>)
 8008c6c:	f043 0310 	orr.w	r3, r3, #16
 8008c70:	6413      	str	r3, [r2, #64]	; 0x40
 8008c72:	4b14      	ldr	r3, [pc, #80]	; (8008cc4 <HAL_TIM_Base_MspInit+0xe4>)
 8008c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c76:	f003 0310 	and.w	r3, r3, #16
 8008c7a:	60fb      	str	r3, [r7, #12]
 8008c7c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 3, 0);
 8008c7e:	2200      	movs	r2, #0
 8008c80:	2103      	movs	r1, #3
 8008c82:	2036      	movs	r0, #54	; 0x36
 8008c84:	f7f8 ff97 	bl	8001bb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8008c88:	2036      	movs	r0, #54	; 0x36
 8008c8a:	f7f8 ffb0 	bl	8001bee <HAL_NVIC_EnableIRQ>
}
 8008c8e:	e012      	b.n	8008cb6 <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM11)
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	4a0d      	ldr	r2, [pc, #52]	; (8008ccc <HAL_TIM_Base_MspInit+0xec>)
 8008c96:	4293      	cmp	r3, r2
 8008c98:	d10d      	bne.n	8008cb6 <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8008c9a:	2300      	movs	r3, #0
 8008c9c:	60bb      	str	r3, [r7, #8]
 8008c9e:	4b09      	ldr	r3, [pc, #36]	; (8008cc4 <HAL_TIM_Base_MspInit+0xe4>)
 8008ca0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008ca2:	4a08      	ldr	r2, [pc, #32]	; (8008cc4 <HAL_TIM_Base_MspInit+0xe4>)
 8008ca4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008ca8:	6453      	str	r3, [r2, #68]	; 0x44
 8008caa:	4b06      	ldr	r3, [pc, #24]	; (8008cc4 <HAL_TIM_Base_MspInit+0xe4>)
 8008cac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008cae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008cb2:	60bb      	str	r3, [r7, #8]
 8008cb4:	68bb      	ldr	r3, [r7, #8]
}
 8008cb6:	bf00      	nop
 8008cb8:	3718      	adds	r7, #24
 8008cba:	46bd      	mov	sp, r7
 8008cbc:	bd80      	pop	{r7, pc}
 8008cbe:	bf00      	nop
 8008cc0:	40010000 	.word	0x40010000
 8008cc4:	40023800 	.word	0x40023800
 8008cc8:	40001000 	.word	0x40001000
 8008ccc:	40014800 	.word	0x40014800

08008cd0 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8008cd0:	b580      	push	{r7, lr}
 8008cd2:	b08c      	sub	sp, #48	; 0x30
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008cd8:	f107 031c 	add.w	r3, r7, #28
 8008cdc:	2200      	movs	r2, #0
 8008cde:	601a      	str	r2, [r3, #0]
 8008ce0:	605a      	str	r2, [r3, #4]
 8008ce2:	609a      	str	r2, [r3, #8]
 8008ce4:	60da      	str	r2, [r3, #12]
 8008ce6:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	4a32      	ldr	r2, [pc, #200]	; (8008db8 <HAL_TIM_Encoder_MspInit+0xe8>)
 8008cee:	4293      	cmp	r3, r2
 8008cf0:	d12c      	bne.n	8008d4c <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8008cf2:	2300      	movs	r3, #0
 8008cf4:	61bb      	str	r3, [r7, #24]
 8008cf6:	4b31      	ldr	r3, [pc, #196]	; (8008dbc <HAL_TIM_Encoder_MspInit+0xec>)
 8008cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008cfa:	4a30      	ldr	r2, [pc, #192]	; (8008dbc <HAL_TIM_Encoder_MspInit+0xec>)
 8008cfc:	f043 0302 	orr.w	r3, r3, #2
 8008d00:	6413      	str	r3, [r2, #64]	; 0x40
 8008d02:	4b2e      	ldr	r3, [pc, #184]	; (8008dbc <HAL_TIM_Encoder_MspInit+0xec>)
 8008d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d06:	f003 0302 	and.w	r3, r3, #2
 8008d0a:	61bb      	str	r3, [r7, #24]
 8008d0c:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008d0e:	2300      	movs	r3, #0
 8008d10:	617b      	str	r3, [r7, #20]
 8008d12:	4b2a      	ldr	r3, [pc, #168]	; (8008dbc <HAL_TIM_Encoder_MspInit+0xec>)
 8008d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d16:	4a29      	ldr	r2, [pc, #164]	; (8008dbc <HAL_TIM_Encoder_MspInit+0xec>)
 8008d18:	f043 0304 	orr.w	r3, r3, #4
 8008d1c:	6313      	str	r3, [r2, #48]	; 0x30
 8008d1e:	4b27      	ldr	r3, [pc, #156]	; (8008dbc <HAL_TIM_Encoder_MspInit+0xec>)
 8008d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d22:	f003 0304 	and.w	r3, r3, #4
 8008d26:	617b      	str	r3, [r7, #20]
 8008d28:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration    
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2 
    */
    GPIO_InitStruct.Pin = ENCODER_L_CH__Pin|ENCODER_L_CH2_Pin;
 8008d2a:	23c0      	movs	r3, #192	; 0xc0
 8008d2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008d2e:	2302      	movs	r3, #2
 8008d30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008d32:	2300      	movs	r3, #0
 8008d34:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008d36:	2300      	movs	r3, #0
 8008d38:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8008d3a:	2302      	movs	r3, #2
 8008d3c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008d3e:	f107 031c 	add.w	r3, r7, #28
 8008d42:	4619      	mov	r1, r3
 8008d44:	481e      	ldr	r0, [pc, #120]	; (8008dc0 <HAL_TIM_Encoder_MspInit+0xf0>)
 8008d46:	f7f8 ff6d 	bl	8001c24 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8008d4a:	e030      	b.n	8008dae <HAL_TIM_Encoder_MspInit+0xde>
  else if(tim_encoderHandle->Instance==TIM4)
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	4a1c      	ldr	r2, [pc, #112]	; (8008dc4 <HAL_TIM_Encoder_MspInit+0xf4>)
 8008d52:	4293      	cmp	r3, r2
 8008d54:	d12b      	bne.n	8008dae <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8008d56:	2300      	movs	r3, #0
 8008d58:	613b      	str	r3, [r7, #16]
 8008d5a:	4b18      	ldr	r3, [pc, #96]	; (8008dbc <HAL_TIM_Encoder_MspInit+0xec>)
 8008d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d5e:	4a17      	ldr	r2, [pc, #92]	; (8008dbc <HAL_TIM_Encoder_MspInit+0xec>)
 8008d60:	f043 0304 	orr.w	r3, r3, #4
 8008d64:	6413      	str	r3, [r2, #64]	; 0x40
 8008d66:	4b15      	ldr	r3, [pc, #84]	; (8008dbc <HAL_TIM_Encoder_MspInit+0xec>)
 8008d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d6a:	f003 0304 	and.w	r3, r3, #4
 8008d6e:	613b      	str	r3, [r7, #16]
 8008d70:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008d72:	2300      	movs	r3, #0
 8008d74:	60fb      	str	r3, [r7, #12]
 8008d76:	4b11      	ldr	r3, [pc, #68]	; (8008dbc <HAL_TIM_Encoder_MspInit+0xec>)
 8008d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d7a:	4a10      	ldr	r2, [pc, #64]	; (8008dbc <HAL_TIM_Encoder_MspInit+0xec>)
 8008d7c:	f043 0302 	orr.w	r3, r3, #2
 8008d80:	6313      	str	r3, [r2, #48]	; 0x30
 8008d82:	4b0e      	ldr	r3, [pc, #56]	; (8008dbc <HAL_TIM_Encoder_MspInit+0xec>)
 8008d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d86:	f003 0302 	and.w	r3, r3, #2
 8008d8a:	60fb      	str	r3, [r7, #12]
 8008d8c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENCODER_R_CH1_Pin|ENCODER_R_CH2_Pin;
 8008d8e:	23c0      	movs	r3, #192	; 0xc0
 8008d90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008d92:	2302      	movs	r3, #2
 8008d94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008d96:	2300      	movs	r3, #0
 8008d98:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008d9a:	2300      	movs	r3, #0
 8008d9c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8008d9e:	2302      	movs	r3, #2
 8008da0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008da2:	f107 031c 	add.w	r3, r7, #28
 8008da6:	4619      	mov	r1, r3
 8008da8:	4807      	ldr	r0, [pc, #28]	; (8008dc8 <HAL_TIM_Encoder_MspInit+0xf8>)
 8008daa:	f7f8 ff3b 	bl	8001c24 <HAL_GPIO_Init>
}
 8008dae:	bf00      	nop
 8008db0:	3730      	adds	r7, #48	; 0x30
 8008db2:	46bd      	mov	sp, r7
 8008db4:	bd80      	pop	{r7, pc}
 8008db6:	bf00      	nop
 8008db8:	40000400 	.word	0x40000400
 8008dbc:	40023800 	.word	0x40023800
 8008dc0:	40020800 	.word	0x40020800
 8008dc4:	40000800 	.word	0x40000800
 8008dc8:	40020400 	.word	0x40020400

08008dcc <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8008dcc:	b480      	push	{r7}
 8008dce:	b085      	sub	sp, #20
 8008dd0:	af00      	add	r7, sp, #0
 8008dd2:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM8)
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	4a0b      	ldr	r2, [pc, #44]	; (8008e08 <HAL_TIM_PWM_MspInit+0x3c>)
 8008dda:	4293      	cmp	r3, r2
 8008ddc:	d10d      	bne.n	8008dfa <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* TIM8 clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8008dde:	2300      	movs	r3, #0
 8008de0:	60fb      	str	r3, [r7, #12]
 8008de2:	4b0a      	ldr	r3, [pc, #40]	; (8008e0c <HAL_TIM_PWM_MspInit+0x40>)
 8008de4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008de6:	4a09      	ldr	r2, [pc, #36]	; (8008e0c <HAL_TIM_PWM_MspInit+0x40>)
 8008de8:	f043 0302 	orr.w	r3, r3, #2
 8008dec:	6453      	str	r3, [r2, #68]	; 0x44
 8008dee:	4b07      	ldr	r3, [pc, #28]	; (8008e0c <HAL_TIM_PWM_MspInit+0x40>)
 8008df0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008df2:	f003 0302 	and.w	r3, r3, #2
 8008df6:	60fb      	str	r3, [r7, #12]
 8008df8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8008dfa:	bf00      	nop
 8008dfc:	3714      	adds	r7, #20
 8008dfe:	46bd      	mov	sp, r7
 8008e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e04:	4770      	bx	lr
 8008e06:	bf00      	nop
 8008e08:	40010400 	.word	0x40010400
 8008e0c:	40023800 	.word	0x40023800

08008e10 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8008e10:	b580      	push	{r7, lr}
 8008e12:	b08c      	sub	sp, #48	; 0x30
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008e18:	f107 031c 	add.w	r3, r7, #28
 8008e1c:	2200      	movs	r2, #0
 8008e1e:	601a      	str	r2, [r3, #0]
 8008e20:	605a      	str	r2, [r3, #4]
 8008e22:	609a      	str	r2, [r3, #8]
 8008e24:	60da      	str	r2, [r3, #12]
 8008e26:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	4a49      	ldr	r2, [pc, #292]	; (8008f54 <HAL_TIM_MspPostInit+0x144>)
 8008e2e:	4293      	cmp	r3, r2
 8008e30:	d11f      	bne.n	8008e72 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008e32:	2300      	movs	r3, #0
 8008e34:	61bb      	str	r3, [r7, #24]
 8008e36:	4b48      	ldr	r3, [pc, #288]	; (8008f58 <HAL_TIM_MspPostInit+0x148>)
 8008e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e3a:	4a47      	ldr	r2, [pc, #284]	; (8008f58 <HAL_TIM_MspPostInit+0x148>)
 8008e3c:	f043 0301 	orr.w	r3, r3, #1
 8008e40:	6313      	str	r3, [r2, #48]	; 0x30
 8008e42:	4b45      	ldr	r3, [pc, #276]	; (8008f58 <HAL_TIM_MspPostInit+0x148>)
 8008e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e46:	f003 0301 	and.w	r3, r3, #1
 8008e4a:	61bb      	str	r3, [r7, #24]
 8008e4c:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1 
    */
    GPIO_InitStruct.Pin = MOTOR_L_PWM_Pin;
 8008e4e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008e52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008e54:	2302      	movs	r3, #2
 8008e56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008e58:	2300      	movs	r3, #0
 8008e5a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008e5c:	2300      	movs	r3, #0
 8008e5e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8008e60:	2301      	movs	r3, #1
 8008e62:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MOTOR_L_PWM_GPIO_Port, &GPIO_InitStruct);
 8008e64:	f107 031c 	add.w	r3, r7, #28
 8008e68:	4619      	mov	r1, r3
 8008e6a:	483c      	ldr	r0, [pc, #240]	; (8008f5c <HAL_TIM_MspPostInit+0x14c>)
 8008e6c:	f7f8 feda 	bl	8001c24 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM11_MspPostInit 1 */

  /* USER CODE END TIM11_MspPostInit 1 */
  }

}
 8008e70:	e06c      	b.n	8008f4c <HAL_TIM_MspPostInit+0x13c>
  else if(timHandle->Instance==TIM2)
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e7a:	d11e      	bne.n	8008eba <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008e7c:	2300      	movs	r3, #0
 8008e7e:	617b      	str	r3, [r7, #20]
 8008e80:	4b35      	ldr	r3, [pc, #212]	; (8008f58 <HAL_TIM_MspPostInit+0x148>)
 8008e82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e84:	4a34      	ldr	r2, [pc, #208]	; (8008f58 <HAL_TIM_MspPostInit+0x148>)
 8008e86:	f043 0302 	orr.w	r3, r3, #2
 8008e8a:	6313      	str	r3, [r2, #48]	; 0x30
 8008e8c:	4b32      	ldr	r3, [pc, #200]	; (8008f58 <HAL_TIM_MspPostInit+0x148>)
 8008e8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e90:	f003 0302 	and.w	r3, r3, #2
 8008e94:	617b      	str	r3, [r7, #20]
 8008e96:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MOTOR_R_PWM_Pin;
 8008e98:	2308      	movs	r3, #8
 8008e9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008e9c:	2302      	movs	r3, #2
 8008e9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008ea0:	2300      	movs	r3, #0
 8008ea2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008ea4:	2300      	movs	r3, #0
 8008ea6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8008ea8:	2301      	movs	r3, #1
 8008eaa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MOTOR_R_PWM_GPIO_Port, &GPIO_InitStruct);
 8008eac:	f107 031c 	add.w	r3, r7, #28
 8008eb0:	4619      	mov	r1, r3
 8008eb2:	482b      	ldr	r0, [pc, #172]	; (8008f60 <HAL_TIM_MspPostInit+0x150>)
 8008eb4:	f7f8 feb6 	bl	8001c24 <HAL_GPIO_Init>
}
 8008eb8:	e048      	b.n	8008f4c <HAL_TIM_MspPostInit+0x13c>
  else if(timHandle->Instance==TIM8)
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	4a29      	ldr	r2, [pc, #164]	; (8008f64 <HAL_TIM_MspPostInit+0x154>)
 8008ec0:	4293      	cmp	r3, r2
 8008ec2:	d11f      	bne.n	8008f04 <HAL_TIM_MspPostInit+0xf4>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008ec4:	2300      	movs	r3, #0
 8008ec6:	613b      	str	r3, [r7, #16]
 8008ec8:	4b23      	ldr	r3, [pc, #140]	; (8008f58 <HAL_TIM_MspPostInit+0x148>)
 8008eca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ecc:	4a22      	ldr	r2, [pc, #136]	; (8008f58 <HAL_TIM_MspPostInit+0x148>)
 8008ece:	f043 0304 	orr.w	r3, r3, #4
 8008ed2:	6313      	str	r3, [r2, #48]	; 0x30
 8008ed4:	4b20      	ldr	r3, [pc, #128]	; (8008f58 <HAL_TIM_MspPostInit+0x148>)
 8008ed6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ed8:	f003 0304 	and.w	r3, r3, #4
 8008edc:	613b      	str	r3, [r7, #16]
 8008ede:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = BUZZER_Pin;
 8008ee0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008ee4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008ee6:	2302      	movs	r3, #2
 8008ee8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008eea:	2300      	movs	r3, #0
 8008eec:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008eee:	2300      	movs	r3, #0
 8008ef0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8008ef2:	2303      	movs	r3, #3
 8008ef4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 8008ef6:	f107 031c 	add.w	r3, r7, #28
 8008efa:	4619      	mov	r1, r3
 8008efc:	481a      	ldr	r0, [pc, #104]	; (8008f68 <HAL_TIM_MspPostInit+0x158>)
 8008efe:	f7f8 fe91 	bl	8001c24 <HAL_GPIO_Init>
}
 8008f02:	e023      	b.n	8008f4c <HAL_TIM_MspPostInit+0x13c>
  else if(timHandle->Instance==TIM11)
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	4a18      	ldr	r2, [pc, #96]	; (8008f6c <HAL_TIM_MspPostInit+0x15c>)
 8008f0a:	4293      	cmp	r3, r2
 8008f0c:	d11e      	bne.n	8008f4c <HAL_TIM_MspPostInit+0x13c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008f0e:	2300      	movs	r3, #0
 8008f10:	60fb      	str	r3, [r7, #12]
 8008f12:	4b11      	ldr	r3, [pc, #68]	; (8008f58 <HAL_TIM_MspPostInit+0x148>)
 8008f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f16:	4a10      	ldr	r2, [pc, #64]	; (8008f58 <HAL_TIM_MspPostInit+0x148>)
 8008f18:	f043 0302 	orr.w	r3, r3, #2
 8008f1c:	6313      	str	r3, [r2, #48]	; 0x30
 8008f1e:	4b0e      	ldr	r3, [pc, #56]	; (8008f58 <HAL_TIM_MspPostInit+0x148>)
 8008f20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f22:	f003 0302 	and.w	r3, r3, #2
 8008f26:	60fb      	str	r3, [r7, #12]
 8008f28:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = FUN_Pin;
 8008f2a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008f2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008f30:	2302      	movs	r3, #2
 8008f32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008f34:	2300      	movs	r3, #0
 8008f36:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008f38:	2300      	movs	r3, #0
 8008f3a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 8008f3c:	2303      	movs	r3, #3
 8008f3e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(FUN_GPIO_Port, &GPIO_InitStruct);
 8008f40:	f107 031c 	add.w	r3, r7, #28
 8008f44:	4619      	mov	r1, r3
 8008f46:	4806      	ldr	r0, [pc, #24]	; (8008f60 <HAL_TIM_MspPostInit+0x150>)
 8008f48:	f7f8 fe6c 	bl	8001c24 <HAL_GPIO_Init>
}
 8008f4c:	bf00      	nop
 8008f4e:	3730      	adds	r7, #48	; 0x30
 8008f50:	46bd      	mov	sp, r7
 8008f52:	bd80      	pop	{r7, pc}
 8008f54:	40010000 	.word	0x40010000
 8008f58:	40023800 	.word	0x40023800
 8008f5c:	40020000 	.word	0x40020000
 8008f60:	40020400 	.word	0x40020400
 8008f64:	40010400 	.word	0x40010400
 8008f68:	40020800 	.word	0x40020800
 8008f6c:	40014800 	.word	0x40014800

08008f70 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8008f70:	b580      	push	{r7, lr}
 8008f72:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8008f74:	4b11      	ldr	r3, [pc, #68]	; (8008fbc <MX_USART1_UART_Init+0x4c>)
 8008f76:	4a12      	ldr	r2, [pc, #72]	; (8008fc0 <MX_USART1_UART_Init+0x50>)
 8008f78:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8008f7a:	4b10      	ldr	r3, [pc, #64]	; (8008fbc <MX_USART1_UART_Init+0x4c>)
 8008f7c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8008f80:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8008f82:	4b0e      	ldr	r3, [pc, #56]	; (8008fbc <MX_USART1_UART_Init+0x4c>)
 8008f84:	2200      	movs	r2, #0
 8008f86:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8008f88:	4b0c      	ldr	r3, [pc, #48]	; (8008fbc <MX_USART1_UART_Init+0x4c>)
 8008f8a:	2200      	movs	r2, #0
 8008f8c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8008f8e:	4b0b      	ldr	r3, [pc, #44]	; (8008fbc <MX_USART1_UART_Init+0x4c>)
 8008f90:	2200      	movs	r2, #0
 8008f92:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8008f94:	4b09      	ldr	r3, [pc, #36]	; (8008fbc <MX_USART1_UART_Init+0x4c>)
 8008f96:	220c      	movs	r2, #12
 8008f98:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8008f9a:	4b08      	ldr	r3, [pc, #32]	; (8008fbc <MX_USART1_UART_Init+0x4c>)
 8008f9c:	2200      	movs	r2, #0
 8008f9e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8008fa0:	4b06      	ldr	r3, [pc, #24]	; (8008fbc <MX_USART1_UART_Init+0x4c>)
 8008fa2:	2200      	movs	r2, #0
 8008fa4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8008fa6:	4805      	ldr	r0, [pc, #20]	; (8008fbc <MX_USART1_UART_Init+0x4c>)
 8008fa8:	f7fa ffa2 	bl	8003ef0 <HAL_UART_Init>
 8008fac:	4603      	mov	r3, r0
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d001      	beq.n	8008fb6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8008fb2:	f7ff f931 	bl	8008218 <Error_Handler>
  }

}
 8008fb6:	bf00      	nop
 8008fb8:	bd80      	pop	{r7, pc}
 8008fba:	bf00      	nop
 8008fbc:	20010300 	.word	0x20010300
 8008fc0:	40011000 	.word	0x40011000

08008fc4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8008fc4:	b580      	push	{r7, lr}
 8008fc6:	b08a      	sub	sp, #40	; 0x28
 8008fc8:	af00      	add	r7, sp, #0
 8008fca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008fcc:	f107 0314 	add.w	r3, r7, #20
 8008fd0:	2200      	movs	r2, #0
 8008fd2:	601a      	str	r2, [r3, #0]
 8008fd4:	605a      	str	r2, [r3, #4]
 8008fd6:	609a      	str	r2, [r3, #8]
 8008fd8:	60da      	str	r2, [r3, #12]
 8008fda:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	4a19      	ldr	r2, [pc, #100]	; (8009048 <HAL_UART_MspInit+0x84>)
 8008fe2:	4293      	cmp	r3, r2
 8008fe4:	d12c      	bne.n	8009040 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8008fe6:	2300      	movs	r3, #0
 8008fe8:	613b      	str	r3, [r7, #16]
 8008fea:	4b18      	ldr	r3, [pc, #96]	; (800904c <HAL_UART_MspInit+0x88>)
 8008fec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008fee:	4a17      	ldr	r2, [pc, #92]	; (800904c <HAL_UART_MspInit+0x88>)
 8008ff0:	f043 0310 	orr.w	r3, r3, #16
 8008ff4:	6453      	str	r3, [r2, #68]	; 0x44
 8008ff6:	4b15      	ldr	r3, [pc, #84]	; (800904c <HAL_UART_MspInit+0x88>)
 8008ff8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008ffa:	f003 0310 	and.w	r3, r3, #16
 8008ffe:	613b      	str	r3, [r7, #16]
 8009000:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009002:	2300      	movs	r3, #0
 8009004:	60fb      	str	r3, [r7, #12]
 8009006:	4b11      	ldr	r3, [pc, #68]	; (800904c <HAL_UART_MspInit+0x88>)
 8009008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800900a:	4a10      	ldr	r2, [pc, #64]	; (800904c <HAL_UART_MspInit+0x88>)
 800900c:	f043 0301 	orr.w	r3, r3, #1
 8009010:	6313      	str	r3, [r2, #48]	; 0x30
 8009012:	4b0e      	ldr	r3, [pc, #56]	; (800904c <HAL_UART_MspInit+0x88>)
 8009014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009016:	f003 0301 	and.w	r3, r3, #1
 800901a:	60fb      	str	r3, [r7, #12]
 800901c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800901e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8009022:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009024:	2302      	movs	r3, #2
 8009026:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009028:	2301      	movs	r3, #1
 800902a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800902c:	2303      	movs	r3, #3
 800902e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8009030:	2307      	movs	r3, #7
 8009032:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009034:	f107 0314 	add.w	r3, r7, #20
 8009038:	4619      	mov	r1, r3
 800903a:	4805      	ldr	r0, [pc, #20]	; (8009050 <HAL_UART_MspInit+0x8c>)
 800903c:	f7f8 fdf2 	bl	8001c24 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8009040:	bf00      	nop
 8009042:	3728      	adds	r7, #40	; 0x28
 8009044:	46bd      	mov	sp, r7
 8009046:	bd80      	pop	{r7, pc}
 8009048:	40011000 	.word	0x40011000
 800904c:	40023800 	.word	0x40023800
 8009050:	40020000 	.word	0x40020000

08009054 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8009054:	f8df d034 	ldr.w	sp, [pc, #52]	; 800908c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8009058:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800905a:	e003      	b.n	8009064 <LoopCopyDataInit>

0800905c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800905c:	4b0c      	ldr	r3, [pc, #48]	; (8009090 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800905e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8009060:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8009062:	3104      	adds	r1, #4

08009064 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8009064:	480b      	ldr	r0, [pc, #44]	; (8009094 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8009066:	4b0c      	ldr	r3, [pc, #48]	; (8009098 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8009068:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800906a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800906c:	d3f6      	bcc.n	800905c <CopyDataInit>
  ldr  r2, =_sbss
 800906e:	4a0b      	ldr	r2, [pc, #44]	; (800909c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8009070:	e002      	b.n	8009078 <LoopFillZerobss>

08009072 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8009072:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8009074:	f842 3b04 	str.w	r3, [r2], #4

08009078 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8009078:	4b09      	ldr	r3, [pc, #36]	; (80090a0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800907a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800907c:	d3f9      	bcc.n	8009072 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800907e:	f7ff fab5 	bl	80085ec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8009082:	f000 f817 	bl	80090b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8009086:	f7ff f831 	bl	80080ec <main>
  bx  lr    
 800908a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800908c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8009090:	0800be38 	.word	0x0800be38
  ldr  r0, =_sdata
 8009094:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8009098:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 800909c:	200001e0 	.word	0x200001e0
  ldr  r3, = _ebss
 80090a0:	20010344 	.word	0x20010344

080090a4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80090a4:	e7fe      	b.n	80090a4 <ADC_IRQHandler>
	...

080090a8 <__errno>:
 80090a8:	4b01      	ldr	r3, [pc, #4]	; (80090b0 <__errno+0x8>)
 80090aa:	6818      	ldr	r0, [r3, #0]
 80090ac:	4770      	bx	lr
 80090ae:	bf00      	nop
 80090b0:	2000000c 	.word	0x2000000c

080090b4 <__libc_init_array>:
 80090b4:	b570      	push	{r4, r5, r6, lr}
 80090b6:	4e0d      	ldr	r6, [pc, #52]	; (80090ec <__libc_init_array+0x38>)
 80090b8:	4c0d      	ldr	r4, [pc, #52]	; (80090f0 <__libc_init_array+0x3c>)
 80090ba:	1ba4      	subs	r4, r4, r6
 80090bc:	10a4      	asrs	r4, r4, #2
 80090be:	2500      	movs	r5, #0
 80090c0:	42a5      	cmp	r5, r4
 80090c2:	d109      	bne.n	80090d8 <__libc_init_array+0x24>
 80090c4:	4e0b      	ldr	r6, [pc, #44]	; (80090f4 <__libc_init_array+0x40>)
 80090c6:	4c0c      	ldr	r4, [pc, #48]	; (80090f8 <__libc_init_array+0x44>)
 80090c8:	f002 fc60 	bl	800b98c <_init>
 80090cc:	1ba4      	subs	r4, r4, r6
 80090ce:	10a4      	asrs	r4, r4, #2
 80090d0:	2500      	movs	r5, #0
 80090d2:	42a5      	cmp	r5, r4
 80090d4:	d105      	bne.n	80090e2 <__libc_init_array+0x2e>
 80090d6:	bd70      	pop	{r4, r5, r6, pc}
 80090d8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80090dc:	4798      	blx	r3
 80090de:	3501      	adds	r5, #1
 80090e0:	e7ee      	b.n	80090c0 <__libc_init_array+0xc>
 80090e2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80090e6:	4798      	blx	r3
 80090e8:	3501      	adds	r5, #1
 80090ea:	e7f2      	b.n	80090d2 <__libc_init_array+0x1e>
 80090ec:	0800be30 	.word	0x0800be30
 80090f0:	0800be30 	.word	0x0800be30
 80090f4:	0800be30 	.word	0x0800be30
 80090f8:	0800be34 	.word	0x0800be34

080090fc <memset>:
 80090fc:	4402      	add	r2, r0
 80090fe:	4603      	mov	r3, r0
 8009100:	4293      	cmp	r3, r2
 8009102:	d100      	bne.n	8009106 <memset+0xa>
 8009104:	4770      	bx	lr
 8009106:	f803 1b01 	strb.w	r1, [r3], #1
 800910a:	e7f9      	b.n	8009100 <memset+0x4>

0800910c <__cvt>:
 800910c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009110:	ec55 4b10 	vmov	r4, r5, d0
 8009114:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8009116:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800911a:	2d00      	cmp	r5, #0
 800911c:	460e      	mov	r6, r1
 800911e:	4691      	mov	r9, r2
 8009120:	4619      	mov	r1, r3
 8009122:	bfb8      	it	lt
 8009124:	4622      	movlt	r2, r4
 8009126:	462b      	mov	r3, r5
 8009128:	f027 0720 	bic.w	r7, r7, #32
 800912c:	bfbb      	ittet	lt
 800912e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009132:	461d      	movlt	r5, r3
 8009134:	2300      	movge	r3, #0
 8009136:	232d      	movlt	r3, #45	; 0x2d
 8009138:	bfb8      	it	lt
 800913a:	4614      	movlt	r4, r2
 800913c:	2f46      	cmp	r7, #70	; 0x46
 800913e:	700b      	strb	r3, [r1, #0]
 8009140:	d004      	beq.n	800914c <__cvt+0x40>
 8009142:	2f45      	cmp	r7, #69	; 0x45
 8009144:	d100      	bne.n	8009148 <__cvt+0x3c>
 8009146:	3601      	adds	r6, #1
 8009148:	2102      	movs	r1, #2
 800914a:	e000      	b.n	800914e <__cvt+0x42>
 800914c:	2103      	movs	r1, #3
 800914e:	ab03      	add	r3, sp, #12
 8009150:	9301      	str	r3, [sp, #4]
 8009152:	ab02      	add	r3, sp, #8
 8009154:	9300      	str	r3, [sp, #0]
 8009156:	4632      	mov	r2, r6
 8009158:	4653      	mov	r3, sl
 800915a:	ec45 4b10 	vmov	d0, r4, r5
 800915e:	f000 feaf 	bl	8009ec0 <_dtoa_r>
 8009162:	2f47      	cmp	r7, #71	; 0x47
 8009164:	4680      	mov	r8, r0
 8009166:	d102      	bne.n	800916e <__cvt+0x62>
 8009168:	f019 0f01 	tst.w	r9, #1
 800916c:	d026      	beq.n	80091bc <__cvt+0xb0>
 800916e:	2f46      	cmp	r7, #70	; 0x46
 8009170:	eb08 0906 	add.w	r9, r8, r6
 8009174:	d111      	bne.n	800919a <__cvt+0x8e>
 8009176:	f898 3000 	ldrb.w	r3, [r8]
 800917a:	2b30      	cmp	r3, #48	; 0x30
 800917c:	d10a      	bne.n	8009194 <__cvt+0x88>
 800917e:	2200      	movs	r2, #0
 8009180:	2300      	movs	r3, #0
 8009182:	4620      	mov	r0, r4
 8009184:	4629      	mov	r1, r5
 8009186:	f7f7 fc9f 	bl	8000ac8 <__aeabi_dcmpeq>
 800918a:	b918      	cbnz	r0, 8009194 <__cvt+0x88>
 800918c:	f1c6 0601 	rsb	r6, r6, #1
 8009190:	f8ca 6000 	str.w	r6, [sl]
 8009194:	f8da 3000 	ldr.w	r3, [sl]
 8009198:	4499      	add	r9, r3
 800919a:	2200      	movs	r2, #0
 800919c:	2300      	movs	r3, #0
 800919e:	4620      	mov	r0, r4
 80091a0:	4629      	mov	r1, r5
 80091a2:	f7f7 fc91 	bl	8000ac8 <__aeabi_dcmpeq>
 80091a6:	b938      	cbnz	r0, 80091b8 <__cvt+0xac>
 80091a8:	2230      	movs	r2, #48	; 0x30
 80091aa:	9b03      	ldr	r3, [sp, #12]
 80091ac:	454b      	cmp	r3, r9
 80091ae:	d205      	bcs.n	80091bc <__cvt+0xb0>
 80091b0:	1c59      	adds	r1, r3, #1
 80091b2:	9103      	str	r1, [sp, #12]
 80091b4:	701a      	strb	r2, [r3, #0]
 80091b6:	e7f8      	b.n	80091aa <__cvt+0x9e>
 80091b8:	f8cd 900c 	str.w	r9, [sp, #12]
 80091bc:	9b03      	ldr	r3, [sp, #12]
 80091be:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80091c0:	eba3 0308 	sub.w	r3, r3, r8
 80091c4:	4640      	mov	r0, r8
 80091c6:	6013      	str	r3, [r2, #0]
 80091c8:	b004      	add	sp, #16
 80091ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080091ce <__exponent>:
 80091ce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80091d0:	2900      	cmp	r1, #0
 80091d2:	4604      	mov	r4, r0
 80091d4:	bfba      	itte	lt
 80091d6:	4249      	neglt	r1, r1
 80091d8:	232d      	movlt	r3, #45	; 0x2d
 80091da:	232b      	movge	r3, #43	; 0x2b
 80091dc:	2909      	cmp	r1, #9
 80091de:	f804 2b02 	strb.w	r2, [r4], #2
 80091e2:	7043      	strb	r3, [r0, #1]
 80091e4:	dd20      	ble.n	8009228 <__exponent+0x5a>
 80091e6:	f10d 0307 	add.w	r3, sp, #7
 80091ea:	461f      	mov	r7, r3
 80091ec:	260a      	movs	r6, #10
 80091ee:	fb91 f5f6 	sdiv	r5, r1, r6
 80091f2:	fb06 1115 	mls	r1, r6, r5, r1
 80091f6:	3130      	adds	r1, #48	; 0x30
 80091f8:	2d09      	cmp	r5, #9
 80091fa:	f803 1c01 	strb.w	r1, [r3, #-1]
 80091fe:	f103 32ff 	add.w	r2, r3, #4294967295
 8009202:	4629      	mov	r1, r5
 8009204:	dc09      	bgt.n	800921a <__exponent+0x4c>
 8009206:	3130      	adds	r1, #48	; 0x30
 8009208:	3b02      	subs	r3, #2
 800920a:	f802 1c01 	strb.w	r1, [r2, #-1]
 800920e:	42bb      	cmp	r3, r7
 8009210:	4622      	mov	r2, r4
 8009212:	d304      	bcc.n	800921e <__exponent+0x50>
 8009214:	1a10      	subs	r0, r2, r0
 8009216:	b003      	add	sp, #12
 8009218:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800921a:	4613      	mov	r3, r2
 800921c:	e7e7      	b.n	80091ee <__exponent+0x20>
 800921e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009222:	f804 2b01 	strb.w	r2, [r4], #1
 8009226:	e7f2      	b.n	800920e <__exponent+0x40>
 8009228:	2330      	movs	r3, #48	; 0x30
 800922a:	4419      	add	r1, r3
 800922c:	7083      	strb	r3, [r0, #2]
 800922e:	1d02      	adds	r2, r0, #4
 8009230:	70c1      	strb	r1, [r0, #3]
 8009232:	e7ef      	b.n	8009214 <__exponent+0x46>

08009234 <_printf_float>:
 8009234:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009238:	b08d      	sub	sp, #52	; 0x34
 800923a:	460c      	mov	r4, r1
 800923c:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8009240:	4616      	mov	r6, r2
 8009242:	461f      	mov	r7, r3
 8009244:	4605      	mov	r5, r0
 8009246:	f001 fd6d 	bl	800ad24 <_localeconv_r>
 800924a:	6803      	ldr	r3, [r0, #0]
 800924c:	9304      	str	r3, [sp, #16]
 800924e:	4618      	mov	r0, r3
 8009250:	f7f6 ffbe 	bl	80001d0 <strlen>
 8009254:	2300      	movs	r3, #0
 8009256:	930a      	str	r3, [sp, #40]	; 0x28
 8009258:	f8d8 3000 	ldr.w	r3, [r8]
 800925c:	9005      	str	r0, [sp, #20]
 800925e:	3307      	adds	r3, #7
 8009260:	f023 0307 	bic.w	r3, r3, #7
 8009264:	f103 0208 	add.w	r2, r3, #8
 8009268:	f894 a018 	ldrb.w	sl, [r4, #24]
 800926c:	f8d4 b000 	ldr.w	fp, [r4]
 8009270:	f8c8 2000 	str.w	r2, [r8]
 8009274:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009278:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800927c:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8009280:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009284:	9307      	str	r3, [sp, #28]
 8009286:	f8cd 8018 	str.w	r8, [sp, #24]
 800928a:	f04f 32ff 	mov.w	r2, #4294967295
 800928e:	4ba7      	ldr	r3, [pc, #668]	; (800952c <_printf_float+0x2f8>)
 8009290:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009294:	f7f7 fc4a 	bl	8000b2c <__aeabi_dcmpun>
 8009298:	bb70      	cbnz	r0, 80092f8 <_printf_float+0xc4>
 800929a:	f04f 32ff 	mov.w	r2, #4294967295
 800929e:	4ba3      	ldr	r3, [pc, #652]	; (800952c <_printf_float+0x2f8>)
 80092a0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80092a4:	f7f7 fc24 	bl	8000af0 <__aeabi_dcmple>
 80092a8:	bb30      	cbnz	r0, 80092f8 <_printf_float+0xc4>
 80092aa:	2200      	movs	r2, #0
 80092ac:	2300      	movs	r3, #0
 80092ae:	4640      	mov	r0, r8
 80092b0:	4649      	mov	r1, r9
 80092b2:	f7f7 fc13 	bl	8000adc <__aeabi_dcmplt>
 80092b6:	b110      	cbz	r0, 80092be <_printf_float+0x8a>
 80092b8:	232d      	movs	r3, #45	; 0x2d
 80092ba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80092be:	4a9c      	ldr	r2, [pc, #624]	; (8009530 <_printf_float+0x2fc>)
 80092c0:	4b9c      	ldr	r3, [pc, #624]	; (8009534 <_printf_float+0x300>)
 80092c2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80092c6:	bf8c      	ite	hi
 80092c8:	4690      	movhi	r8, r2
 80092ca:	4698      	movls	r8, r3
 80092cc:	2303      	movs	r3, #3
 80092ce:	f02b 0204 	bic.w	r2, fp, #4
 80092d2:	6123      	str	r3, [r4, #16]
 80092d4:	6022      	str	r2, [r4, #0]
 80092d6:	f04f 0900 	mov.w	r9, #0
 80092da:	9700      	str	r7, [sp, #0]
 80092dc:	4633      	mov	r3, r6
 80092de:	aa0b      	add	r2, sp, #44	; 0x2c
 80092e0:	4621      	mov	r1, r4
 80092e2:	4628      	mov	r0, r5
 80092e4:	f000 f9e6 	bl	80096b4 <_printf_common>
 80092e8:	3001      	adds	r0, #1
 80092ea:	f040 808d 	bne.w	8009408 <_printf_float+0x1d4>
 80092ee:	f04f 30ff 	mov.w	r0, #4294967295
 80092f2:	b00d      	add	sp, #52	; 0x34
 80092f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092f8:	4642      	mov	r2, r8
 80092fa:	464b      	mov	r3, r9
 80092fc:	4640      	mov	r0, r8
 80092fe:	4649      	mov	r1, r9
 8009300:	f7f7 fc14 	bl	8000b2c <__aeabi_dcmpun>
 8009304:	b110      	cbz	r0, 800930c <_printf_float+0xd8>
 8009306:	4a8c      	ldr	r2, [pc, #560]	; (8009538 <_printf_float+0x304>)
 8009308:	4b8c      	ldr	r3, [pc, #560]	; (800953c <_printf_float+0x308>)
 800930a:	e7da      	b.n	80092c2 <_printf_float+0x8e>
 800930c:	6861      	ldr	r1, [r4, #4]
 800930e:	1c4b      	adds	r3, r1, #1
 8009310:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8009314:	a80a      	add	r0, sp, #40	; 0x28
 8009316:	d13e      	bne.n	8009396 <_printf_float+0x162>
 8009318:	2306      	movs	r3, #6
 800931a:	6063      	str	r3, [r4, #4]
 800931c:	2300      	movs	r3, #0
 800931e:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8009322:	ab09      	add	r3, sp, #36	; 0x24
 8009324:	9300      	str	r3, [sp, #0]
 8009326:	ec49 8b10 	vmov	d0, r8, r9
 800932a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800932e:	6022      	str	r2, [r4, #0]
 8009330:	f8cd a004 	str.w	sl, [sp, #4]
 8009334:	6861      	ldr	r1, [r4, #4]
 8009336:	4628      	mov	r0, r5
 8009338:	f7ff fee8 	bl	800910c <__cvt>
 800933c:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8009340:	2b47      	cmp	r3, #71	; 0x47
 8009342:	4680      	mov	r8, r0
 8009344:	d109      	bne.n	800935a <_printf_float+0x126>
 8009346:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009348:	1cd8      	adds	r0, r3, #3
 800934a:	db02      	blt.n	8009352 <_printf_float+0x11e>
 800934c:	6862      	ldr	r2, [r4, #4]
 800934e:	4293      	cmp	r3, r2
 8009350:	dd47      	ble.n	80093e2 <_printf_float+0x1ae>
 8009352:	f1aa 0a02 	sub.w	sl, sl, #2
 8009356:	fa5f fa8a 	uxtb.w	sl, sl
 800935a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800935e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009360:	d824      	bhi.n	80093ac <_printf_float+0x178>
 8009362:	3901      	subs	r1, #1
 8009364:	4652      	mov	r2, sl
 8009366:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800936a:	9109      	str	r1, [sp, #36]	; 0x24
 800936c:	f7ff ff2f 	bl	80091ce <__exponent>
 8009370:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009372:	1813      	adds	r3, r2, r0
 8009374:	2a01      	cmp	r2, #1
 8009376:	4681      	mov	r9, r0
 8009378:	6123      	str	r3, [r4, #16]
 800937a:	dc02      	bgt.n	8009382 <_printf_float+0x14e>
 800937c:	6822      	ldr	r2, [r4, #0]
 800937e:	07d1      	lsls	r1, r2, #31
 8009380:	d501      	bpl.n	8009386 <_printf_float+0x152>
 8009382:	3301      	adds	r3, #1
 8009384:	6123      	str	r3, [r4, #16]
 8009386:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800938a:	2b00      	cmp	r3, #0
 800938c:	d0a5      	beq.n	80092da <_printf_float+0xa6>
 800938e:	232d      	movs	r3, #45	; 0x2d
 8009390:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009394:	e7a1      	b.n	80092da <_printf_float+0xa6>
 8009396:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800939a:	f000 8177 	beq.w	800968c <_printf_float+0x458>
 800939e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80093a2:	d1bb      	bne.n	800931c <_printf_float+0xe8>
 80093a4:	2900      	cmp	r1, #0
 80093a6:	d1b9      	bne.n	800931c <_printf_float+0xe8>
 80093a8:	2301      	movs	r3, #1
 80093aa:	e7b6      	b.n	800931a <_printf_float+0xe6>
 80093ac:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80093b0:	d119      	bne.n	80093e6 <_printf_float+0x1b2>
 80093b2:	2900      	cmp	r1, #0
 80093b4:	6863      	ldr	r3, [r4, #4]
 80093b6:	dd0c      	ble.n	80093d2 <_printf_float+0x19e>
 80093b8:	6121      	str	r1, [r4, #16]
 80093ba:	b913      	cbnz	r3, 80093c2 <_printf_float+0x18e>
 80093bc:	6822      	ldr	r2, [r4, #0]
 80093be:	07d2      	lsls	r2, r2, #31
 80093c0:	d502      	bpl.n	80093c8 <_printf_float+0x194>
 80093c2:	3301      	adds	r3, #1
 80093c4:	440b      	add	r3, r1
 80093c6:	6123      	str	r3, [r4, #16]
 80093c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093ca:	65a3      	str	r3, [r4, #88]	; 0x58
 80093cc:	f04f 0900 	mov.w	r9, #0
 80093d0:	e7d9      	b.n	8009386 <_printf_float+0x152>
 80093d2:	b913      	cbnz	r3, 80093da <_printf_float+0x1a6>
 80093d4:	6822      	ldr	r2, [r4, #0]
 80093d6:	07d0      	lsls	r0, r2, #31
 80093d8:	d501      	bpl.n	80093de <_printf_float+0x1aa>
 80093da:	3302      	adds	r3, #2
 80093dc:	e7f3      	b.n	80093c6 <_printf_float+0x192>
 80093de:	2301      	movs	r3, #1
 80093e0:	e7f1      	b.n	80093c6 <_printf_float+0x192>
 80093e2:	f04f 0a67 	mov.w	sl, #103	; 0x67
 80093e6:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80093ea:	4293      	cmp	r3, r2
 80093ec:	db05      	blt.n	80093fa <_printf_float+0x1c6>
 80093ee:	6822      	ldr	r2, [r4, #0]
 80093f0:	6123      	str	r3, [r4, #16]
 80093f2:	07d1      	lsls	r1, r2, #31
 80093f4:	d5e8      	bpl.n	80093c8 <_printf_float+0x194>
 80093f6:	3301      	adds	r3, #1
 80093f8:	e7e5      	b.n	80093c6 <_printf_float+0x192>
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	bfd4      	ite	le
 80093fe:	f1c3 0302 	rsble	r3, r3, #2
 8009402:	2301      	movgt	r3, #1
 8009404:	4413      	add	r3, r2
 8009406:	e7de      	b.n	80093c6 <_printf_float+0x192>
 8009408:	6823      	ldr	r3, [r4, #0]
 800940a:	055a      	lsls	r2, r3, #21
 800940c:	d407      	bmi.n	800941e <_printf_float+0x1ea>
 800940e:	6923      	ldr	r3, [r4, #16]
 8009410:	4642      	mov	r2, r8
 8009412:	4631      	mov	r1, r6
 8009414:	4628      	mov	r0, r5
 8009416:	47b8      	blx	r7
 8009418:	3001      	adds	r0, #1
 800941a:	d12b      	bne.n	8009474 <_printf_float+0x240>
 800941c:	e767      	b.n	80092ee <_printf_float+0xba>
 800941e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8009422:	f240 80dc 	bls.w	80095de <_printf_float+0x3aa>
 8009426:	2200      	movs	r2, #0
 8009428:	2300      	movs	r3, #0
 800942a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800942e:	f7f7 fb4b 	bl	8000ac8 <__aeabi_dcmpeq>
 8009432:	2800      	cmp	r0, #0
 8009434:	d033      	beq.n	800949e <_printf_float+0x26a>
 8009436:	2301      	movs	r3, #1
 8009438:	4a41      	ldr	r2, [pc, #260]	; (8009540 <_printf_float+0x30c>)
 800943a:	4631      	mov	r1, r6
 800943c:	4628      	mov	r0, r5
 800943e:	47b8      	blx	r7
 8009440:	3001      	adds	r0, #1
 8009442:	f43f af54 	beq.w	80092ee <_printf_float+0xba>
 8009446:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800944a:	429a      	cmp	r2, r3
 800944c:	db02      	blt.n	8009454 <_printf_float+0x220>
 800944e:	6823      	ldr	r3, [r4, #0]
 8009450:	07d8      	lsls	r0, r3, #31
 8009452:	d50f      	bpl.n	8009474 <_printf_float+0x240>
 8009454:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009458:	4631      	mov	r1, r6
 800945a:	4628      	mov	r0, r5
 800945c:	47b8      	blx	r7
 800945e:	3001      	adds	r0, #1
 8009460:	f43f af45 	beq.w	80092ee <_printf_float+0xba>
 8009464:	f04f 0800 	mov.w	r8, #0
 8009468:	f104 091a 	add.w	r9, r4, #26
 800946c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800946e:	3b01      	subs	r3, #1
 8009470:	4543      	cmp	r3, r8
 8009472:	dc09      	bgt.n	8009488 <_printf_float+0x254>
 8009474:	6823      	ldr	r3, [r4, #0]
 8009476:	079b      	lsls	r3, r3, #30
 8009478:	f100 8103 	bmi.w	8009682 <_printf_float+0x44e>
 800947c:	68e0      	ldr	r0, [r4, #12]
 800947e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009480:	4298      	cmp	r0, r3
 8009482:	bfb8      	it	lt
 8009484:	4618      	movlt	r0, r3
 8009486:	e734      	b.n	80092f2 <_printf_float+0xbe>
 8009488:	2301      	movs	r3, #1
 800948a:	464a      	mov	r2, r9
 800948c:	4631      	mov	r1, r6
 800948e:	4628      	mov	r0, r5
 8009490:	47b8      	blx	r7
 8009492:	3001      	adds	r0, #1
 8009494:	f43f af2b 	beq.w	80092ee <_printf_float+0xba>
 8009498:	f108 0801 	add.w	r8, r8, #1
 800949c:	e7e6      	b.n	800946c <_printf_float+0x238>
 800949e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	dc2b      	bgt.n	80094fc <_printf_float+0x2c8>
 80094a4:	2301      	movs	r3, #1
 80094a6:	4a26      	ldr	r2, [pc, #152]	; (8009540 <_printf_float+0x30c>)
 80094a8:	4631      	mov	r1, r6
 80094aa:	4628      	mov	r0, r5
 80094ac:	47b8      	blx	r7
 80094ae:	3001      	adds	r0, #1
 80094b0:	f43f af1d 	beq.w	80092ee <_printf_float+0xba>
 80094b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80094b6:	b923      	cbnz	r3, 80094c2 <_printf_float+0x28e>
 80094b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80094ba:	b913      	cbnz	r3, 80094c2 <_printf_float+0x28e>
 80094bc:	6823      	ldr	r3, [r4, #0]
 80094be:	07d9      	lsls	r1, r3, #31
 80094c0:	d5d8      	bpl.n	8009474 <_printf_float+0x240>
 80094c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80094c6:	4631      	mov	r1, r6
 80094c8:	4628      	mov	r0, r5
 80094ca:	47b8      	blx	r7
 80094cc:	3001      	adds	r0, #1
 80094ce:	f43f af0e 	beq.w	80092ee <_printf_float+0xba>
 80094d2:	f04f 0900 	mov.w	r9, #0
 80094d6:	f104 0a1a 	add.w	sl, r4, #26
 80094da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80094dc:	425b      	negs	r3, r3
 80094de:	454b      	cmp	r3, r9
 80094e0:	dc01      	bgt.n	80094e6 <_printf_float+0x2b2>
 80094e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80094e4:	e794      	b.n	8009410 <_printf_float+0x1dc>
 80094e6:	2301      	movs	r3, #1
 80094e8:	4652      	mov	r2, sl
 80094ea:	4631      	mov	r1, r6
 80094ec:	4628      	mov	r0, r5
 80094ee:	47b8      	blx	r7
 80094f0:	3001      	adds	r0, #1
 80094f2:	f43f aefc 	beq.w	80092ee <_printf_float+0xba>
 80094f6:	f109 0901 	add.w	r9, r9, #1
 80094fa:	e7ee      	b.n	80094da <_printf_float+0x2a6>
 80094fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80094fe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009500:	429a      	cmp	r2, r3
 8009502:	bfa8      	it	ge
 8009504:	461a      	movge	r2, r3
 8009506:	2a00      	cmp	r2, #0
 8009508:	4691      	mov	r9, r2
 800950a:	dd07      	ble.n	800951c <_printf_float+0x2e8>
 800950c:	4613      	mov	r3, r2
 800950e:	4631      	mov	r1, r6
 8009510:	4642      	mov	r2, r8
 8009512:	4628      	mov	r0, r5
 8009514:	47b8      	blx	r7
 8009516:	3001      	adds	r0, #1
 8009518:	f43f aee9 	beq.w	80092ee <_printf_float+0xba>
 800951c:	f104 031a 	add.w	r3, r4, #26
 8009520:	f04f 0b00 	mov.w	fp, #0
 8009524:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009528:	9306      	str	r3, [sp, #24]
 800952a:	e015      	b.n	8009558 <_printf_float+0x324>
 800952c:	7fefffff 	.word	0x7fefffff
 8009530:	0800bb70 	.word	0x0800bb70
 8009534:	0800bb6c 	.word	0x0800bb6c
 8009538:	0800bb78 	.word	0x0800bb78
 800953c:	0800bb74 	.word	0x0800bb74
 8009540:	0800bb7c 	.word	0x0800bb7c
 8009544:	2301      	movs	r3, #1
 8009546:	9a06      	ldr	r2, [sp, #24]
 8009548:	4631      	mov	r1, r6
 800954a:	4628      	mov	r0, r5
 800954c:	47b8      	blx	r7
 800954e:	3001      	adds	r0, #1
 8009550:	f43f aecd 	beq.w	80092ee <_printf_float+0xba>
 8009554:	f10b 0b01 	add.w	fp, fp, #1
 8009558:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800955c:	ebaa 0309 	sub.w	r3, sl, r9
 8009560:	455b      	cmp	r3, fp
 8009562:	dcef      	bgt.n	8009544 <_printf_float+0x310>
 8009564:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009568:	429a      	cmp	r2, r3
 800956a:	44d0      	add	r8, sl
 800956c:	db15      	blt.n	800959a <_printf_float+0x366>
 800956e:	6823      	ldr	r3, [r4, #0]
 8009570:	07da      	lsls	r2, r3, #31
 8009572:	d412      	bmi.n	800959a <_printf_float+0x366>
 8009574:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009576:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009578:	eba3 020a 	sub.w	r2, r3, sl
 800957c:	eba3 0a01 	sub.w	sl, r3, r1
 8009580:	4592      	cmp	sl, r2
 8009582:	bfa8      	it	ge
 8009584:	4692      	movge	sl, r2
 8009586:	f1ba 0f00 	cmp.w	sl, #0
 800958a:	dc0e      	bgt.n	80095aa <_printf_float+0x376>
 800958c:	f04f 0800 	mov.w	r8, #0
 8009590:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009594:	f104 091a 	add.w	r9, r4, #26
 8009598:	e019      	b.n	80095ce <_printf_float+0x39a>
 800959a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800959e:	4631      	mov	r1, r6
 80095a0:	4628      	mov	r0, r5
 80095a2:	47b8      	blx	r7
 80095a4:	3001      	adds	r0, #1
 80095a6:	d1e5      	bne.n	8009574 <_printf_float+0x340>
 80095a8:	e6a1      	b.n	80092ee <_printf_float+0xba>
 80095aa:	4653      	mov	r3, sl
 80095ac:	4642      	mov	r2, r8
 80095ae:	4631      	mov	r1, r6
 80095b0:	4628      	mov	r0, r5
 80095b2:	47b8      	blx	r7
 80095b4:	3001      	adds	r0, #1
 80095b6:	d1e9      	bne.n	800958c <_printf_float+0x358>
 80095b8:	e699      	b.n	80092ee <_printf_float+0xba>
 80095ba:	2301      	movs	r3, #1
 80095bc:	464a      	mov	r2, r9
 80095be:	4631      	mov	r1, r6
 80095c0:	4628      	mov	r0, r5
 80095c2:	47b8      	blx	r7
 80095c4:	3001      	adds	r0, #1
 80095c6:	f43f ae92 	beq.w	80092ee <_printf_float+0xba>
 80095ca:	f108 0801 	add.w	r8, r8, #1
 80095ce:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80095d2:	1a9b      	subs	r3, r3, r2
 80095d4:	eba3 030a 	sub.w	r3, r3, sl
 80095d8:	4543      	cmp	r3, r8
 80095da:	dcee      	bgt.n	80095ba <_printf_float+0x386>
 80095dc:	e74a      	b.n	8009474 <_printf_float+0x240>
 80095de:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80095e0:	2a01      	cmp	r2, #1
 80095e2:	dc01      	bgt.n	80095e8 <_printf_float+0x3b4>
 80095e4:	07db      	lsls	r3, r3, #31
 80095e6:	d53a      	bpl.n	800965e <_printf_float+0x42a>
 80095e8:	2301      	movs	r3, #1
 80095ea:	4642      	mov	r2, r8
 80095ec:	4631      	mov	r1, r6
 80095ee:	4628      	mov	r0, r5
 80095f0:	47b8      	blx	r7
 80095f2:	3001      	adds	r0, #1
 80095f4:	f43f ae7b 	beq.w	80092ee <_printf_float+0xba>
 80095f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80095fc:	4631      	mov	r1, r6
 80095fe:	4628      	mov	r0, r5
 8009600:	47b8      	blx	r7
 8009602:	3001      	adds	r0, #1
 8009604:	f108 0801 	add.w	r8, r8, #1
 8009608:	f43f ae71 	beq.w	80092ee <_printf_float+0xba>
 800960c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800960e:	2200      	movs	r2, #0
 8009610:	f103 3aff 	add.w	sl, r3, #4294967295
 8009614:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009618:	2300      	movs	r3, #0
 800961a:	f7f7 fa55 	bl	8000ac8 <__aeabi_dcmpeq>
 800961e:	b9c8      	cbnz	r0, 8009654 <_printf_float+0x420>
 8009620:	4653      	mov	r3, sl
 8009622:	4642      	mov	r2, r8
 8009624:	4631      	mov	r1, r6
 8009626:	4628      	mov	r0, r5
 8009628:	47b8      	blx	r7
 800962a:	3001      	adds	r0, #1
 800962c:	d10e      	bne.n	800964c <_printf_float+0x418>
 800962e:	e65e      	b.n	80092ee <_printf_float+0xba>
 8009630:	2301      	movs	r3, #1
 8009632:	4652      	mov	r2, sl
 8009634:	4631      	mov	r1, r6
 8009636:	4628      	mov	r0, r5
 8009638:	47b8      	blx	r7
 800963a:	3001      	adds	r0, #1
 800963c:	f43f ae57 	beq.w	80092ee <_printf_float+0xba>
 8009640:	f108 0801 	add.w	r8, r8, #1
 8009644:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009646:	3b01      	subs	r3, #1
 8009648:	4543      	cmp	r3, r8
 800964a:	dcf1      	bgt.n	8009630 <_printf_float+0x3fc>
 800964c:	464b      	mov	r3, r9
 800964e:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009652:	e6de      	b.n	8009412 <_printf_float+0x1de>
 8009654:	f04f 0800 	mov.w	r8, #0
 8009658:	f104 0a1a 	add.w	sl, r4, #26
 800965c:	e7f2      	b.n	8009644 <_printf_float+0x410>
 800965e:	2301      	movs	r3, #1
 8009660:	e7df      	b.n	8009622 <_printf_float+0x3ee>
 8009662:	2301      	movs	r3, #1
 8009664:	464a      	mov	r2, r9
 8009666:	4631      	mov	r1, r6
 8009668:	4628      	mov	r0, r5
 800966a:	47b8      	blx	r7
 800966c:	3001      	adds	r0, #1
 800966e:	f43f ae3e 	beq.w	80092ee <_printf_float+0xba>
 8009672:	f108 0801 	add.w	r8, r8, #1
 8009676:	68e3      	ldr	r3, [r4, #12]
 8009678:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800967a:	1a9b      	subs	r3, r3, r2
 800967c:	4543      	cmp	r3, r8
 800967e:	dcf0      	bgt.n	8009662 <_printf_float+0x42e>
 8009680:	e6fc      	b.n	800947c <_printf_float+0x248>
 8009682:	f04f 0800 	mov.w	r8, #0
 8009686:	f104 0919 	add.w	r9, r4, #25
 800968a:	e7f4      	b.n	8009676 <_printf_float+0x442>
 800968c:	2900      	cmp	r1, #0
 800968e:	f43f ae8b 	beq.w	80093a8 <_printf_float+0x174>
 8009692:	2300      	movs	r3, #0
 8009694:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8009698:	ab09      	add	r3, sp, #36	; 0x24
 800969a:	9300      	str	r3, [sp, #0]
 800969c:	ec49 8b10 	vmov	d0, r8, r9
 80096a0:	6022      	str	r2, [r4, #0]
 80096a2:	f8cd a004 	str.w	sl, [sp, #4]
 80096a6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80096aa:	4628      	mov	r0, r5
 80096ac:	f7ff fd2e 	bl	800910c <__cvt>
 80096b0:	4680      	mov	r8, r0
 80096b2:	e648      	b.n	8009346 <_printf_float+0x112>

080096b4 <_printf_common>:
 80096b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80096b8:	4691      	mov	r9, r2
 80096ba:	461f      	mov	r7, r3
 80096bc:	688a      	ldr	r2, [r1, #8]
 80096be:	690b      	ldr	r3, [r1, #16]
 80096c0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80096c4:	4293      	cmp	r3, r2
 80096c6:	bfb8      	it	lt
 80096c8:	4613      	movlt	r3, r2
 80096ca:	f8c9 3000 	str.w	r3, [r9]
 80096ce:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80096d2:	4606      	mov	r6, r0
 80096d4:	460c      	mov	r4, r1
 80096d6:	b112      	cbz	r2, 80096de <_printf_common+0x2a>
 80096d8:	3301      	adds	r3, #1
 80096da:	f8c9 3000 	str.w	r3, [r9]
 80096de:	6823      	ldr	r3, [r4, #0]
 80096e0:	0699      	lsls	r1, r3, #26
 80096e2:	bf42      	ittt	mi
 80096e4:	f8d9 3000 	ldrmi.w	r3, [r9]
 80096e8:	3302      	addmi	r3, #2
 80096ea:	f8c9 3000 	strmi.w	r3, [r9]
 80096ee:	6825      	ldr	r5, [r4, #0]
 80096f0:	f015 0506 	ands.w	r5, r5, #6
 80096f4:	d107      	bne.n	8009706 <_printf_common+0x52>
 80096f6:	f104 0a19 	add.w	sl, r4, #25
 80096fa:	68e3      	ldr	r3, [r4, #12]
 80096fc:	f8d9 2000 	ldr.w	r2, [r9]
 8009700:	1a9b      	subs	r3, r3, r2
 8009702:	42ab      	cmp	r3, r5
 8009704:	dc28      	bgt.n	8009758 <_printf_common+0xa4>
 8009706:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800970a:	6822      	ldr	r2, [r4, #0]
 800970c:	3300      	adds	r3, #0
 800970e:	bf18      	it	ne
 8009710:	2301      	movne	r3, #1
 8009712:	0692      	lsls	r2, r2, #26
 8009714:	d42d      	bmi.n	8009772 <_printf_common+0xbe>
 8009716:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800971a:	4639      	mov	r1, r7
 800971c:	4630      	mov	r0, r6
 800971e:	47c0      	blx	r8
 8009720:	3001      	adds	r0, #1
 8009722:	d020      	beq.n	8009766 <_printf_common+0xb2>
 8009724:	6823      	ldr	r3, [r4, #0]
 8009726:	68e5      	ldr	r5, [r4, #12]
 8009728:	f8d9 2000 	ldr.w	r2, [r9]
 800972c:	f003 0306 	and.w	r3, r3, #6
 8009730:	2b04      	cmp	r3, #4
 8009732:	bf08      	it	eq
 8009734:	1aad      	subeq	r5, r5, r2
 8009736:	68a3      	ldr	r3, [r4, #8]
 8009738:	6922      	ldr	r2, [r4, #16]
 800973a:	bf0c      	ite	eq
 800973c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009740:	2500      	movne	r5, #0
 8009742:	4293      	cmp	r3, r2
 8009744:	bfc4      	itt	gt
 8009746:	1a9b      	subgt	r3, r3, r2
 8009748:	18ed      	addgt	r5, r5, r3
 800974a:	f04f 0900 	mov.w	r9, #0
 800974e:	341a      	adds	r4, #26
 8009750:	454d      	cmp	r5, r9
 8009752:	d11a      	bne.n	800978a <_printf_common+0xd6>
 8009754:	2000      	movs	r0, #0
 8009756:	e008      	b.n	800976a <_printf_common+0xb6>
 8009758:	2301      	movs	r3, #1
 800975a:	4652      	mov	r2, sl
 800975c:	4639      	mov	r1, r7
 800975e:	4630      	mov	r0, r6
 8009760:	47c0      	blx	r8
 8009762:	3001      	adds	r0, #1
 8009764:	d103      	bne.n	800976e <_printf_common+0xba>
 8009766:	f04f 30ff 	mov.w	r0, #4294967295
 800976a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800976e:	3501      	adds	r5, #1
 8009770:	e7c3      	b.n	80096fa <_printf_common+0x46>
 8009772:	18e1      	adds	r1, r4, r3
 8009774:	1c5a      	adds	r2, r3, #1
 8009776:	2030      	movs	r0, #48	; 0x30
 8009778:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800977c:	4422      	add	r2, r4
 800977e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009782:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009786:	3302      	adds	r3, #2
 8009788:	e7c5      	b.n	8009716 <_printf_common+0x62>
 800978a:	2301      	movs	r3, #1
 800978c:	4622      	mov	r2, r4
 800978e:	4639      	mov	r1, r7
 8009790:	4630      	mov	r0, r6
 8009792:	47c0      	blx	r8
 8009794:	3001      	adds	r0, #1
 8009796:	d0e6      	beq.n	8009766 <_printf_common+0xb2>
 8009798:	f109 0901 	add.w	r9, r9, #1
 800979c:	e7d8      	b.n	8009750 <_printf_common+0x9c>
	...

080097a0 <_printf_i>:
 80097a0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80097a4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80097a8:	460c      	mov	r4, r1
 80097aa:	7e09      	ldrb	r1, [r1, #24]
 80097ac:	b085      	sub	sp, #20
 80097ae:	296e      	cmp	r1, #110	; 0x6e
 80097b0:	4617      	mov	r7, r2
 80097b2:	4606      	mov	r6, r0
 80097b4:	4698      	mov	r8, r3
 80097b6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80097b8:	f000 80b3 	beq.w	8009922 <_printf_i+0x182>
 80097bc:	d822      	bhi.n	8009804 <_printf_i+0x64>
 80097be:	2963      	cmp	r1, #99	; 0x63
 80097c0:	d036      	beq.n	8009830 <_printf_i+0x90>
 80097c2:	d80a      	bhi.n	80097da <_printf_i+0x3a>
 80097c4:	2900      	cmp	r1, #0
 80097c6:	f000 80b9 	beq.w	800993c <_printf_i+0x19c>
 80097ca:	2958      	cmp	r1, #88	; 0x58
 80097cc:	f000 8083 	beq.w	80098d6 <_printf_i+0x136>
 80097d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80097d4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80097d8:	e032      	b.n	8009840 <_printf_i+0xa0>
 80097da:	2964      	cmp	r1, #100	; 0x64
 80097dc:	d001      	beq.n	80097e2 <_printf_i+0x42>
 80097de:	2969      	cmp	r1, #105	; 0x69
 80097e0:	d1f6      	bne.n	80097d0 <_printf_i+0x30>
 80097e2:	6820      	ldr	r0, [r4, #0]
 80097e4:	6813      	ldr	r3, [r2, #0]
 80097e6:	0605      	lsls	r5, r0, #24
 80097e8:	f103 0104 	add.w	r1, r3, #4
 80097ec:	d52a      	bpl.n	8009844 <_printf_i+0xa4>
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	6011      	str	r1, [r2, #0]
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	da03      	bge.n	80097fe <_printf_i+0x5e>
 80097f6:	222d      	movs	r2, #45	; 0x2d
 80097f8:	425b      	negs	r3, r3
 80097fa:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80097fe:	486f      	ldr	r0, [pc, #444]	; (80099bc <_printf_i+0x21c>)
 8009800:	220a      	movs	r2, #10
 8009802:	e039      	b.n	8009878 <_printf_i+0xd8>
 8009804:	2973      	cmp	r1, #115	; 0x73
 8009806:	f000 809d 	beq.w	8009944 <_printf_i+0x1a4>
 800980a:	d808      	bhi.n	800981e <_printf_i+0x7e>
 800980c:	296f      	cmp	r1, #111	; 0x6f
 800980e:	d020      	beq.n	8009852 <_printf_i+0xb2>
 8009810:	2970      	cmp	r1, #112	; 0x70
 8009812:	d1dd      	bne.n	80097d0 <_printf_i+0x30>
 8009814:	6823      	ldr	r3, [r4, #0]
 8009816:	f043 0320 	orr.w	r3, r3, #32
 800981a:	6023      	str	r3, [r4, #0]
 800981c:	e003      	b.n	8009826 <_printf_i+0x86>
 800981e:	2975      	cmp	r1, #117	; 0x75
 8009820:	d017      	beq.n	8009852 <_printf_i+0xb2>
 8009822:	2978      	cmp	r1, #120	; 0x78
 8009824:	d1d4      	bne.n	80097d0 <_printf_i+0x30>
 8009826:	2378      	movs	r3, #120	; 0x78
 8009828:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800982c:	4864      	ldr	r0, [pc, #400]	; (80099c0 <_printf_i+0x220>)
 800982e:	e055      	b.n	80098dc <_printf_i+0x13c>
 8009830:	6813      	ldr	r3, [r2, #0]
 8009832:	1d19      	adds	r1, r3, #4
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	6011      	str	r1, [r2, #0]
 8009838:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800983c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009840:	2301      	movs	r3, #1
 8009842:	e08c      	b.n	800995e <_printf_i+0x1be>
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	6011      	str	r1, [r2, #0]
 8009848:	f010 0f40 	tst.w	r0, #64	; 0x40
 800984c:	bf18      	it	ne
 800984e:	b21b      	sxthne	r3, r3
 8009850:	e7cf      	b.n	80097f2 <_printf_i+0x52>
 8009852:	6813      	ldr	r3, [r2, #0]
 8009854:	6825      	ldr	r5, [r4, #0]
 8009856:	1d18      	adds	r0, r3, #4
 8009858:	6010      	str	r0, [r2, #0]
 800985a:	0628      	lsls	r0, r5, #24
 800985c:	d501      	bpl.n	8009862 <_printf_i+0xc2>
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	e002      	b.n	8009868 <_printf_i+0xc8>
 8009862:	0668      	lsls	r0, r5, #25
 8009864:	d5fb      	bpl.n	800985e <_printf_i+0xbe>
 8009866:	881b      	ldrh	r3, [r3, #0]
 8009868:	4854      	ldr	r0, [pc, #336]	; (80099bc <_printf_i+0x21c>)
 800986a:	296f      	cmp	r1, #111	; 0x6f
 800986c:	bf14      	ite	ne
 800986e:	220a      	movne	r2, #10
 8009870:	2208      	moveq	r2, #8
 8009872:	2100      	movs	r1, #0
 8009874:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009878:	6865      	ldr	r5, [r4, #4]
 800987a:	60a5      	str	r5, [r4, #8]
 800987c:	2d00      	cmp	r5, #0
 800987e:	f2c0 8095 	blt.w	80099ac <_printf_i+0x20c>
 8009882:	6821      	ldr	r1, [r4, #0]
 8009884:	f021 0104 	bic.w	r1, r1, #4
 8009888:	6021      	str	r1, [r4, #0]
 800988a:	2b00      	cmp	r3, #0
 800988c:	d13d      	bne.n	800990a <_printf_i+0x16a>
 800988e:	2d00      	cmp	r5, #0
 8009890:	f040 808e 	bne.w	80099b0 <_printf_i+0x210>
 8009894:	4665      	mov	r5, ip
 8009896:	2a08      	cmp	r2, #8
 8009898:	d10b      	bne.n	80098b2 <_printf_i+0x112>
 800989a:	6823      	ldr	r3, [r4, #0]
 800989c:	07db      	lsls	r3, r3, #31
 800989e:	d508      	bpl.n	80098b2 <_printf_i+0x112>
 80098a0:	6923      	ldr	r3, [r4, #16]
 80098a2:	6862      	ldr	r2, [r4, #4]
 80098a4:	429a      	cmp	r2, r3
 80098a6:	bfde      	ittt	le
 80098a8:	2330      	movle	r3, #48	; 0x30
 80098aa:	f805 3c01 	strble.w	r3, [r5, #-1]
 80098ae:	f105 35ff 	addle.w	r5, r5, #4294967295
 80098b2:	ebac 0305 	sub.w	r3, ip, r5
 80098b6:	6123      	str	r3, [r4, #16]
 80098b8:	f8cd 8000 	str.w	r8, [sp]
 80098bc:	463b      	mov	r3, r7
 80098be:	aa03      	add	r2, sp, #12
 80098c0:	4621      	mov	r1, r4
 80098c2:	4630      	mov	r0, r6
 80098c4:	f7ff fef6 	bl	80096b4 <_printf_common>
 80098c8:	3001      	adds	r0, #1
 80098ca:	d14d      	bne.n	8009968 <_printf_i+0x1c8>
 80098cc:	f04f 30ff 	mov.w	r0, #4294967295
 80098d0:	b005      	add	sp, #20
 80098d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80098d6:	4839      	ldr	r0, [pc, #228]	; (80099bc <_printf_i+0x21c>)
 80098d8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80098dc:	6813      	ldr	r3, [r2, #0]
 80098de:	6821      	ldr	r1, [r4, #0]
 80098e0:	1d1d      	adds	r5, r3, #4
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	6015      	str	r5, [r2, #0]
 80098e6:	060a      	lsls	r2, r1, #24
 80098e8:	d50b      	bpl.n	8009902 <_printf_i+0x162>
 80098ea:	07ca      	lsls	r2, r1, #31
 80098ec:	bf44      	itt	mi
 80098ee:	f041 0120 	orrmi.w	r1, r1, #32
 80098f2:	6021      	strmi	r1, [r4, #0]
 80098f4:	b91b      	cbnz	r3, 80098fe <_printf_i+0x15e>
 80098f6:	6822      	ldr	r2, [r4, #0]
 80098f8:	f022 0220 	bic.w	r2, r2, #32
 80098fc:	6022      	str	r2, [r4, #0]
 80098fe:	2210      	movs	r2, #16
 8009900:	e7b7      	b.n	8009872 <_printf_i+0xd2>
 8009902:	064d      	lsls	r5, r1, #25
 8009904:	bf48      	it	mi
 8009906:	b29b      	uxthmi	r3, r3
 8009908:	e7ef      	b.n	80098ea <_printf_i+0x14a>
 800990a:	4665      	mov	r5, ip
 800990c:	fbb3 f1f2 	udiv	r1, r3, r2
 8009910:	fb02 3311 	mls	r3, r2, r1, r3
 8009914:	5cc3      	ldrb	r3, [r0, r3]
 8009916:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800991a:	460b      	mov	r3, r1
 800991c:	2900      	cmp	r1, #0
 800991e:	d1f5      	bne.n	800990c <_printf_i+0x16c>
 8009920:	e7b9      	b.n	8009896 <_printf_i+0xf6>
 8009922:	6813      	ldr	r3, [r2, #0]
 8009924:	6825      	ldr	r5, [r4, #0]
 8009926:	6961      	ldr	r1, [r4, #20]
 8009928:	1d18      	adds	r0, r3, #4
 800992a:	6010      	str	r0, [r2, #0]
 800992c:	0628      	lsls	r0, r5, #24
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	d501      	bpl.n	8009936 <_printf_i+0x196>
 8009932:	6019      	str	r1, [r3, #0]
 8009934:	e002      	b.n	800993c <_printf_i+0x19c>
 8009936:	066a      	lsls	r2, r5, #25
 8009938:	d5fb      	bpl.n	8009932 <_printf_i+0x192>
 800993a:	8019      	strh	r1, [r3, #0]
 800993c:	2300      	movs	r3, #0
 800993e:	6123      	str	r3, [r4, #16]
 8009940:	4665      	mov	r5, ip
 8009942:	e7b9      	b.n	80098b8 <_printf_i+0x118>
 8009944:	6813      	ldr	r3, [r2, #0]
 8009946:	1d19      	adds	r1, r3, #4
 8009948:	6011      	str	r1, [r2, #0]
 800994a:	681d      	ldr	r5, [r3, #0]
 800994c:	6862      	ldr	r2, [r4, #4]
 800994e:	2100      	movs	r1, #0
 8009950:	4628      	mov	r0, r5
 8009952:	f7f6 fc45 	bl	80001e0 <memchr>
 8009956:	b108      	cbz	r0, 800995c <_printf_i+0x1bc>
 8009958:	1b40      	subs	r0, r0, r5
 800995a:	6060      	str	r0, [r4, #4]
 800995c:	6863      	ldr	r3, [r4, #4]
 800995e:	6123      	str	r3, [r4, #16]
 8009960:	2300      	movs	r3, #0
 8009962:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009966:	e7a7      	b.n	80098b8 <_printf_i+0x118>
 8009968:	6923      	ldr	r3, [r4, #16]
 800996a:	462a      	mov	r2, r5
 800996c:	4639      	mov	r1, r7
 800996e:	4630      	mov	r0, r6
 8009970:	47c0      	blx	r8
 8009972:	3001      	adds	r0, #1
 8009974:	d0aa      	beq.n	80098cc <_printf_i+0x12c>
 8009976:	6823      	ldr	r3, [r4, #0]
 8009978:	079b      	lsls	r3, r3, #30
 800997a:	d413      	bmi.n	80099a4 <_printf_i+0x204>
 800997c:	68e0      	ldr	r0, [r4, #12]
 800997e:	9b03      	ldr	r3, [sp, #12]
 8009980:	4298      	cmp	r0, r3
 8009982:	bfb8      	it	lt
 8009984:	4618      	movlt	r0, r3
 8009986:	e7a3      	b.n	80098d0 <_printf_i+0x130>
 8009988:	2301      	movs	r3, #1
 800998a:	464a      	mov	r2, r9
 800998c:	4639      	mov	r1, r7
 800998e:	4630      	mov	r0, r6
 8009990:	47c0      	blx	r8
 8009992:	3001      	adds	r0, #1
 8009994:	d09a      	beq.n	80098cc <_printf_i+0x12c>
 8009996:	3501      	adds	r5, #1
 8009998:	68e3      	ldr	r3, [r4, #12]
 800999a:	9a03      	ldr	r2, [sp, #12]
 800999c:	1a9b      	subs	r3, r3, r2
 800999e:	42ab      	cmp	r3, r5
 80099a0:	dcf2      	bgt.n	8009988 <_printf_i+0x1e8>
 80099a2:	e7eb      	b.n	800997c <_printf_i+0x1dc>
 80099a4:	2500      	movs	r5, #0
 80099a6:	f104 0919 	add.w	r9, r4, #25
 80099aa:	e7f5      	b.n	8009998 <_printf_i+0x1f8>
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d1ac      	bne.n	800990a <_printf_i+0x16a>
 80099b0:	7803      	ldrb	r3, [r0, #0]
 80099b2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80099b6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80099ba:	e76c      	b.n	8009896 <_printf_i+0xf6>
 80099bc:	0800bb7e 	.word	0x0800bb7e
 80099c0:	0800bb8f 	.word	0x0800bb8f

080099c4 <iprintf>:
 80099c4:	b40f      	push	{r0, r1, r2, r3}
 80099c6:	4b0a      	ldr	r3, [pc, #40]	; (80099f0 <iprintf+0x2c>)
 80099c8:	b513      	push	{r0, r1, r4, lr}
 80099ca:	681c      	ldr	r4, [r3, #0]
 80099cc:	b124      	cbz	r4, 80099d8 <iprintf+0x14>
 80099ce:	69a3      	ldr	r3, [r4, #24]
 80099d0:	b913      	cbnz	r3, 80099d8 <iprintf+0x14>
 80099d2:	4620      	mov	r0, r4
 80099d4:	f001 f91c 	bl	800ac10 <__sinit>
 80099d8:	ab05      	add	r3, sp, #20
 80099da:	9a04      	ldr	r2, [sp, #16]
 80099dc:	68a1      	ldr	r1, [r4, #8]
 80099de:	9301      	str	r3, [sp, #4]
 80099e0:	4620      	mov	r0, r4
 80099e2:	f001 fddf 	bl	800b5a4 <_vfiprintf_r>
 80099e6:	b002      	add	sp, #8
 80099e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80099ec:	b004      	add	sp, #16
 80099ee:	4770      	bx	lr
 80099f0:	2000000c 	.word	0x2000000c

080099f4 <_puts_r>:
 80099f4:	b570      	push	{r4, r5, r6, lr}
 80099f6:	460e      	mov	r6, r1
 80099f8:	4605      	mov	r5, r0
 80099fa:	b118      	cbz	r0, 8009a04 <_puts_r+0x10>
 80099fc:	6983      	ldr	r3, [r0, #24]
 80099fe:	b90b      	cbnz	r3, 8009a04 <_puts_r+0x10>
 8009a00:	f001 f906 	bl	800ac10 <__sinit>
 8009a04:	69ab      	ldr	r3, [r5, #24]
 8009a06:	68ac      	ldr	r4, [r5, #8]
 8009a08:	b913      	cbnz	r3, 8009a10 <_puts_r+0x1c>
 8009a0a:	4628      	mov	r0, r5
 8009a0c:	f001 f900 	bl	800ac10 <__sinit>
 8009a10:	4b23      	ldr	r3, [pc, #140]	; (8009aa0 <_puts_r+0xac>)
 8009a12:	429c      	cmp	r4, r3
 8009a14:	d117      	bne.n	8009a46 <_puts_r+0x52>
 8009a16:	686c      	ldr	r4, [r5, #4]
 8009a18:	89a3      	ldrh	r3, [r4, #12]
 8009a1a:	071b      	lsls	r3, r3, #28
 8009a1c:	d51d      	bpl.n	8009a5a <_puts_r+0x66>
 8009a1e:	6923      	ldr	r3, [r4, #16]
 8009a20:	b1db      	cbz	r3, 8009a5a <_puts_r+0x66>
 8009a22:	3e01      	subs	r6, #1
 8009a24:	68a3      	ldr	r3, [r4, #8]
 8009a26:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009a2a:	3b01      	subs	r3, #1
 8009a2c:	60a3      	str	r3, [r4, #8]
 8009a2e:	b9e9      	cbnz	r1, 8009a6c <_puts_r+0x78>
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	da2e      	bge.n	8009a92 <_puts_r+0x9e>
 8009a34:	4622      	mov	r2, r4
 8009a36:	210a      	movs	r1, #10
 8009a38:	4628      	mov	r0, r5
 8009a3a:	f000 f8f5 	bl	8009c28 <__swbuf_r>
 8009a3e:	3001      	adds	r0, #1
 8009a40:	d011      	beq.n	8009a66 <_puts_r+0x72>
 8009a42:	200a      	movs	r0, #10
 8009a44:	e011      	b.n	8009a6a <_puts_r+0x76>
 8009a46:	4b17      	ldr	r3, [pc, #92]	; (8009aa4 <_puts_r+0xb0>)
 8009a48:	429c      	cmp	r4, r3
 8009a4a:	d101      	bne.n	8009a50 <_puts_r+0x5c>
 8009a4c:	68ac      	ldr	r4, [r5, #8]
 8009a4e:	e7e3      	b.n	8009a18 <_puts_r+0x24>
 8009a50:	4b15      	ldr	r3, [pc, #84]	; (8009aa8 <_puts_r+0xb4>)
 8009a52:	429c      	cmp	r4, r3
 8009a54:	bf08      	it	eq
 8009a56:	68ec      	ldreq	r4, [r5, #12]
 8009a58:	e7de      	b.n	8009a18 <_puts_r+0x24>
 8009a5a:	4621      	mov	r1, r4
 8009a5c:	4628      	mov	r0, r5
 8009a5e:	f000 f935 	bl	8009ccc <__swsetup_r>
 8009a62:	2800      	cmp	r0, #0
 8009a64:	d0dd      	beq.n	8009a22 <_puts_r+0x2e>
 8009a66:	f04f 30ff 	mov.w	r0, #4294967295
 8009a6a:	bd70      	pop	{r4, r5, r6, pc}
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	da04      	bge.n	8009a7a <_puts_r+0x86>
 8009a70:	69a2      	ldr	r2, [r4, #24]
 8009a72:	429a      	cmp	r2, r3
 8009a74:	dc06      	bgt.n	8009a84 <_puts_r+0x90>
 8009a76:	290a      	cmp	r1, #10
 8009a78:	d004      	beq.n	8009a84 <_puts_r+0x90>
 8009a7a:	6823      	ldr	r3, [r4, #0]
 8009a7c:	1c5a      	adds	r2, r3, #1
 8009a7e:	6022      	str	r2, [r4, #0]
 8009a80:	7019      	strb	r1, [r3, #0]
 8009a82:	e7cf      	b.n	8009a24 <_puts_r+0x30>
 8009a84:	4622      	mov	r2, r4
 8009a86:	4628      	mov	r0, r5
 8009a88:	f000 f8ce 	bl	8009c28 <__swbuf_r>
 8009a8c:	3001      	adds	r0, #1
 8009a8e:	d1c9      	bne.n	8009a24 <_puts_r+0x30>
 8009a90:	e7e9      	b.n	8009a66 <_puts_r+0x72>
 8009a92:	6823      	ldr	r3, [r4, #0]
 8009a94:	200a      	movs	r0, #10
 8009a96:	1c5a      	adds	r2, r3, #1
 8009a98:	6022      	str	r2, [r4, #0]
 8009a9a:	7018      	strb	r0, [r3, #0]
 8009a9c:	e7e5      	b.n	8009a6a <_puts_r+0x76>
 8009a9e:	bf00      	nop
 8009aa0:	0800bbd0 	.word	0x0800bbd0
 8009aa4:	0800bbf0 	.word	0x0800bbf0
 8009aa8:	0800bbb0 	.word	0x0800bbb0

08009aac <puts>:
 8009aac:	4b02      	ldr	r3, [pc, #8]	; (8009ab8 <puts+0xc>)
 8009aae:	4601      	mov	r1, r0
 8009ab0:	6818      	ldr	r0, [r3, #0]
 8009ab2:	f7ff bf9f 	b.w	80099f4 <_puts_r>
 8009ab6:	bf00      	nop
 8009ab8:	2000000c 	.word	0x2000000c

08009abc <setbuf>:
 8009abc:	2900      	cmp	r1, #0
 8009abe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009ac2:	bf0c      	ite	eq
 8009ac4:	2202      	moveq	r2, #2
 8009ac6:	2200      	movne	r2, #0
 8009ac8:	f000 b800 	b.w	8009acc <setvbuf>

08009acc <setvbuf>:
 8009acc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009ad0:	461d      	mov	r5, r3
 8009ad2:	4b51      	ldr	r3, [pc, #324]	; (8009c18 <setvbuf+0x14c>)
 8009ad4:	681e      	ldr	r6, [r3, #0]
 8009ad6:	4604      	mov	r4, r0
 8009ad8:	460f      	mov	r7, r1
 8009ada:	4690      	mov	r8, r2
 8009adc:	b126      	cbz	r6, 8009ae8 <setvbuf+0x1c>
 8009ade:	69b3      	ldr	r3, [r6, #24]
 8009ae0:	b913      	cbnz	r3, 8009ae8 <setvbuf+0x1c>
 8009ae2:	4630      	mov	r0, r6
 8009ae4:	f001 f894 	bl	800ac10 <__sinit>
 8009ae8:	4b4c      	ldr	r3, [pc, #304]	; (8009c1c <setvbuf+0x150>)
 8009aea:	429c      	cmp	r4, r3
 8009aec:	d152      	bne.n	8009b94 <setvbuf+0xc8>
 8009aee:	6874      	ldr	r4, [r6, #4]
 8009af0:	f1b8 0f02 	cmp.w	r8, #2
 8009af4:	d006      	beq.n	8009b04 <setvbuf+0x38>
 8009af6:	f1b8 0f01 	cmp.w	r8, #1
 8009afa:	f200 8089 	bhi.w	8009c10 <setvbuf+0x144>
 8009afe:	2d00      	cmp	r5, #0
 8009b00:	f2c0 8086 	blt.w	8009c10 <setvbuf+0x144>
 8009b04:	4621      	mov	r1, r4
 8009b06:	4630      	mov	r0, r6
 8009b08:	f001 f818 	bl	800ab3c <_fflush_r>
 8009b0c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009b0e:	b141      	cbz	r1, 8009b22 <setvbuf+0x56>
 8009b10:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009b14:	4299      	cmp	r1, r3
 8009b16:	d002      	beq.n	8009b1e <setvbuf+0x52>
 8009b18:	4630      	mov	r0, r6
 8009b1a:	f001 fc71 	bl	800b400 <_free_r>
 8009b1e:	2300      	movs	r3, #0
 8009b20:	6363      	str	r3, [r4, #52]	; 0x34
 8009b22:	2300      	movs	r3, #0
 8009b24:	61a3      	str	r3, [r4, #24]
 8009b26:	6063      	str	r3, [r4, #4]
 8009b28:	89a3      	ldrh	r3, [r4, #12]
 8009b2a:	061b      	lsls	r3, r3, #24
 8009b2c:	d503      	bpl.n	8009b36 <setvbuf+0x6a>
 8009b2e:	6921      	ldr	r1, [r4, #16]
 8009b30:	4630      	mov	r0, r6
 8009b32:	f001 fc65 	bl	800b400 <_free_r>
 8009b36:	89a3      	ldrh	r3, [r4, #12]
 8009b38:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8009b3c:	f023 0303 	bic.w	r3, r3, #3
 8009b40:	f1b8 0f02 	cmp.w	r8, #2
 8009b44:	81a3      	strh	r3, [r4, #12]
 8009b46:	d05d      	beq.n	8009c04 <setvbuf+0x138>
 8009b48:	ab01      	add	r3, sp, #4
 8009b4a:	466a      	mov	r2, sp
 8009b4c:	4621      	mov	r1, r4
 8009b4e:	4630      	mov	r0, r6
 8009b50:	f001 f8f6 	bl	800ad40 <__swhatbuf_r>
 8009b54:	89a3      	ldrh	r3, [r4, #12]
 8009b56:	4318      	orrs	r0, r3
 8009b58:	81a0      	strh	r0, [r4, #12]
 8009b5a:	bb2d      	cbnz	r5, 8009ba8 <setvbuf+0xdc>
 8009b5c:	9d00      	ldr	r5, [sp, #0]
 8009b5e:	4628      	mov	r0, r5
 8009b60:	f001 f952 	bl	800ae08 <malloc>
 8009b64:	4607      	mov	r7, r0
 8009b66:	2800      	cmp	r0, #0
 8009b68:	d14e      	bne.n	8009c08 <setvbuf+0x13c>
 8009b6a:	f8dd 9000 	ldr.w	r9, [sp]
 8009b6e:	45a9      	cmp	r9, r5
 8009b70:	d13c      	bne.n	8009bec <setvbuf+0x120>
 8009b72:	f04f 30ff 	mov.w	r0, #4294967295
 8009b76:	89a3      	ldrh	r3, [r4, #12]
 8009b78:	f043 0302 	orr.w	r3, r3, #2
 8009b7c:	81a3      	strh	r3, [r4, #12]
 8009b7e:	2300      	movs	r3, #0
 8009b80:	60a3      	str	r3, [r4, #8]
 8009b82:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009b86:	6023      	str	r3, [r4, #0]
 8009b88:	6123      	str	r3, [r4, #16]
 8009b8a:	2301      	movs	r3, #1
 8009b8c:	6163      	str	r3, [r4, #20]
 8009b8e:	b003      	add	sp, #12
 8009b90:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009b94:	4b22      	ldr	r3, [pc, #136]	; (8009c20 <setvbuf+0x154>)
 8009b96:	429c      	cmp	r4, r3
 8009b98:	d101      	bne.n	8009b9e <setvbuf+0xd2>
 8009b9a:	68b4      	ldr	r4, [r6, #8]
 8009b9c:	e7a8      	b.n	8009af0 <setvbuf+0x24>
 8009b9e:	4b21      	ldr	r3, [pc, #132]	; (8009c24 <setvbuf+0x158>)
 8009ba0:	429c      	cmp	r4, r3
 8009ba2:	bf08      	it	eq
 8009ba4:	68f4      	ldreq	r4, [r6, #12]
 8009ba6:	e7a3      	b.n	8009af0 <setvbuf+0x24>
 8009ba8:	2f00      	cmp	r7, #0
 8009baa:	d0d8      	beq.n	8009b5e <setvbuf+0x92>
 8009bac:	69b3      	ldr	r3, [r6, #24]
 8009bae:	b913      	cbnz	r3, 8009bb6 <setvbuf+0xea>
 8009bb0:	4630      	mov	r0, r6
 8009bb2:	f001 f82d 	bl	800ac10 <__sinit>
 8009bb6:	f1b8 0f01 	cmp.w	r8, #1
 8009bba:	bf08      	it	eq
 8009bbc:	89a3      	ldrheq	r3, [r4, #12]
 8009bbe:	6027      	str	r7, [r4, #0]
 8009bc0:	bf04      	itt	eq
 8009bc2:	f043 0301 	orreq.w	r3, r3, #1
 8009bc6:	81a3      	strheq	r3, [r4, #12]
 8009bc8:	89a3      	ldrh	r3, [r4, #12]
 8009bca:	f013 0008 	ands.w	r0, r3, #8
 8009bce:	e9c4 7504 	strd	r7, r5, [r4, #16]
 8009bd2:	d01b      	beq.n	8009c0c <setvbuf+0x140>
 8009bd4:	f013 0001 	ands.w	r0, r3, #1
 8009bd8:	bf18      	it	ne
 8009bda:	426d      	negne	r5, r5
 8009bdc:	f04f 0300 	mov.w	r3, #0
 8009be0:	bf1d      	ittte	ne
 8009be2:	60a3      	strne	r3, [r4, #8]
 8009be4:	61a5      	strne	r5, [r4, #24]
 8009be6:	4618      	movne	r0, r3
 8009be8:	60a5      	streq	r5, [r4, #8]
 8009bea:	e7d0      	b.n	8009b8e <setvbuf+0xc2>
 8009bec:	4648      	mov	r0, r9
 8009bee:	f001 f90b 	bl	800ae08 <malloc>
 8009bf2:	4607      	mov	r7, r0
 8009bf4:	2800      	cmp	r0, #0
 8009bf6:	d0bc      	beq.n	8009b72 <setvbuf+0xa6>
 8009bf8:	89a3      	ldrh	r3, [r4, #12]
 8009bfa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009bfe:	81a3      	strh	r3, [r4, #12]
 8009c00:	464d      	mov	r5, r9
 8009c02:	e7d3      	b.n	8009bac <setvbuf+0xe0>
 8009c04:	2000      	movs	r0, #0
 8009c06:	e7b6      	b.n	8009b76 <setvbuf+0xaa>
 8009c08:	46a9      	mov	r9, r5
 8009c0a:	e7f5      	b.n	8009bf8 <setvbuf+0x12c>
 8009c0c:	60a0      	str	r0, [r4, #8]
 8009c0e:	e7be      	b.n	8009b8e <setvbuf+0xc2>
 8009c10:	f04f 30ff 	mov.w	r0, #4294967295
 8009c14:	e7bb      	b.n	8009b8e <setvbuf+0xc2>
 8009c16:	bf00      	nop
 8009c18:	2000000c 	.word	0x2000000c
 8009c1c:	0800bbd0 	.word	0x0800bbd0
 8009c20:	0800bbf0 	.word	0x0800bbf0
 8009c24:	0800bbb0 	.word	0x0800bbb0

08009c28 <__swbuf_r>:
 8009c28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c2a:	460e      	mov	r6, r1
 8009c2c:	4614      	mov	r4, r2
 8009c2e:	4605      	mov	r5, r0
 8009c30:	b118      	cbz	r0, 8009c3a <__swbuf_r+0x12>
 8009c32:	6983      	ldr	r3, [r0, #24]
 8009c34:	b90b      	cbnz	r3, 8009c3a <__swbuf_r+0x12>
 8009c36:	f000 ffeb 	bl	800ac10 <__sinit>
 8009c3a:	4b21      	ldr	r3, [pc, #132]	; (8009cc0 <__swbuf_r+0x98>)
 8009c3c:	429c      	cmp	r4, r3
 8009c3e:	d12a      	bne.n	8009c96 <__swbuf_r+0x6e>
 8009c40:	686c      	ldr	r4, [r5, #4]
 8009c42:	69a3      	ldr	r3, [r4, #24]
 8009c44:	60a3      	str	r3, [r4, #8]
 8009c46:	89a3      	ldrh	r3, [r4, #12]
 8009c48:	071a      	lsls	r2, r3, #28
 8009c4a:	d52e      	bpl.n	8009caa <__swbuf_r+0x82>
 8009c4c:	6923      	ldr	r3, [r4, #16]
 8009c4e:	b363      	cbz	r3, 8009caa <__swbuf_r+0x82>
 8009c50:	6923      	ldr	r3, [r4, #16]
 8009c52:	6820      	ldr	r0, [r4, #0]
 8009c54:	1ac0      	subs	r0, r0, r3
 8009c56:	6963      	ldr	r3, [r4, #20]
 8009c58:	b2f6      	uxtb	r6, r6
 8009c5a:	4283      	cmp	r3, r0
 8009c5c:	4637      	mov	r7, r6
 8009c5e:	dc04      	bgt.n	8009c6a <__swbuf_r+0x42>
 8009c60:	4621      	mov	r1, r4
 8009c62:	4628      	mov	r0, r5
 8009c64:	f000 ff6a 	bl	800ab3c <_fflush_r>
 8009c68:	bb28      	cbnz	r0, 8009cb6 <__swbuf_r+0x8e>
 8009c6a:	68a3      	ldr	r3, [r4, #8]
 8009c6c:	3b01      	subs	r3, #1
 8009c6e:	60a3      	str	r3, [r4, #8]
 8009c70:	6823      	ldr	r3, [r4, #0]
 8009c72:	1c5a      	adds	r2, r3, #1
 8009c74:	6022      	str	r2, [r4, #0]
 8009c76:	701e      	strb	r6, [r3, #0]
 8009c78:	6963      	ldr	r3, [r4, #20]
 8009c7a:	3001      	adds	r0, #1
 8009c7c:	4283      	cmp	r3, r0
 8009c7e:	d004      	beq.n	8009c8a <__swbuf_r+0x62>
 8009c80:	89a3      	ldrh	r3, [r4, #12]
 8009c82:	07db      	lsls	r3, r3, #31
 8009c84:	d519      	bpl.n	8009cba <__swbuf_r+0x92>
 8009c86:	2e0a      	cmp	r6, #10
 8009c88:	d117      	bne.n	8009cba <__swbuf_r+0x92>
 8009c8a:	4621      	mov	r1, r4
 8009c8c:	4628      	mov	r0, r5
 8009c8e:	f000 ff55 	bl	800ab3c <_fflush_r>
 8009c92:	b190      	cbz	r0, 8009cba <__swbuf_r+0x92>
 8009c94:	e00f      	b.n	8009cb6 <__swbuf_r+0x8e>
 8009c96:	4b0b      	ldr	r3, [pc, #44]	; (8009cc4 <__swbuf_r+0x9c>)
 8009c98:	429c      	cmp	r4, r3
 8009c9a:	d101      	bne.n	8009ca0 <__swbuf_r+0x78>
 8009c9c:	68ac      	ldr	r4, [r5, #8]
 8009c9e:	e7d0      	b.n	8009c42 <__swbuf_r+0x1a>
 8009ca0:	4b09      	ldr	r3, [pc, #36]	; (8009cc8 <__swbuf_r+0xa0>)
 8009ca2:	429c      	cmp	r4, r3
 8009ca4:	bf08      	it	eq
 8009ca6:	68ec      	ldreq	r4, [r5, #12]
 8009ca8:	e7cb      	b.n	8009c42 <__swbuf_r+0x1a>
 8009caa:	4621      	mov	r1, r4
 8009cac:	4628      	mov	r0, r5
 8009cae:	f000 f80d 	bl	8009ccc <__swsetup_r>
 8009cb2:	2800      	cmp	r0, #0
 8009cb4:	d0cc      	beq.n	8009c50 <__swbuf_r+0x28>
 8009cb6:	f04f 37ff 	mov.w	r7, #4294967295
 8009cba:	4638      	mov	r0, r7
 8009cbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009cbe:	bf00      	nop
 8009cc0:	0800bbd0 	.word	0x0800bbd0
 8009cc4:	0800bbf0 	.word	0x0800bbf0
 8009cc8:	0800bbb0 	.word	0x0800bbb0

08009ccc <__swsetup_r>:
 8009ccc:	4b32      	ldr	r3, [pc, #200]	; (8009d98 <__swsetup_r+0xcc>)
 8009cce:	b570      	push	{r4, r5, r6, lr}
 8009cd0:	681d      	ldr	r5, [r3, #0]
 8009cd2:	4606      	mov	r6, r0
 8009cd4:	460c      	mov	r4, r1
 8009cd6:	b125      	cbz	r5, 8009ce2 <__swsetup_r+0x16>
 8009cd8:	69ab      	ldr	r3, [r5, #24]
 8009cda:	b913      	cbnz	r3, 8009ce2 <__swsetup_r+0x16>
 8009cdc:	4628      	mov	r0, r5
 8009cde:	f000 ff97 	bl	800ac10 <__sinit>
 8009ce2:	4b2e      	ldr	r3, [pc, #184]	; (8009d9c <__swsetup_r+0xd0>)
 8009ce4:	429c      	cmp	r4, r3
 8009ce6:	d10f      	bne.n	8009d08 <__swsetup_r+0x3c>
 8009ce8:	686c      	ldr	r4, [r5, #4]
 8009cea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009cee:	b29a      	uxth	r2, r3
 8009cf0:	0715      	lsls	r5, r2, #28
 8009cf2:	d42c      	bmi.n	8009d4e <__swsetup_r+0x82>
 8009cf4:	06d0      	lsls	r0, r2, #27
 8009cf6:	d411      	bmi.n	8009d1c <__swsetup_r+0x50>
 8009cf8:	2209      	movs	r2, #9
 8009cfa:	6032      	str	r2, [r6, #0]
 8009cfc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009d00:	81a3      	strh	r3, [r4, #12]
 8009d02:	f04f 30ff 	mov.w	r0, #4294967295
 8009d06:	e03e      	b.n	8009d86 <__swsetup_r+0xba>
 8009d08:	4b25      	ldr	r3, [pc, #148]	; (8009da0 <__swsetup_r+0xd4>)
 8009d0a:	429c      	cmp	r4, r3
 8009d0c:	d101      	bne.n	8009d12 <__swsetup_r+0x46>
 8009d0e:	68ac      	ldr	r4, [r5, #8]
 8009d10:	e7eb      	b.n	8009cea <__swsetup_r+0x1e>
 8009d12:	4b24      	ldr	r3, [pc, #144]	; (8009da4 <__swsetup_r+0xd8>)
 8009d14:	429c      	cmp	r4, r3
 8009d16:	bf08      	it	eq
 8009d18:	68ec      	ldreq	r4, [r5, #12]
 8009d1a:	e7e6      	b.n	8009cea <__swsetup_r+0x1e>
 8009d1c:	0751      	lsls	r1, r2, #29
 8009d1e:	d512      	bpl.n	8009d46 <__swsetup_r+0x7a>
 8009d20:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009d22:	b141      	cbz	r1, 8009d36 <__swsetup_r+0x6a>
 8009d24:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009d28:	4299      	cmp	r1, r3
 8009d2a:	d002      	beq.n	8009d32 <__swsetup_r+0x66>
 8009d2c:	4630      	mov	r0, r6
 8009d2e:	f001 fb67 	bl	800b400 <_free_r>
 8009d32:	2300      	movs	r3, #0
 8009d34:	6363      	str	r3, [r4, #52]	; 0x34
 8009d36:	89a3      	ldrh	r3, [r4, #12]
 8009d38:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009d3c:	81a3      	strh	r3, [r4, #12]
 8009d3e:	2300      	movs	r3, #0
 8009d40:	6063      	str	r3, [r4, #4]
 8009d42:	6923      	ldr	r3, [r4, #16]
 8009d44:	6023      	str	r3, [r4, #0]
 8009d46:	89a3      	ldrh	r3, [r4, #12]
 8009d48:	f043 0308 	orr.w	r3, r3, #8
 8009d4c:	81a3      	strh	r3, [r4, #12]
 8009d4e:	6923      	ldr	r3, [r4, #16]
 8009d50:	b94b      	cbnz	r3, 8009d66 <__swsetup_r+0x9a>
 8009d52:	89a3      	ldrh	r3, [r4, #12]
 8009d54:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009d58:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009d5c:	d003      	beq.n	8009d66 <__swsetup_r+0x9a>
 8009d5e:	4621      	mov	r1, r4
 8009d60:	4630      	mov	r0, r6
 8009d62:	f001 f811 	bl	800ad88 <__smakebuf_r>
 8009d66:	89a2      	ldrh	r2, [r4, #12]
 8009d68:	f012 0301 	ands.w	r3, r2, #1
 8009d6c:	d00c      	beq.n	8009d88 <__swsetup_r+0xbc>
 8009d6e:	2300      	movs	r3, #0
 8009d70:	60a3      	str	r3, [r4, #8]
 8009d72:	6963      	ldr	r3, [r4, #20]
 8009d74:	425b      	negs	r3, r3
 8009d76:	61a3      	str	r3, [r4, #24]
 8009d78:	6923      	ldr	r3, [r4, #16]
 8009d7a:	b953      	cbnz	r3, 8009d92 <__swsetup_r+0xc6>
 8009d7c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d80:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8009d84:	d1ba      	bne.n	8009cfc <__swsetup_r+0x30>
 8009d86:	bd70      	pop	{r4, r5, r6, pc}
 8009d88:	0792      	lsls	r2, r2, #30
 8009d8a:	bf58      	it	pl
 8009d8c:	6963      	ldrpl	r3, [r4, #20]
 8009d8e:	60a3      	str	r3, [r4, #8]
 8009d90:	e7f2      	b.n	8009d78 <__swsetup_r+0xac>
 8009d92:	2000      	movs	r0, #0
 8009d94:	e7f7      	b.n	8009d86 <__swsetup_r+0xba>
 8009d96:	bf00      	nop
 8009d98:	2000000c 	.word	0x2000000c
 8009d9c:	0800bbd0 	.word	0x0800bbd0
 8009da0:	0800bbf0 	.word	0x0800bbf0
 8009da4:	0800bbb0 	.word	0x0800bbb0

08009da8 <quorem>:
 8009da8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009dac:	6903      	ldr	r3, [r0, #16]
 8009dae:	690c      	ldr	r4, [r1, #16]
 8009db0:	42a3      	cmp	r3, r4
 8009db2:	4680      	mov	r8, r0
 8009db4:	f2c0 8082 	blt.w	8009ebc <quorem+0x114>
 8009db8:	3c01      	subs	r4, #1
 8009dba:	f101 0714 	add.w	r7, r1, #20
 8009dbe:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8009dc2:	f100 0614 	add.w	r6, r0, #20
 8009dc6:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8009dca:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8009dce:	eb06 030c 	add.w	r3, r6, ip
 8009dd2:	3501      	adds	r5, #1
 8009dd4:	eb07 090c 	add.w	r9, r7, ip
 8009dd8:	9301      	str	r3, [sp, #4]
 8009dda:	fbb0 f5f5 	udiv	r5, r0, r5
 8009dde:	b395      	cbz	r5, 8009e46 <quorem+0x9e>
 8009de0:	f04f 0a00 	mov.w	sl, #0
 8009de4:	4638      	mov	r0, r7
 8009de6:	46b6      	mov	lr, r6
 8009de8:	46d3      	mov	fp, sl
 8009dea:	f850 2b04 	ldr.w	r2, [r0], #4
 8009dee:	b293      	uxth	r3, r2
 8009df0:	fb05 a303 	mla	r3, r5, r3, sl
 8009df4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009df8:	b29b      	uxth	r3, r3
 8009dfa:	ebab 0303 	sub.w	r3, fp, r3
 8009dfe:	0c12      	lsrs	r2, r2, #16
 8009e00:	f8de b000 	ldr.w	fp, [lr]
 8009e04:	fb05 a202 	mla	r2, r5, r2, sl
 8009e08:	fa13 f38b 	uxtah	r3, r3, fp
 8009e0c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8009e10:	fa1f fb82 	uxth.w	fp, r2
 8009e14:	f8de 2000 	ldr.w	r2, [lr]
 8009e18:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8009e1c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009e20:	b29b      	uxth	r3, r3
 8009e22:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009e26:	4581      	cmp	r9, r0
 8009e28:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8009e2c:	f84e 3b04 	str.w	r3, [lr], #4
 8009e30:	d2db      	bcs.n	8009dea <quorem+0x42>
 8009e32:	f856 300c 	ldr.w	r3, [r6, ip]
 8009e36:	b933      	cbnz	r3, 8009e46 <quorem+0x9e>
 8009e38:	9b01      	ldr	r3, [sp, #4]
 8009e3a:	3b04      	subs	r3, #4
 8009e3c:	429e      	cmp	r6, r3
 8009e3e:	461a      	mov	r2, r3
 8009e40:	d330      	bcc.n	8009ea4 <quorem+0xfc>
 8009e42:	f8c8 4010 	str.w	r4, [r8, #16]
 8009e46:	4640      	mov	r0, r8
 8009e48:	f001 fa06 	bl	800b258 <__mcmp>
 8009e4c:	2800      	cmp	r0, #0
 8009e4e:	db25      	blt.n	8009e9c <quorem+0xf4>
 8009e50:	3501      	adds	r5, #1
 8009e52:	4630      	mov	r0, r6
 8009e54:	f04f 0c00 	mov.w	ip, #0
 8009e58:	f857 2b04 	ldr.w	r2, [r7], #4
 8009e5c:	f8d0 e000 	ldr.w	lr, [r0]
 8009e60:	b293      	uxth	r3, r2
 8009e62:	ebac 0303 	sub.w	r3, ip, r3
 8009e66:	0c12      	lsrs	r2, r2, #16
 8009e68:	fa13 f38e 	uxtah	r3, r3, lr
 8009e6c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009e70:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009e74:	b29b      	uxth	r3, r3
 8009e76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009e7a:	45b9      	cmp	r9, r7
 8009e7c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009e80:	f840 3b04 	str.w	r3, [r0], #4
 8009e84:	d2e8      	bcs.n	8009e58 <quorem+0xb0>
 8009e86:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8009e8a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8009e8e:	b92a      	cbnz	r2, 8009e9c <quorem+0xf4>
 8009e90:	3b04      	subs	r3, #4
 8009e92:	429e      	cmp	r6, r3
 8009e94:	461a      	mov	r2, r3
 8009e96:	d30b      	bcc.n	8009eb0 <quorem+0x108>
 8009e98:	f8c8 4010 	str.w	r4, [r8, #16]
 8009e9c:	4628      	mov	r0, r5
 8009e9e:	b003      	add	sp, #12
 8009ea0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ea4:	6812      	ldr	r2, [r2, #0]
 8009ea6:	3b04      	subs	r3, #4
 8009ea8:	2a00      	cmp	r2, #0
 8009eaa:	d1ca      	bne.n	8009e42 <quorem+0x9a>
 8009eac:	3c01      	subs	r4, #1
 8009eae:	e7c5      	b.n	8009e3c <quorem+0x94>
 8009eb0:	6812      	ldr	r2, [r2, #0]
 8009eb2:	3b04      	subs	r3, #4
 8009eb4:	2a00      	cmp	r2, #0
 8009eb6:	d1ef      	bne.n	8009e98 <quorem+0xf0>
 8009eb8:	3c01      	subs	r4, #1
 8009eba:	e7ea      	b.n	8009e92 <quorem+0xea>
 8009ebc:	2000      	movs	r0, #0
 8009ebe:	e7ee      	b.n	8009e9e <quorem+0xf6>

08009ec0 <_dtoa_r>:
 8009ec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ec4:	ec57 6b10 	vmov	r6, r7, d0
 8009ec8:	b097      	sub	sp, #92	; 0x5c
 8009eca:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009ecc:	9106      	str	r1, [sp, #24]
 8009ece:	4604      	mov	r4, r0
 8009ed0:	920b      	str	r2, [sp, #44]	; 0x2c
 8009ed2:	9312      	str	r3, [sp, #72]	; 0x48
 8009ed4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009ed8:	e9cd 6700 	strd	r6, r7, [sp]
 8009edc:	b93d      	cbnz	r5, 8009eee <_dtoa_r+0x2e>
 8009ede:	2010      	movs	r0, #16
 8009ee0:	f000 ff92 	bl	800ae08 <malloc>
 8009ee4:	6260      	str	r0, [r4, #36]	; 0x24
 8009ee6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009eea:	6005      	str	r5, [r0, #0]
 8009eec:	60c5      	str	r5, [r0, #12]
 8009eee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009ef0:	6819      	ldr	r1, [r3, #0]
 8009ef2:	b151      	cbz	r1, 8009f0a <_dtoa_r+0x4a>
 8009ef4:	685a      	ldr	r2, [r3, #4]
 8009ef6:	604a      	str	r2, [r1, #4]
 8009ef8:	2301      	movs	r3, #1
 8009efa:	4093      	lsls	r3, r2
 8009efc:	608b      	str	r3, [r1, #8]
 8009efe:	4620      	mov	r0, r4
 8009f00:	f000 ffc9 	bl	800ae96 <_Bfree>
 8009f04:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009f06:	2200      	movs	r2, #0
 8009f08:	601a      	str	r2, [r3, #0]
 8009f0a:	1e3b      	subs	r3, r7, #0
 8009f0c:	bfbb      	ittet	lt
 8009f0e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8009f12:	9301      	strlt	r3, [sp, #4]
 8009f14:	2300      	movge	r3, #0
 8009f16:	2201      	movlt	r2, #1
 8009f18:	bfac      	ite	ge
 8009f1a:	f8c8 3000 	strge.w	r3, [r8]
 8009f1e:	f8c8 2000 	strlt.w	r2, [r8]
 8009f22:	4baf      	ldr	r3, [pc, #700]	; (800a1e0 <_dtoa_r+0x320>)
 8009f24:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8009f28:	ea33 0308 	bics.w	r3, r3, r8
 8009f2c:	d114      	bne.n	8009f58 <_dtoa_r+0x98>
 8009f2e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009f30:	f242 730f 	movw	r3, #9999	; 0x270f
 8009f34:	6013      	str	r3, [r2, #0]
 8009f36:	9b00      	ldr	r3, [sp, #0]
 8009f38:	b923      	cbnz	r3, 8009f44 <_dtoa_r+0x84>
 8009f3a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8009f3e:	2800      	cmp	r0, #0
 8009f40:	f000 8542 	beq.w	800a9c8 <_dtoa_r+0xb08>
 8009f44:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009f46:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800a1f4 <_dtoa_r+0x334>
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	f000 8544 	beq.w	800a9d8 <_dtoa_r+0xb18>
 8009f50:	f10b 0303 	add.w	r3, fp, #3
 8009f54:	f000 bd3e 	b.w	800a9d4 <_dtoa_r+0xb14>
 8009f58:	e9dd 6700 	ldrd	r6, r7, [sp]
 8009f5c:	2200      	movs	r2, #0
 8009f5e:	2300      	movs	r3, #0
 8009f60:	4630      	mov	r0, r6
 8009f62:	4639      	mov	r1, r7
 8009f64:	f7f6 fdb0 	bl	8000ac8 <__aeabi_dcmpeq>
 8009f68:	4681      	mov	r9, r0
 8009f6a:	b168      	cbz	r0, 8009f88 <_dtoa_r+0xc8>
 8009f6c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009f6e:	2301      	movs	r3, #1
 8009f70:	6013      	str	r3, [r2, #0]
 8009f72:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	f000 8524 	beq.w	800a9c2 <_dtoa_r+0xb02>
 8009f7a:	4b9a      	ldr	r3, [pc, #616]	; (800a1e4 <_dtoa_r+0x324>)
 8009f7c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009f7e:	f103 3bff 	add.w	fp, r3, #4294967295
 8009f82:	6013      	str	r3, [r2, #0]
 8009f84:	f000 bd28 	b.w	800a9d8 <_dtoa_r+0xb18>
 8009f88:	aa14      	add	r2, sp, #80	; 0x50
 8009f8a:	a915      	add	r1, sp, #84	; 0x54
 8009f8c:	ec47 6b10 	vmov	d0, r6, r7
 8009f90:	4620      	mov	r0, r4
 8009f92:	f001 f9d8 	bl	800b346 <__d2b>
 8009f96:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8009f9a:	9004      	str	r0, [sp, #16]
 8009f9c:	2d00      	cmp	r5, #0
 8009f9e:	d07c      	beq.n	800a09a <_dtoa_r+0x1da>
 8009fa0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009fa4:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8009fa8:	46b2      	mov	sl, r6
 8009faa:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8009fae:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009fb2:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8009fb6:	2200      	movs	r2, #0
 8009fb8:	4b8b      	ldr	r3, [pc, #556]	; (800a1e8 <_dtoa_r+0x328>)
 8009fba:	4650      	mov	r0, sl
 8009fbc:	4659      	mov	r1, fp
 8009fbe:	f7f6 f963 	bl	8000288 <__aeabi_dsub>
 8009fc2:	a381      	add	r3, pc, #516	; (adr r3, 800a1c8 <_dtoa_r+0x308>)
 8009fc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fc8:	f7f6 fb16 	bl	80005f8 <__aeabi_dmul>
 8009fcc:	a380      	add	r3, pc, #512	; (adr r3, 800a1d0 <_dtoa_r+0x310>)
 8009fce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fd2:	f7f6 f95b 	bl	800028c <__adddf3>
 8009fd6:	4606      	mov	r6, r0
 8009fd8:	4628      	mov	r0, r5
 8009fda:	460f      	mov	r7, r1
 8009fdc:	f7f6 faa2 	bl	8000524 <__aeabi_i2d>
 8009fe0:	a37d      	add	r3, pc, #500	; (adr r3, 800a1d8 <_dtoa_r+0x318>)
 8009fe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fe6:	f7f6 fb07 	bl	80005f8 <__aeabi_dmul>
 8009fea:	4602      	mov	r2, r0
 8009fec:	460b      	mov	r3, r1
 8009fee:	4630      	mov	r0, r6
 8009ff0:	4639      	mov	r1, r7
 8009ff2:	f7f6 f94b 	bl	800028c <__adddf3>
 8009ff6:	4606      	mov	r6, r0
 8009ff8:	460f      	mov	r7, r1
 8009ffa:	f7f6 fdad 	bl	8000b58 <__aeabi_d2iz>
 8009ffe:	2200      	movs	r2, #0
 800a000:	4682      	mov	sl, r0
 800a002:	2300      	movs	r3, #0
 800a004:	4630      	mov	r0, r6
 800a006:	4639      	mov	r1, r7
 800a008:	f7f6 fd68 	bl	8000adc <__aeabi_dcmplt>
 800a00c:	b148      	cbz	r0, 800a022 <_dtoa_r+0x162>
 800a00e:	4650      	mov	r0, sl
 800a010:	f7f6 fa88 	bl	8000524 <__aeabi_i2d>
 800a014:	4632      	mov	r2, r6
 800a016:	463b      	mov	r3, r7
 800a018:	f7f6 fd56 	bl	8000ac8 <__aeabi_dcmpeq>
 800a01c:	b908      	cbnz	r0, 800a022 <_dtoa_r+0x162>
 800a01e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a022:	f1ba 0f16 	cmp.w	sl, #22
 800a026:	d859      	bhi.n	800a0dc <_dtoa_r+0x21c>
 800a028:	4970      	ldr	r1, [pc, #448]	; (800a1ec <_dtoa_r+0x32c>)
 800a02a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800a02e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a032:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a036:	f7f6 fd6f 	bl	8000b18 <__aeabi_dcmpgt>
 800a03a:	2800      	cmp	r0, #0
 800a03c:	d050      	beq.n	800a0e0 <_dtoa_r+0x220>
 800a03e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a042:	2300      	movs	r3, #0
 800a044:	930f      	str	r3, [sp, #60]	; 0x3c
 800a046:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a048:	1b5d      	subs	r5, r3, r5
 800a04a:	f1b5 0801 	subs.w	r8, r5, #1
 800a04e:	bf49      	itett	mi
 800a050:	f1c5 0301 	rsbmi	r3, r5, #1
 800a054:	2300      	movpl	r3, #0
 800a056:	9305      	strmi	r3, [sp, #20]
 800a058:	f04f 0800 	movmi.w	r8, #0
 800a05c:	bf58      	it	pl
 800a05e:	9305      	strpl	r3, [sp, #20]
 800a060:	f1ba 0f00 	cmp.w	sl, #0
 800a064:	db3e      	blt.n	800a0e4 <_dtoa_r+0x224>
 800a066:	2300      	movs	r3, #0
 800a068:	44d0      	add	r8, sl
 800a06a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800a06e:	9307      	str	r3, [sp, #28]
 800a070:	9b06      	ldr	r3, [sp, #24]
 800a072:	2b09      	cmp	r3, #9
 800a074:	f200 8090 	bhi.w	800a198 <_dtoa_r+0x2d8>
 800a078:	2b05      	cmp	r3, #5
 800a07a:	bfc4      	itt	gt
 800a07c:	3b04      	subgt	r3, #4
 800a07e:	9306      	strgt	r3, [sp, #24]
 800a080:	9b06      	ldr	r3, [sp, #24]
 800a082:	f1a3 0302 	sub.w	r3, r3, #2
 800a086:	bfcc      	ite	gt
 800a088:	2500      	movgt	r5, #0
 800a08a:	2501      	movle	r5, #1
 800a08c:	2b03      	cmp	r3, #3
 800a08e:	f200 808f 	bhi.w	800a1b0 <_dtoa_r+0x2f0>
 800a092:	e8df f003 	tbb	[pc, r3]
 800a096:	7f7d      	.short	0x7f7d
 800a098:	7131      	.short	0x7131
 800a09a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800a09e:	441d      	add	r5, r3
 800a0a0:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800a0a4:	2820      	cmp	r0, #32
 800a0a6:	dd13      	ble.n	800a0d0 <_dtoa_r+0x210>
 800a0a8:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800a0ac:	9b00      	ldr	r3, [sp, #0]
 800a0ae:	fa08 f800 	lsl.w	r8, r8, r0
 800a0b2:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800a0b6:	fa23 f000 	lsr.w	r0, r3, r0
 800a0ba:	ea48 0000 	orr.w	r0, r8, r0
 800a0be:	f7f6 fa21 	bl	8000504 <__aeabi_ui2d>
 800a0c2:	2301      	movs	r3, #1
 800a0c4:	4682      	mov	sl, r0
 800a0c6:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800a0ca:	3d01      	subs	r5, #1
 800a0cc:	9313      	str	r3, [sp, #76]	; 0x4c
 800a0ce:	e772      	b.n	8009fb6 <_dtoa_r+0xf6>
 800a0d0:	9b00      	ldr	r3, [sp, #0]
 800a0d2:	f1c0 0020 	rsb	r0, r0, #32
 800a0d6:	fa03 f000 	lsl.w	r0, r3, r0
 800a0da:	e7f0      	b.n	800a0be <_dtoa_r+0x1fe>
 800a0dc:	2301      	movs	r3, #1
 800a0de:	e7b1      	b.n	800a044 <_dtoa_r+0x184>
 800a0e0:	900f      	str	r0, [sp, #60]	; 0x3c
 800a0e2:	e7b0      	b.n	800a046 <_dtoa_r+0x186>
 800a0e4:	9b05      	ldr	r3, [sp, #20]
 800a0e6:	eba3 030a 	sub.w	r3, r3, sl
 800a0ea:	9305      	str	r3, [sp, #20]
 800a0ec:	f1ca 0300 	rsb	r3, sl, #0
 800a0f0:	9307      	str	r3, [sp, #28]
 800a0f2:	2300      	movs	r3, #0
 800a0f4:	930e      	str	r3, [sp, #56]	; 0x38
 800a0f6:	e7bb      	b.n	800a070 <_dtoa_r+0x1b0>
 800a0f8:	2301      	movs	r3, #1
 800a0fa:	930a      	str	r3, [sp, #40]	; 0x28
 800a0fc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	dd59      	ble.n	800a1b6 <_dtoa_r+0x2f6>
 800a102:	9302      	str	r3, [sp, #8]
 800a104:	4699      	mov	r9, r3
 800a106:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a108:	2200      	movs	r2, #0
 800a10a:	6072      	str	r2, [r6, #4]
 800a10c:	2204      	movs	r2, #4
 800a10e:	f102 0014 	add.w	r0, r2, #20
 800a112:	4298      	cmp	r0, r3
 800a114:	6871      	ldr	r1, [r6, #4]
 800a116:	d953      	bls.n	800a1c0 <_dtoa_r+0x300>
 800a118:	4620      	mov	r0, r4
 800a11a:	f000 fe88 	bl	800ae2e <_Balloc>
 800a11e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a120:	6030      	str	r0, [r6, #0]
 800a122:	f1b9 0f0e 	cmp.w	r9, #14
 800a126:	f8d3 b000 	ldr.w	fp, [r3]
 800a12a:	f200 80e6 	bhi.w	800a2fa <_dtoa_r+0x43a>
 800a12e:	2d00      	cmp	r5, #0
 800a130:	f000 80e3 	beq.w	800a2fa <_dtoa_r+0x43a>
 800a134:	ed9d 7b00 	vldr	d7, [sp]
 800a138:	f1ba 0f00 	cmp.w	sl, #0
 800a13c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800a140:	dd74      	ble.n	800a22c <_dtoa_r+0x36c>
 800a142:	4a2a      	ldr	r2, [pc, #168]	; (800a1ec <_dtoa_r+0x32c>)
 800a144:	f00a 030f 	and.w	r3, sl, #15
 800a148:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a14c:	ed93 7b00 	vldr	d7, [r3]
 800a150:	ea4f 162a 	mov.w	r6, sl, asr #4
 800a154:	06f0      	lsls	r0, r6, #27
 800a156:	ed8d 7b08 	vstr	d7, [sp, #32]
 800a15a:	d565      	bpl.n	800a228 <_dtoa_r+0x368>
 800a15c:	4b24      	ldr	r3, [pc, #144]	; (800a1f0 <_dtoa_r+0x330>)
 800a15e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a162:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a166:	f7f6 fb71 	bl	800084c <__aeabi_ddiv>
 800a16a:	e9cd 0100 	strd	r0, r1, [sp]
 800a16e:	f006 060f 	and.w	r6, r6, #15
 800a172:	2503      	movs	r5, #3
 800a174:	4f1e      	ldr	r7, [pc, #120]	; (800a1f0 <_dtoa_r+0x330>)
 800a176:	e04c      	b.n	800a212 <_dtoa_r+0x352>
 800a178:	2301      	movs	r3, #1
 800a17a:	930a      	str	r3, [sp, #40]	; 0x28
 800a17c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a17e:	4453      	add	r3, sl
 800a180:	f103 0901 	add.w	r9, r3, #1
 800a184:	9302      	str	r3, [sp, #8]
 800a186:	464b      	mov	r3, r9
 800a188:	2b01      	cmp	r3, #1
 800a18a:	bfb8      	it	lt
 800a18c:	2301      	movlt	r3, #1
 800a18e:	e7ba      	b.n	800a106 <_dtoa_r+0x246>
 800a190:	2300      	movs	r3, #0
 800a192:	e7b2      	b.n	800a0fa <_dtoa_r+0x23a>
 800a194:	2300      	movs	r3, #0
 800a196:	e7f0      	b.n	800a17a <_dtoa_r+0x2ba>
 800a198:	2501      	movs	r5, #1
 800a19a:	2300      	movs	r3, #0
 800a19c:	9306      	str	r3, [sp, #24]
 800a19e:	950a      	str	r5, [sp, #40]	; 0x28
 800a1a0:	f04f 33ff 	mov.w	r3, #4294967295
 800a1a4:	9302      	str	r3, [sp, #8]
 800a1a6:	4699      	mov	r9, r3
 800a1a8:	2200      	movs	r2, #0
 800a1aa:	2312      	movs	r3, #18
 800a1ac:	920b      	str	r2, [sp, #44]	; 0x2c
 800a1ae:	e7aa      	b.n	800a106 <_dtoa_r+0x246>
 800a1b0:	2301      	movs	r3, #1
 800a1b2:	930a      	str	r3, [sp, #40]	; 0x28
 800a1b4:	e7f4      	b.n	800a1a0 <_dtoa_r+0x2e0>
 800a1b6:	2301      	movs	r3, #1
 800a1b8:	9302      	str	r3, [sp, #8]
 800a1ba:	4699      	mov	r9, r3
 800a1bc:	461a      	mov	r2, r3
 800a1be:	e7f5      	b.n	800a1ac <_dtoa_r+0x2ec>
 800a1c0:	3101      	adds	r1, #1
 800a1c2:	6071      	str	r1, [r6, #4]
 800a1c4:	0052      	lsls	r2, r2, #1
 800a1c6:	e7a2      	b.n	800a10e <_dtoa_r+0x24e>
 800a1c8:	636f4361 	.word	0x636f4361
 800a1cc:	3fd287a7 	.word	0x3fd287a7
 800a1d0:	8b60c8b3 	.word	0x8b60c8b3
 800a1d4:	3fc68a28 	.word	0x3fc68a28
 800a1d8:	509f79fb 	.word	0x509f79fb
 800a1dc:	3fd34413 	.word	0x3fd34413
 800a1e0:	7ff00000 	.word	0x7ff00000
 800a1e4:	0800bb7d 	.word	0x0800bb7d
 800a1e8:	3ff80000 	.word	0x3ff80000
 800a1ec:	0800bc38 	.word	0x0800bc38
 800a1f0:	0800bc10 	.word	0x0800bc10
 800a1f4:	0800bba9 	.word	0x0800bba9
 800a1f8:	07f1      	lsls	r1, r6, #31
 800a1fa:	d508      	bpl.n	800a20e <_dtoa_r+0x34e>
 800a1fc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a200:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a204:	f7f6 f9f8 	bl	80005f8 <__aeabi_dmul>
 800a208:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a20c:	3501      	adds	r5, #1
 800a20e:	1076      	asrs	r6, r6, #1
 800a210:	3708      	adds	r7, #8
 800a212:	2e00      	cmp	r6, #0
 800a214:	d1f0      	bne.n	800a1f8 <_dtoa_r+0x338>
 800a216:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a21a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a21e:	f7f6 fb15 	bl	800084c <__aeabi_ddiv>
 800a222:	e9cd 0100 	strd	r0, r1, [sp]
 800a226:	e01a      	b.n	800a25e <_dtoa_r+0x39e>
 800a228:	2502      	movs	r5, #2
 800a22a:	e7a3      	b.n	800a174 <_dtoa_r+0x2b4>
 800a22c:	f000 80a0 	beq.w	800a370 <_dtoa_r+0x4b0>
 800a230:	f1ca 0600 	rsb	r6, sl, #0
 800a234:	4b9f      	ldr	r3, [pc, #636]	; (800a4b4 <_dtoa_r+0x5f4>)
 800a236:	4fa0      	ldr	r7, [pc, #640]	; (800a4b8 <_dtoa_r+0x5f8>)
 800a238:	f006 020f 	and.w	r2, r6, #15
 800a23c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a240:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a244:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a248:	f7f6 f9d6 	bl	80005f8 <__aeabi_dmul>
 800a24c:	e9cd 0100 	strd	r0, r1, [sp]
 800a250:	1136      	asrs	r6, r6, #4
 800a252:	2300      	movs	r3, #0
 800a254:	2502      	movs	r5, #2
 800a256:	2e00      	cmp	r6, #0
 800a258:	d17f      	bne.n	800a35a <_dtoa_r+0x49a>
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d1e1      	bne.n	800a222 <_dtoa_r+0x362>
 800a25e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a260:	2b00      	cmp	r3, #0
 800a262:	f000 8087 	beq.w	800a374 <_dtoa_r+0x4b4>
 800a266:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a26a:	2200      	movs	r2, #0
 800a26c:	4b93      	ldr	r3, [pc, #588]	; (800a4bc <_dtoa_r+0x5fc>)
 800a26e:	4630      	mov	r0, r6
 800a270:	4639      	mov	r1, r7
 800a272:	f7f6 fc33 	bl	8000adc <__aeabi_dcmplt>
 800a276:	2800      	cmp	r0, #0
 800a278:	d07c      	beq.n	800a374 <_dtoa_r+0x4b4>
 800a27a:	f1b9 0f00 	cmp.w	r9, #0
 800a27e:	d079      	beq.n	800a374 <_dtoa_r+0x4b4>
 800a280:	9b02      	ldr	r3, [sp, #8]
 800a282:	2b00      	cmp	r3, #0
 800a284:	dd35      	ble.n	800a2f2 <_dtoa_r+0x432>
 800a286:	f10a 33ff 	add.w	r3, sl, #4294967295
 800a28a:	9308      	str	r3, [sp, #32]
 800a28c:	4639      	mov	r1, r7
 800a28e:	2200      	movs	r2, #0
 800a290:	4b8b      	ldr	r3, [pc, #556]	; (800a4c0 <_dtoa_r+0x600>)
 800a292:	4630      	mov	r0, r6
 800a294:	f7f6 f9b0 	bl	80005f8 <__aeabi_dmul>
 800a298:	e9cd 0100 	strd	r0, r1, [sp]
 800a29c:	9f02      	ldr	r7, [sp, #8]
 800a29e:	3501      	adds	r5, #1
 800a2a0:	4628      	mov	r0, r5
 800a2a2:	f7f6 f93f 	bl	8000524 <__aeabi_i2d>
 800a2a6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a2aa:	f7f6 f9a5 	bl	80005f8 <__aeabi_dmul>
 800a2ae:	2200      	movs	r2, #0
 800a2b0:	4b84      	ldr	r3, [pc, #528]	; (800a4c4 <_dtoa_r+0x604>)
 800a2b2:	f7f5 ffeb 	bl	800028c <__adddf3>
 800a2b6:	4605      	mov	r5, r0
 800a2b8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800a2bc:	2f00      	cmp	r7, #0
 800a2be:	d15d      	bne.n	800a37c <_dtoa_r+0x4bc>
 800a2c0:	2200      	movs	r2, #0
 800a2c2:	4b81      	ldr	r3, [pc, #516]	; (800a4c8 <_dtoa_r+0x608>)
 800a2c4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a2c8:	f7f5 ffde 	bl	8000288 <__aeabi_dsub>
 800a2cc:	462a      	mov	r2, r5
 800a2ce:	4633      	mov	r3, r6
 800a2d0:	e9cd 0100 	strd	r0, r1, [sp]
 800a2d4:	f7f6 fc20 	bl	8000b18 <__aeabi_dcmpgt>
 800a2d8:	2800      	cmp	r0, #0
 800a2da:	f040 8288 	bne.w	800a7ee <_dtoa_r+0x92e>
 800a2de:	462a      	mov	r2, r5
 800a2e0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800a2e4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a2e8:	f7f6 fbf8 	bl	8000adc <__aeabi_dcmplt>
 800a2ec:	2800      	cmp	r0, #0
 800a2ee:	f040 827c 	bne.w	800a7ea <_dtoa_r+0x92a>
 800a2f2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a2f6:	e9cd 2300 	strd	r2, r3, [sp]
 800a2fa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	f2c0 8150 	blt.w	800a5a2 <_dtoa_r+0x6e2>
 800a302:	f1ba 0f0e 	cmp.w	sl, #14
 800a306:	f300 814c 	bgt.w	800a5a2 <_dtoa_r+0x6e2>
 800a30a:	4b6a      	ldr	r3, [pc, #424]	; (800a4b4 <_dtoa_r+0x5f4>)
 800a30c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a310:	ed93 7b00 	vldr	d7, [r3]
 800a314:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a316:	2b00      	cmp	r3, #0
 800a318:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a31c:	f280 80d8 	bge.w	800a4d0 <_dtoa_r+0x610>
 800a320:	f1b9 0f00 	cmp.w	r9, #0
 800a324:	f300 80d4 	bgt.w	800a4d0 <_dtoa_r+0x610>
 800a328:	f040 825e 	bne.w	800a7e8 <_dtoa_r+0x928>
 800a32c:	2200      	movs	r2, #0
 800a32e:	4b66      	ldr	r3, [pc, #408]	; (800a4c8 <_dtoa_r+0x608>)
 800a330:	ec51 0b17 	vmov	r0, r1, d7
 800a334:	f7f6 f960 	bl	80005f8 <__aeabi_dmul>
 800a338:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a33c:	f7f6 fbe2 	bl	8000b04 <__aeabi_dcmpge>
 800a340:	464f      	mov	r7, r9
 800a342:	464e      	mov	r6, r9
 800a344:	2800      	cmp	r0, #0
 800a346:	f040 8234 	bne.w	800a7b2 <_dtoa_r+0x8f2>
 800a34a:	2331      	movs	r3, #49	; 0x31
 800a34c:	f10b 0501 	add.w	r5, fp, #1
 800a350:	f88b 3000 	strb.w	r3, [fp]
 800a354:	f10a 0a01 	add.w	sl, sl, #1
 800a358:	e22f      	b.n	800a7ba <_dtoa_r+0x8fa>
 800a35a:	07f2      	lsls	r2, r6, #31
 800a35c:	d505      	bpl.n	800a36a <_dtoa_r+0x4aa>
 800a35e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a362:	f7f6 f949 	bl	80005f8 <__aeabi_dmul>
 800a366:	3501      	adds	r5, #1
 800a368:	2301      	movs	r3, #1
 800a36a:	1076      	asrs	r6, r6, #1
 800a36c:	3708      	adds	r7, #8
 800a36e:	e772      	b.n	800a256 <_dtoa_r+0x396>
 800a370:	2502      	movs	r5, #2
 800a372:	e774      	b.n	800a25e <_dtoa_r+0x39e>
 800a374:	f8cd a020 	str.w	sl, [sp, #32]
 800a378:	464f      	mov	r7, r9
 800a37a:	e791      	b.n	800a2a0 <_dtoa_r+0x3e0>
 800a37c:	4b4d      	ldr	r3, [pc, #308]	; (800a4b4 <_dtoa_r+0x5f4>)
 800a37e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a382:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800a386:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d047      	beq.n	800a41c <_dtoa_r+0x55c>
 800a38c:	4602      	mov	r2, r0
 800a38e:	460b      	mov	r3, r1
 800a390:	2000      	movs	r0, #0
 800a392:	494e      	ldr	r1, [pc, #312]	; (800a4cc <_dtoa_r+0x60c>)
 800a394:	f7f6 fa5a 	bl	800084c <__aeabi_ddiv>
 800a398:	462a      	mov	r2, r5
 800a39a:	4633      	mov	r3, r6
 800a39c:	f7f5 ff74 	bl	8000288 <__aeabi_dsub>
 800a3a0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a3a4:	465d      	mov	r5, fp
 800a3a6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a3aa:	f7f6 fbd5 	bl	8000b58 <__aeabi_d2iz>
 800a3ae:	4606      	mov	r6, r0
 800a3b0:	f7f6 f8b8 	bl	8000524 <__aeabi_i2d>
 800a3b4:	4602      	mov	r2, r0
 800a3b6:	460b      	mov	r3, r1
 800a3b8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a3bc:	f7f5 ff64 	bl	8000288 <__aeabi_dsub>
 800a3c0:	3630      	adds	r6, #48	; 0x30
 800a3c2:	f805 6b01 	strb.w	r6, [r5], #1
 800a3c6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a3ca:	e9cd 0100 	strd	r0, r1, [sp]
 800a3ce:	f7f6 fb85 	bl	8000adc <__aeabi_dcmplt>
 800a3d2:	2800      	cmp	r0, #0
 800a3d4:	d163      	bne.n	800a49e <_dtoa_r+0x5de>
 800a3d6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a3da:	2000      	movs	r0, #0
 800a3dc:	4937      	ldr	r1, [pc, #220]	; (800a4bc <_dtoa_r+0x5fc>)
 800a3de:	f7f5 ff53 	bl	8000288 <__aeabi_dsub>
 800a3e2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a3e6:	f7f6 fb79 	bl	8000adc <__aeabi_dcmplt>
 800a3ea:	2800      	cmp	r0, #0
 800a3ec:	f040 80b7 	bne.w	800a55e <_dtoa_r+0x69e>
 800a3f0:	eba5 030b 	sub.w	r3, r5, fp
 800a3f4:	429f      	cmp	r7, r3
 800a3f6:	f77f af7c 	ble.w	800a2f2 <_dtoa_r+0x432>
 800a3fa:	2200      	movs	r2, #0
 800a3fc:	4b30      	ldr	r3, [pc, #192]	; (800a4c0 <_dtoa_r+0x600>)
 800a3fe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a402:	f7f6 f8f9 	bl	80005f8 <__aeabi_dmul>
 800a406:	2200      	movs	r2, #0
 800a408:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a40c:	4b2c      	ldr	r3, [pc, #176]	; (800a4c0 <_dtoa_r+0x600>)
 800a40e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a412:	f7f6 f8f1 	bl	80005f8 <__aeabi_dmul>
 800a416:	e9cd 0100 	strd	r0, r1, [sp]
 800a41a:	e7c4      	b.n	800a3a6 <_dtoa_r+0x4e6>
 800a41c:	462a      	mov	r2, r5
 800a41e:	4633      	mov	r3, r6
 800a420:	f7f6 f8ea 	bl	80005f8 <__aeabi_dmul>
 800a424:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a428:	eb0b 0507 	add.w	r5, fp, r7
 800a42c:	465e      	mov	r6, fp
 800a42e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a432:	f7f6 fb91 	bl	8000b58 <__aeabi_d2iz>
 800a436:	4607      	mov	r7, r0
 800a438:	f7f6 f874 	bl	8000524 <__aeabi_i2d>
 800a43c:	3730      	adds	r7, #48	; 0x30
 800a43e:	4602      	mov	r2, r0
 800a440:	460b      	mov	r3, r1
 800a442:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a446:	f7f5 ff1f 	bl	8000288 <__aeabi_dsub>
 800a44a:	f806 7b01 	strb.w	r7, [r6], #1
 800a44e:	42ae      	cmp	r6, r5
 800a450:	e9cd 0100 	strd	r0, r1, [sp]
 800a454:	f04f 0200 	mov.w	r2, #0
 800a458:	d126      	bne.n	800a4a8 <_dtoa_r+0x5e8>
 800a45a:	4b1c      	ldr	r3, [pc, #112]	; (800a4cc <_dtoa_r+0x60c>)
 800a45c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a460:	f7f5 ff14 	bl	800028c <__adddf3>
 800a464:	4602      	mov	r2, r0
 800a466:	460b      	mov	r3, r1
 800a468:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a46c:	f7f6 fb54 	bl	8000b18 <__aeabi_dcmpgt>
 800a470:	2800      	cmp	r0, #0
 800a472:	d174      	bne.n	800a55e <_dtoa_r+0x69e>
 800a474:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a478:	2000      	movs	r0, #0
 800a47a:	4914      	ldr	r1, [pc, #80]	; (800a4cc <_dtoa_r+0x60c>)
 800a47c:	f7f5 ff04 	bl	8000288 <__aeabi_dsub>
 800a480:	4602      	mov	r2, r0
 800a482:	460b      	mov	r3, r1
 800a484:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a488:	f7f6 fb28 	bl	8000adc <__aeabi_dcmplt>
 800a48c:	2800      	cmp	r0, #0
 800a48e:	f43f af30 	beq.w	800a2f2 <_dtoa_r+0x432>
 800a492:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a496:	2b30      	cmp	r3, #48	; 0x30
 800a498:	f105 32ff 	add.w	r2, r5, #4294967295
 800a49c:	d002      	beq.n	800a4a4 <_dtoa_r+0x5e4>
 800a49e:	f8dd a020 	ldr.w	sl, [sp, #32]
 800a4a2:	e04a      	b.n	800a53a <_dtoa_r+0x67a>
 800a4a4:	4615      	mov	r5, r2
 800a4a6:	e7f4      	b.n	800a492 <_dtoa_r+0x5d2>
 800a4a8:	4b05      	ldr	r3, [pc, #20]	; (800a4c0 <_dtoa_r+0x600>)
 800a4aa:	f7f6 f8a5 	bl	80005f8 <__aeabi_dmul>
 800a4ae:	e9cd 0100 	strd	r0, r1, [sp]
 800a4b2:	e7bc      	b.n	800a42e <_dtoa_r+0x56e>
 800a4b4:	0800bc38 	.word	0x0800bc38
 800a4b8:	0800bc10 	.word	0x0800bc10
 800a4bc:	3ff00000 	.word	0x3ff00000
 800a4c0:	40240000 	.word	0x40240000
 800a4c4:	401c0000 	.word	0x401c0000
 800a4c8:	40140000 	.word	0x40140000
 800a4cc:	3fe00000 	.word	0x3fe00000
 800a4d0:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a4d4:	465d      	mov	r5, fp
 800a4d6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a4da:	4630      	mov	r0, r6
 800a4dc:	4639      	mov	r1, r7
 800a4de:	f7f6 f9b5 	bl	800084c <__aeabi_ddiv>
 800a4e2:	f7f6 fb39 	bl	8000b58 <__aeabi_d2iz>
 800a4e6:	4680      	mov	r8, r0
 800a4e8:	f7f6 f81c 	bl	8000524 <__aeabi_i2d>
 800a4ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a4f0:	f7f6 f882 	bl	80005f8 <__aeabi_dmul>
 800a4f4:	4602      	mov	r2, r0
 800a4f6:	460b      	mov	r3, r1
 800a4f8:	4630      	mov	r0, r6
 800a4fa:	4639      	mov	r1, r7
 800a4fc:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800a500:	f7f5 fec2 	bl	8000288 <__aeabi_dsub>
 800a504:	f805 6b01 	strb.w	r6, [r5], #1
 800a508:	eba5 060b 	sub.w	r6, r5, fp
 800a50c:	45b1      	cmp	r9, r6
 800a50e:	4602      	mov	r2, r0
 800a510:	460b      	mov	r3, r1
 800a512:	d139      	bne.n	800a588 <_dtoa_r+0x6c8>
 800a514:	f7f5 feba 	bl	800028c <__adddf3>
 800a518:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a51c:	4606      	mov	r6, r0
 800a51e:	460f      	mov	r7, r1
 800a520:	f7f6 fafa 	bl	8000b18 <__aeabi_dcmpgt>
 800a524:	b9c8      	cbnz	r0, 800a55a <_dtoa_r+0x69a>
 800a526:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a52a:	4630      	mov	r0, r6
 800a52c:	4639      	mov	r1, r7
 800a52e:	f7f6 facb 	bl	8000ac8 <__aeabi_dcmpeq>
 800a532:	b110      	cbz	r0, 800a53a <_dtoa_r+0x67a>
 800a534:	f018 0f01 	tst.w	r8, #1
 800a538:	d10f      	bne.n	800a55a <_dtoa_r+0x69a>
 800a53a:	9904      	ldr	r1, [sp, #16]
 800a53c:	4620      	mov	r0, r4
 800a53e:	f000 fcaa 	bl	800ae96 <_Bfree>
 800a542:	2300      	movs	r3, #0
 800a544:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a546:	702b      	strb	r3, [r5, #0]
 800a548:	f10a 0301 	add.w	r3, sl, #1
 800a54c:	6013      	str	r3, [r2, #0]
 800a54e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a550:	2b00      	cmp	r3, #0
 800a552:	f000 8241 	beq.w	800a9d8 <_dtoa_r+0xb18>
 800a556:	601d      	str	r5, [r3, #0]
 800a558:	e23e      	b.n	800a9d8 <_dtoa_r+0xb18>
 800a55a:	f8cd a020 	str.w	sl, [sp, #32]
 800a55e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a562:	2a39      	cmp	r2, #57	; 0x39
 800a564:	f105 33ff 	add.w	r3, r5, #4294967295
 800a568:	d108      	bne.n	800a57c <_dtoa_r+0x6bc>
 800a56a:	459b      	cmp	fp, r3
 800a56c:	d10a      	bne.n	800a584 <_dtoa_r+0x6c4>
 800a56e:	9b08      	ldr	r3, [sp, #32]
 800a570:	3301      	adds	r3, #1
 800a572:	9308      	str	r3, [sp, #32]
 800a574:	2330      	movs	r3, #48	; 0x30
 800a576:	f88b 3000 	strb.w	r3, [fp]
 800a57a:	465b      	mov	r3, fp
 800a57c:	781a      	ldrb	r2, [r3, #0]
 800a57e:	3201      	adds	r2, #1
 800a580:	701a      	strb	r2, [r3, #0]
 800a582:	e78c      	b.n	800a49e <_dtoa_r+0x5de>
 800a584:	461d      	mov	r5, r3
 800a586:	e7ea      	b.n	800a55e <_dtoa_r+0x69e>
 800a588:	2200      	movs	r2, #0
 800a58a:	4b9b      	ldr	r3, [pc, #620]	; (800a7f8 <_dtoa_r+0x938>)
 800a58c:	f7f6 f834 	bl	80005f8 <__aeabi_dmul>
 800a590:	2200      	movs	r2, #0
 800a592:	2300      	movs	r3, #0
 800a594:	4606      	mov	r6, r0
 800a596:	460f      	mov	r7, r1
 800a598:	f7f6 fa96 	bl	8000ac8 <__aeabi_dcmpeq>
 800a59c:	2800      	cmp	r0, #0
 800a59e:	d09a      	beq.n	800a4d6 <_dtoa_r+0x616>
 800a5a0:	e7cb      	b.n	800a53a <_dtoa_r+0x67a>
 800a5a2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a5a4:	2a00      	cmp	r2, #0
 800a5a6:	f000 808b 	beq.w	800a6c0 <_dtoa_r+0x800>
 800a5aa:	9a06      	ldr	r2, [sp, #24]
 800a5ac:	2a01      	cmp	r2, #1
 800a5ae:	dc6e      	bgt.n	800a68e <_dtoa_r+0x7ce>
 800a5b0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a5b2:	2a00      	cmp	r2, #0
 800a5b4:	d067      	beq.n	800a686 <_dtoa_r+0x7c6>
 800a5b6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a5ba:	9f07      	ldr	r7, [sp, #28]
 800a5bc:	9d05      	ldr	r5, [sp, #20]
 800a5be:	9a05      	ldr	r2, [sp, #20]
 800a5c0:	2101      	movs	r1, #1
 800a5c2:	441a      	add	r2, r3
 800a5c4:	4620      	mov	r0, r4
 800a5c6:	9205      	str	r2, [sp, #20]
 800a5c8:	4498      	add	r8, r3
 800a5ca:	f000 fd04 	bl	800afd6 <__i2b>
 800a5ce:	4606      	mov	r6, r0
 800a5d0:	2d00      	cmp	r5, #0
 800a5d2:	dd0c      	ble.n	800a5ee <_dtoa_r+0x72e>
 800a5d4:	f1b8 0f00 	cmp.w	r8, #0
 800a5d8:	dd09      	ble.n	800a5ee <_dtoa_r+0x72e>
 800a5da:	4545      	cmp	r5, r8
 800a5dc:	9a05      	ldr	r2, [sp, #20]
 800a5de:	462b      	mov	r3, r5
 800a5e0:	bfa8      	it	ge
 800a5e2:	4643      	movge	r3, r8
 800a5e4:	1ad2      	subs	r2, r2, r3
 800a5e6:	9205      	str	r2, [sp, #20]
 800a5e8:	1aed      	subs	r5, r5, r3
 800a5ea:	eba8 0803 	sub.w	r8, r8, r3
 800a5ee:	9b07      	ldr	r3, [sp, #28]
 800a5f0:	b1eb      	cbz	r3, 800a62e <_dtoa_r+0x76e>
 800a5f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	d067      	beq.n	800a6c8 <_dtoa_r+0x808>
 800a5f8:	b18f      	cbz	r7, 800a61e <_dtoa_r+0x75e>
 800a5fa:	4631      	mov	r1, r6
 800a5fc:	463a      	mov	r2, r7
 800a5fe:	4620      	mov	r0, r4
 800a600:	f000 fd88 	bl	800b114 <__pow5mult>
 800a604:	9a04      	ldr	r2, [sp, #16]
 800a606:	4601      	mov	r1, r0
 800a608:	4606      	mov	r6, r0
 800a60a:	4620      	mov	r0, r4
 800a60c:	f000 fcec 	bl	800afe8 <__multiply>
 800a610:	9904      	ldr	r1, [sp, #16]
 800a612:	9008      	str	r0, [sp, #32]
 800a614:	4620      	mov	r0, r4
 800a616:	f000 fc3e 	bl	800ae96 <_Bfree>
 800a61a:	9b08      	ldr	r3, [sp, #32]
 800a61c:	9304      	str	r3, [sp, #16]
 800a61e:	9b07      	ldr	r3, [sp, #28]
 800a620:	1bda      	subs	r2, r3, r7
 800a622:	d004      	beq.n	800a62e <_dtoa_r+0x76e>
 800a624:	9904      	ldr	r1, [sp, #16]
 800a626:	4620      	mov	r0, r4
 800a628:	f000 fd74 	bl	800b114 <__pow5mult>
 800a62c:	9004      	str	r0, [sp, #16]
 800a62e:	2101      	movs	r1, #1
 800a630:	4620      	mov	r0, r4
 800a632:	f000 fcd0 	bl	800afd6 <__i2b>
 800a636:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a638:	4607      	mov	r7, r0
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	f000 81d0 	beq.w	800a9e0 <_dtoa_r+0xb20>
 800a640:	461a      	mov	r2, r3
 800a642:	4601      	mov	r1, r0
 800a644:	4620      	mov	r0, r4
 800a646:	f000 fd65 	bl	800b114 <__pow5mult>
 800a64a:	9b06      	ldr	r3, [sp, #24]
 800a64c:	2b01      	cmp	r3, #1
 800a64e:	4607      	mov	r7, r0
 800a650:	dc40      	bgt.n	800a6d4 <_dtoa_r+0x814>
 800a652:	9b00      	ldr	r3, [sp, #0]
 800a654:	2b00      	cmp	r3, #0
 800a656:	d139      	bne.n	800a6cc <_dtoa_r+0x80c>
 800a658:	9b01      	ldr	r3, [sp, #4]
 800a65a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d136      	bne.n	800a6d0 <_dtoa_r+0x810>
 800a662:	9b01      	ldr	r3, [sp, #4]
 800a664:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a668:	0d1b      	lsrs	r3, r3, #20
 800a66a:	051b      	lsls	r3, r3, #20
 800a66c:	b12b      	cbz	r3, 800a67a <_dtoa_r+0x7ba>
 800a66e:	9b05      	ldr	r3, [sp, #20]
 800a670:	3301      	adds	r3, #1
 800a672:	9305      	str	r3, [sp, #20]
 800a674:	f108 0801 	add.w	r8, r8, #1
 800a678:	2301      	movs	r3, #1
 800a67a:	9307      	str	r3, [sp, #28]
 800a67c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a67e:	2b00      	cmp	r3, #0
 800a680:	d12a      	bne.n	800a6d8 <_dtoa_r+0x818>
 800a682:	2001      	movs	r0, #1
 800a684:	e030      	b.n	800a6e8 <_dtoa_r+0x828>
 800a686:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a688:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a68c:	e795      	b.n	800a5ba <_dtoa_r+0x6fa>
 800a68e:	9b07      	ldr	r3, [sp, #28]
 800a690:	f109 37ff 	add.w	r7, r9, #4294967295
 800a694:	42bb      	cmp	r3, r7
 800a696:	bfbf      	itttt	lt
 800a698:	9b07      	ldrlt	r3, [sp, #28]
 800a69a:	9707      	strlt	r7, [sp, #28]
 800a69c:	1afa      	sublt	r2, r7, r3
 800a69e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800a6a0:	bfbb      	ittet	lt
 800a6a2:	189b      	addlt	r3, r3, r2
 800a6a4:	930e      	strlt	r3, [sp, #56]	; 0x38
 800a6a6:	1bdf      	subge	r7, r3, r7
 800a6a8:	2700      	movlt	r7, #0
 800a6aa:	f1b9 0f00 	cmp.w	r9, #0
 800a6ae:	bfb5      	itete	lt
 800a6b0:	9b05      	ldrlt	r3, [sp, #20]
 800a6b2:	9d05      	ldrge	r5, [sp, #20]
 800a6b4:	eba3 0509 	sublt.w	r5, r3, r9
 800a6b8:	464b      	movge	r3, r9
 800a6ba:	bfb8      	it	lt
 800a6bc:	2300      	movlt	r3, #0
 800a6be:	e77e      	b.n	800a5be <_dtoa_r+0x6fe>
 800a6c0:	9f07      	ldr	r7, [sp, #28]
 800a6c2:	9d05      	ldr	r5, [sp, #20]
 800a6c4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800a6c6:	e783      	b.n	800a5d0 <_dtoa_r+0x710>
 800a6c8:	9a07      	ldr	r2, [sp, #28]
 800a6ca:	e7ab      	b.n	800a624 <_dtoa_r+0x764>
 800a6cc:	2300      	movs	r3, #0
 800a6ce:	e7d4      	b.n	800a67a <_dtoa_r+0x7ba>
 800a6d0:	9b00      	ldr	r3, [sp, #0]
 800a6d2:	e7d2      	b.n	800a67a <_dtoa_r+0x7ba>
 800a6d4:	2300      	movs	r3, #0
 800a6d6:	9307      	str	r3, [sp, #28]
 800a6d8:	693b      	ldr	r3, [r7, #16]
 800a6da:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800a6de:	6918      	ldr	r0, [r3, #16]
 800a6e0:	f000 fc2b 	bl	800af3a <__hi0bits>
 800a6e4:	f1c0 0020 	rsb	r0, r0, #32
 800a6e8:	4440      	add	r0, r8
 800a6ea:	f010 001f 	ands.w	r0, r0, #31
 800a6ee:	d047      	beq.n	800a780 <_dtoa_r+0x8c0>
 800a6f0:	f1c0 0320 	rsb	r3, r0, #32
 800a6f4:	2b04      	cmp	r3, #4
 800a6f6:	dd3b      	ble.n	800a770 <_dtoa_r+0x8b0>
 800a6f8:	9b05      	ldr	r3, [sp, #20]
 800a6fa:	f1c0 001c 	rsb	r0, r0, #28
 800a6fe:	4403      	add	r3, r0
 800a700:	9305      	str	r3, [sp, #20]
 800a702:	4405      	add	r5, r0
 800a704:	4480      	add	r8, r0
 800a706:	9b05      	ldr	r3, [sp, #20]
 800a708:	2b00      	cmp	r3, #0
 800a70a:	dd05      	ble.n	800a718 <_dtoa_r+0x858>
 800a70c:	461a      	mov	r2, r3
 800a70e:	9904      	ldr	r1, [sp, #16]
 800a710:	4620      	mov	r0, r4
 800a712:	f000 fd4d 	bl	800b1b0 <__lshift>
 800a716:	9004      	str	r0, [sp, #16]
 800a718:	f1b8 0f00 	cmp.w	r8, #0
 800a71c:	dd05      	ble.n	800a72a <_dtoa_r+0x86a>
 800a71e:	4639      	mov	r1, r7
 800a720:	4642      	mov	r2, r8
 800a722:	4620      	mov	r0, r4
 800a724:	f000 fd44 	bl	800b1b0 <__lshift>
 800a728:	4607      	mov	r7, r0
 800a72a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a72c:	b353      	cbz	r3, 800a784 <_dtoa_r+0x8c4>
 800a72e:	4639      	mov	r1, r7
 800a730:	9804      	ldr	r0, [sp, #16]
 800a732:	f000 fd91 	bl	800b258 <__mcmp>
 800a736:	2800      	cmp	r0, #0
 800a738:	da24      	bge.n	800a784 <_dtoa_r+0x8c4>
 800a73a:	2300      	movs	r3, #0
 800a73c:	220a      	movs	r2, #10
 800a73e:	9904      	ldr	r1, [sp, #16]
 800a740:	4620      	mov	r0, r4
 800a742:	f000 fbbf 	bl	800aec4 <__multadd>
 800a746:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a748:	9004      	str	r0, [sp, #16]
 800a74a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a74e:	2b00      	cmp	r3, #0
 800a750:	f000 814d 	beq.w	800a9ee <_dtoa_r+0xb2e>
 800a754:	2300      	movs	r3, #0
 800a756:	4631      	mov	r1, r6
 800a758:	220a      	movs	r2, #10
 800a75a:	4620      	mov	r0, r4
 800a75c:	f000 fbb2 	bl	800aec4 <__multadd>
 800a760:	9b02      	ldr	r3, [sp, #8]
 800a762:	2b00      	cmp	r3, #0
 800a764:	4606      	mov	r6, r0
 800a766:	dc4f      	bgt.n	800a808 <_dtoa_r+0x948>
 800a768:	9b06      	ldr	r3, [sp, #24]
 800a76a:	2b02      	cmp	r3, #2
 800a76c:	dd4c      	ble.n	800a808 <_dtoa_r+0x948>
 800a76e:	e011      	b.n	800a794 <_dtoa_r+0x8d4>
 800a770:	d0c9      	beq.n	800a706 <_dtoa_r+0x846>
 800a772:	9a05      	ldr	r2, [sp, #20]
 800a774:	331c      	adds	r3, #28
 800a776:	441a      	add	r2, r3
 800a778:	9205      	str	r2, [sp, #20]
 800a77a:	441d      	add	r5, r3
 800a77c:	4498      	add	r8, r3
 800a77e:	e7c2      	b.n	800a706 <_dtoa_r+0x846>
 800a780:	4603      	mov	r3, r0
 800a782:	e7f6      	b.n	800a772 <_dtoa_r+0x8b2>
 800a784:	f1b9 0f00 	cmp.w	r9, #0
 800a788:	dc38      	bgt.n	800a7fc <_dtoa_r+0x93c>
 800a78a:	9b06      	ldr	r3, [sp, #24]
 800a78c:	2b02      	cmp	r3, #2
 800a78e:	dd35      	ble.n	800a7fc <_dtoa_r+0x93c>
 800a790:	f8cd 9008 	str.w	r9, [sp, #8]
 800a794:	9b02      	ldr	r3, [sp, #8]
 800a796:	b963      	cbnz	r3, 800a7b2 <_dtoa_r+0x8f2>
 800a798:	4639      	mov	r1, r7
 800a79a:	2205      	movs	r2, #5
 800a79c:	4620      	mov	r0, r4
 800a79e:	f000 fb91 	bl	800aec4 <__multadd>
 800a7a2:	4601      	mov	r1, r0
 800a7a4:	4607      	mov	r7, r0
 800a7a6:	9804      	ldr	r0, [sp, #16]
 800a7a8:	f000 fd56 	bl	800b258 <__mcmp>
 800a7ac:	2800      	cmp	r0, #0
 800a7ae:	f73f adcc 	bgt.w	800a34a <_dtoa_r+0x48a>
 800a7b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a7b4:	465d      	mov	r5, fp
 800a7b6:	ea6f 0a03 	mvn.w	sl, r3
 800a7ba:	f04f 0900 	mov.w	r9, #0
 800a7be:	4639      	mov	r1, r7
 800a7c0:	4620      	mov	r0, r4
 800a7c2:	f000 fb68 	bl	800ae96 <_Bfree>
 800a7c6:	2e00      	cmp	r6, #0
 800a7c8:	f43f aeb7 	beq.w	800a53a <_dtoa_r+0x67a>
 800a7cc:	f1b9 0f00 	cmp.w	r9, #0
 800a7d0:	d005      	beq.n	800a7de <_dtoa_r+0x91e>
 800a7d2:	45b1      	cmp	r9, r6
 800a7d4:	d003      	beq.n	800a7de <_dtoa_r+0x91e>
 800a7d6:	4649      	mov	r1, r9
 800a7d8:	4620      	mov	r0, r4
 800a7da:	f000 fb5c 	bl	800ae96 <_Bfree>
 800a7de:	4631      	mov	r1, r6
 800a7e0:	4620      	mov	r0, r4
 800a7e2:	f000 fb58 	bl	800ae96 <_Bfree>
 800a7e6:	e6a8      	b.n	800a53a <_dtoa_r+0x67a>
 800a7e8:	2700      	movs	r7, #0
 800a7ea:	463e      	mov	r6, r7
 800a7ec:	e7e1      	b.n	800a7b2 <_dtoa_r+0x8f2>
 800a7ee:	f8dd a020 	ldr.w	sl, [sp, #32]
 800a7f2:	463e      	mov	r6, r7
 800a7f4:	e5a9      	b.n	800a34a <_dtoa_r+0x48a>
 800a7f6:	bf00      	nop
 800a7f8:	40240000 	.word	0x40240000
 800a7fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a7fe:	f8cd 9008 	str.w	r9, [sp, #8]
 800a802:	2b00      	cmp	r3, #0
 800a804:	f000 80fa 	beq.w	800a9fc <_dtoa_r+0xb3c>
 800a808:	2d00      	cmp	r5, #0
 800a80a:	dd05      	ble.n	800a818 <_dtoa_r+0x958>
 800a80c:	4631      	mov	r1, r6
 800a80e:	462a      	mov	r2, r5
 800a810:	4620      	mov	r0, r4
 800a812:	f000 fccd 	bl	800b1b0 <__lshift>
 800a816:	4606      	mov	r6, r0
 800a818:	9b07      	ldr	r3, [sp, #28]
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d04c      	beq.n	800a8b8 <_dtoa_r+0x9f8>
 800a81e:	6871      	ldr	r1, [r6, #4]
 800a820:	4620      	mov	r0, r4
 800a822:	f000 fb04 	bl	800ae2e <_Balloc>
 800a826:	6932      	ldr	r2, [r6, #16]
 800a828:	3202      	adds	r2, #2
 800a82a:	4605      	mov	r5, r0
 800a82c:	0092      	lsls	r2, r2, #2
 800a82e:	f106 010c 	add.w	r1, r6, #12
 800a832:	300c      	adds	r0, #12
 800a834:	f000 faf0 	bl	800ae18 <memcpy>
 800a838:	2201      	movs	r2, #1
 800a83a:	4629      	mov	r1, r5
 800a83c:	4620      	mov	r0, r4
 800a83e:	f000 fcb7 	bl	800b1b0 <__lshift>
 800a842:	9b00      	ldr	r3, [sp, #0]
 800a844:	f8cd b014 	str.w	fp, [sp, #20]
 800a848:	f003 0301 	and.w	r3, r3, #1
 800a84c:	46b1      	mov	r9, r6
 800a84e:	9307      	str	r3, [sp, #28]
 800a850:	4606      	mov	r6, r0
 800a852:	4639      	mov	r1, r7
 800a854:	9804      	ldr	r0, [sp, #16]
 800a856:	f7ff faa7 	bl	8009da8 <quorem>
 800a85a:	4649      	mov	r1, r9
 800a85c:	4605      	mov	r5, r0
 800a85e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800a862:	9804      	ldr	r0, [sp, #16]
 800a864:	f000 fcf8 	bl	800b258 <__mcmp>
 800a868:	4632      	mov	r2, r6
 800a86a:	9000      	str	r0, [sp, #0]
 800a86c:	4639      	mov	r1, r7
 800a86e:	4620      	mov	r0, r4
 800a870:	f000 fd0c 	bl	800b28c <__mdiff>
 800a874:	68c3      	ldr	r3, [r0, #12]
 800a876:	4602      	mov	r2, r0
 800a878:	bb03      	cbnz	r3, 800a8bc <_dtoa_r+0x9fc>
 800a87a:	4601      	mov	r1, r0
 800a87c:	9008      	str	r0, [sp, #32]
 800a87e:	9804      	ldr	r0, [sp, #16]
 800a880:	f000 fcea 	bl	800b258 <__mcmp>
 800a884:	9a08      	ldr	r2, [sp, #32]
 800a886:	4603      	mov	r3, r0
 800a888:	4611      	mov	r1, r2
 800a88a:	4620      	mov	r0, r4
 800a88c:	9308      	str	r3, [sp, #32]
 800a88e:	f000 fb02 	bl	800ae96 <_Bfree>
 800a892:	9b08      	ldr	r3, [sp, #32]
 800a894:	b9a3      	cbnz	r3, 800a8c0 <_dtoa_r+0xa00>
 800a896:	9a06      	ldr	r2, [sp, #24]
 800a898:	b992      	cbnz	r2, 800a8c0 <_dtoa_r+0xa00>
 800a89a:	9a07      	ldr	r2, [sp, #28]
 800a89c:	b982      	cbnz	r2, 800a8c0 <_dtoa_r+0xa00>
 800a89e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800a8a2:	d029      	beq.n	800a8f8 <_dtoa_r+0xa38>
 800a8a4:	9b00      	ldr	r3, [sp, #0]
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	dd01      	ble.n	800a8ae <_dtoa_r+0x9ee>
 800a8aa:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800a8ae:	9b05      	ldr	r3, [sp, #20]
 800a8b0:	1c5d      	adds	r5, r3, #1
 800a8b2:	f883 8000 	strb.w	r8, [r3]
 800a8b6:	e782      	b.n	800a7be <_dtoa_r+0x8fe>
 800a8b8:	4630      	mov	r0, r6
 800a8ba:	e7c2      	b.n	800a842 <_dtoa_r+0x982>
 800a8bc:	2301      	movs	r3, #1
 800a8be:	e7e3      	b.n	800a888 <_dtoa_r+0x9c8>
 800a8c0:	9a00      	ldr	r2, [sp, #0]
 800a8c2:	2a00      	cmp	r2, #0
 800a8c4:	db04      	blt.n	800a8d0 <_dtoa_r+0xa10>
 800a8c6:	d125      	bne.n	800a914 <_dtoa_r+0xa54>
 800a8c8:	9a06      	ldr	r2, [sp, #24]
 800a8ca:	bb1a      	cbnz	r2, 800a914 <_dtoa_r+0xa54>
 800a8cc:	9a07      	ldr	r2, [sp, #28]
 800a8ce:	bb0a      	cbnz	r2, 800a914 <_dtoa_r+0xa54>
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	ddec      	ble.n	800a8ae <_dtoa_r+0x9ee>
 800a8d4:	2201      	movs	r2, #1
 800a8d6:	9904      	ldr	r1, [sp, #16]
 800a8d8:	4620      	mov	r0, r4
 800a8da:	f000 fc69 	bl	800b1b0 <__lshift>
 800a8de:	4639      	mov	r1, r7
 800a8e0:	9004      	str	r0, [sp, #16]
 800a8e2:	f000 fcb9 	bl	800b258 <__mcmp>
 800a8e6:	2800      	cmp	r0, #0
 800a8e8:	dc03      	bgt.n	800a8f2 <_dtoa_r+0xa32>
 800a8ea:	d1e0      	bne.n	800a8ae <_dtoa_r+0x9ee>
 800a8ec:	f018 0f01 	tst.w	r8, #1
 800a8f0:	d0dd      	beq.n	800a8ae <_dtoa_r+0x9ee>
 800a8f2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800a8f6:	d1d8      	bne.n	800a8aa <_dtoa_r+0x9ea>
 800a8f8:	9b05      	ldr	r3, [sp, #20]
 800a8fa:	9a05      	ldr	r2, [sp, #20]
 800a8fc:	1c5d      	adds	r5, r3, #1
 800a8fe:	2339      	movs	r3, #57	; 0x39
 800a900:	7013      	strb	r3, [r2, #0]
 800a902:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a906:	2b39      	cmp	r3, #57	; 0x39
 800a908:	f105 32ff 	add.w	r2, r5, #4294967295
 800a90c:	d04f      	beq.n	800a9ae <_dtoa_r+0xaee>
 800a90e:	3301      	adds	r3, #1
 800a910:	7013      	strb	r3, [r2, #0]
 800a912:	e754      	b.n	800a7be <_dtoa_r+0x8fe>
 800a914:	9a05      	ldr	r2, [sp, #20]
 800a916:	2b00      	cmp	r3, #0
 800a918:	f102 0501 	add.w	r5, r2, #1
 800a91c:	dd06      	ble.n	800a92c <_dtoa_r+0xa6c>
 800a91e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800a922:	d0e9      	beq.n	800a8f8 <_dtoa_r+0xa38>
 800a924:	f108 0801 	add.w	r8, r8, #1
 800a928:	9b05      	ldr	r3, [sp, #20]
 800a92a:	e7c2      	b.n	800a8b2 <_dtoa_r+0x9f2>
 800a92c:	9a02      	ldr	r2, [sp, #8]
 800a92e:	f805 8c01 	strb.w	r8, [r5, #-1]
 800a932:	eba5 030b 	sub.w	r3, r5, fp
 800a936:	4293      	cmp	r3, r2
 800a938:	d021      	beq.n	800a97e <_dtoa_r+0xabe>
 800a93a:	2300      	movs	r3, #0
 800a93c:	220a      	movs	r2, #10
 800a93e:	9904      	ldr	r1, [sp, #16]
 800a940:	4620      	mov	r0, r4
 800a942:	f000 fabf 	bl	800aec4 <__multadd>
 800a946:	45b1      	cmp	r9, r6
 800a948:	9004      	str	r0, [sp, #16]
 800a94a:	f04f 0300 	mov.w	r3, #0
 800a94e:	f04f 020a 	mov.w	r2, #10
 800a952:	4649      	mov	r1, r9
 800a954:	4620      	mov	r0, r4
 800a956:	d105      	bne.n	800a964 <_dtoa_r+0xaa4>
 800a958:	f000 fab4 	bl	800aec4 <__multadd>
 800a95c:	4681      	mov	r9, r0
 800a95e:	4606      	mov	r6, r0
 800a960:	9505      	str	r5, [sp, #20]
 800a962:	e776      	b.n	800a852 <_dtoa_r+0x992>
 800a964:	f000 faae 	bl	800aec4 <__multadd>
 800a968:	4631      	mov	r1, r6
 800a96a:	4681      	mov	r9, r0
 800a96c:	2300      	movs	r3, #0
 800a96e:	220a      	movs	r2, #10
 800a970:	4620      	mov	r0, r4
 800a972:	f000 faa7 	bl	800aec4 <__multadd>
 800a976:	4606      	mov	r6, r0
 800a978:	e7f2      	b.n	800a960 <_dtoa_r+0xaa0>
 800a97a:	f04f 0900 	mov.w	r9, #0
 800a97e:	2201      	movs	r2, #1
 800a980:	9904      	ldr	r1, [sp, #16]
 800a982:	4620      	mov	r0, r4
 800a984:	f000 fc14 	bl	800b1b0 <__lshift>
 800a988:	4639      	mov	r1, r7
 800a98a:	9004      	str	r0, [sp, #16]
 800a98c:	f000 fc64 	bl	800b258 <__mcmp>
 800a990:	2800      	cmp	r0, #0
 800a992:	dcb6      	bgt.n	800a902 <_dtoa_r+0xa42>
 800a994:	d102      	bne.n	800a99c <_dtoa_r+0xadc>
 800a996:	f018 0f01 	tst.w	r8, #1
 800a99a:	d1b2      	bne.n	800a902 <_dtoa_r+0xa42>
 800a99c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a9a0:	2b30      	cmp	r3, #48	; 0x30
 800a9a2:	f105 32ff 	add.w	r2, r5, #4294967295
 800a9a6:	f47f af0a 	bne.w	800a7be <_dtoa_r+0x8fe>
 800a9aa:	4615      	mov	r5, r2
 800a9ac:	e7f6      	b.n	800a99c <_dtoa_r+0xadc>
 800a9ae:	4593      	cmp	fp, r2
 800a9b0:	d105      	bne.n	800a9be <_dtoa_r+0xafe>
 800a9b2:	2331      	movs	r3, #49	; 0x31
 800a9b4:	f10a 0a01 	add.w	sl, sl, #1
 800a9b8:	f88b 3000 	strb.w	r3, [fp]
 800a9bc:	e6ff      	b.n	800a7be <_dtoa_r+0x8fe>
 800a9be:	4615      	mov	r5, r2
 800a9c0:	e79f      	b.n	800a902 <_dtoa_r+0xa42>
 800a9c2:	f8df b064 	ldr.w	fp, [pc, #100]	; 800aa28 <_dtoa_r+0xb68>
 800a9c6:	e007      	b.n	800a9d8 <_dtoa_r+0xb18>
 800a9c8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a9ca:	f8df b060 	ldr.w	fp, [pc, #96]	; 800aa2c <_dtoa_r+0xb6c>
 800a9ce:	b11b      	cbz	r3, 800a9d8 <_dtoa_r+0xb18>
 800a9d0:	f10b 0308 	add.w	r3, fp, #8
 800a9d4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a9d6:	6013      	str	r3, [r2, #0]
 800a9d8:	4658      	mov	r0, fp
 800a9da:	b017      	add	sp, #92	; 0x5c
 800a9dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9e0:	9b06      	ldr	r3, [sp, #24]
 800a9e2:	2b01      	cmp	r3, #1
 800a9e4:	f77f ae35 	ble.w	800a652 <_dtoa_r+0x792>
 800a9e8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a9ea:	9307      	str	r3, [sp, #28]
 800a9ec:	e649      	b.n	800a682 <_dtoa_r+0x7c2>
 800a9ee:	9b02      	ldr	r3, [sp, #8]
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	dc03      	bgt.n	800a9fc <_dtoa_r+0xb3c>
 800a9f4:	9b06      	ldr	r3, [sp, #24]
 800a9f6:	2b02      	cmp	r3, #2
 800a9f8:	f73f aecc 	bgt.w	800a794 <_dtoa_r+0x8d4>
 800a9fc:	465d      	mov	r5, fp
 800a9fe:	4639      	mov	r1, r7
 800aa00:	9804      	ldr	r0, [sp, #16]
 800aa02:	f7ff f9d1 	bl	8009da8 <quorem>
 800aa06:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800aa0a:	f805 8b01 	strb.w	r8, [r5], #1
 800aa0e:	9a02      	ldr	r2, [sp, #8]
 800aa10:	eba5 030b 	sub.w	r3, r5, fp
 800aa14:	429a      	cmp	r2, r3
 800aa16:	ddb0      	ble.n	800a97a <_dtoa_r+0xaba>
 800aa18:	2300      	movs	r3, #0
 800aa1a:	220a      	movs	r2, #10
 800aa1c:	9904      	ldr	r1, [sp, #16]
 800aa1e:	4620      	mov	r0, r4
 800aa20:	f000 fa50 	bl	800aec4 <__multadd>
 800aa24:	9004      	str	r0, [sp, #16]
 800aa26:	e7ea      	b.n	800a9fe <_dtoa_r+0xb3e>
 800aa28:	0800bb7c 	.word	0x0800bb7c
 800aa2c:	0800bba0 	.word	0x0800bba0

0800aa30 <__sflush_r>:
 800aa30:	898a      	ldrh	r2, [r1, #12]
 800aa32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa36:	4605      	mov	r5, r0
 800aa38:	0710      	lsls	r0, r2, #28
 800aa3a:	460c      	mov	r4, r1
 800aa3c:	d458      	bmi.n	800aaf0 <__sflush_r+0xc0>
 800aa3e:	684b      	ldr	r3, [r1, #4]
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	dc05      	bgt.n	800aa50 <__sflush_r+0x20>
 800aa44:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	dc02      	bgt.n	800aa50 <__sflush_r+0x20>
 800aa4a:	2000      	movs	r0, #0
 800aa4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aa50:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800aa52:	2e00      	cmp	r6, #0
 800aa54:	d0f9      	beq.n	800aa4a <__sflush_r+0x1a>
 800aa56:	2300      	movs	r3, #0
 800aa58:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800aa5c:	682f      	ldr	r7, [r5, #0]
 800aa5e:	6a21      	ldr	r1, [r4, #32]
 800aa60:	602b      	str	r3, [r5, #0]
 800aa62:	d032      	beq.n	800aaca <__sflush_r+0x9a>
 800aa64:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800aa66:	89a3      	ldrh	r3, [r4, #12]
 800aa68:	075a      	lsls	r2, r3, #29
 800aa6a:	d505      	bpl.n	800aa78 <__sflush_r+0x48>
 800aa6c:	6863      	ldr	r3, [r4, #4]
 800aa6e:	1ac0      	subs	r0, r0, r3
 800aa70:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800aa72:	b10b      	cbz	r3, 800aa78 <__sflush_r+0x48>
 800aa74:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800aa76:	1ac0      	subs	r0, r0, r3
 800aa78:	2300      	movs	r3, #0
 800aa7a:	4602      	mov	r2, r0
 800aa7c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800aa7e:	6a21      	ldr	r1, [r4, #32]
 800aa80:	4628      	mov	r0, r5
 800aa82:	47b0      	blx	r6
 800aa84:	1c43      	adds	r3, r0, #1
 800aa86:	89a3      	ldrh	r3, [r4, #12]
 800aa88:	d106      	bne.n	800aa98 <__sflush_r+0x68>
 800aa8a:	6829      	ldr	r1, [r5, #0]
 800aa8c:	291d      	cmp	r1, #29
 800aa8e:	d848      	bhi.n	800ab22 <__sflush_r+0xf2>
 800aa90:	4a29      	ldr	r2, [pc, #164]	; (800ab38 <__sflush_r+0x108>)
 800aa92:	40ca      	lsrs	r2, r1
 800aa94:	07d6      	lsls	r6, r2, #31
 800aa96:	d544      	bpl.n	800ab22 <__sflush_r+0xf2>
 800aa98:	2200      	movs	r2, #0
 800aa9a:	6062      	str	r2, [r4, #4]
 800aa9c:	04d9      	lsls	r1, r3, #19
 800aa9e:	6922      	ldr	r2, [r4, #16]
 800aaa0:	6022      	str	r2, [r4, #0]
 800aaa2:	d504      	bpl.n	800aaae <__sflush_r+0x7e>
 800aaa4:	1c42      	adds	r2, r0, #1
 800aaa6:	d101      	bne.n	800aaac <__sflush_r+0x7c>
 800aaa8:	682b      	ldr	r3, [r5, #0]
 800aaaa:	b903      	cbnz	r3, 800aaae <__sflush_r+0x7e>
 800aaac:	6560      	str	r0, [r4, #84]	; 0x54
 800aaae:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800aab0:	602f      	str	r7, [r5, #0]
 800aab2:	2900      	cmp	r1, #0
 800aab4:	d0c9      	beq.n	800aa4a <__sflush_r+0x1a>
 800aab6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800aaba:	4299      	cmp	r1, r3
 800aabc:	d002      	beq.n	800aac4 <__sflush_r+0x94>
 800aabe:	4628      	mov	r0, r5
 800aac0:	f000 fc9e 	bl	800b400 <_free_r>
 800aac4:	2000      	movs	r0, #0
 800aac6:	6360      	str	r0, [r4, #52]	; 0x34
 800aac8:	e7c0      	b.n	800aa4c <__sflush_r+0x1c>
 800aaca:	2301      	movs	r3, #1
 800aacc:	4628      	mov	r0, r5
 800aace:	47b0      	blx	r6
 800aad0:	1c41      	adds	r1, r0, #1
 800aad2:	d1c8      	bne.n	800aa66 <__sflush_r+0x36>
 800aad4:	682b      	ldr	r3, [r5, #0]
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d0c5      	beq.n	800aa66 <__sflush_r+0x36>
 800aada:	2b1d      	cmp	r3, #29
 800aadc:	d001      	beq.n	800aae2 <__sflush_r+0xb2>
 800aade:	2b16      	cmp	r3, #22
 800aae0:	d101      	bne.n	800aae6 <__sflush_r+0xb6>
 800aae2:	602f      	str	r7, [r5, #0]
 800aae4:	e7b1      	b.n	800aa4a <__sflush_r+0x1a>
 800aae6:	89a3      	ldrh	r3, [r4, #12]
 800aae8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aaec:	81a3      	strh	r3, [r4, #12]
 800aaee:	e7ad      	b.n	800aa4c <__sflush_r+0x1c>
 800aaf0:	690f      	ldr	r7, [r1, #16]
 800aaf2:	2f00      	cmp	r7, #0
 800aaf4:	d0a9      	beq.n	800aa4a <__sflush_r+0x1a>
 800aaf6:	0793      	lsls	r3, r2, #30
 800aaf8:	680e      	ldr	r6, [r1, #0]
 800aafa:	bf08      	it	eq
 800aafc:	694b      	ldreq	r3, [r1, #20]
 800aafe:	600f      	str	r7, [r1, #0]
 800ab00:	bf18      	it	ne
 800ab02:	2300      	movne	r3, #0
 800ab04:	eba6 0807 	sub.w	r8, r6, r7
 800ab08:	608b      	str	r3, [r1, #8]
 800ab0a:	f1b8 0f00 	cmp.w	r8, #0
 800ab0e:	dd9c      	ble.n	800aa4a <__sflush_r+0x1a>
 800ab10:	4643      	mov	r3, r8
 800ab12:	463a      	mov	r2, r7
 800ab14:	6a21      	ldr	r1, [r4, #32]
 800ab16:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ab18:	4628      	mov	r0, r5
 800ab1a:	47b0      	blx	r6
 800ab1c:	2800      	cmp	r0, #0
 800ab1e:	dc06      	bgt.n	800ab2e <__sflush_r+0xfe>
 800ab20:	89a3      	ldrh	r3, [r4, #12]
 800ab22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ab26:	81a3      	strh	r3, [r4, #12]
 800ab28:	f04f 30ff 	mov.w	r0, #4294967295
 800ab2c:	e78e      	b.n	800aa4c <__sflush_r+0x1c>
 800ab2e:	4407      	add	r7, r0
 800ab30:	eba8 0800 	sub.w	r8, r8, r0
 800ab34:	e7e9      	b.n	800ab0a <__sflush_r+0xda>
 800ab36:	bf00      	nop
 800ab38:	20400001 	.word	0x20400001

0800ab3c <_fflush_r>:
 800ab3c:	b538      	push	{r3, r4, r5, lr}
 800ab3e:	690b      	ldr	r3, [r1, #16]
 800ab40:	4605      	mov	r5, r0
 800ab42:	460c      	mov	r4, r1
 800ab44:	b1db      	cbz	r3, 800ab7e <_fflush_r+0x42>
 800ab46:	b118      	cbz	r0, 800ab50 <_fflush_r+0x14>
 800ab48:	6983      	ldr	r3, [r0, #24]
 800ab4a:	b90b      	cbnz	r3, 800ab50 <_fflush_r+0x14>
 800ab4c:	f000 f860 	bl	800ac10 <__sinit>
 800ab50:	4b0c      	ldr	r3, [pc, #48]	; (800ab84 <_fflush_r+0x48>)
 800ab52:	429c      	cmp	r4, r3
 800ab54:	d109      	bne.n	800ab6a <_fflush_r+0x2e>
 800ab56:	686c      	ldr	r4, [r5, #4]
 800ab58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab5c:	b17b      	cbz	r3, 800ab7e <_fflush_r+0x42>
 800ab5e:	4621      	mov	r1, r4
 800ab60:	4628      	mov	r0, r5
 800ab62:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ab66:	f7ff bf63 	b.w	800aa30 <__sflush_r>
 800ab6a:	4b07      	ldr	r3, [pc, #28]	; (800ab88 <_fflush_r+0x4c>)
 800ab6c:	429c      	cmp	r4, r3
 800ab6e:	d101      	bne.n	800ab74 <_fflush_r+0x38>
 800ab70:	68ac      	ldr	r4, [r5, #8]
 800ab72:	e7f1      	b.n	800ab58 <_fflush_r+0x1c>
 800ab74:	4b05      	ldr	r3, [pc, #20]	; (800ab8c <_fflush_r+0x50>)
 800ab76:	429c      	cmp	r4, r3
 800ab78:	bf08      	it	eq
 800ab7a:	68ec      	ldreq	r4, [r5, #12]
 800ab7c:	e7ec      	b.n	800ab58 <_fflush_r+0x1c>
 800ab7e:	2000      	movs	r0, #0
 800ab80:	bd38      	pop	{r3, r4, r5, pc}
 800ab82:	bf00      	nop
 800ab84:	0800bbd0 	.word	0x0800bbd0
 800ab88:	0800bbf0 	.word	0x0800bbf0
 800ab8c:	0800bbb0 	.word	0x0800bbb0

0800ab90 <std>:
 800ab90:	2300      	movs	r3, #0
 800ab92:	b510      	push	{r4, lr}
 800ab94:	4604      	mov	r4, r0
 800ab96:	e9c0 3300 	strd	r3, r3, [r0]
 800ab9a:	6083      	str	r3, [r0, #8]
 800ab9c:	8181      	strh	r1, [r0, #12]
 800ab9e:	6643      	str	r3, [r0, #100]	; 0x64
 800aba0:	81c2      	strh	r2, [r0, #14]
 800aba2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800aba6:	6183      	str	r3, [r0, #24]
 800aba8:	4619      	mov	r1, r3
 800abaa:	2208      	movs	r2, #8
 800abac:	305c      	adds	r0, #92	; 0x5c
 800abae:	f7fe faa5 	bl	80090fc <memset>
 800abb2:	4b05      	ldr	r3, [pc, #20]	; (800abc8 <std+0x38>)
 800abb4:	6263      	str	r3, [r4, #36]	; 0x24
 800abb6:	4b05      	ldr	r3, [pc, #20]	; (800abcc <std+0x3c>)
 800abb8:	62a3      	str	r3, [r4, #40]	; 0x28
 800abba:	4b05      	ldr	r3, [pc, #20]	; (800abd0 <std+0x40>)
 800abbc:	62e3      	str	r3, [r4, #44]	; 0x2c
 800abbe:	4b05      	ldr	r3, [pc, #20]	; (800abd4 <std+0x44>)
 800abc0:	6224      	str	r4, [r4, #32]
 800abc2:	6323      	str	r3, [r4, #48]	; 0x30
 800abc4:	bd10      	pop	{r4, pc}
 800abc6:	bf00      	nop
 800abc8:	0800b7f1 	.word	0x0800b7f1
 800abcc:	0800b813 	.word	0x0800b813
 800abd0:	0800b84b 	.word	0x0800b84b
 800abd4:	0800b86f 	.word	0x0800b86f

0800abd8 <_cleanup_r>:
 800abd8:	4901      	ldr	r1, [pc, #4]	; (800abe0 <_cleanup_r+0x8>)
 800abda:	f000 b885 	b.w	800ace8 <_fwalk_reent>
 800abde:	bf00      	nop
 800abe0:	0800ab3d 	.word	0x0800ab3d

0800abe4 <__sfmoreglue>:
 800abe4:	b570      	push	{r4, r5, r6, lr}
 800abe6:	1e4a      	subs	r2, r1, #1
 800abe8:	2568      	movs	r5, #104	; 0x68
 800abea:	4355      	muls	r5, r2
 800abec:	460e      	mov	r6, r1
 800abee:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800abf2:	f000 fc53 	bl	800b49c <_malloc_r>
 800abf6:	4604      	mov	r4, r0
 800abf8:	b140      	cbz	r0, 800ac0c <__sfmoreglue+0x28>
 800abfa:	2100      	movs	r1, #0
 800abfc:	e9c0 1600 	strd	r1, r6, [r0]
 800ac00:	300c      	adds	r0, #12
 800ac02:	60a0      	str	r0, [r4, #8]
 800ac04:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ac08:	f7fe fa78 	bl	80090fc <memset>
 800ac0c:	4620      	mov	r0, r4
 800ac0e:	bd70      	pop	{r4, r5, r6, pc}

0800ac10 <__sinit>:
 800ac10:	6983      	ldr	r3, [r0, #24]
 800ac12:	b510      	push	{r4, lr}
 800ac14:	4604      	mov	r4, r0
 800ac16:	bb33      	cbnz	r3, 800ac66 <__sinit+0x56>
 800ac18:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800ac1c:	6503      	str	r3, [r0, #80]	; 0x50
 800ac1e:	4b12      	ldr	r3, [pc, #72]	; (800ac68 <__sinit+0x58>)
 800ac20:	4a12      	ldr	r2, [pc, #72]	; (800ac6c <__sinit+0x5c>)
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	6282      	str	r2, [r0, #40]	; 0x28
 800ac26:	4298      	cmp	r0, r3
 800ac28:	bf04      	itt	eq
 800ac2a:	2301      	moveq	r3, #1
 800ac2c:	6183      	streq	r3, [r0, #24]
 800ac2e:	f000 f81f 	bl	800ac70 <__sfp>
 800ac32:	6060      	str	r0, [r4, #4]
 800ac34:	4620      	mov	r0, r4
 800ac36:	f000 f81b 	bl	800ac70 <__sfp>
 800ac3a:	60a0      	str	r0, [r4, #8]
 800ac3c:	4620      	mov	r0, r4
 800ac3e:	f000 f817 	bl	800ac70 <__sfp>
 800ac42:	2200      	movs	r2, #0
 800ac44:	60e0      	str	r0, [r4, #12]
 800ac46:	2104      	movs	r1, #4
 800ac48:	6860      	ldr	r0, [r4, #4]
 800ac4a:	f7ff ffa1 	bl	800ab90 <std>
 800ac4e:	2201      	movs	r2, #1
 800ac50:	2109      	movs	r1, #9
 800ac52:	68a0      	ldr	r0, [r4, #8]
 800ac54:	f7ff ff9c 	bl	800ab90 <std>
 800ac58:	2202      	movs	r2, #2
 800ac5a:	2112      	movs	r1, #18
 800ac5c:	68e0      	ldr	r0, [r4, #12]
 800ac5e:	f7ff ff97 	bl	800ab90 <std>
 800ac62:	2301      	movs	r3, #1
 800ac64:	61a3      	str	r3, [r4, #24]
 800ac66:	bd10      	pop	{r4, pc}
 800ac68:	0800bb68 	.word	0x0800bb68
 800ac6c:	0800abd9 	.word	0x0800abd9

0800ac70 <__sfp>:
 800ac70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac72:	4b1b      	ldr	r3, [pc, #108]	; (800ace0 <__sfp+0x70>)
 800ac74:	681e      	ldr	r6, [r3, #0]
 800ac76:	69b3      	ldr	r3, [r6, #24]
 800ac78:	4607      	mov	r7, r0
 800ac7a:	b913      	cbnz	r3, 800ac82 <__sfp+0x12>
 800ac7c:	4630      	mov	r0, r6
 800ac7e:	f7ff ffc7 	bl	800ac10 <__sinit>
 800ac82:	3648      	adds	r6, #72	; 0x48
 800ac84:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800ac88:	3b01      	subs	r3, #1
 800ac8a:	d503      	bpl.n	800ac94 <__sfp+0x24>
 800ac8c:	6833      	ldr	r3, [r6, #0]
 800ac8e:	b133      	cbz	r3, 800ac9e <__sfp+0x2e>
 800ac90:	6836      	ldr	r6, [r6, #0]
 800ac92:	e7f7      	b.n	800ac84 <__sfp+0x14>
 800ac94:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ac98:	b16d      	cbz	r5, 800acb6 <__sfp+0x46>
 800ac9a:	3468      	adds	r4, #104	; 0x68
 800ac9c:	e7f4      	b.n	800ac88 <__sfp+0x18>
 800ac9e:	2104      	movs	r1, #4
 800aca0:	4638      	mov	r0, r7
 800aca2:	f7ff ff9f 	bl	800abe4 <__sfmoreglue>
 800aca6:	6030      	str	r0, [r6, #0]
 800aca8:	2800      	cmp	r0, #0
 800acaa:	d1f1      	bne.n	800ac90 <__sfp+0x20>
 800acac:	230c      	movs	r3, #12
 800acae:	603b      	str	r3, [r7, #0]
 800acb0:	4604      	mov	r4, r0
 800acb2:	4620      	mov	r0, r4
 800acb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800acb6:	4b0b      	ldr	r3, [pc, #44]	; (800ace4 <__sfp+0x74>)
 800acb8:	6665      	str	r5, [r4, #100]	; 0x64
 800acba:	e9c4 5500 	strd	r5, r5, [r4]
 800acbe:	60a5      	str	r5, [r4, #8]
 800acc0:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800acc4:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800acc8:	2208      	movs	r2, #8
 800acca:	4629      	mov	r1, r5
 800accc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800acd0:	f7fe fa14 	bl	80090fc <memset>
 800acd4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800acd8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800acdc:	e7e9      	b.n	800acb2 <__sfp+0x42>
 800acde:	bf00      	nop
 800ace0:	0800bb68 	.word	0x0800bb68
 800ace4:	ffff0001 	.word	0xffff0001

0800ace8 <_fwalk_reent>:
 800ace8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800acec:	4680      	mov	r8, r0
 800acee:	4689      	mov	r9, r1
 800acf0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800acf4:	2600      	movs	r6, #0
 800acf6:	b914      	cbnz	r4, 800acfe <_fwalk_reent+0x16>
 800acf8:	4630      	mov	r0, r6
 800acfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800acfe:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800ad02:	3f01      	subs	r7, #1
 800ad04:	d501      	bpl.n	800ad0a <_fwalk_reent+0x22>
 800ad06:	6824      	ldr	r4, [r4, #0]
 800ad08:	e7f5      	b.n	800acf6 <_fwalk_reent+0xe>
 800ad0a:	89ab      	ldrh	r3, [r5, #12]
 800ad0c:	2b01      	cmp	r3, #1
 800ad0e:	d907      	bls.n	800ad20 <_fwalk_reent+0x38>
 800ad10:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ad14:	3301      	adds	r3, #1
 800ad16:	d003      	beq.n	800ad20 <_fwalk_reent+0x38>
 800ad18:	4629      	mov	r1, r5
 800ad1a:	4640      	mov	r0, r8
 800ad1c:	47c8      	blx	r9
 800ad1e:	4306      	orrs	r6, r0
 800ad20:	3568      	adds	r5, #104	; 0x68
 800ad22:	e7ee      	b.n	800ad02 <_fwalk_reent+0x1a>

0800ad24 <_localeconv_r>:
 800ad24:	4b04      	ldr	r3, [pc, #16]	; (800ad38 <_localeconv_r+0x14>)
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	6a18      	ldr	r0, [r3, #32]
 800ad2a:	4b04      	ldr	r3, [pc, #16]	; (800ad3c <_localeconv_r+0x18>)
 800ad2c:	2800      	cmp	r0, #0
 800ad2e:	bf08      	it	eq
 800ad30:	4618      	moveq	r0, r3
 800ad32:	30f0      	adds	r0, #240	; 0xf0
 800ad34:	4770      	bx	lr
 800ad36:	bf00      	nop
 800ad38:	2000000c 	.word	0x2000000c
 800ad3c:	20000070 	.word	0x20000070

0800ad40 <__swhatbuf_r>:
 800ad40:	b570      	push	{r4, r5, r6, lr}
 800ad42:	460e      	mov	r6, r1
 800ad44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad48:	2900      	cmp	r1, #0
 800ad4a:	b096      	sub	sp, #88	; 0x58
 800ad4c:	4614      	mov	r4, r2
 800ad4e:	461d      	mov	r5, r3
 800ad50:	da07      	bge.n	800ad62 <__swhatbuf_r+0x22>
 800ad52:	2300      	movs	r3, #0
 800ad54:	602b      	str	r3, [r5, #0]
 800ad56:	89b3      	ldrh	r3, [r6, #12]
 800ad58:	061a      	lsls	r2, r3, #24
 800ad5a:	d410      	bmi.n	800ad7e <__swhatbuf_r+0x3e>
 800ad5c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ad60:	e00e      	b.n	800ad80 <__swhatbuf_r+0x40>
 800ad62:	466a      	mov	r2, sp
 800ad64:	f000 fdaa 	bl	800b8bc <_fstat_r>
 800ad68:	2800      	cmp	r0, #0
 800ad6a:	dbf2      	blt.n	800ad52 <__swhatbuf_r+0x12>
 800ad6c:	9a01      	ldr	r2, [sp, #4]
 800ad6e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ad72:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ad76:	425a      	negs	r2, r3
 800ad78:	415a      	adcs	r2, r3
 800ad7a:	602a      	str	r2, [r5, #0]
 800ad7c:	e7ee      	b.n	800ad5c <__swhatbuf_r+0x1c>
 800ad7e:	2340      	movs	r3, #64	; 0x40
 800ad80:	2000      	movs	r0, #0
 800ad82:	6023      	str	r3, [r4, #0]
 800ad84:	b016      	add	sp, #88	; 0x58
 800ad86:	bd70      	pop	{r4, r5, r6, pc}

0800ad88 <__smakebuf_r>:
 800ad88:	898b      	ldrh	r3, [r1, #12]
 800ad8a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ad8c:	079d      	lsls	r5, r3, #30
 800ad8e:	4606      	mov	r6, r0
 800ad90:	460c      	mov	r4, r1
 800ad92:	d507      	bpl.n	800ada4 <__smakebuf_r+0x1c>
 800ad94:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ad98:	6023      	str	r3, [r4, #0]
 800ad9a:	6123      	str	r3, [r4, #16]
 800ad9c:	2301      	movs	r3, #1
 800ad9e:	6163      	str	r3, [r4, #20]
 800ada0:	b002      	add	sp, #8
 800ada2:	bd70      	pop	{r4, r5, r6, pc}
 800ada4:	ab01      	add	r3, sp, #4
 800ada6:	466a      	mov	r2, sp
 800ada8:	f7ff ffca 	bl	800ad40 <__swhatbuf_r>
 800adac:	9900      	ldr	r1, [sp, #0]
 800adae:	4605      	mov	r5, r0
 800adb0:	4630      	mov	r0, r6
 800adb2:	f000 fb73 	bl	800b49c <_malloc_r>
 800adb6:	b948      	cbnz	r0, 800adcc <__smakebuf_r+0x44>
 800adb8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800adbc:	059a      	lsls	r2, r3, #22
 800adbe:	d4ef      	bmi.n	800ada0 <__smakebuf_r+0x18>
 800adc0:	f023 0303 	bic.w	r3, r3, #3
 800adc4:	f043 0302 	orr.w	r3, r3, #2
 800adc8:	81a3      	strh	r3, [r4, #12]
 800adca:	e7e3      	b.n	800ad94 <__smakebuf_r+0xc>
 800adcc:	4b0d      	ldr	r3, [pc, #52]	; (800ae04 <__smakebuf_r+0x7c>)
 800adce:	62b3      	str	r3, [r6, #40]	; 0x28
 800add0:	89a3      	ldrh	r3, [r4, #12]
 800add2:	6020      	str	r0, [r4, #0]
 800add4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800add8:	81a3      	strh	r3, [r4, #12]
 800adda:	9b00      	ldr	r3, [sp, #0]
 800addc:	6163      	str	r3, [r4, #20]
 800adde:	9b01      	ldr	r3, [sp, #4]
 800ade0:	6120      	str	r0, [r4, #16]
 800ade2:	b15b      	cbz	r3, 800adfc <__smakebuf_r+0x74>
 800ade4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ade8:	4630      	mov	r0, r6
 800adea:	f000 fd79 	bl	800b8e0 <_isatty_r>
 800adee:	b128      	cbz	r0, 800adfc <__smakebuf_r+0x74>
 800adf0:	89a3      	ldrh	r3, [r4, #12]
 800adf2:	f023 0303 	bic.w	r3, r3, #3
 800adf6:	f043 0301 	orr.w	r3, r3, #1
 800adfa:	81a3      	strh	r3, [r4, #12]
 800adfc:	89a3      	ldrh	r3, [r4, #12]
 800adfe:	431d      	orrs	r5, r3
 800ae00:	81a5      	strh	r5, [r4, #12]
 800ae02:	e7cd      	b.n	800ada0 <__smakebuf_r+0x18>
 800ae04:	0800abd9 	.word	0x0800abd9

0800ae08 <malloc>:
 800ae08:	4b02      	ldr	r3, [pc, #8]	; (800ae14 <malloc+0xc>)
 800ae0a:	4601      	mov	r1, r0
 800ae0c:	6818      	ldr	r0, [r3, #0]
 800ae0e:	f000 bb45 	b.w	800b49c <_malloc_r>
 800ae12:	bf00      	nop
 800ae14:	2000000c 	.word	0x2000000c

0800ae18 <memcpy>:
 800ae18:	b510      	push	{r4, lr}
 800ae1a:	1e43      	subs	r3, r0, #1
 800ae1c:	440a      	add	r2, r1
 800ae1e:	4291      	cmp	r1, r2
 800ae20:	d100      	bne.n	800ae24 <memcpy+0xc>
 800ae22:	bd10      	pop	{r4, pc}
 800ae24:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ae28:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ae2c:	e7f7      	b.n	800ae1e <memcpy+0x6>

0800ae2e <_Balloc>:
 800ae2e:	b570      	push	{r4, r5, r6, lr}
 800ae30:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800ae32:	4604      	mov	r4, r0
 800ae34:	460e      	mov	r6, r1
 800ae36:	b93d      	cbnz	r5, 800ae48 <_Balloc+0x1a>
 800ae38:	2010      	movs	r0, #16
 800ae3a:	f7ff ffe5 	bl	800ae08 <malloc>
 800ae3e:	6260      	str	r0, [r4, #36]	; 0x24
 800ae40:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800ae44:	6005      	str	r5, [r0, #0]
 800ae46:	60c5      	str	r5, [r0, #12]
 800ae48:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800ae4a:	68eb      	ldr	r3, [r5, #12]
 800ae4c:	b183      	cbz	r3, 800ae70 <_Balloc+0x42>
 800ae4e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ae50:	68db      	ldr	r3, [r3, #12]
 800ae52:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800ae56:	b9b8      	cbnz	r0, 800ae88 <_Balloc+0x5a>
 800ae58:	2101      	movs	r1, #1
 800ae5a:	fa01 f506 	lsl.w	r5, r1, r6
 800ae5e:	1d6a      	adds	r2, r5, #5
 800ae60:	0092      	lsls	r2, r2, #2
 800ae62:	4620      	mov	r0, r4
 800ae64:	f000 fabe 	bl	800b3e4 <_calloc_r>
 800ae68:	b160      	cbz	r0, 800ae84 <_Balloc+0x56>
 800ae6a:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800ae6e:	e00e      	b.n	800ae8e <_Balloc+0x60>
 800ae70:	2221      	movs	r2, #33	; 0x21
 800ae72:	2104      	movs	r1, #4
 800ae74:	4620      	mov	r0, r4
 800ae76:	f000 fab5 	bl	800b3e4 <_calloc_r>
 800ae7a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ae7c:	60e8      	str	r0, [r5, #12]
 800ae7e:	68db      	ldr	r3, [r3, #12]
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	d1e4      	bne.n	800ae4e <_Balloc+0x20>
 800ae84:	2000      	movs	r0, #0
 800ae86:	bd70      	pop	{r4, r5, r6, pc}
 800ae88:	6802      	ldr	r2, [r0, #0]
 800ae8a:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800ae8e:	2300      	movs	r3, #0
 800ae90:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ae94:	e7f7      	b.n	800ae86 <_Balloc+0x58>

0800ae96 <_Bfree>:
 800ae96:	b570      	push	{r4, r5, r6, lr}
 800ae98:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800ae9a:	4606      	mov	r6, r0
 800ae9c:	460d      	mov	r5, r1
 800ae9e:	b93c      	cbnz	r4, 800aeb0 <_Bfree+0x1a>
 800aea0:	2010      	movs	r0, #16
 800aea2:	f7ff ffb1 	bl	800ae08 <malloc>
 800aea6:	6270      	str	r0, [r6, #36]	; 0x24
 800aea8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800aeac:	6004      	str	r4, [r0, #0]
 800aeae:	60c4      	str	r4, [r0, #12]
 800aeb0:	b13d      	cbz	r5, 800aec2 <_Bfree+0x2c>
 800aeb2:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800aeb4:	686a      	ldr	r2, [r5, #4]
 800aeb6:	68db      	ldr	r3, [r3, #12]
 800aeb8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800aebc:	6029      	str	r1, [r5, #0]
 800aebe:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800aec2:	bd70      	pop	{r4, r5, r6, pc}

0800aec4 <__multadd>:
 800aec4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aec8:	690d      	ldr	r5, [r1, #16]
 800aeca:	461f      	mov	r7, r3
 800aecc:	4606      	mov	r6, r0
 800aece:	460c      	mov	r4, r1
 800aed0:	f101 0c14 	add.w	ip, r1, #20
 800aed4:	2300      	movs	r3, #0
 800aed6:	f8dc 0000 	ldr.w	r0, [ip]
 800aeda:	b281      	uxth	r1, r0
 800aedc:	fb02 7101 	mla	r1, r2, r1, r7
 800aee0:	0c0f      	lsrs	r7, r1, #16
 800aee2:	0c00      	lsrs	r0, r0, #16
 800aee4:	fb02 7000 	mla	r0, r2, r0, r7
 800aee8:	b289      	uxth	r1, r1
 800aeea:	3301      	adds	r3, #1
 800aeec:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800aef0:	429d      	cmp	r5, r3
 800aef2:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800aef6:	f84c 1b04 	str.w	r1, [ip], #4
 800aefa:	dcec      	bgt.n	800aed6 <__multadd+0x12>
 800aefc:	b1d7      	cbz	r7, 800af34 <__multadd+0x70>
 800aefe:	68a3      	ldr	r3, [r4, #8]
 800af00:	42ab      	cmp	r3, r5
 800af02:	dc12      	bgt.n	800af2a <__multadd+0x66>
 800af04:	6861      	ldr	r1, [r4, #4]
 800af06:	4630      	mov	r0, r6
 800af08:	3101      	adds	r1, #1
 800af0a:	f7ff ff90 	bl	800ae2e <_Balloc>
 800af0e:	6922      	ldr	r2, [r4, #16]
 800af10:	3202      	adds	r2, #2
 800af12:	f104 010c 	add.w	r1, r4, #12
 800af16:	4680      	mov	r8, r0
 800af18:	0092      	lsls	r2, r2, #2
 800af1a:	300c      	adds	r0, #12
 800af1c:	f7ff ff7c 	bl	800ae18 <memcpy>
 800af20:	4621      	mov	r1, r4
 800af22:	4630      	mov	r0, r6
 800af24:	f7ff ffb7 	bl	800ae96 <_Bfree>
 800af28:	4644      	mov	r4, r8
 800af2a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800af2e:	3501      	adds	r5, #1
 800af30:	615f      	str	r7, [r3, #20]
 800af32:	6125      	str	r5, [r4, #16]
 800af34:	4620      	mov	r0, r4
 800af36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800af3a <__hi0bits>:
 800af3a:	0c02      	lsrs	r2, r0, #16
 800af3c:	0412      	lsls	r2, r2, #16
 800af3e:	4603      	mov	r3, r0
 800af40:	b9b2      	cbnz	r2, 800af70 <__hi0bits+0x36>
 800af42:	0403      	lsls	r3, r0, #16
 800af44:	2010      	movs	r0, #16
 800af46:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800af4a:	bf04      	itt	eq
 800af4c:	021b      	lsleq	r3, r3, #8
 800af4e:	3008      	addeq	r0, #8
 800af50:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800af54:	bf04      	itt	eq
 800af56:	011b      	lsleq	r3, r3, #4
 800af58:	3004      	addeq	r0, #4
 800af5a:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800af5e:	bf04      	itt	eq
 800af60:	009b      	lsleq	r3, r3, #2
 800af62:	3002      	addeq	r0, #2
 800af64:	2b00      	cmp	r3, #0
 800af66:	db06      	blt.n	800af76 <__hi0bits+0x3c>
 800af68:	005b      	lsls	r3, r3, #1
 800af6a:	d503      	bpl.n	800af74 <__hi0bits+0x3a>
 800af6c:	3001      	adds	r0, #1
 800af6e:	4770      	bx	lr
 800af70:	2000      	movs	r0, #0
 800af72:	e7e8      	b.n	800af46 <__hi0bits+0xc>
 800af74:	2020      	movs	r0, #32
 800af76:	4770      	bx	lr

0800af78 <__lo0bits>:
 800af78:	6803      	ldr	r3, [r0, #0]
 800af7a:	f013 0207 	ands.w	r2, r3, #7
 800af7e:	4601      	mov	r1, r0
 800af80:	d00b      	beq.n	800af9a <__lo0bits+0x22>
 800af82:	07da      	lsls	r2, r3, #31
 800af84:	d423      	bmi.n	800afce <__lo0bits+0x56>
 800af86:	0798      	lsls	r0, r3, #30
 800af88:	bf49      	itett	mi
 800af8a:	085b      	lsrmi	r3, r3, #1
 800af8c:	089b      	lsrpl	r3, r3, #2
 800af8e:	2001      	movmi	r0, #1
 800af90:	600b      	strmi	r3, [r1, #0]
 800af92:	bf5c      	itt	pl
 800af94:	600b      	strpl	r3, [r1, #0]
 800af96:	2002      	movpl	r0, #2
 800af98:	4770      	bx	lr
 800af9a:	b298      	uxth	r0, r3
 800af9c:	b9a8      	cbnz	r0, 800afca <__lo0bits+0x52>
 800af9e:	0c1b      	lsrs	r3, r3, #16
 800afa0:	2010      	movs	r0, #16
 800afa2:	f013 0fff 	tst.w	r3, #255	; 0xff
 800afa6:	bf04      	itt	eq
 800afa8:	0a1b      	lsreq	r3, r3, #8
 800afaa:	3008      	addeq	r0, #8
 800afac:	071a      	lsls	r2, r3, #28
 800afae:	bf04      	itt	eq
 800afb0:	091b      	lsreq	r3, r3, #4
 800afb2:	3004      	addeq	r0, #4
 800afb4:	079a      	lsls	r2, r3, #30
 800afb6:	bf04      	itt	eq
 800afb8:	089b      	lsreq	r3, r3, #2
 800afba:	3002      	addeq	r0, #2
 800afbc:	07da      	lsls	r2, r3, #31
 800afbe:	d402      	bmi.n	800afc6 <__lo0bits+0x4e>
 800afc0:	085b      	lsrs	r3, r3, #1
 800afc2:	d006      	beq.n	800afd2 <__lo0bits+0x5a>
 800afc4:	3001      	adds	r0, #1
 800afc6:	600b      	str	r3, [r1, #0]
 800afc8:	4770      	bx	lr
 800afca:	4610      	mov	r0, r2
 800afcc:	e7e9      	b.n	800afa2 <__lo0bits+0x2a>
 800afce:	2000      	movs	r0, #0
 800afd0:	4770      	bx	lr
 800afd2:	2020      	movs	r0, #32
 800afd4:	4770      	bx	lr

0800afd6 <__i2b>:
 800afd6:	b510      	push	{r4, lr}
 800afd8:	460c      	mov	r4, r1
 800afda:	2101      	movs	r1, #1
 800afdc:	f7ff ff27 	bl	800ae2e <_Balloc>
 800afe0:	2201      	movs	r2, #1
 800afe2:	6144      	str	r4, [r0, #20]
 800afe4:	6102      	str	r2, [r0, #16]
 800afe6:	bd10      	pop	{r4, pc}

0800afe8 <__multiply>:
 800afe8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afec:	4614      	mov	r4, r2
 800afee:	690a      	ldr	r2, [r1, #16]
 800aff0:	6923      	ldr	r3, [r4, #16]
 800aff2:	429a      	cmp	r2, r3
 800aff4:	bfb8      	it	lt
 800aff6:	460b      	movlt	r3, r1
 800aff8:	4688      	mov	r8, r1
 800affa:	bfbc      	itt	lt
 800affc:	46a0      	movlt	r8, r4
 800affe:	461c      	movlt	r4, r3
 800b000:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b004:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800b008:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b00c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b010:	eb07 0609 	add.w	r6, r7, r9
 800b014:	42b3      	cmp	r3, r6
 800b016:	bfb8      	it	lt
 800b018:	3101      	addlt	r1, #1
 800b01a:	f7ff ff08 	bl	800ae2e <_Balloc>
 800b01e:	f100 0514 	add.w	r5, r0, #20
 800b022:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800b026:	462b      	mov	r3, r5
 800b028:	2200      	movs	r2, #0
 800b02a:	4573      	cmp	r3, lr
 800b02c:	d316      	bcc.n	800b05c <__multiply+0x74>
 800b02e:	f104 0214 	add.w	r2, r4, #20
 800b032:	f108 0114 	add.w	r1, r8, #20
 800b036:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800b03a:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800b03e:	9300      	str	r3, [sp, #0]
 800b040:	9b00      	ldr	r3, [sp, #0]
 800b042:	9201      	str	r2, [sp, #4]
 800b044:	4293      	cmp	r3, r2
 800b046:	d80c      	bhi.n	800b062 <__multiply+0x7a>
 800b048:	2e00      	cmp	r6, #0
 800b04a:	dd03      	ble.n	800b054 <__multiply+0x6c>
 800b04c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800b050:	2b00      	cmp	r3, #0
 800b052:	d05d      	beq.n	800b110 <__multiply+0x128>
 800b054:	6106      	str	r6, [r0, #16]
 800b056:	b003      	add	sp, #12
 800b058:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b05c:	f843 2b04 	str.w	r2, [r3], #4
 800b060:	e7e3      	b.n	800b02a <__multiply+0x42>
 800b062:	f8b2 b000 	ldrh.w	fp, [r2]
 800b066:	f1bb 0f00 	cmp.w	fp, #0
 800b06a:	d023      	beq.n	800b0b4 <__multiply+0xcc>
 800b06c:	4689      	mov	r9, r1
 800b06e:	46ac      	mov	ip, r5
 800b070:	f04f 0800 	mov.w	r8, #0
 800b074:	f859 4b04 	ldr.w	r4, [r9], #4
 800b078:	f8dc a000 	ldr.w	sl, [ip]
 800b07c:	b2a3      	uxth	r3, r4
 800b07e:	fa1f fa8a 	uxth.w	sl, sl
 800b082:	fb0b a303 	mla	r3, fp, r3, sl
 800b086:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800b08a:	f8dc 4000 	ldr.w	r4, [ip]
 800b08e:	4443      	add	r3, r8
 800b090:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800b094:	fb0b 840a 	mla	r4, fp, sl, r8
 800b098:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800b09c:	46e2      	mov	sl, ip
 800b09e:	b29b      	uxth	r3, r3
 800b0a0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800b0a4:	454f      	cmp	r7, r9
 800b0a6:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800b0aa:	f84a 3b04 	str.w	r3, [sl], #4
 800b0ae:	d82b      	bhi.n	800b108 <__multiply+0x120>
 800b0b0:	f8cc 8004 	str.w	r8, [ip, #4]
 800b0b4:	9b01      	ldr	r3, [sp, #4]
 800b0b6:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800b0ba:	3204      	adds	r2, #4
 800b0bc:	f1ba 0f00 	cmp.w	sl, #0
 800b0c0:	d020      	beq.n	800b104 <__multiply+0x11c>
 800b0c2:	682b      	ldr	r3, [r5, #0]
 800b0c4:	4689      	mov	r9, r1
 800b0c6:	46a8      	mov	r8, r5
 800b0c8:	f04f 0b00 	mov.w	fp, #0
 800b0cc:	f8b9 c000 	ldrh.w	ip, [r9]
 800b0d0:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800b0d4:	fb0a 440c 	mla	r4, sl, ip, r4
 800b0d8:	445c      	add	r4, fp
 800b0da:	46c4      	mov	ip, r8
 800b0dc:	b29b      	uxth	r3, r3
 800b0de:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800b0e2:	f84c 3b04 	str.w	r3, [ip], #4
 800b0e6:	f859 3b04 	ldr.w	r3, [r9], #4
 800b0ea:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800b0ee:	0c1b      	lsrs	r3, r3, #16
 800b0f0:	fb0a b303 	mla	r3, sl, r3, fp
 800b0f4:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800b0f8:	454f      	cmp	r7, r9
 800b0fa:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800b0fe:	d805      	bhi.n	800b10c <__multiply+0x124>
 800b100:	f8c8 3004 	str.w	r3, [r8, #4]
 800b104:	3504      	adds	r5, #4
 800b106:	e79b      	b.n	800b040 <__multiply+0x58>
 800b108:	46d4      	mov	ip, sl
 800b10a:	e7b3      	b.n	800b074 <__multiply+0x8c>
 800b10c:	46e0      	mov	r8, ip
 800b10e:	e7dd      	b.n	800b0cc <__multiply+0xe4>
 800b110:	3e01      	subs	r6, #1
 800b112:	e799      	b.n	800b048 <__multiply+0x60>

0800b114 <__pow5mult>:
 800b114:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b118:	4615      	mov	r5, r2
 800b11a:	f012 0203 	ands.w	r2, r2, #3
 800b11e:	4606      	mov	r6, r0
 800b120:	460f      	mov	r7, r1
 800b122:	d007      	beq.n	800b134 <__pow5mult+0x20>
 800b124:	3a01      	subs	r2, #1
 800b126:	4c21      	ldr	r4, [pc, #132]	; (800b1ac <__pow5mult+0x98>)
 800b128:	2300      	movs	r3, #0
 800b12a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b12e:	f7ff fec9 	bl	800aec4 <__multadd>
 800b132:	4607      	mov	r7, r0
 800b134:	10ad      	asrs	r5, r5, #2
 800b136:	d035      	beq.n	800b1a4 <__pow5mult+0x90>
 800b138:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b13a:	b93c      	cbnz	r4, 800b14c <__pow5mult+0x38>
 800b13c:	2010      	movs	r0, #16
 800b13e:	f7ff fe63 	bl	800ae08 <malloc>
 800b142:	6270      	str	r0, [r6, #36]	; 0x24
 800b144:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b148:	6004      	str	r4, [r0, #0]
 800b14a:	60c4      	str	r4, [r0, #12]
 800b14c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b150:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b154:	b94c      	cbnz	r4, 800b16a <__pow5mult+0x56>
 800b156:	f240 2171 	movw	r1, #625	; 0x271
 800b15a:	4630      	mov	r0, r6
 800b15c:	f7ff ff3b 	bl	800afd6 <__i2b>
 800b160:	2300      	movs	r3, #0
 800b162:	f8c8 0008 	str.w	r0, [r8, #8]
 800b166:	4604      	mov	r4, r0
 800b168:	6003      	str	r3, [r0, #0]
 800b16a:	f04f 0800 	mov.w	r8, #0
 800b16e:	07eb      	lsls	r3, r5, #31
 800b170:	d50a      	bpl.n	800b188 <__pow5mult+0x74>
 800b172:	4639      	mov	r1, r7
 800b174:	4622      	mov	r2, r4
 800b176:	4630      	mov	r0, r6
 800b178:	f7ff ff36 	bl	800afe8 <__multiply>
 800b17c:	4639      	mov	r1, r7
 800b17e:	4681      	mov	r9, r0
 800b180:	4630      	mov	r0, r6
 800b182:	f7ff fe88 	bl	800ae96 <_Bfree>
 800b186:	464f      	mov	r7, r9
 800b188:	106d      	asrs	r5, r5, #1
 800b18a:	d00b      	beq.n	800b1a4 <__pow5mult+0x90>
 800b18c:	6820      	ldr	r0, [r4, #0]
 800b18e:	b938      	cbnz	r0, 800b1a0 <__pow5mult+0x8c>
 800b190:	4622      	mov	r2, r4
 800b192:	4621      	mov	r1, r4
 800b194:	4630      	mov	r0, r6
 800b196:	f7ff ff27 	bl	800afe8 <__multiply>
 800b19a:	6020      	str	r0, [r4, #0]
 800b19c:	f8c0 8000 	str.w	r8, [r0]
 800b1a0:	4604      	mov	r4, r0
 800b1a2:	e7e4      	b.n	800b16e <__pow5mult+0x5a>
 800b1a4:	4638      	mov	r0, r7
 800b1a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b1aa:	bf00      	nop
 800b1ac:	0800bd00 	.word	0x0800bd00

0800b1b0 <__lshift>:
 800b1b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b1b4:	460c      	mov	r4, r1
 800b1b6:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b1ba:	6923      	ldr	r3, [r4, #16]
 800b1bc:	6849      	ldr	r1, [r1, #4]
 800b1be:	eb0a 0903 	add.w	r9, sl, r3
 800b1c2:	68a3      	ldr	r3, [r4, #8]
 800b1c4:	4607      	mov	r7, r0
 800b1c6:	4616      	mov	r6, r2
 800b1c8:	f109 0501 	add.w	r5, r9, #1
 800b1cc:	42ab      	cmp	r3, r5
 800b1ce:	db32      	blt.n	800b236 <__lshift+0x86>
 800b1d0:	4638      	mov	r0, r7
 800b1d2:	f7ff fe2c 	bl	800ae2e <_Balloc>
 800b1d6:	2300      	movs	r3, #0
 800b1d8:	4680      	mov	r8, r0
 800b1da:	f100 0114 	add.w	r1, r0, #20
 800b1de:	461a      	mov	r2, r3
 800b1e0:	4553      	cmp	r3, sl
 800b1e2:	db2b      	blt.n	800b23c <__lshift+0x8c>
 800b1e4:	6920      	ldr	r0, [r4, #16]
 800b1e6:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b1ea:	f104 0314 	add.w	r3, r4, #20
 800b1ee:	f016 021f 	ands.w	r2, r6, #31
 800b1f2:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b1f6:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b1fa:	d025      	beq.n	800b248 <__lshift+0x98>
 800b1fc:	f1c2 0e20 	rsb	lr, r2, #32
 800b200:	2000      	movs	r0, #0
 800b202:	681e      	ldr	r6, [r3, #0]
 800b204:	468a      	mov	sl, r1
 800b206:	4096      	lsls	r6, r2
 800b208:	4330      	orrs	r0, r6
 800b20a:	f84a 0b04 	str.w	r0, [sl], #4
 800b20e:	f853 0b04 	ldr.w	r0, [r3], #4
 800b212:	459c      	cmp	ip, r3
 800b214:	fa20 f00e 	lsr.w	r0, r0, lr
 800b218:	d814      	bhi.n	800b244 <__lshift+0x94>
 800b21a:	6048      	str	r0, [r1, #4]
 800b21c:	b108      	cbz	r0, 800b222 <__lshift+0x72>
 800b21e:	f109 0502 	add.w	r5, r9, #2
 800b222:	3d01      	subs	r5, #1
 800b224:	4638      	mov	r0, r7
 800b226:	f8c8 5010 	str.w	r5, [r8, #16]
 800b22a:	4621      	mov	r1, r4
 800b22c:	f7ff fe33 	bl	800ae96 <_Bfree>
 800b230:	4640      	mov	r0, r8
 800b232:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b236:	3101      	adds	r1, #1
 800b238:	005b      	lsls	r3, r3, #1
 800b23a:	e7c7      	b.n	800b1cc <__lshift+0x1c>
 800b23c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800b240:	3301      	adds	r3, #1
 800b242:	e7cd      	b.n	800b1e0 <__lshift+0x30>
 800b244:	4651      	mov	r1, sl
 800b246:	e7dc      	b.n	800b202 <__lshift+0x52>
 800b248:	3904      	subs	r1, #4
 800b24a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b24e:	f841 2f04 	str.w	r2, [r1, #4]!
 800b252:	459c      	cmp	ip, r3
 800b254:	d8f9      	bhi.n	800b24a <__lshift+0x9a>
 800b256:	e7e4      	b.n	800b222 <__lshift+0x72>

0800b258 <__mcmp>:
 800b258:	6903      	ldr	r3, [r0, #16]
 800b25a:	690a      	ldr	r2, [r1, #16]
 800b25c:	1a9b      	subs	r3, r3, r2
 800b25e:	b530      	push	{r4, r5, lr}
 800b260:	d10c      	bne.n	800b27c <__mcmp+0x24>
 800b262:	0092      	lsls	r2, r2, #2
 800b264:	3014      	adds	r0, #20
 800b266:	3114      	adds	r1, #20
 800b268:	1884      	adds	r4, r0, r2
 800b26a:	4411      	add	r1, r2
 800b26c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b270:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b274:	4295      	cmp	r5, r2
 800b276:	d003      	beq.n	800b280 <__mcmp+0x28>
 800b278:	d305      	bcc.n	800b286 <__mcmp+0x2e>
 800b27a:	2301      	movs	r3, #1
 800b27c:	4618      	mov	r0, r3
 800b27e:	bd30      	pop	{r4, r5, pc}
 800b280:	42a0      	cmp	r0, r4
 800b282:	d3f3      	bcc.n	800b26c <__mcmp+0x14>
 800b284:	e7fa      	b.n	800b27c <__mcmp+0x24>
 800b286:	f04f 33ff 	mov.w	r3, #4294967295
 800b28a:	e7f7      	b.n	800b27c <__mcmp+0x24>

0800b28c <__mdiff>:
 800b28c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b290:	460d      	mov	r5, r1
 800b292:	4607      	mov	r7, r0
 800b294:	4611      	mov	r1, r2
 800b296:	4628      	mov	r0, r5
 800b298:	4614      	mov	r4, r2
 800b29a:	f7ff ffdd 	bl	800b258 <__mcmp>
 800b29e:	1e06      	subs	r6, r0, #0
 800b2a0:	d108      	bne.n	800b2b4 <__mdiff+0x28>
 800b2a2:	4631      	mov	r1, r6
 800b2a4:	4638      	mov	r0, r7
 800b2a6:	f7ff fdc2 	bl	800ae2e <_Balloc>
 800b2aa:	2301      	movs	r3, #1
 800b2ac:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800b2b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b2b4:	bfa4      	itt	ge
 800b2b6:	4623      	movge	r3, r4
 800b2b8:	462c      	movge	r4, r5
 800b2ba:	4638      	mov	r0, r7
 800b2bc:	6861      	ldr	r1, [r4, #4]
 800b2be:	bfa6      	itte	ge
 800b2c0:	461d      	movge	r5, r3
 800b2c2:	2600      	movge	r6, #0
 800b2c4:	2601      	movlt	r6, #1
 800b2c6:	f7ff fdb2 	bl	800ae2e <_Balloc>
 800b2ca:	692b      	ldr	r3, [r5, #16]
 800b2cc:	60c6      	str	r6, [r0, #12]
 800b2ce:	6926      	ldr	r6, [r4, #16]
 800b2d0:	f105 0914 	add.w	r9, r5, #20
 800b2d4:	f104 0214 	add.w	r2, r4, #20
 800b2d8:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800b2dc:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800b2e0:	f100 0514 	add.w	r5, r0, #20
 800b2e4:	f04f 0e00 	mov.w	lr, #0
 800b2e8:	f852 ab04 	ldr.w	sl, [r2], #4
 800b2ec:	f859 4b04 	ldr.w	r4, [r9], #4
 800b2f0:	fa1e f18a 	uxtah	r1, lr, sl
 800b2f4:	b2a3      	uxth	r3, r4
 800b2f6:	1ac9      	subs	r1, r1, r3
 800b2f8:	0c23      	lsrs	r3, r4, #16
 800b2fa:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800b2fe:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800b302:	b289      	uxth	r1, r1
 800b304:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800b308:	45c8      	cmp	r8, r9
 800b30a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800b30e:	4694      	mov	ip, r2
 800b310:	f845 3b04 	str.w	r3, [r5], #4
 800b314:	d8e8      	bhi.n	800b2e8 <__mdiff+0x5c>
 800b316:	45bc      	cmp	ip, r7
 800b318:	d304      	bcc.n	800b324 <__mdiff+0x98>
 800b31a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800b31e:	b183      	cbz	r3, 800b342 <__mdiff+0xb6>
 800b320:	6106      	str	r6, [r0, #16]
 800b322:	e7c5      	b.n	800b2b0 <__mdiff+0x24>
 800b324:	f85c 1b04 	ldr.w	r1, [ip], #4
 800b328:	fa1e f381 	uxtah	r3, lr, r1
 800b32c:	141a      	asrs	r2, r3, #16
 800b32e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b332:	b29b      	uxth	r3, r3
 800b334:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b338:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800b33c:	f845 3b04 	str.w	r3, [r5], #4
 800b340:	e7e9      	b.n	800b316 <__mdiff+0x8a>
 800b342:	3e01      	subs	r6, #1
 800b344:	e7e9      	b.n	800b31a <__mdiff+0x8e>

0800b346 <__d2b>:
 800b346:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b34a:	460e      	mov	r6, r1
 800b34c:	2101      	movs	r1, #1
 800b34e:	ec59 8b10 	vmov	r8, r9, d0
 800b352:	4615      	mov	r5, r2
 800b354:	f7ff fd6b 	bl	800ae2e <_Balloc>
 800b358:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800b35c:	4607      	mov	r7, r0
 800b35e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b362:	bb34      	cbnz	r4, 800b3b2 <__d2b+0x6c>
 800b364:	9301      	str	r3, [sp, #4]
 800b366:	f1b8 0300 	subs.w	r3, r8, #0
 800b36a:	d027      	beq.n	800b3bc <__d2b+0x76>
 800b36c:	a802      	add	r0, sp, #8
 800b36e:	f840 3d08 	str.w	r3, [r0, #-8]!
 800b372:	f7ff fe01 	bl	800af78 <__lo0bits>
 800b376:	9900      	ldr	r1, [sp, #0]
 800b378:	b1f0      	cbz	r0, 800b3b8 <__d2b+0x72>
 800b37a:	9a01      	ldr	r2, [sp, #4]
 800b37c:	f1c0 0320 	rsb	r3, r0, #32
 800b380:	fa02 f303 	lsl.w	r3, r2, r3
 800b384:	430b      	orrs	r3, r1
 800b386:	40c2      	lsrs	r2, r0
 800b388:	617b      	str	r3, [r7, #20]
 800b38a:	9201      	str	r2, [sp, #4]
 800b38c:	9b01      	ldr	r3, [sp, #4]
 800b38e:	61bb      	str	r3, [r7, #24]
 800b390:	2b00      	cmp	r3, #0
 800b392:	bf14      	ite	ne
 800b394:	2102      	movne	r1, #2
 800b396:	2101      	moveq	r1, #1
 800b398:	6139      	str	r1, [r7, #16]
 800b39a:	b1c4      	cbz	r4, 800b3ce <__d2b+0x88>
 800b39c:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800b3a0:	4404      	add	r4, r0
 800b3a2:	6034      	str	r4, [r6, #0]
 800b3a4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b3a8:	6028      	str	r0, [r5, #0]
 800b3aa:	4638      	mov	r0, r7
 800b3ac:	b003      	add	sp, #12
 800b3ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b3b2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b3b6:	e7d5      	b.n	800b364 <__d2b+0x1e>
 800b3b8:	6179      	str	r1, [r7, #20]
 800b3ba:	e7e7      	b.n	800b38c <__d2b+0x46>
 800b3bc:	a801      	add	r0, sp, #4
 800b3be:	f7ff fddb 	bl	800af78 <__lo0bits>
 800b3c2:	9b01      	ldr	r3, [sp, #4]
 800b3c4:	617b      	str	r3, [r7, #20]
 800b3c6:	2101      	movs	r1, #1
 800b3c8:	6139      	str	r1, [r7, #16]
 800b3ca:	3020      	adds	r0, #32
 800b3cc:	e7e5      	b.n	800b39a <__d2b+0x54>
 800b3ce:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800b3d2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b3d6:	6030      	str	r0, [r6, #0]
 800b3d8:	6918      	ldr	r0, [r3, #16]
 800b3da:	f7ff fdae 	bl	800af3a <__hi0bits>
 800b3de:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800b3e2:	e7e1      	b.n	800b3a8 <__d2b+0x62>

0800b3e4 <_calloc_r>:
 800b3e4:	b538      	push	{r3, r4, r5, lr}
 800b3e6:	fb02 f401 	mul.w	r4, r2, r1
 800b3ea:	4621      	mov	r1, r4
 800b3ec:	f000 f856 	bl	800b49c <_malloc_r>
 800b3f0:	4605      	mov	r5, r0
 800b3f2:	b118      	cbz	r0, 800b3fc <_calloc_r+0x18>
 800b3f4:	4622      	mov	r2, r4
 800b3f6:	2100      	movs	r1, #0
 800b3f8:	f7fd fe80 	bl	80090fc <memset>
 800b3fc:	4628      	mov	r0, r5
 800b3fe:	bd38      	pop	{r3, r4, r5, pc}

0800b400 <_free_r>:
 800b400:	b538      	push	{r3, r4, r5, lr}
 800b402:	4605      	mov	r5, r0
 800b404:	2900      	cmp	r1, #0
 800b406:	d045      	beq.n	800b494 <_free_r+0x94>
 800b408:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b40c:	1f0c      	subs	r4, r1, #4
 800b40e:	2b00      	cmp	r3, #0
 800b410:	bfb8      	it	lt
 800b412:	18e4      	addlt	r4, r4, r3
 800b414:	f000 fa98 	bl	800b948 <__malloc_lock>
 800b418:	4a1f      	ldr	r2, [pc, #124]	; (800b498 <_free_r+0x98>)
 800b41a:	6813      	ldr	r3, [r2, #0]
 800b41c:	4610      	mov	r0, r2
 800b41e:	b933      	cbnz	r3, 800b42e <_free_r+0x2e>
 800b420:	6063      	str	r3, [r4, #4]
 800b422:	6014      	str	r4, [r2, #0]
 800b424:	4628      	mov	r0, r5
 800b426:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b42a:	f000 ba8e 	b.w	800b94a <__malloc_unlock>
 800b42e:	42a3      	cmp	r3, r4
 800b430:	d90c      	bls.n	800b44c <_free_r+0x4c>
 800b432:	6821      	ldr	r1, [r4, #0]
 800b434:	1862      	adds	r2, r4, r1
 800b436:	4293      	cmp	r3, r2
 800b438:	bf04      	itt	eq
 800b43a:	681a      	ldreq	r2, [r3, #0]
 800b43c:	685b      	ldreq	r3, [r3, #4]
 800b43e:	6063      	str	r3, [r4, #4]
 800b440:	bf04      	itt	eq
 800b442:	1852      	addeq	r2, r2, r1
 800b444:	6022      	streq	r2, [r4, #0]
 800b446:	6004      	str	r4, [r0, #0]
 800b448:	e7ec      	b.n	800b424 <_free_r+0x24>
 800b44a:	4613      	mov	r3, r2
 800b44c:	685a      	ldr	r2, [r3, #4]
 800b44e:	b10a      	cbz	r2, 800b454 <_free_r+0x54>
 800b450:	42a2      	cmp	r2, r4
 800b452:	d9fa      	bls.n	800b44a <_free_r+0x4a>
 800b454:	6819      	ldr	r1, [r3, #0]
 800b456:	1858      	adds	r0, r3, r1
 800b458:	42a0      	cmp	r0, r4
 800b45a:	d10b      	bne.n	800b474 <_free_r+0x74>
 800b45c:	6820      	ldr	r0, [r4, #0]
 800b45e:	4401      	add	r1, r0
 800b460:	1858      	adds	r0, r3, r1
 800b462:	4282      	cmp	r2, r0
 800b464:	6019      	str	r1, [r3, #0]
 800b466:	d1dd      	bne.n	800b424 <_free_r+0x24>
 800b468:	6810      	ldr	r0, [r2, #0]
 800b46a:	6852      	ldr	r2, [r2, #4]
 800b46c:	605a      	str	r2, [r3, #4]
 800b46e:	4401      	add	r1, r0
 800b470:	6019      	str	r1, [r3, #0]
 800b472:	e7d7      	b.n	800b424 <_free_r+0x24>
 800b474:	d902      	bls.n	800b47c <_free_r+0x7c>
 800b476:	230c      	movs	r3, #12
 800b478:	602b      	str	r3, [r5, #0]
 800b47a:	e7d3      	b.n	800b424 <_free_r+0x24>
 800b47c:	6820      	ldr	r0, [r4, #0]
 800b47e:	1821      	adds	r1, r4, r0
 800b480:	428a      	cmp	r2, r1
 800b482:	bf04      	itt	eq
 800b484:	6811      	ldreq	r1, [r2, #0]
 800b486:	6852      	ldreq	r2, [r2, #4]
 800b488:	6062      	str	r2, [r4, #4]
 800b48a:	bf04      	itt	eq
 800b48c:	1809      	addeq	r1, r1, r0
 800b48e:	6021      	streq	r1, [r4, #0]
 800b490:	605c      	str	r4, [r3, #4]
 800b492:	e7c7      	b.n	800b424 <_free_r+0x24>
 800b494:	bd38      	pop	{r3, r4, r5, pc}
 800b496:	bf00      	nop
 800b498:	20000200 	.word	0x20000200

0800b49c <_malloc_r>:
 800b49c:	b570      	push	{r4, r5, r6, lr}
 800b49e:	1ccd      	adds	r5, r1, #3
 800b4a0:	f025 0503 	bic.w	r5, r5, #3
 800b4a4:	3508      	adds	r5, #8
 800b4a6:	2d0c      	cmp	r5, #12
 800b4a8:	bf38      	it	cc
 800b4aa:	250c      	movcc	r5, #12
 800b4ac:	2d00      	cmp	r5, #0
 800b4ae:	4606      	mov	r6, r0
 800b4b0:	db01      	blt.n	800b4b6 <_malloc_r+0x1a>
 800b4b2:	42a9      	cmp	r1, r5
 800b4b4:	d903      	bls.n	800b4be <_malloc_r+0x22>
 800b4b6:	230c      	movs	r3, #12
 800b4b8:	6033      	str	r3, [r6, #0]
 800b4ba:	2000      	movs	r0, #0
 800b4bc:	bd70      	pop	{r4, r5, r6, pc}
 800b4be:	f000 fa43 	bl	800b948 <__malloc_lock>
 800b4c2:	4a21      	ldr	r2, [pc, #132]	; (800b548 <_malloc_r+0xac>)
 800b4c4:	6814      	ldr	r4, [r2, #0]
 800b4c6:	4621      	mov	r1, r4
 800b4c8:	b991      	cbnz	r1, 800b4f0 <_malloc_r+0x54>
 800b4ca:	4c20      	ldr	r4, [pc, #128]	; (800b54c <_malloc_r+0xb0>)
 800b4cc:	6823      	ldr	r3, [r4, #0]
 800b4ce:	b91b      	cbnz	r3, 800b4d8 <_malloc_r+0x3c>
 800b4d0:	4630      	mov	r0, r6
 800b4d2:	f000 f97d 	bl	800b7d0 <_sbrk_r>
 800b4d6:	6020      	str	r0, [r4, #0]
 800b4d8:	4629      	mov	r1, r5
 800b4da:	4630      	mov	r0, r6
 800b4dc:	f000 f978 	bl	800b7d0 <_sbrk_r>
 800b4e0:	1c43      	adds	r3, r0, #1
 800b4e2:	d124      	bne.n	800b52e <_malloc_r+0x92>
 800b4e4:	230c      	movs	r3, #12
 800b4e6:	6033      	str	r3, [r6, #0]
 800b4e8:	4630      	mov	r0, r6
 800b4ea:	f000 fa2e 	bl	800b94a <__malloc_unlock>
 800b4ee:	e7e4      	b.n	800b4ba <_malloc_r+0x1e>
 800b4f0:	680b      	ldr	r3, [r1, #0]
 800b4f2:	1b5b      	subs	r3, r3, r5
 800b4f4:	d418      	bmi.n	800b528 <_malloc_r+0x8c>
 800b4f6:	2b0b      	cmp	r3, #11
 800b4f8:	d90f      	bls.n	800b51a <_malloc_r+0x7e>
 800b4fa:	600b      	str	r3, [r1, #0]
 800b4fc:	50cd      	str	r5, [r1, r3]
 800b4fe:	18cc      	adds	r4, r1, r3
 800b500:	4630      	mov	r0, r6
 800b502:	f000 fa22 	bl	800b94a <__malloc_unlock>
 800b506:	f104 000b 	add.w	r0, r4, #11
 800b50a:	1d23      	adds	r3, r4, #4
 800b50c:	f020 0007 	bic.w	r0, r0, #7
 800b510:	1ac3      	subs	r3, r0, r3
 800b512:	d0d3      	beq.n	800b4bc <_malloc_r+0x20>
 800b514:	425a      	negs	r2, r3
 800b516:	50e2      	str	r2, [r4, r3]
 800b518:	e7d0      	b.n	800b4bc <_malloc_r+0x20>
 800b51a:	428c      	cmp	r4, r1
 800b51c:	684b      	ldr	r3, [r1, #4]
 800b51e:	bf16      	itet	ne
 800b520:	6063      	strne	r3, [r4, #4]
 800b522:	6013      	streq	r3, [r2, #0]
 800b524:	460c      	movne	r4, r1
 800b526:	e7eb      	b.n	800b500 <_malloc_r+0x64>
 800b528:	460c      	mov	r4, r1
 800b52a:	6849      	ldr	r1, [r1, #4]
 800b52c:	e7cc      	b.n	800b4c8 <_malloc_r+0x2c>
 800b52e:	1cc4      	adds	r4, r0, #3
 800b530:	f024 0403 	bic.w	r4, r4, #3
 800b534:	42a0      	cmp	r0, r4
 800b536:	d005      	beq.n	800b544 <_malloc_r+0xa8>
 800b538:	1a21      	subs	r1, r4, r0
 800b53a:	4630      	mov	r0, r6
 800b53c:	f000 f948 	bl	800b7d0 <_sbrk_r>
 800b540:	3001      	adds	r0, #1
 800b542:	d0cf      	beq.n	800b4e4 <_malloc_r+0x48>
 800b544:	6025      	str	r5, [r4, #0]
 800b546:	e7db      	b.n	800b500 <_malloc_r+0x64>
 800b548:	20000200 	.word	0x20000200
 800b54c:	20000204 	.word	0x20000204

0800b550 <__sfputc_r>:
 800b550:	6893      	ldr	r3, [r2, #8]
 800b552:	3b01      	subs	r3, #1
 800b554:	2b00      	cmp	r3, #0
 800b556:	b410      	push	{r4}
 800b558:	6093      	str	r3, [r2, #8]
 800b55a:	da08      	bge.n	800b56e <__sfputc_r+0x1e>
 800b55c:	6994      	ldr	r4, [r2, #24]
 800b55e:	42a3      	cmp	r3, r4
 800b560:	db01      	blt.n	800b566 <__sfputc_r+0x16>
 800b562:	290a      	cmp	r1, #10
 800b564:	d103      	bne.n	800b56e <__sfputc_r+0x1e>
 800b566:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b56a:	f7fe bb5d 	b.w	8009c28 <__swbuf_r>
 800b56e:	6813      	ldr	r3, [r2, #0]
 800b570:	1c58      	adds	r0, r3, #1
 800b572:	6010      	str	r0, [r2, #0]
 800b574:	7019      	strb	r1, [r3, #0]
 800b576:	4608      	mov	r0, r1
 800b578:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b57c:	4770      	bx	lr

0800b57e <__sfputs_r>:
 800b57e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b580:	4606      	mov	r6, r0
 800b582:	460f      	mov	r7, r1
 800b584:	4614      	mov	r4, r2
 800b586:	18d5      	adds	r5, r2, r3
 800b588:	42ac      	cmp	r4, r5
 800b58a:	d101      	bne.n	800b590 <__sfputs_r+0x12>
 800b58c:	2000      	movs	r0, #0
 800b58e:	e007      	b.n	800b5a0 <__sfputs_r+0x22>
 800b590:	463a      	mov	r2, r7
 800b592:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b596:	4630      	mov	r0, r6
 800b598:	f7ff ffda 	bl	800b550 <__sfputc_r>
 800b59c:	1c43      	adds	r3, r0, #1
 800b59e:	d1f3      	bne.n	800b588 <__sfputs_r+0xa>
 800b5a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b5a4 <_vfiprintf_r>:
 800b5a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5a8:	460c      	mov	r4, r1
 800b5aa:	b09d      	sub	sp, #116	; 0x74
 800b5ac:	4617      	mov	r7, r2
 800b5ae:	461d      	mov	r5, r3
 800b5b0:	4606      	mov	r6, r0
 800b5b2:	b118      	cbz	r0, 800b5bc <_vfiprintf_r+0x18>
 800b5b4:	6983      	ldr	r3, [r0, #24]
 800b5b6:	b90b      	cbnz	r3, 800b5bc <_vfiprintf_r+0x18>
 800b5b8:	f7ff fb2a 	bl	800ac10 <__sinit>
 800b5bc:	4b7c      	ldr	r3, [pc, #496]	; (800b7b0 <_vfiprintf_r+0x20c>)
 800b5be:	429c      	cmp	r4, r3
 800b5c0:	d158      	bne.n	800b674 <_vfiprintf_r+0xd0>
 800b5c2:	6874      	ldr	r4, [r6, #4]
 800b5c4:	89a3      	ldrh	r3, [r4, #12]
 800b5c6:	0718      	lsls	r0, r3, #28
 800b5c8:	d55e      	bpl.n	800b688 <_vfiprintf_r+0xe4>
 800b5ca:	6923      	ldr	r3, [r4, #16]
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	d05b      	beq.n	800b688 <_vfiprintf_r+0xe4>
 800b5d0:	2300      	movs	r3, #0
 800b5d2:	9309      	str	r3, [sp, #36]	; 0x24
 800b5d4:	2320      	movs	r3, #32
 800b5d6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b5da:	2330      	movs	r3, #48	; 0x30
 800b5dc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b5e0:	9503      	str	r5, [sp, #12]
 800b5e2:	f04f 0b01 	mov.w	fp, #1
 800b5e6:	46b8      	mov	r8, r7
 800b5e8:	4645      	mov	r5, r8
 800b5ea:	f815 3b01 	ldrb.w	r3, [r5], #1
 800b5ee:	b10b      	cbz	r3, 800b5f4 <_vfiprintf_r+0x50>
 800b5f0:	2b25      	cmp	r3, #37	; 0x25
 800b5f2:	d154      	bne.n	800b69e <_vfiprintf_r+0xfa>
 800b5f4:	ebb8 0a07 	subs.w	sl, r8, r7
 800b5f8:	d00b      	beq.n	800b612 <_vfiprintf_r+0x6e>
 800b5fa:	4653      	mov	r3, sl
 800b5fc:	463a      	mov	r2, r7
 800b5fe:	4621      	mov	r1, r4
 800b600:	4630      	mov	r0, r6
 800b602:	f7ff ffbc 	bl	800b57e <__sfputs_r>
 800b606:	3001      	adds	r0, #1
 800b608:	f000 80c2 	beq.w	800b790 <_vfiprintf_r+0x1ec>
 800b60c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b60e:	4453      	add	r3, sl
 800b610:	9309      	str	r3, [sp, #36]	; 0x24
 800b612:	f898 3000 	ldrb.w	r3, [r8]
 800b616:	2b00      	cmp	r3, #0
 800b618:	f000 80ba 	beq.w	800b790 <_vfiprintf_r+0x1ec>
 800b61c:	2300      	movs	r3, #0
 800b61e:	f04f 32ff 	mov.w	r2, #4294967295
 800b622:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b626:	9304      	str	r3, [sp, #16]
 800b628:	9307      	str	r3, [sp, #28]
 800b62a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b62e:	931a      	str	r3, [sp, #104]	; 0x68
 800b630:	46a8      	mov	r8, r5
 800b632:	2205      	movs	r2, #5
 800b634:	f818 1b01 	ldrb.w	r1, [r8], #1
 800b638:	485e      	ldr	r0, [pc, #376]	; (800b7b4 <_vfiprintf_r+0x210>)
 800b63a:	f7f4 fdd1 	bl	80001e0 <memchr>
 800b63e:	9b04      	ldr	r3, [sp, #16]
 800b640:	bb78      	cbnz	r0, 800b6a2 <_vfiprintf_r+0xfe>
 800b642:	06d9      	lsls	r1, r3, #27
 800b644:	bf44      	itt	mi
 800b646:	2220      	movmi	r2, #32
 800b648:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b64c:	071a      	lsls	r2, r3, #28
 800b64e:	bf44      	itt	mi
 800b650:	222b      	movmi	r2, #43	; 0x2b
 800b652:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b656:	782a      	ldrb	r2, [r5, #0]
 800b658:	2a2a      	cmp	r2, #42	; 0x2a
 800b65a:	d02a      	beq.n	800b6b2 <_vfiprintf_r+0x10e>
 800b65c:	9a07      	ldr	r2, [sp, #28]
 800b65e:	46a8      	mov	r8, r5
 800b660:	2000      	movs	r0, #0
 800b662:	250a      	movs	r5, #10
 800b664:	4641      	mov	r1, r8
 800b666:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b66a:	3b30      	subs	r3, #48	; 0x30
 800b66c:	2b09      	cmp	r3, #9
 800b66e:	d969      	bls.n	800b744 <_vfiprintf_r+0x1a0>
 800b670:	b360      	cbz	r0, 800b6cc <_vfiprintf_r+0x128>
 800b672:	e024      	b.n	800b6be <_vfiprintf_r+0x11a>
 800b674:	4b50      	ldr	r3, [pc, #320]	; (800b7b8 <_vfiprintf_r+0x214>)
 800b676:	429c      	cmp	r4, r3
 800b678:	d101      	bne.n	800b67e <_vfiprintf_r+0xda>
 800b67a:	68b4      	ldr	r4, [r6, #8]
 800b67c:	e7a2      	b.n	800b5c4 <_vfiprintf_r+0x20>
 800b67e:	4b4f      	ldr	r3, [pc, #316]	; (800b7bc <_vfiprintf_r+0x218>)
 800b680:	429c      	cmp	r4, r3
 800b682:	bf08      	it	eq
 800b684:	68f4      	ldreq	r4, [r6, #12]
 800b686:	e79d      	b.n	800b5c4 <_vfiprintf_r+0x20>
 800b688:	4621      	mov	r1, r4
 800b68a:	4630      	mov	r0, r6
 800b68c:	f7fe fb1e 	bl	8009ccc <__swsetup_r>
 800b690:	2800      	cmp	r0, #0
 800b692:	d09d      	beq.n	800b5d0 <_vfiprintf_r+0x2c>
 800b694:	f04f 30ff 	mov.w	r0, #4294967295
 800b698:	b01d      	add	sp, #116	; 0x74
 800b69a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b69e:	46a8      	mov	r8, r5
 800b6a0:	e7a2      	b.n	800b5e8 <_vfiprintf_r+0x44>
 800b6a2:	4a44      	ldr	r2, [pc, #272]	; (800b7b4 <_vfiprintf_r+0x210>)
 800b6a4:	1a80      	subs	r0, r0, r2
 800b6a6:	fa0b f000 	lsl.w	r0, fp, r0
 800b6aa:	4318      	orrs	r0, r3
 800b6ac:	9004      	str	r0, [sp, #16]
 800b6ae:	4645      	mov	r5, r8
 800b6b0:	e7be      	b.n	800b630 <_vfiprintf_r+0x8c>
 800b6b2:	9a03      	ldr	r2, [sp, #12]
 800b6b4:	1d11      	adds	r1, r2, #4
 800b6b6:	6812      	ldr	r2, [r2, #0]
 800b6b8:	9103      	str	r1, [sp, #12]
 800b6ba:	2a00      	cmp	r2, #0
 800b6bc:	db01      	blt.n	800b6c2 <_vfiprintf_r+0x11e>
 800b6be:	9207      	str	r2, [sp, #28]
 800b6c0:	e004      	b.n	800b6cc <_vfiprintf_r+0x128>
 800b6c2:	4252      	negs	r2, r2
 800b6c4:	f043 0302 	orr.w	r3, r3, #2
 800b6c8:	9207      	str	r2, [sp, #28]
 800b6ca:	9304      	str	r3, [sp, #16]
 800b6cc:	f898 3000 	ldrb.w	r3, [r8]
 800b6d0:	2b2e      	cmp	r3, #46	; 0x2e
 800b6d2:	d10e      	bne.n	800b6f2 <_vfiprintf_r+0x14e>
 800b6d4:	f898 3001 	ldrb.w	r3, [r8, #1]
 800b6d8:	2b2a      	cmp	r3, #42	; 0x2a
 800b6da:	d138      	bne.n	800b74e <_vfiprintf_r+0x1aa>
 800b6dc:	9b03      	ldr	r3, [sp, #12]
 800b6de:	1d1a      	adds	r2, r3, #4
 800b6e0:	681b      	ldr	r3, [r3, #0]
 800b6e2:	9203      	str	r2, [sp, #12]
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	bfb8      	it	lt
 800b6e8:	f04f 33ff 	movlt.w	r3, #4294967295
 800b6ec:	f108 0802 	add.w	r8, r8, #2
 800b6f0:	9305      	str	r3, [sp, #20]
 800b6f2:	4d33      	ldr	r5, [pc, #204]	; (800b7c0 <_vfiprintf_r+0x21c>)
 800b6f4:	f898 1000 	ldrb.w	r1, [r8]
 800b6f8:	2203      	movs	r2, #3
 800b6fa:	4628      	mov	r0, r5
 800b6fc:	f7f4 fd70 	bl	80001e0 <memchr>
 800b700:	b140      	cbz	r0, 800b714 <_vfiprintf_r+0x170>
 800b702:	2340      	movs	r3, #64	; 0x40
 800b704:	1b40      	subs	r0, r0, r5
 800b706:	fa03 f000 	lsl.w	r0, r3, r0
 800b70a:	9b04      	ldr	r3, [sp, #16]
 800b70c:	4303      	orrs	r3, r0
 800b70e:	f108 0801 	add.w	r8, r8, #1
 800b712:	9304      	str	r3, [sp, #16]
 800b714:	f898 1000 	ldrb.w	r1, [r8]
 800b718:	482a      	ldr	r0, [pc, #168]	; (800b7c4 <_vfiprintf_r+0x220>)
 800b71a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b71e:	2206      	movs	r2, #6
 800b720:	f108 0701 	add.w	r7, r8, #1
 800b724:	f7f4 fd5c 	bl	80001e0 <memchr>
 800b728:	2800      	cmp	r0, #0
 800b72a:	d037      	beq.n	800b79c <_vfiprintf_r+0x1f8>
 800b72c:	4b26      	ldr	r3, [pc, #152]	; (800b7c8 <_vfiprintf_r+0x224>)
 800b72e:	bb1b      	cbnz	r3, 800b778 <_vfiprintf_r+0x1d4>
 800b730:	9b03      	ldr	r3, [sp, #12]
 800b732:	3307      	adds	r3, #7
 800b734:	f023 0307 	bic.w	r3, r3, #7
 800b738:	3308      	adds	r3, #8
 800b73a:	9303      	str	r3, [sp, #12]
 800b73c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b73e:	444b      	add	r3, r9
 800b740:	9309      	str	r3, [sp, #36]	; 0x24
 800b742:	e750      	b.n	800b5e6 <_vfiprintf_r+0x42>
 800b744:	fb05 3202 	mla	r2, r5, r2, r3
 800b748:	2001      	movs	r0, #1
 800b74a:	4688      	mov	r8, r1
 800b74c:	e78a      	b.n	800b664 <_vfiprintf_r+0xc0>
 800b74e:	2300      	movs	r3, #0
 800b750:	f108 0801 	add.w	r8, r8, #1
 800b754:	9305      	str	r3, [sp, #20]
 800b756:	4619      	mov	r1, r3
 800b758:	250a      	movs	r5, #10
 800b75a:	4640      	mov	r0, r8
 800b75c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b760:	3a30      	subs	r2, #48	; 0x30
 800b762:	2a09      	cmp	r2, #9
 800b764:	d903      	bls.n	800b76e <_vfiprintf_r+0x1ca>
 800b766:	2b00      	cmp	r3, #0
 800b768:	d0c3      	beq.n	800b6f2 <_vfiprintf_r+0x14e>
 800b76a:	9105      	str	r1, [sp, #20]
 800b76c:	e7c1      	b.n	800b6f2 <_vfiprintf_r+0x14e>
 800b76e:	fb05 2101 	mla	r1, r5, r1, r2
 800b772:	2301      	movs	r3, #1
 800b774:	4680      	mov	r8, r0
 800b776:	e7f0      	b.n	800b75a <_vfiprintf_r+0x1b6>
 800b778:	ab03      	add	r3, sp, #12
 800b77a:	9300      	str	r3, [sp, #0]
 800b77c:	4622      	mov	r2, r4
 800b77e:	4b13      	ldr	r3, [pc, #76]	; (800b7cc <_vfiprintf_r+0x228>)
 800b780:	a904      	add	r1, sp, #16
 800b782:	4630      	mov	r0, r6
 800b784:	f7fd fd56 	bl	8009234 <_printf_float>
 800b788:	f1b0 3fff 	cmp.w	r0, #4294967295
 800b78c:	4681      	mov	r9, r0
 800b78e:	d1d5      	bne.n	800b73c <_vfiprintf_r+0x198>
 800b790:	89a3      	ldrh	r3, [r4, #12]
 800b792:	065b      	lsls	r3, r3, #25
 800b794:	f53f af7e 	bmi.w	800b694 <_vfiprintf_r+0xf0>
 800b798:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b79a:	e77d      	b.n	800b698 <_vfiprintf_r+0xf4>
 800b79c:	ab03      	add	r3, sp, #12
 800b79e:	9300      	str	r3, [sp, #0]
 800b7a0:	4622      	mov	r2, r4
 800b7a2:	4b0a      	ldr	r3, [pc, #40]	; (800b7cc <_vfiprintf_r+0x228>)
 800b7a4:	a904      	add	r1, sp, #16
 800b7a6:	4630      	mov	r0, r6
 800b7a8:	f7fd fffa 	bl	80097a0 <_printf_i>
 800b7ac:	e7ec      	b.n	800b788 <_vfiprintf_r+0x1e4>
 800b7ae:	bf00      	nop
 800b7b0:	0800bbd0 	.word	0x0800bbd0
 800b7b4:	0800bd0c 	.word	0x0800bd0c
 800b7b8:	0800bbf0 	.word	0x0800bbf0
 800b7bc:	0800bbb0 	.word	0x0800bbb0
 800b7c0:	0800bd12 	.word	0x0800bd12
 800b7c4:	0800bd16 	.word	0x0800bd16
 800b7c8:	08009235 	.word	0x08009235
 800b7cc:	0800b57f 	.word	0x0800b57f

0800b7d0 <_sbrk_r>:
 800b7d0:	b538      	push	{r3, r4, r5, lr}
 800b7d2:	4c06      	ldr	r4, [pc, #24]	; (800b7ec <_sbrk_r+0x1c>)
 800b7d4:	2300      	movs	r3, #0
 800b7d6:	4605      	mov	r5, r0
 800b7d8:	4608      	mov	r0, r1
 800b7da:	6023      	str	r3, [r4, #0]
 800b7dc:	f7fc feda 	bl	8008594 <_sbrk>
 800b7e0:	1c43      	adds	r3, r0, #1
 800b7e2:	d102      	bne.n	800b7ea <_sbrk_r+0x1a>
 800b7e4:	6823      	ldr	r3, [r4, #0]
 800b7e6:	b103      	cbz	r3, 800b7ea <_sbrk_r+0x1a>
 800b7e8:	602b      	str	r3, [r5, #0]
 800b7ea:	bd38      	pop	{r3, r4, r5, pc}
 800b7ec:	20010340 	.word	0x20010340

0800b7f0 <__sread>:
 800b7f0:	b510      	push	{r4, lr}
 800b7f2:	460c      	mov	r4, r1
 800b7f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b7f8:	f000 f8a8 	bl	800b94c <_read_r>
 800b7fc:	2800      	cmp	r0, #0
 800b7fe:	bfab      	itete	ge
 800b800:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b802:	89a3      	ldrhlt	r3, [r4, #12]
 800b804:	181b      	addge	r3, r3, r0
 800b806:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b80a:	bfac      	ite	ge
 800b80c:	6563      	strge	r3, [r4, #84]	; 0x54
 800b80e:	81a3      	strhlt	r3, [r4, #12]
 800b810:	bd10      	pop	{r4, pc}

0800b812 <__swrite>:
 800b812:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b816:	461f      	mov	r7, r3
 800b818:	898b      	ldrh	r3, [r1, #12]
 800b81a:	05db      	lsls	r3, r3, #23
 800b81c:	4605      	mov	r5, r0
 800b81e:	460c      	mov	r4, r1
 800b820:	4616      	mov	r6, r2
 800b822:	d505      	bpl.n	800b830 <__swrite+0x1e>
 800b824:	2302      	movs	r3, #2
 800b826:	2200      	movs	r2, #0
 800b828:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b82c:	f000 f868 	bl	800b900 <_lseek_r>
 800b830:	89a3      	ldrh	r3, [r4, #12]
 800b832:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b836:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b83a:	81a3      	strh	r3, [r4, #12]
 800b83c:	4632      	mov	r2, r6
 800b83e:	463b      	mov	r3, r7
 800b840:	4628      	mov	r0, r5
 800b842:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b846:	f000 b817 	b.w	800b878 <_write_r>

0800b84a <__sseek>:
 800b84a:	b510      	push	{r4, lr}
 800b84c:	460c      	mov	r4, r1
 800b84e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b852:	f000 f855 	bl	800b900 <_lseek_r>
 800b856:	1c43      	adds	r3, r0, #1
 800b858:	89a3      	ldrh	r3, [r4, #12]
 800b85a:	bf15      	itete	ne
 800b85c:	6560      	strne	r0, [r4, #84]	; 0x54
 800b85e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b862:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b866:	81a3      	strheq	r3, [r4, #12]
 800b868:	bf18      	it	ne
 800b86a:	81a3      	strhne	r3, [r4, #12]
 800b86c:	bd10      	pop	{r4, pc}

0800b86e <__sclose>:
 800b86e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b872:	f000 b813 	b.w	800b89c <_close_r>
	...

0800b878 <_write_r>:
 800b878:	b538      	push	{r3, r4, r5, lr}
 800b87a:	4c07      	ldr	r4, [pc, #28]	; (800b898 <_write_r+0x20>)
 800b87c:	4605      	mov	r5, r0
 800b87e:	4608      	mov	r0, r1
 800b880:	4611      	mov	r1, r2
 800b882:	2200      	movs	r2, #0
 800b884:	6022      	str	r2, [r4, #0]
 800b886:	461a      	mov	r2, r3
 800b888:	f7fc fe33 	bl	80084f2 <_write>
 800b88c:	1c43      	adds	r3, r0, #1
 800b88e:	d102      	bne.n	800b896 <_write_r+0x1e>
 800b890:	6823      	ldr	r3, [r4, #0]
 800b892:	b103      	cbz	r3, 800b896 <_write_r+0x1e>
 800b894:	602b      	str	r3, [r5, #0]
 800b896:	bd38      	pop	{r3, r4, r5, pc}
 800b898:	20010340 	.word	0x20010340

0800b89c <_close_r>:
 800b89c:	b538      	push	{r3, r4, r5, lr}
 800b89e:	4c06      	ldr	r4, [pc, #24]	; (800b8b8 <_close_r+0x1c>)
 800b8a0:	2300      	movs	r3, #0
 800b8a2:	4605      	mov	r5, r0
 800b8a4:	4608      	mov	r0, r1
 800b8a6:	6023      	str	r3, [r4, #0]
 800b8a8:	f7fc fe3f 	bl	800852a <_close>
 800b8ac:	1c43      	adds	r3, r0, #1
 800b8ae:	d102      	bne.n	800b8b6 <_close_r+0x1a>
 800b8b0:	6823      	ldr	r3, [r4, #0]
 800b8b2:	b103      	cbz	r3, 800b8b6 <_close_r+0x1a>
 800b8b4:	602b      	str	r3, [r5, #0]
 800b8b6:	bd38      	pop	{r3, r4, r5, pc}
 800b8b8:	20010340 	.word	0x20010340

0800b8bc <_fstat_r>:
 800b8bc:	b538      	push	{r3, r4, r5, lr}
 800b8be:	4c07      	ldr	r4, [pc, #28]	; (800b8dc <_fstat_r+0x20>)
 800b8c0:	2300      	movs	r3, #0
 800b8c2:	4605      	mov	r5, r0
 800b8c4:	4608      	mov	r0, r1
 800b8c6:	4611      	mov	r1, r2
 800b8c8:	6023      	str	r3, [r4, #0]
 800b8ca:	f7fc fe3a 	bl	8008542 <_fstat>
 800b8ce:	1c43      	adds	r3, r0, #1
 800b8d0:	d102      	bne.n	800b8d8 <_fstat_r+0x1c>
 800b8d2:	6823      	ldr	r3, [r4, #0]
 800b8d4:	b103      	cbz	r3, 800b8d8 <_fstat_r+0x1c>
 800b8d6:	602b      	str	r3, [r5, #0]
 800b8d8:	bd38      	pop	{r3, r4, r5, pc}
 800b8da:	bf00      	nop
 800b8dc:	20010340 	.word	0x20010340

0800b8e0 <_isatty_r>:
 800b8e0:	b538      	push	{r3, r4, r5, lr}
 800b8e2:	4c06      	ldr	r4, [pc, #24]	; (800b8fc <_isatty_r+0x1c>)
 800b8e4:	2300      	movs	r3, #0
 800b8e6:	4605      	mov	r5, r0
 800b8e8:	4608      	mov	r0, r1
 800b8ea:	6023      	str	r3, [r4, #0]
 800b8ec:	f7fc fe39 	bl	8008562 <_isatty>
 800b8f0:	1c43      	adds	r3, r0, #1
 800b8f2:	d102      	bne.n	800b8fa <_isatty_r+0x1a>
 800b8f4:	6823      	ldr	r3, [r4, #0]
 800b8f6:	b103      	cbz	r3, 800b8fa <_isatty_r+0x1a>
 800b8f8:	602b      	str	r3, [r5, #0]
 800b8fa:	bd38      	pop	{r3, r4, r5, pc}
 800b8fc:	20010340 	.word	0x20010340

0800b900 <_lseek_r>:
 800b900:	b538      	push	{r3, r4, r5, lr}
 800b902:	4c07      	ldr	r4, [pc, #28]	; (800b920 <_lseek_r+0x20>)
 800b904:	4605      	mov	r5, r0
 800b906:	4608      	mov	r0, r1
 800b908:	4611      	mov	r1, r2
 800b90a:	2200      	movs	r2, #0
 800b90c:	6022      	str	r2, [r4, #0]
 800b90e:	461a      	mov	r2, r3
 800b910:	f7fc fe32 	bl	8008578 <_lseek>
 800b914:	1c43      	adds	r3, r0, #1
 800b916:	d102      	bne.n	800b91e <_lseek_r+0x1e>
 800b918:	6823      	ldr	r3, [r4, #0]
 800b91a:	b103      	cbz	r3, 800b91e <_lseek_r+0x1e>
 800b91c:	602b      	str	r3, [r5, #0]
 800b91e:	bd38      	pop	{r3, r4, r5, pc}
 800b920:	20010340 	.word	0x20010340

0800b924 <__ascii_mbtowc>:
 800b924:	b082      	sub	sp, #8
 800b926:	b901      	cbnz	r1, 800b92a <__ascii_mbtowc+0x6>
 800b928:	a901      	add	r1, sp, #4
 800b92a:	b142      	cbz	r2, 800b93e <__ascii_mbtowc+0x1a>
 800b92c:	b14b      	cbz	r3, 800b942 <__ascii_mbtowc+0x1e>
 800b92e:	7813      	ldrb	r3, [r2, #0]
 800b930:	600b      	str	r3, [r1, #0]
 800b932:	7812      	ldrb	r2, [r2, #0]
 800b934:	1c10      	adds	r0, r2, #0
 800b936:	bf18      	it	ne
 800b938:	2001      	movne	r0, #1
 800b93a:	b002      	add	sp, #8
 800b93c:	4770      	bx	lr
 800b93e:	4610      	mov	r0, r2
 800b940:	e7fb      	b.n	800b93a <__ascii_mbtowc+0x16>
 800b942:	f06f 0001 	mvn.w	r0, #1
 800b946:	e7f8      	b.n	800b93a <__ascii_mbtowc+0x16>

0800b948 <__malloc_lock>:
 800b948:	4770      	bx	lr

0800b94a <__malloc_unlock>:
 800b94a:	4770      	bx	lr

0800b94c <_read_r>:
 800b94c:	b538      	push	{r3, r4, r5, lr}
 800b94e:	4c07      	ldr	r4, [pc, #28]	; (800b96c <_read_r+0x20>)
 800b950:	4605      	mov	r5, r0
 800b952:	4608      	mov	r0, r1
 800b954:	4611      	mov	r1, r2
 800b956:	2200      	movs	r2, #0
 800b958:	6022      	str	r2, [r4, #0]
 800b95a:	461a      	mov	r2, r3
 800b95c:	f7fc fdac 	bl	80084b8 <_read>
 800b960:	1c43      	adds	r3, r0, #1
 800b962:	d102      	bne.n	800b96a <_read_r+0x1e>
 800b964:	6823      	ldr	r3, [r4, #0]
 800b966:	b103      	cbz	r3, 800b96a <_read_r+0x1e>
 800b968:	602b      	str	r3, [r5, #0]
 800b96a:	bd38      	pop	{r3, r4, r5, pc}
 800b96c:	20010340 	.word	0x20010340

0800b970 <__ascii_wctomb>:
 800b970:	b149      	cbz	r1, 800b986 <__ascii_wctomb+0x16>
 800b972:	2aff      	cmp	r2, #255	; 0xff
 800b974:	bf85      	ittet	hi
 800b976:	238a      	movhi	r3, #138	; 0x8a
 800b978:	6003      	strhi	r3, [r0, #0]
 800b97a:	700a      	strbls	r2, [r1, #0]
 800b97c:	f04f 30ff 	movhi.w	r0, #4294967295
 800b980:	bf98      	it	ls
 800b982:	2001      	movls	r0, #1
 800b984:	4770      	bx	lr
 800b986:	4608      	mov	r0, r1
 800b988:	4770      	bx	lr
	...

0800b98c <_init>:
 800b98c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b98e:	bf00      	nop
 800b990:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b992:	bc08      	pop	{r3}
 800b994:	469e      	mov	lr, r3
 800b996:	4770      	bx	lr

0800b998 <_fini>:
 800b998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b99a:	bf00      	nop
 800b99c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b99e:	bc08      	pop	{r3}
 800b9a0:	469e      	mov	lr, r3
 800b9a2:	4770      	bx	lr
