<!DOCTYPE html>
<html lang="en">
<head>
 <meta charset="utf-8" data-spec="NVMe® over PCIe® Transport Specification" data-revision="1.0c"/>
 <title>NVM Express PCIe Transport Specification 1.0c 2022.10.03 Ratified</title>
 <link rel="stylesheet" href="NVM Express PCIe Transport Specification 1.0c 2022.10.03 Ratified.css"/>
</head>
<body>
 <table>
  <tr>
   <td>
    <p>
     <span class="txtfmt0">Reset</span>
    </p>
   </td>
   <td>
    <p>
     <span>This column indicates the value of the field after a reset as defined by the appropriate PCI or PCI Express specifications.</span><span> </span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>3</span><span>: PCI Express Registers</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell0">
    <p>
     <span>Start</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>End</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Name</span>
    </p>
   </th>
   <th class="tcell0">
    <p>
     <span>Type</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>00h</span>
    </p>
   </td>
   <td>
    <p>
     <span>3Fh</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCI Header</span>
    </p>
   </td>
   <td>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>PMCAP</span>
    </p>
   </td>
   <td>
    <p>
     <span>PMCAP+7h</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCI Power Management Capability</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCI Capability</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>MSICAP</span>
    </p>
   </td>
   <td>
    <p>
     <span>MSICAP+9h</span>
    </p>
   </td>
   <td>
    <p>
     <span>Message Signaled Interrupt Capability</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCI Capability</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>MSIXCAP</span>
    </p>
   </td>
   <td>
    <p>
     <span>MSIXCAP+Bh</span>
    </p>
   </td>
   <td>
    <p>
     <span>MSI-X Capability</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCI Capability</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>PXCAP</span>
    </p>
   </td>
   <td>
    <p>
     <span>PXCAP+29h</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCI Express Capability</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCI Capability</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>AERCAP</span>
    </p>
   </td>
   <td>
    <p>
     <span>AERCAP+47h</span>
    </p>
   </td>
   <td>
    <p>
     <span>Advanced Error Reporting Capability</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCI Express Extended Capability</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="5">
    <p>
     <span>Figure </span><span>4</span><span>: PCI Express Specific Controller Property Definitions</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell1">
    <p>
     <span>Start</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>End</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Symbol</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Controller</span><span class="txtfmt1">1</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Name</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>1000h</span>
    </p>
   </td>
   <td>
    <p>
     <span>1003h</span>
    </p>
   </td>
   <td>
    <p>
     <span>SQ0</span><span>T</span><span>D</span><span>B</span><span>L</span>
    </p>
   </td>
   <td>
    <p>
     <span>M</span>
    </p>
   </td>
   <td>
    <p>
     <span>Submission Queue 0 Tail Doorbell (Admin)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>1000h + (1 *</span>
    </p>
    <p>
     <span> (4 &lt;&lt; CAP.DSTRD))</span>
    </p>
   </td>
   <td>
    <p>
     <span>1003h + (1 *</span>
    </p>
    <p>
     <span> (4 &lt;&lt; CAP.DSTRD))</span>
    </p>
   </td>
   <td>
    <p>
     <span>CQ0HDBL</span>
    </p>
   </td>
   <td>
    <p>
     <span>M</span>
    </p>
   </td>
   <td>
    <p>
     <span>Completion Queue 0 Head Doorbell (Admin)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>1000h + (2 *</span>
    </p>
    <p>
     <span> (4 &lt;&lt; CAP.DSTRD))</span>
    </p>
   </td>
   <td>
    <p>
     <span>1003h + (2 *</span>
    </p>
    <p>
     <span> (4 &lt;&lt; CAP.DSTRD))</span>
    </p>
   </td>
   <td>
    <p>
     <span>SQ1TDBL</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>Submission Queue 1 Tail Doorbell </span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>1000h + (3 *</span>
    </p>
    <p>
     <span> (4 &lt;&lt; CAP.DSTRD))</span>
    </p>
   </td>
   <td>
    <p>
     <span>1003h + (3 *</span>
    </p>
    <p>
     <span> (4 &lt;&lt; CAP.DSTRD))</span>
    </p>
   </td>
   <td>
    <p>
     <span>CQ1HDBL</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>Completion Queue 1 Head Doorbell </span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>1000h + (4 *</span>
    </p>
    <p>
     <span> (4 &lt;&lt; CAP.DSTRD))</span>
    </p>
   </td>
   <td>
    <p>
     <span>1003h + (4 *</span>
    </p>
    <p>
     <span> (4 &lt;&lt; CAP.DSTRD))</span>
    </p>
   </td>
   <td>
    <p>
     <span>SQ2TDBL</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>Submission Queue 2 Tail Doorbell </span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>1000h + (5 *</span>
    </p>
    <p>
     <span> (4 &lt;&lt; CAP.DSTRD))</span>
    </p>
   </td>
   <td>
    <p>
     <span>1003h + (5 *</span>
    </p>
    <p>
     <span> (4 &lt;&lt; CAP.DSTRD))</span>
    </p>
   </td>
   <td>
    <p>
     <span>CQ2HDBL</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>Completion Queue 2 Head Doorbell </span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>…</span>
    </p>
   </td>
   <td>
    <p>
     <span>…</span>
    </p>
   </td>
   <td>
    <p>
     <span>…</span>
    </p>
   </td>
   <td>
    <p>
     <span>…</span>
    </p>
   </td>
   <td>
    <p>
     <span>…</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>1000h+ (2y * (4 &lt;&lt; CAP.DSTRD))</span>
    </p>
   </td>
   <td>
    <p>
     <span>1003h + (2y * (4 &lt;&lt; CAP.DSTRD))</span>
    </p>
   </td>
   <td>
    <p>
     <span>SQyTDBL</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>Submission Queue y Tail Doorbell</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>1000h + </span>
    </p>
    <p>
     <span>((2y + 1) * (4 &lt;&lt; CAP.DSTRD))</span>
    </p>
   </td>
   <td>
    <p>
     <span>1003h + </span>
    </p>
    <p>
     <span>((2y + 1) * (4 &lt;&lt; CAP.DSTRD))</span>
    </p>
   </td>
   <td>
    <p>
     <span>C</span><span>QyHDBL</span>
    </p>
   </td>
   <td>
    <p>
     <span>O</span>
    </p>
   </td>
   <td>
    <p>
     <span>Completion </span><span>Queue y Head Doorbell</span>
    </p>
   </td>
  </tr>
  <tr>
   <td colspan="5">
    <p>
     <span>Notes:</span>
    </p>
    <ol class="ol2">
     <li>
      <span>O = Optional, M = Mandatory, R = Reserved. Applicable to all controller types.</span>
     </li>
    </ol>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>5</span><span>: Offset (1000h + ((2y) * (4 &lt;&lt; CAP.DSTRD))): SQyTDBL – Submission Queue y Tail Doorbell</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell1">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Type</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Reset</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:16</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>15:00</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Submission Queue Tail (SQT):</span><span> Indicates the new value of the Submission Queue Tail entry pointer. This value shall overwrite any previous Submission Queue Tail entry pointer value provided. The difference between the last SQT </span><span>entry pointer </span><span>write and the current SQT</span><span> entry pointer</span><span> write indicates the number of commands added to the Submission Queue. </span>
    </p>
    <p>
     <span>Note: Submission Queue rollover needs to be accounted for. </span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>6</span><span>: Offset (1000h + ((2y + 1) * (4 &lt;&lt; CAP.DSTRD))): CQyHDBL – Completion Queue y Head Doorbell</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell1">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Type</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Reset</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:16</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>15:00</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Completion Queue Head (CQH):</span><span> Indicates the new value of the Completion Queue Head entry pointer. This value shall overwrite any previous Completion Queue Head value provided. The difference between the last CQH </span><span>entry pointer </span><span>write and the current CQH </span><span>entry pointer </span><span>write indicates the number of entries that are now available for re-use by the controller in the Completion Queue. </span>
    </p>
    <p>
     <span>Note: Completion Queue rollover needs to be accounted for. </span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="2">
    <p>
     <span>Figure </span><span>7</span><span>: </span><span>Create I/O Completion Queue – Command Dword 11</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell1">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:16</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Interrupt Vector (IV): </span><span>This field indicates interrupt vector to use for this Completion Queue. This corresponds to the MSI-X or multiple message MSI vector to use. If using single message MSI or pin-based interrupts, then this field shall be cleared to 0h. In MSI-X, a maximum of 2,048 vectors are used. This value shall not be set to a value greater than the number of messages the controller supports (refer to MSICAP.MC.MME or MSIXCAP.MXC.TS). If the value is greater than the number of messages the controller supports, the controller should return an error of Invalid Interrupt Vector.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="3">
    <p>
     <span>Figure </span><span>9</span><span>: Pin Based, Single MSI, and Multiple MSI Behavior</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell1">
    <p>
     <span>Status of IS Register</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Pin-based Action</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>MSI Action</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>All bits ‘0’</span>
    </p>
    <p>
     <span class="txtfmt0">Note:</span><span> May be caused by corresponding bit(s) in the INTM register being set to ‘1’, masking the corresponding interrupt.</span>
    </p>
   </td>
   <td>
    <p>
     <span>Wire inactive</span>
    </p>
   </td>
   <td>
    <p>
     <span>No action</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>One or more bits set to ‘1’</span>
    </p>
    <p>
     <span class="txtfmt0">Note:</span><span> May be caused by corresponding bit(s) in the INTM register being cleared to ‘0’, unmasking the corresponding interrupt.</span>
    </p>
   </td>
   <td>
    <p>
     <span>Wire active</span>
    </p>
   </td>
   <td>
    <p>
     <span>New message sent</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>One or more bits set to ‘1’, new bit gets set to ‘1’</span>
    </p>
   </td>
   <td>
    <p>
     <span>Wire active</span>
    </p>
   </td>
   <td>
    <p>
     <span>New message sent</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>One or more bits set to ‘1’, some (but not all) bits </span><span>in the IS register are cleared to ‘0’ (i.e., host software acknowledges some of the associated </span><span>Completion Queue</span><span> entries)</span>
    </p>
   </td>
   <td>
    <p>
     <span>Wire active</span>
    </p>
   </td>
   <td>
    <p>
     <span>New message sent</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>One or more bits set to ‘1’, all bits in the IS register are cleared to ‘0’ (i.e., host software acknowledges all associated </span><span>Completion Queue</span><span> entries)</span>
    </p>
   </td>
   <td>
    <p>
     <span>Wire inactive</span>
    </p>
   </td>
   <td>
    <p>
     <span>No action</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="5">
    <p>
     <span>Figure </span><span>10</span><span>: PCI Express Type 0/1 Common Configuration Space</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Start</span>
    </p>
   </td>
   <td>
    <p>
     <span>End</span>
    </p>
   </td>
   <td>
    <p>
     <span>Symbol</span>
    </p>
   </td>
   <td>
    <p>
     <span>Name</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reference</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>00h</span>
    </p>
   </td>
   <td>
    <p>
     <span>03h</span>
    </p>
   </td>
   <td>
    <p>
     <span>ID</span>
    </p>
   </td>
   <td>
    <p>
     <span>Identifiers</span>
    </p>
   </td>
   <td>
    <p>
     <span>3.8.1.1</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>04h</span>
    </p>
   </td>
   <td>
    <p>
     <span>05h</span>
    </p>
   </td>
   <td>
    <p>
     <span>CMD</span>
    </p>
   </td>
   <td>
    <p>
     <span>Command Register</span>
    </p>
   </td>
   <td>
    <p>
     <span>3.8.1.2</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>06h</span>
    </p>
   </td>
   <td>
    <p>
     <span>07h</span>
    </p>
   </td>
   <td>
    <p>
     <span>STS</span>
    </p>
   </td>
   <td>
    <p>
     <span>Device Status</span>
    </p>
   </td>
   <td>
    <p>
     <span>3.8.1.3</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>08h</span>
    </p>
   </td>
   <td>
    <p>
     <span>08h</span>
    </p>
   </td>
   <td>
    <p>
     <span>RID</span>
    </p>
   </td>
   <td>
    <p>
     <span>Revision ID</span>
    </p>
   </td>
   <td>
    <p>
     <span>3.8.1.4</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>09h</span>
    </p>
   </td>
   <td>
    <p>
     <span>0Bh</span>
    </p>
   </td>
   <td>
    <p>
     <span>CC</span>
    </p>
   </td>
   <td>
    <p>
     <span>Class Codes</span>
    </p>
   </td>
   <td>
    <p>
     <span>3.8.1.5</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>0Ch</span>
    </p>
   </td>
   <td>
    <p>
     <span>0Ch</span>
    </p>
   </td>
   <td>
    <p>
     <span>CLS</span>
    </p>
   </td>
   <td>
    <p>
     <span>Cache Line Size</span>
    </p>
   </td>
   <td>
    <p>
     <span>3.8.1.6</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>0Dh</span>
    </p>
   </td>
   <td>
    <p>
     <span>0Dh</span>
    </p>
   </td>
   <td>
    <p>
     <span>MLT</span>
    </p>
   </td>
   <td>
    <p>
     <span>Master Latency Timer</span>
    </p>
   </td>
   <td>
    <p>
     <span>3.8.1.7</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>0Eh</span>
    </p>
   </td>
   <td>
    <p>
     <span>0Eh</span>
    </p>
   </td>
   <td>
    <p>
     <span>HTYPE</span>
    </p>
   </td>
   <td>
    <p>
     <span>Header Type</span>
    </p>
   </td>
   <td>
    <p>
     <span>3.8.1.8</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>0Fh</span>
    </p>
   </td>
   <td>
    <p>
     <span>0Fh</span>
    </p>
   </td>
   <td>
    <p>
     <span>BIST</span>
    </p>
   </td>
   <td>
    <p>
     <span>Built</span><span>-</span><span>In Self Test (Optional)</span>
    </p>
   </td>
   <td>
    <p>
     <span>3.8.1.9</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>10h</span>
    </p>
   </td>
   <td>
    <p>
     <span>13h</span>
    </p>
   </td>
   <td>
    <p>
     <span>MLBAR</span>
    </p>
    <p>
     <span>(BAR0)</span>
    </p>
   </td>
   <td>
    <p>
     <span>Memory Register Base Address, lower 32-bits &lt;BAR0&gt;</span>
    </p>
   </td>
   <td>
    <p>
     <span>3.8.1.10</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>14h</span>
    </p>
   </td>
   <td>
    <p>
     <span>17h</span>
    </p>
   </td>
   <td>
    <p>
     <span>MUBAR</span>
    </p>
    <p>
     <span>(BAR1)</span>
    </p>
   </td>
   <td>
    <p>
     <span>Memory Register Base Address, upper 32-bits &lt;BAR1&gt;</span>
    </p>
   </td>
   <td>
    <p>
     <span>3.8.1.11</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>18h</span>
    </p>
   </td>
   <td>
    <p>
     <span>1Bh</span>
    </p>
   </td>
   <td>
    <p>
     <span>BAR2</span>
    </p>
   </td>
   <td>
    <p>
     <span>Index/Data Pair Register Base Address or Vendor Specific (Optional)</span>
    </p>
    <p>
     <span>&lt;BAR2&gt;</span>
    </p>
   </td>
   <td>
    <p>
     <span>3.8.1.12</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>1Ch</span>
    </p>
   </td>
   <td>
    <p>
     <span>1Fh</span>
    </p>
   </td>
   <td>
    <p>
     <span>BAR3</span>
    </p>
   </td>
   <td>
    <p>
     <span>Vendor Specific</span>
    </p>
   </td>
   <td>
    <p>
     <span>3.8.1.13</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>20h</span>
    </p>
   </td>
   <td>
    <p>
     <span>23h</span>
    </p>
   </td>
   <td>
    <p>
     <span>BAR4</span>
    </p>
   </td>
   <td>
    <p>
     <span>Vendor Specific</span>
    </p>
   </td>
   <td>
    <p>
     <span>3.8.1.14</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>24h</span>
    </p>
   </td>
   <td>
    <p>
     <span>27h</span>
    </p>
   </td>
   <td>
    <p>
     <span>BAR5</span>
    </p>
   </td>
   <td>
    <p>
     <span>Vendor Specific</span>
    </p>
   </td>
   <td>
    <p>
     <span>3.8.1.15</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>28h</span>
    </p>
   </td>
   <td>
    <p>
     <span>2Bh</span>
    </p>
   </td>
   <td>
    <p>
     <span>CCPTR</span>
    </p>
   </td>
   <td>
    <p>
     <span>CardBus CIS Pointer</span>
    </p>
   </td>
   <td>
    <p>
     <span>3.8.1.16</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>2Ch</span>
    </p>
   </td>
   <td>
    <p>
     <span>2Fh</span>
    </p>
   </td>
   <td>
    <p>
     <span>SS</span>
    </p>
   </td>
   <td>
    <p>
     <span>Subsystem Identifiers</span>
    </p>
   </td>
   <td>
    <p>
     <span>3.8.1.17</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>30h</span>
    </p>
   </td>
   <td>
    <p>
     <span>33h</span>
    </p>
   </td>
   <td>
    <p>
     <span>EROM</span>
    </p>
   </td>
   <td>
    <p>
     <span>Expansion ROM Base Address (Optional)</span>
    </p>
   </td>
   <td>
    <p>
     <span>3.8.1.18</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>34h</span>
    </p>
   </td>
   <td>
    <p>
     <span>34h</span>
    </p>
   </td>
   <td>
    <p>
     <span>CAP</span>
    </p>
   </td>
   <td>
    <p>
     <span>Capabilities Pointer</span>
    </p>
   </td>
   <td>
    <p>
     <span>3.8.1.19</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>35h</span>
    </p>
   </td>
   <td>
    <p>
     <span>3Bh</span>
    </p>
   </td>
   <td>
    <p>
     <span>R</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
   <td>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>3Ch</span>
    </p>
   </td>
   <td>
    <p>
     <span>3Dh</span>
    </p>
   </td>
   <td>
    <p>
     <span>INTR</span>
    </p>
   </td>
   <td>
    <p>
     <span>Interrupt Information</span>
    </p>
   </td>
   <td>
    <p>
     <span>3.8.1.20</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>3Eh</span>
    </p>
   </td>
   <td>
    <p>
     <span>3Eh</span>
    </p>
   </td>
   <td>
    <p>
     <span>MGNT</span>
    </p>
   </td>
   <td>
    <p>
     <span>Minimum Grant (Optional)</span>
    </p>
   </td>
   <td>
    <p>
     <span>3.8.1.21</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>3Fh</span>
    </p>
   </td>
   <td>
    <p>
     <span>3Fh</span>
    </p>
   </td>
   <td>
    <p>
     <span>MLAT</span>
    </p>
   </td>
   <td>
    <p>
     <span>Maximum Latency (Optional)</span>
    </p>
   </td>
   <td>
    <p>
     <span>3.8.1.22</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>11</span><span>: Offset 00h: ID - Identifiers</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Bits</span>
    </p>
   </td>
   <td>
    <p>
     <span>Type</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reset</span>
    </p>
   </td>
   <td>
    <p>
     <span>Description</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:16</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Device ID (DID): </span><span>Indicates the device number assigned by the vendor. Specific to each implementation.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>15:00</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Vendor ID (VID): </span><span>Indicates the company vendor, assigned by the PCI SIG. </span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>12</span><span>: Offset 04h: CMD - Command</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Bits</span>
    </p>
   </td>
   <td>
    <p>
     <span>Type</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reset</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>Description</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>15:11</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>Reserved by PCI-SIG</span><span class="txtfmt1">®</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>10</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt0">Interrupt Disable (ID): </span><span>Disables the controller from generating pin-based INTx# interrupts. This bit does not have any effect on MSI or MSI-X operation.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>09</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt0">Fast Back-to-Back Enable (FBE): </span><span>Not supported by the NVM Express interface.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>08</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW/RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt0">SERR# Enable (SEE): </span><span>Controls error reporting.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span>Reserved by PCI-SIG</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>06</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW/RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt0">Parity Error Response Enable (PEE): </span><span>When set to ‘1’, the controller shall generate PERR# when a data parity error is detected. If parity is not supported, then this bit is read-only ‘0’.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>05</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt0">VGA Palette Snooping Enable (VGA):</span><span> </span><span>Shall be cleared to zero for</span><span> NVM Express</span><span> use</span><span>.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>04</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt0">Memory Write and Invalidate Enable (MWIE): </span><span>Shall be cleared to zero for NVM Express use</span><span>.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>03</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt0">Special Cycle Enable (SCE): </span><span>Shall be cleared to zero for NVM Express use.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>02</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt0">Bus Master Enable (BME): </span><span>Enables the controller to act as a master for data transfers. When set to ‘1’, bus master activity is allowed. When cleared to ‘0’, the controller is not allowed to issue any Memory or I/O Requests.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>01</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt0">Memory Space Enable (MSE):</span><span> Controls access to the controller’s register memory space.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>00</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td colspan="2">
    <p>
     <span class="txtfmt0">I/O Space Enable (IOSE):</span><span> Controls access to the controller’s target I/O space. </span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>13</span><span>: Offset 06h: STS – Device Status</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Bits</span>
    </p>
   </td>
   <td>
    <p>
     <span>Type</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reset</span>
    </p>
   </td>
   <td>
    <p>
     <span>Description</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>15</span>
    </p>
   </td>
   <td>
    <p>
     <span>RWC</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Detected Parity Error (DPE):</span><span> Set to ‘1’ by hardware when the controller detects a parity error on its interface.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>14</span>
    </p>
   </td>
   <td>
    <p>
     <span>RWC/RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Signaled System Error (SSE):</span><span> Refer to the PCI SIG specifications.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>13</span>
    </p>
   </td>
   <td>
    <p>
     <span>RWC</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Received Master-Abort (RMA):</span><span> Set to ‘1’ by hardware when the controller receives a master abort to a cycle </span><span>the controller</span><span> </span><span>generated.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>12</span>
    </p>
   </td>
   <td>
    <p>
     <span>RWC</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Received Target Abort (RTA):</span><span> Set to ‘1’ by hardware when the controller receives a target abort to a cycle </span><span>the controller</span><span> generated.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>11</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Signaled Target-Abort (STA):</span><span> </span><span>Not supported by the NVM Express interface.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>10:09</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">DEVSEL# Timing (DEVT):</span><span> Controls the device select time for the controller’s PCI interface. This field is not applicable to PCI Express implementations.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>08</span>
    </p>
   </td>
   <td>
    <p>
     <span>RWC</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Master Data Parity Error Detected (DPD):</span><span> Set to ‘1’ by hardware when the controller, as a master, either detects a parity error or sees the parity error line asserted, and the Parity Error Response Enable bit (CMD.PEE) is set to ‘1’.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Fast Back-to-Back Capable (FBC):</span><span> </span><span>Shall be cleared to zero for NVM Express use.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>06</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved </span><span>by PCI-SIG</span><span> </span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>05</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">66 MHz Capable (C66):</span><span> </span><span>Shall be cleared to zero for NVM Express use.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>04</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>1b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Capabilities List (CL):</span><span> Indicates the presence of a capabilities list. The controller shall support the PCI Power Management capability as a minimum.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>03</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Interrupt Status (IS):</span><span> Indicates the interrupt status of the device (‘1’ = asserted).</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>02:00</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>000b</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved </span><span>by PCI-SIG</span><span> </span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>14</span><span>: Offset 08h: RID - Revision ID</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Bits</span>
    </p>
   </td>
   <td>
    <p>
     <span>Type</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reset</span>
    </p>
   </td>
   <td>
    <p>
     <span>Description</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07:00</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Revision ID (RID): </span><span>Indicates stepping of the controller hardware.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>15</span><span>: Offset 09h: CC - Class Code</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Bits</span>
    </p>
   </td>
   <td>
    <p>
     <span>Type</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reset</span>
    </p>
   </td>
   <td>
    <p>
     <span>Description</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>23:16</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>01h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Base Class Code (BCC): </span><span>Indicates the base class code as a mass storage controller.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>15:08</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>08h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Sub Class Code (SCC): </span><span>Indicates the sub class code as a Non-Volatile Memory controller.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07:00</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>02h</span>
    </p>
    <p>
     <span>or</span><span> </span><span>03h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Programming Interface (PI): </span><span>This field </span><span>specifies that the </span><span>controller uses the NVM Express programming interface. I/O Controllers shall report 02h and Administrative controllers shall report 03h as defined by the PCI Code and ID Assignment Specification.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>16</span><span>: Offset 0Ch: CLS – Cache Line Size</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Bits</span>
    </p>
   </td>
   <td>
    <p>
     <span>Type</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reset</span>
    </p>
   </td>
   <td>
    <p>
     <span>Description</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07:00</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>00h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Cache Line Size (CLS):</span><span> Cache Line Size register is set by the system firmware or operating system to the system cache size.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>17</span><span>: Offset 0Dh: MLT – Master Latency Timer</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Bits</span>
    </p>
   </td>
   <td>
    <p>
     <span>Type</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reset</span>
    </p>
   </td>
   <td>
    <p>
     <span>Description</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07:00</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>00h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Master Latency Timer (MLT):</span><span> Indicates the number of clocks the controller is allowed to act as a master on PCI. For a PCI Express device, this register does not apply and shall be hardwired to ‘0’.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>18</span><span>: Offset 0Eh: HTYPE – Header Type</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Bits</span>
    </p>
   </td>
   <td>
    <p>
     <span>Type</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reset</span>
    </p>
   </td>
   <td>
    <p>
     <span>Description</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Multi-Function Device (MFD):</span><span> Indicates whether the controller is part of a multi-function device.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>06:00</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>00h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Header Layout (HL):</span><span> Indicates that the controller uses a target device layout.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>19</span><span>: Offset 0Fh: BIST – Built-In Self Test (Optional)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Bits</span>
    </p>
   </td>
   <td>
    <p>
     <span>Type</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reset</span>
    </p>
   </td>
   <td>
    <p>
     <span>Description</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl</span>
    </p>
    <p>
     <span>Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">BIST Capable (BC):</span><span> Indicates whether the controller has a BIST function. </span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>06</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Start BIST (SB):</span><span> Host software sets this bit to ‘1’ to invoke BIST. The controller clears this bit to ‘0’ when BIST is complete.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>05:04</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>00b</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>03:00</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Completion Code (CC): </span><span>Indicates the completion code status of BIST. A non-zero value indicates a failure.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>20</span><span>: Offset 10h: MLBAR (BAR0) – Memory Register Base Address, lower 32-bits</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Bits</span>
    </p>
   </td>
   <td>
    <p>
     <span>Type</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reset</span>
    </p>
   </td>
   <td>
    <p>
     <span>Description</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:14</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Base Address (BA):</span><span> Base address of register memory space. For controllers that support a larger number of doorbell registers or have vendor specific space following the doorbell registers, more bits are allowed to be RO such that more memory space is consumed. </span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>13:04</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved </span><span>by PCI-SIG</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>03</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Prefetchable (PF): </span><span>Indicates that this range is not </span><span>prefetchable</span><span>.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>02:01</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Type (TP): </span><span>Indicates where this range may be mapped. It is recommended to support mapping anywhere in 64-bit address space.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>00</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Resource Type Indicator (RTE):</span><span> Indicates a request for register memory space.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>21</span><span>: Offset 14h: MUBAR (BAR1) – Memory Register Base Address, upper 32-bits</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Bits</span>
    </p>
   </td>
   <td>
    <p>
     <span>Type</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reset</span>
    </p>
   </td>
   <td>
    <p>
     <span>Description</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:00</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Base Address (BA):</span><span> Upper 32-bits (bits 63:32) of the memory register base address. </span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>22</span><span>: Offset 18h: BAR2 – Index/Data Pair Register Base Address or Vendor Specific (Optional)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Bits</span>
    </p>
   </td>
   <td>
    <p>
     <span>Type</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reset</span>
    </p>
   </td>
   <td>
    <p>
     <span>Description</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:03</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Base Address (BA):</span><span> Base address of Index/Data Pair registers that is 8 bytes in size.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>02:01</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>00b</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>00</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>1b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Resource Type Indicator (RTE):</span><span> Indicates a request for register I/O space.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>23</span><span>: Offset 28h: CCPTR – CardBus CIS Pointer</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Bits</span>
    </p>
   </td>
   <td>
    <p>
     <span>Type</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reset</span>
    </p>
   </td>
   <td>
    <p>
     <span>Description</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:00</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span>Shall be cleared to zero for NVM Express use.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>24</span><span>: Offset 2Ch: SS - Subsystem Identifiers</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Bits</span>
    </p>
   </td>
   <td>
    <p>
     <span>Type</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reset</span>
    </p>
   </td>
   <td>
    <p>
     <span>Description</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:16</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>HwInit</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Subsystem ID (SSID): </span><span>Indicates the </span><span>subsystem </span><span>identifier.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>15:00</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>HwInit</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Subsystem Vendor ID (SSVID): </span><span>Indicates the </span><span>subsystem </span><span>vendor identifier</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>25</span><span>: Offset 30h: EROM – Expansion ROM (Optional)</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell1">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Type</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Reset</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:00</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">ROM Base Address (RBA): </span><span>Indicates the base address of the controller’s expansion ROM. Not supported for integrated implementations.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>26</span><span>: Offset 34h: CAP – Capabilities Pointer</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell1">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Type</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Reset</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>7:0</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Capability Pointer (CP): </span><span>Indicates the first capability pointer offset. </span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>27</span><span>: Offset 3Ch: INTR - Interrupt Information</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Bits</span>
    </p>
   </td>
   <td>
    <p>
     <span>Type</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reset</span>
    </p>
   </td>
   <td>
    <p>
     <span>Description</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>15:08</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Interrupt Pin (IPIN): </span><span>This indicates the interrupt pin the controller uses.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07:00</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Interrupt Line (ILINE): </span><span>Host software written value to indicate which interrupt line (vector) the interrupt is connected to. No hardware action is taken on this register.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>28</span><span>: Offset 3Eh: MGNT – Minimum Grant</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Bits</span>
    </p>
   </td>
   <td>
    <p>
     <span>Type</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reset</span>
    </p>
   </td>
   <td>
    <p>
     <span>Description</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07:00</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Grant (GNT): </span><span>Not supported by the NVM Express interface.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>29</span><span>: Offset 3Fh: MLAT – Maximum Latency</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Bits</span>
    </p>
   </td>
   <td>
    <p>
     <span>Type</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reset</span>
    </p>
   </td>
   <td>
    <p>
     <span>Description</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07:00</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Latency (LAT): </span><span>Not supported by the NVM Express interface.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>30</span><span>: PCI Power Management Capabilities</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Start</span>
    </p>
   </td>
   <td>
    <p>
     <span>End</span>
    </p>
   </td>
   <td>
    <p>
     <span>Symbol</span>
    </p>
   </td>
   <td>
    <p>
     <span>Name</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>PMCAP</span>
    </p>
   </td>
   <td>
    <p>
     <span>PMCAP+1h</span>
    </p>
   </td>
   <td>
    <p>
     <span>PID</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCI Power Management Capability ID</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>PMCAP+2h</span>
    </p>
   </td>
   <td>
    <p>
     <span>PMCAP+3h</span>
    </p>
   </td>
   <td>
    <p>
     <span>PC</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCI Power Management Capabilities</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>PMCAP+4h</span>
    </p>
   </td>
   <td>
    <p>
     <span>PMCAP+5h</span>
    </p>
   </td>
   <td>
    <p>
     <span>PMCS</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCI Power Management Control and Status</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>31</span><span>: Offset PMCAP: PID - PCI Power Management Capability ID</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell1">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Type</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Reset</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>15:08</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl</span>
    </p>
    <p>
     <span>Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Next Capability (NEXT):</span><span> Indicates the location of the next capability item in the list. This may be a capability pointer (such as Message Signaled Interrupts) or may be the last item in the list.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07:00</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>1h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Cap ID (CID): </span><span>Indicates that this pointer is a PCI Power Management capability.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>32</span><span>: Offset PMCAP + 2h: PC – PCI Power Management Capabilities</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell1">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Type</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Reset</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>15:11</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">PME_Support (PSUP): </span><span>Not supported by the NVM Express interface.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>10</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">D2_Support (D2S): </span><span>Indicates support for the D2 power management state. Not recommended for implementation.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>09</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">D1_Support (D1S): </span><span>Indicates support for the D1 power management state. Not recommended for implementation.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>08:06</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>000b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Aux_Current (AUXC): </span><span>Not supported by the NVM Express interface.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>05</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Device Specific Initialization (DSI): </span><span>Indicates</span><span> whether device specific initialization is required.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>04</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved </span><span>by PCI-SIG</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>03</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">PME Clock (PMEC):</span><span> Indicates that PCI clock is not required to generate PME#.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>02:00</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Version (VS): </span><span>Indicates support for revision 1.2 or higher revisions of </span><span>the </span><span>PCI Power Management Specification.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>33</span><span>: Offset PMCAP + 4h: PMCS – PCI Power Management Control and Status</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell1">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Type</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Reset</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>15</span>
    </p>
   </td>
   <td>
    <p>
     <span>RWC</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">PME Status (PMES): </span><span>Refer to the PCI SIG specifications.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>14:13</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>00b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Data Scale (DSC):</span><span> Refer to the PCI SIG specifications.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>12:09</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO / RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Data Select (DSE):</span><span> If PME is not supported, then this field is </span><span>read-only </span><span>‘0’. Refer to the PCI SIG specifications.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>08</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO / RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">PME Enable (PMEE): </span><span>If PME is not supported, then this bit is </span><span>read-only </span><span>‘0’. Refer to the PCI SIG specifications.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07:04</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved </span><span>by PCI-SIG</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>03</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>1b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">No Soft Reset (NSFRST): </span><span>A value of ‘1’ indicates that the controller transitioning from </span><span>D3</span><span class="txtfmt2">hot</span><span> </span><span>to D0 because of a power state command does not perform an internal reset.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>02</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span><span> </span><span>by PCI-SIG</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>01:00</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>00b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Power State (PS): </span><span>This field is used both to determine the current power state of the controller and to set a new power state. The values are:</span>
    </p>
    <p>
     <span>00b – D0 state</span>
    </p>
    <p>
     <span>01b – D1 state</span>
    </p>
    <p>
     <span>10b – D2 state</span>
    </p>
    <p>
     <span>11b – D3</span><span class="txtfmt2">HOT</span><span> state</span>
    </p>
    <p>
     <span>When in the D3</span><span class="txtfmt2">HOT</span><span> state, the controller’s configuration space is available, but the register I/O and memory spaces are not. Additionally, interrupts are blocked.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>34</span><span>: Message Signaled Interrupt Capability (Optional)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Start</span>
    </p>
   </td>
   <td>
    <p>
     <span>End</span>
    </p>
   </td>
   <td>
    <p>
     <span>Symbol</span>
    </p>
   </td>
   <td>
    <p>
     <span>Name</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>MSICAP</span>
    </p>
   </td>
   <td>
    <p>
     <span>MSICAP+1h</span>
    </p>
   </td>
   <td>
    <p>
     <span>MID</span>
    </p>
   </td>
   <td>
    <p>
     <span>Message Signaled Interrupt Capability ID</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>MSICAP+2h</span>
    </p>
   </td>
   <td>
    <p>
     <span>MSICAP+3h</span>
    </p>
   </td>
   <td>
    <p>
     <span>MC</span>
    </p>
   </td>
   <td>
    <p>
     <span>Message Signaled Interrupt Message Control</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>MSICAP+4h</span>
    </p>
   </td>
   <td>
    <p>
     <span>MSICAP+7h</span>
    </p>
   </td>
   <td>
    <p>
     <span>MA</span>
    </p>
   </td>
   <td>
    <p>
     <span>Message Signaled Interrupt Message Address</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>MSICAP+8h</span>
    </p>
   </td>
   <td>
    <p>
     <span>MSICAP+Bh</span>
    </p>
   </td>
   <td>
    <p>
     <span>MUA</span>
    </p>
   </td>
   <td>
    <p>
     <span>Message Signaled Interrupt Upper Address</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>MSICAP+Ch</span>
    </p>
   </td>
   <td>
    <p>
     <span>MSICAP+Dh</span>
    </p>
   </td>
   <td>
    <p>
     <span>MD</span>
    </p>
   </td>
   <td>
    <p>
     <span>Message Signaled Interrupt Message Data</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>MSICAP+10h</span>
    </p>
   </td>
   <td>
    <p>
     <span>MSICAP+13h</span>
    </p>
   </td>
   <td>
    <p>
     <span>MMASK</span>
    </p>
   </td>
   <td>
    <p>
     <span>Message Signaled Interrupt Mask Bits (Optional)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>MSICAP+14h</span>
    </p>
   </td>
   <td>
    <p>
     <span>MSICAP+17h</span>
    </p>
   </td>
   <td>
    <p>
     <span>MPEND</span>
    </p>
   </td>
   <td>
    <p>
     <span>Message Signaled Interrupt Pending Bits (Optional)</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>35</span><span>: Offset MSICAP: MID – Message Signaled Interrupt Identifiers</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell1">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Type</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Reset</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>15:08</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Next Pointer (NEXT):</span><span> Indicates the next item in the list. This may be a capability pointer or may be the last item in the list.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07:00</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>5h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Capability ID (CID): </span><span>Indicates </span><span>this is a Message Signaled Interrupt (MSI) capability.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>36</span><span>: Offset MSICAP + 2h: MC – Message Signaled Interrupt Message Control</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell1">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Type</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Reset</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>15:09</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>08</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Per-Vector Masking Capable (PVM): </span><span>Specifies whether controller supports MSI per-vector masking. </span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>1b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">64 Bit Address Capable (C64):</span><span> Specifies whether the controller is capable of generating 64-bit messages. NVM Express controllers shall be 64-bit capable.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>06:04</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>000b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Multiple Message Enable (MME): </span><span>Indicates the number of messages the controller should assert. Controllers that only support single message MSI may implement this field as read-only.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>03:01</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl</span>
    </p>
    <p>
     <span>Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Multiple Message Capable (MMC): </span><span>Indicates the number of messages the controller is requesting. </span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>00</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">MSI Enable (MSIE): </span><span>If set to ‘1’, MSI is enabled. If cleared to ‘0’, MSI operation is disabled.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>37</span><span>: Offset MSICAP + 4h: MA – Message Signaled Interrupt Message Address</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell1">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Type</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Reset</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:02</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Address (ADDR):</span><span> Lower 32 bits of the system specified message address, always dword aligned.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>01:00</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>00b</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved </span><span>by PCI-SIG</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>38</span><span>: Offset MSICAP + 8h: MUA – Message Signaled Interrupt Upper Address</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell1">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Type</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Reset</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:00</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Upper Address (UADDR): </span><span>Upper 32 bits of the system specified message address. This register is required when the MSI Capability is supported by the controller.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>39</span><span>: Offset MSICAP + Ch: MD – Message Signaled Interrupt Message Data</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell1">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Type</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Reset</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>15:00</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Data (DATA):</span><span> This 16-bit field is programmed by system software if MSI is enabled. Its content is driven onto the lower word (PCI AD[15:0]) during the data phase of the MSI memory write transaction.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>40</span><span>: Offset MSICAP + 10h: MMASK – Message Signaled Interrupt Mask Bits (Optional)</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell1">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Type</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Reset</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:00</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Mask Bits (MASK): </span><span>For each Mask bit that is set to ‘1’, the function is prohibited from sending the associated message.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>41</span><span>: Offset MSICAP + 14h: MPEND – Message Signaled Interrupt Pending Bits (Optional)</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell1">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Type</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Reset</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:00</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Pending Bits (PEND): </span><span>For each Pending bit that is set to ‘1’, the function has a pending associated message.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>42</span><span>: MSI-X Capability (Optional)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Start</span>
    </p>
   </td>
   <td>
    <p>
     <span>End</span>
    </p>
   </td>
   <td>
    <p>
     <span>Symbol</span>
    </p>
   </td>
   <td>
    <p>
     <span>Name</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>MSIXCAP</span>
    </p>
   </td>
   <td>
    <p>
     <span>MSIXCAP+1h</span>
    </p>
   </td>
   <td>
    <p>
     <span>MXID</span>
    </p>
   </td>
   <td>
    <p>
     <span>MSI-X Capability ID</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>MSIXCAP+2h</span>
    </p>
   </td>
   <td>
    <p>
     <span>MSIXCAP+3h</span>
    </p>
   </td>
   <td>
    <p>
     <span>MXC</span>
    </p>
   </td>
   <td>
    <p>
     <span>MSI-X Message Control</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>MSIXCAP+4h</span>
    </p>
   </td>
   <td>
    <p>
     <span>MSIXCAP+7h</span>
    </p>
   </td>
   <td>
    <p>
     <span>MTAB</span>
    </p>
   </td>
   <td>
    <p>
     <span>MSI-X Table Offset and Table BIR</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>MSIXCAP+8h</span>
    </p>
   </td>
   <td>
    <p>
     <span>MSIXCAP+Bh</span>
    </p>
   </td>
   <td>
    <p>
     <span>MPBA</span>
    </p>
   </td>
   <td>
    <p>
     <span>MSI-X PBA Offset and PBA BIR</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>43</span><span>: Offset MSIXCAP: MXID – MSI-X Identifiers</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell1">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Type</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Reset</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>15:08</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Next Pointer (NEXT):</span><span> Indicates the next item in the list. This may be a capability pointer or may be the last item in the list.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07:00</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>11h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Capability ID (CID): </span><span>Indicates </span><span>this is an MSI-X capability.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>44</span><span>: Offset MSIXCAP + 2h: MXC – MSI-X Message Control</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell1">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Type</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Reset</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>15</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">MSI-X Enable (MXE):</span><span> If set to ‘1’ and the MSI Enable bit in the MSI Message Control register is cleared to ‘0’, the function is permitted to use MSI-X to request service and is prohibited from using its INTx# pin (if implemented). If cleared to ‘0’, the function is prohibited from using MSI-X to request service.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>14</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Function Mask (FM): </span><span>If set to ‘1’, all of the vectors associated with the function are masked, regardless of their per vector Mask bit states. If cleared to ‘0’, each vector’s Mask bit determines whether the vector is masked or not. </span><span>Setting the MSI-X Function Mask bit to ‘1’ or clearing to ‘0’ has</span><span> no effect on the state of the per vector Mask bits.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>13:11</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>000b</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved </span><span>by PCI-SIG</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>10:00</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Table Size (TS):</span><span> This value indicates the size of the MSI-X Table as the value </span><span class="txtfmt3">n</span><span>, which is encoded as </span><span class="txtfmt3">n</span><span> - 1. For example, a returned value of 3h corresponds to a table size of 4.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>45</span><span>: Offset MSIXCAP + 4h: MTAB – MSI-X Table Offset / Table BIR</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell1">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Type</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Reset</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:03</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Table Offset (TO):</span><span> Used as an offset from the address contained by one of the function’s Base Address registers to point to the base of the MSI-X Table. The lower three Table BIR bits are masked off (cleared to 000b) by system software to form a 32-bit </span><span>qword</span><span> </span><span>aligned</span><span> offset. </span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>02:00</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Table BIR (TBIR):</span><span> This field indicates which one of a function’s Base Address registers, located beginning at 10h in Configuration Space, is used to map the function’s MSI-X Table into system memory.</span>
    </p>
    <table>
     <tr>
      <th class="tcell1">
       <p>
        <span>BIR Value</span>
       </p>
      </th>
      <th class="tcell1">
       <p>
        <span>BAR Offset</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>0h</span>
       </p>
      </td>
      <td>
       <p>
        <span>10h</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>1h</span>
       </p>
      </td>
      <td>
       <p>
        <span>n/a</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>2h</span>
       </p>
      </td>
      <td>
       <p>
        <span>n/a</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>3h</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>4h</span>
       </p>
      </td>
      <td>
       <p>
        <span>20h</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>5h</span>
       </p>
      </td>
      <td>
       <p>
        <span>24h</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>6h</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>7h</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
    </table>
    <p>
     <span>For a 64-bit Base Address register, the Table BIR indicates the lower dword. With PCI-to-PCI bridges, BIR values 2h to 5h are also reserved.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>46</span><span>: Offset MSIXCAP + 8h: MPBA – MSI-X PBA Offset / PBA BIR</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell1">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Type</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Reset</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:03</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">PBA Offset (PBAO): </span><span>Used as an offset from the address contained by one of the function’s Base Address registers to point to the base of the MSI-X PBA. The lower three PBA BIR bits are masked off (cleared to 000b) by software to form a 32-bit </span><span>qword-aligned </span><span>offset.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>02:00</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">PBA BIR (PBIR):</span><span> This field indicates which one of a function’s Base Address registers, located beginning at 10h in Configuration Space, is used to map the function’s MSI-X PBA into system memory.</span>
    </p>
    <table>
     <tr>
      <th class="tcell1">
       <p>
        <span>BIR Value</span>
       </p>
      </th>
      <th class="tcell1">
       <p>
        <span>BAR Offset</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>0h</span>
       </p>
      </td>
      <td>
       <p>
        <span>10h</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>1h</span>
       </p>
      </td>
      <td>
       <p>
        <span>n/a</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>2h</span>
       </p>
      </td>
      <td>
       <p>
        <span>n/a</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>3h</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>4h</span>
       </p>
      </td>
      <td>
       <p>
        <span>20h</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>5h</span>
       </p>
      </td>
      <td>
       <p>
        <span>24h</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>6h</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>7h</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>47</span><span>: PCI Express Capability</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Start</span>
    </p>
   </td>
   <td>
    <p>
     <span>End</span>
    </p>
   </td>
   <td>
    <p>
     <span>Symbol</span>
    </p>
   </td>
   <td>
    <p>
     <span>Name</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>PXCAP</span>
    </p>
   </td>
   <td>
    <p>
     <span>PXCAP+1h</span>
    </p>
   </td>
   <td>
    <p>
     <span>PXID</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCI Express Capability ID</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>PXCAP+2h</span>
    </p>
   </td>
   <td>
    <p>
     <span>PXCAP+3h</span>
    </p>
   </td>
   <td>
    <p>
     <span>PXCAP</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCI Express Capabilities</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>PXCAP+4h</span>
    </p>
   </td>
   <td>
    <p>
     <span>PXCAP+7h</span>
    </p>
   </td>
   <td>
    <p>
     <span>PXDCAP</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCI Express Device Capabilities</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>PXCAP+8h</span>
    </p>
   </td>
   <td>
    <p>
     <span>PXCAP+9h</span>
    </p>
   </td>
   <td>
    <p>
     <span>PXDC</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCI Express Device Control</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>PXCAP+Ah</span>
    </p>
   </td>
   <td>
    <p>
     <span>PXCAP+Bh</span>
    </p>
   </td>
   <td>
    <p>
     <span>PXDS</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCI Express Device Status</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>PXCAP+Ch</span>
    </p>
   </td>
   <td>
    <p>
     <span>PXCAP+Fh</span>
    </p>
   </td>
   <td>
    <p>
     <span>PXLCAP</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCI Express Link Capabilities</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>PXCAP+10h</span>
    </p>
   </td>
   <td>
    <p>
     <span>PXCAP+11h</span>
    </p>
   </td>
   <td>
    <p>
     <span>PXLC</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCI Express Link Control</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>PXCAP+12h</span>
    </p>
   </td>
   <td>
    <p>
     <span>PXCAP+13h</span>
    </p>
   </td>
   <td>
    <p>
     <span>PXLS</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCI Express Link Status</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>PXCAP+24h</span>
    </p>
   </td>
   <td>
    <p>
     <span>PXCAP+27h</span>
    </p>
   </td>
   <td>
    <p>
     <span>PXDCAP2</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCI Express Device Capabilities 2</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>PXCAP+28h</span>
    </p>
   </td>
   <td>
    <p>
     <span>PXCAP+29h</span>
    </p>
   </td>
   <td>
    <p>
     <span>PXDC2</span>
    </p>
   </td>
   <td>
    <p>
     <span>PCI Express Device Control 2</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="5">
    <p>
     <span>Figure </span><span>48</span><span>: Offset PXCAP: PXID – PCI Express Capability ID</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell1">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Type</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Reset</span>
    </p>
   </th>
   <th colspan="2" class="tcell1">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>15:8</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Next Pointer (NEXT):</span><span> Indicates the next item in the list. This may be a capability pointer or may be the last item in the list.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>7:0</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>10h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Capability ID (CID): </span><span>Indicates that this capability structure is a PCI Express capability.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="5">
    <p>
     <span>Figure </span><span>49</span><span>: Offset PXCAP + 2h: PXCAP – PCI Express Capabilities</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell1">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Type</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Reset</span>
    </p>
   </th>
   <th colspan="2" class="tcell1">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>15:14</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>00b</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span><span> by PCI-SIG</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>13:9</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Interrupt Message Number (IMN):</span><span> This field indicates the MSI/MSI-X vector that is used for the interrupt message generated in association with any of the status bits of this </span><span>capability </span><span>structure. There are no status bits that generate interrupts defined in this capability within this specification, thus this field is not used.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>8</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Slot Implemented (SI): </span><span>Not applicable for PCI Express Endpoint devices.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>7:4</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Device/Port Type (DPT):</span><span> Indicates the specific type of this PCI Express function. This device shall be indicated as a PCI Express Endpoint.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>3:0</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>2h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Capability Version (VER): </span><span>Indicates that this capability structure is a PCI Express capability structure.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>50</span><span>: Offset PXCAP + 4h: PXDCAP – PCI Express Device Capabilities</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell1">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Type</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Reset</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:29</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>000b</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span><span> by PCI-SIG</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>28</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>1b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Function Level Reset Capability (FLRC):</span><span> A value of ‘1’ indicates the Function supports the optional Function Level Reset mechanism. NVM Express controllers shall support Function Level Reset.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>27:26</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>00b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Captured Slot Power Limit Scale (CSPLS): </span><span>Specifies the scale used for the Slot Power Limit Value.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>25:18</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Captured Slot Power Limit Value (CSPLV): </span><span>In combination with the Slot Power Limit Scale value, specifies the upper limit on power supplied by the slot. Power limit (in Watts) is calculated by multiplying the value in this field by the value in the Slot Power Limit Scale field.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>17:16</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>00b</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved </span><span>by PCI-SIG</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>15</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>1b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Role-based Error Reporting (RER): </span><span>When set to ‘1’, indicates that the Function implements role-based error reporting. This functionality is required.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>14:12</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>000b</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved </span><span>by PCI-SIG</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>11:9</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Endpoint L1 Acceptable Latency (L1L): </span><span>This field indicates the acceptable latency that the Endpoint is able to withstand due to a transition from the L1 state to the L0 state. </span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>08:06</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Endpoint L0s Acceptable Latency (L0SL):</span><span> This field indicates the acceptable total latency that the Endpoint is able to withstand due to the transition from L0s state to the L0 state. </span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>05</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Extended Tag Field Supported (ETFS): </span><span>This bit indicates the maximum supported size of the Tag field as a Requester. </span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>04:03</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Phantom Functions Supported (PFS): </span><span>This field indicates the support for use of unclaimed Function Numbers to extend the number of outstanding transactions allowed by logically combining unclaimed Function Numbers with the Tag identifier. </span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>02:00</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Max_Payload_Size Supported (MPS): </span><span>This field indicates the maximum payload size that the </span><span>Function </span><span>may support for TLPs.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>51</span><span>: Offset PXCAP + 8h: PXDC – PCI Express Device Control</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell1">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Type</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Reset</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>15</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Initiate Function Level Reset: </span><span>A write of ‘1’ initiates Function Level Reset to the Function. The value read by software from this bit shall always ‘0’.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>14:12</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW/</span>
    </p>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Max_Read_Request_Size (MRRS): </span><span>This field sets the maximum Read Request size for the Function as a Requester. The Function shall not generate Read Requests with size exceeding the set value. </span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>11</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW/</span>
    </p>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Enable No Snoop (ENS): </span><span>If this bit is set to ‘1’, the Function is permitted to set the No Snoop bit in the Requestor Attributes of transactions </span><span>the Function</span><span> initiates that do not require hardware enforced cache coherency. This bit may be hardwired to ‘0’ if a Function would never set the No Snoop attribute in transactions </span><span>the Function</span><span> </span><span>initiates.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>10</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW/</span>
    </p>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">AUX Power PM Enable (APPME): </span><span>If this bit is set to ‘1’, enables a Function to draw AUX power independent of PME AUX power. Functions that do not implement this capability hardware this bit to ‘0’.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>09</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW/</span>
    </p>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Phantom Functions Enable (PFE):</span><span> If this bit is set to ‘1’, enables a Function to use unclaimed Functions as Phantom Functions to extend the number of outstanding transaction identifiers. If this bit is cleared to ‘0’, the Function is not allowed to use Phantom Functions. </span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>08</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW/</span>
    </p>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Extended Tag Enable (ETE):</span><span> If this bit is set to ‘1’, enables a Function to use an 8-bit Tag field as a Requester. If this bit is cleared to ‘0’, the Function is restricted to a 5-bit Tag field. </span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07:05</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW/</span>
    </p>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>000b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Max_Payload_Size (MPS):</span><span> This field sets the maximum TLP payload size for the Function. As a receiver, the Function shall handle TLPs as large as the set value. As a transmitter, the Function shall not generate TLPs exceeding the set value. Functions that support only the </span><span>128-byte </span><span>max payload size are permitted to hardwire this field to 0h.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>04</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW/</span>
    </p>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Enable Relaxed Ordering (ERO):</span><span> If this bit is set to ‘1’, the Function is permitted to set the Relaxed Ordering bit in the Attributes field of transactions </span><span>the Function</span><span> initiates that do not require strong write ordering.</span><span> </span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>03</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Unsupported Request Reporting Enable (URRE):</span><span> This bit, in conjunction with other bits, controls the signaling of Unsupported Requests by sending error messages.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>02</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Fatal Error Reporting Enable (FERE):</span><span> This bit, in conjunction with other bits, controls the signaling of Unsupported Requests by sending ERR_FATAL messages.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>01</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Non-Fatal Error Reporting Enable (NFERE):</span><span> This bit, in conjunction with other bits, controls the signaling of Unsupported Requests by sending ERR_NONFATAL messages.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>00</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Correctable Error Reporting Enable (CERE):</span><span> This bit, in conjunction with other bits, controls the signaling of Unsupported Requests by sending ERR_COR messages.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="5">
    <p>
     <span>Figure </span><span>52</span><span>: Offset PXCAP + Ah: PXDS – PCI Express Device Status</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell1">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Type</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Reset</span>
    </p>
   </th>
   <th colspan="2" class="tcell1">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>15:06</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved </span><span>by PCI-SIG</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>05</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Transactions Pending (TP): </span><span>When set to ‘1’</span><span>,</span><span> this bit indicates that the Function has issued non-posted requests that have not been completed. This bit is cleared to ‘0’ only when all outstanding non-posted requests have completed or have been terminated by the completion timeout mechanism. This bit shall also be cleared to ‘0’ upon completion of a Function Level Reset.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>04</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">AUX Power Detected (APD): </span><span>Functions that require AUX power report this bit as set to ‘1’ if AUX power is detected by the Function.</span><span> </span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>03</span>
    </p>
   </td>
   <td>
    <p>
     <span>RWC</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Unsupported Request Detected (URD):</span><span> When set to ‘1’</span><span>,</span><span> this bit indicates that the Function received an Unsupported Request. Errors are logged in this register regardless of whether error reporting is enabled in the Device Control register.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>02</span>
    </p>
   </td>
   <td>
    <p>
     <span>RWC</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Fatal Error Detected (FED):</span><span> When set to ‘1’</span><span>,</span><span> this bit indicates the status of fatal errors detected. Errors are logged in this register regardless of whether error reporting is enabled in the Device Control register.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>01</span>
    </p>
   </td>
   <td>
    <p>
     <span>RWC</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Non-Fatal Error Detected (NFED):</span><span> When set to ‘1’</span><span>,</span><span> this bit indicates the status of non-fatal errors detected. Errors are logged in this register regardless of whether error reporting is enabled in the Device Control register.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>00</span>
    </p>
   </td>
   <td>
    <p>
     <span>RWC</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Correctable Error Detected (CED):</span><span> When set to ‘1’</span><span>,</span><span> this bit indicates status of correctable errors detected. Errors are logged in this register regardless of whether error reporting is enabled in the Device Control register.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="5">
    <p>
     <span>Figure </span><span>53</span><span>: Offset PXCAP + Ch: PXLCAP – PCI Express Link Capabilities</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell1">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Type</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Reset</span>
    </p>
   </th>
   <th colspan="2" class="tcell1">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:24</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>HwInit</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Port Number (PN): </span><span>This field specifies the PCI Express port number for this device.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>23</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span><span> by PCI-SIG</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>22</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>HwInit</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">ASPM Optionality Compliance (AOC): </span><span>This bit specifies Active State Power Management (ASPM) support.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>21</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Link Bandwidth Notification Capability (LBNC): </span><span>Not applicable to Endpoints. </span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>20</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Data Link Layer Link Active Reporting Capable (DLLLA): </span><span>Not applicable to Endpoints. </span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>19</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Surprise Down Error Reporting Capable (SDERC): </span><span>Not applicable to Endpoints. </span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>18</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Clock Power Management (CPM): </span><span>If this bit is set to ‘1’, the component tolerates the removal of any reference clock(s) via the “clock request” (CLKREQ#) mechanism when the Link is in the L1 and L2/L3 Ready Link states. If this bit is cleared to ‘0’, the component does not have this capability and that reference clock(s) shall not be removed in these Link states.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>17:15</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">L1 Exit Latency (L1EL):</span><span> This field indicates the L1 exit latency for the given PCI Express Link. The value reported indicates the length of time this port requires to complete transition from L1 to L0.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>14:12</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">L0s Exit Latency (L0SEL): </span><span>This field indicates the L0s exit latency for the given PCI Express Link. The value reported indicates the length of time this port requires to complete transition from L0s to L0.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>11:10</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Active State Power Management Support (ASPMS):</span><span> This field indicates the level of ASPM supported on the given PCI Express Link.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>09:04</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Maximum Link Width (MLW):</span><span> This field indicates the maximum Link width (x</span><span class="txtfmt3">n</span><span> – corresponding to </span><span class="txtfmt3">n</span><span> lanes) implemented by the component. </span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>03:00</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Supported Link Speeds (SLS):</span><span> This field indicates the supported Link speed(s) of the associated port.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="5">
    <p>
     <span>Figure </span><span>54</span><span>: Offset PXCAP + 10h: PXLC – PCI Express Link Control</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell1">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Type</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Reset</span>
    </p>
   </th>
   <th colspan="2" class="tcell1">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>15:10</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved</span><span> by PCI-SIG</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>09</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW/</span>
    </p>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Hardware Autonomous Width Disable (HAWD): </span><span>If</span><span> </span><span>set to ‘1’, disables hardware from changing the Link width for reasons other than attempting to correct unreliable Link operation by reducing Link width. Components that do not implement the ability autonomously to change Link width are permitted to hardwire this bit to ‘0’. </span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>08</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Enable Clock Power Management (ECPM):</span><span> </span><span>If</span><span> </span><span>cleared to ‘0’, clock power management is disabled and the device shall hold the CLKREQ# signal low. </span><span>If</span><span> </span><span>set to ‘1’, the device is permitted to use the CLKREQ# signal to power manage the Link clock according to the protocol defined for mini PCI Express.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Extended Synch (ES): </span><span>If</span><span> </span><span>set to ‘1’, this bit forces the transmission of additional Ordered Sets when exiting the L0s state and when in the Recovery state. This mode provides external devices (e.g., logic analyzers) monitoring the Link time to achieve bit and symbol lock before the Link enters the L0 state and resumes communication.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>06</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Common Clock Configuration (CCC): </span><span>If</span><span> </span><span>set to ‘1’, this bit indicates that this component and the component at the opposite end of this Link are operating with a distributed common reference clock. </span><span>If</span><span> </span><span>cleared to ‘0’</span><span>,</span><span> this component and the component at the opposite end of this Link are operating with asynchronous reference clocks.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>05:04</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>00b</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved:</span><span> These bits are reserved on Endpoints.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>03</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Read Completion Boundary (RCB): </span><span>Indicate</span><span>s</span><span> the RCB value of the root port. </span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>02</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved </span><span>by PCI-SIG</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>01:00</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>00b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Active State Power Management Control (ASPMC): </span><span>This field controls the level of ASPM executed on the PCI Express Link. </span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="5">
    <p>
     <span>Figure </span><span>55</span><span>: Offset PXCAP + 12h: PXLS – PCI Express Link Status</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell1">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Type</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Reset</span>
    </p>
   </th>
   <th colspan="2" class="tcell1">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>15:13</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>000b</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved </span><span>by PCI-SIG</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>12</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Slot Clock Configuration: </span><span>If set to ‘1’, </span><span>this bit </span><span>indicates that the component uses the same physical reference clock that the platform provides on the connector. If the device uses an independent clock irrespective of a reference on the connector, this bit shall be cleared to ‘0’.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>11:10</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>00b</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved </span><span>by PCI-SIG</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>09:04</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>n/a</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Negotiated Link Width (NLW): </span><span>This field indicates the negotiated Link width. This field is undefined when the Link is not up. </span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>03:00</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>n/a</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Current Link Speed (CLS): </span><span>This field indicates the negotiated Link speed. This field is undefined when the Link is not up. </span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>56</span><span>: Offset PXCAP + 24h: PXDCAP2 – PCI Express Device Capabilities 2</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell1">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Type</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Reset</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:24</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved </span><span>by PCI-SIG</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>23:22</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Max End-End TLP Prefixes (MEETP): </span><span>Indicates the maximum number of End-End TLP Prefixes supported by this Function. TLPs received by this Function that contain more End-End TLP Prefixes than are supported shall be handled as Malformed TLPs.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>21</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">End-End TLP Prefix Supported (EETPS): </span><span>Indicates whether End-End TLP Prefix support is offered by a Function. If cleared to ‘0’, there is no support. If set to ‘1’, the Function supports receiving TLPs containing End-End TLP Prefixes.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>20</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Extended Fmt Field Supported (EFFS): </span><span>If set to ‘1’, the Function supports the 3-bit definition of the Fmt field. If cleared to ‘0’, the Function supports a 2-bit definition of the Fmt field.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>19:18</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">OBFF Supported (OBFFS): </span><span>This field indicates the level of support for OBFF.</span><span class="txtfmt0"> </span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>17:14</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved </span><span>by PCI-SIG</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>13:12</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">TPH Completer Supported (TPHCS): </span><span>Defined encodings are listed in the following table.</span>
    </p>
    <table>
     <tr>
      <th class="tcell1">
       <p>
        <span>Value</span>
       </p>
      </th>
      <th class="tcell1">
       <p>
        <span>Definition</span>
       </p>
      </th>
     </tr>
     <tr>
      <td>
       <p>
        <span>00b</span>
       </p>
      </td>
      <td>
       <p>
        <span>TPH and Extended TPH Completer not supported</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>01b</span>
       </p>
      </td>
      <td>
       <p>
        <span>TPH Completer supported; Extended TPH Completer not supported</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>10b</span>
       </p>
      </td>
      <td>
       <p>
        <span>Reserved</span>
       </p>
      </td>
     </tr>
     <tr>
      <td>
       <p>
        <span>11b</span>
       </p>
      </td>
      <td>
       <p>
        <span>Both TPH and Extended TPH Completer supported</span>
       </p>
      </td>
     </tr>
    </table>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>11</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Latency Tolerance Reporting Supported (LTRS): </span><span>If set to ‘1’, then the latency tolerance reporting mechanism is supported.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>10</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">No RO-enabled PR-PR Passing (NPRPR): </span><span>Not applicable to the NVM Express interface.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>09</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">128-bit CAS Completer Supported (128CCS): </span><span>This bit shall be set to ‘1’ if the Function supports this optional capability.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>08</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">64-bit AtomicOp Completer Supported (64AOCS): </span><span>Includes FetchAdd, Swap, and CAS AtomicOps. This bit shall be set to ‘1’ if the Function supports this optional capability.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">32-bit AtomicOp Completer Supported (32AOCS): </span><span>Includes FetchAdd, Swap, and CAS AtomicOps. This bit shall be set to ‘1’ if the Function supports this optional capability.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>06</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">AtomicOp Routing Supported (AORS): </span><span>Not applicable to the NVM Express interface.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>05</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">ARI Forwarding Supported (ARIFS): </span><span>Not applicable for the NVM Express interface.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>04</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>1b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Completion Timeout Disable Supported (CTDS): </span><span>A value of ‘1’ indicates support for the Completion Timeout Disable mechanism. The Completion Timeout Disable mechanism is required for Endpoints that issue requests on their own behalf.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>03:00</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Completion Timeout Ranges Supported (CTRS): </span><span>This field indicates device function support for the optional Completion Timeout programmability mechanism. </span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="5">
    <p>
     <span>Figure </span><span>57</span><span>: Offset PXCAP + 28h: PXDC2 – PCI Express Device Control 2</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell1">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Type</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Reset</span>
    </p>
   </th>
   <th colspan="2" class="tcell1">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:15</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved </span><span>by PCI-SIG</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>14:13</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">OBFF Enable (OBFFE): </span><span>This field controls the capabilities enabled for OBFF.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>12:11</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>00b</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved </span><span>by PCI-SIG</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>10</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Latency Tolerance Reporting Mechanism Enable (LTRME):</span><span> When set to ‘1’, enables the LTR mechanism. When cleared to ‘0’, the LTR mechanism is disabled.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>09:05</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved </span><span>by PCI-SIG</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>04</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Completion Timeout Disable (CTD): </span><span>When set to ‘1’, this bit disables the</span>
    </p>
    <p>
     <span>Completion Timeout mechanism.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>03:00</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW/RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Completion Timeout Value: </span><span>Specifies the completion timeout value. If this feature is not supported in PXDCAP2, then this field is </span><span>read-only </span><span>0h.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>58</span><span>: Advanced Error Reporting Capability (Optional)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>Start</span>
    </p>
   </td>
   <td>
    <p>
     <span>End</span>
    </p>
   </td>
   <td>
    <p>
     <span>Symbol</span>
    </p>
   </td>
   <td>
    <p>
     <span>Name</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>AERCAP</span>
    </p>
   </td>
   <td>
    <p>
     <span>AERCAP+3h</span>
    </p>
   </td>
   <td>
    <p>
     <span>AERID</span>
    </p>
   </td>
   <td>
    <p>
     <span>AER Capability ID</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>AERCAP+4h</span>
    </p>
   </td>
   <td>
    <p>
     <span>AERCAP+7h</span>
    </p>
   </td>
   <td>
    <p>
     <span>AERUCES</span>
    </p>
   </td>
   <td>
    <p>
     <span>AER Uncorrectable Error Status Register</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>AERCAP+8h</span>
    </p>
   </td>
   <td>
    <p>
     <span>AERCAP+Bh</span>
    </p>
   </td>
   <td>
    <p>
     <span>AERUCEM</span>
    </p>
   </td>
   <td>
    <p>
     <span>AER Uncorrectable Error Mask Register</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>AERCAP+Ch</span>
    </p>
   </td>
   <td>
    <p>
     <span>AERCAP+Fh</span>
    </p>
   </td>
   <td>
    <p>
     <span>AERUCESEV</span>
    </p>
   </td>
   <td>
    <p>
     <span>AER Uncorrectable Error Severity Register</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>AERCAP+10h</span>
    </p>
   </td>
   <td>
    <p>
     <span>AERCAP+13h</span>
    </p>
   </td>
   <td>
    <p>
     <span>AERCES</span>
    </p>
   </td>
   <td>
    <p>
     <span>AER Correctable Error Status Register</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>AERCAP+14h</span>
    </p>
   </td>
   <td>
    <p>
     <span>AERCAP+17h</span>
    </p>
   </td>
   <td>
    <p>
     <span>AERCEM</span>
    </p>
   </td>
   <td>
    <p>
     <span>AER Correctable Error Mask Register</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>AERCAP+18h</span>
    </p>
   </td>
   <td>
    <p>
     <span>AERCAP+1Bh</span>
    </p>
   </td>
   <td>
    <p>
     <span>AERCC</span>
    </p>
   </td>
   <td>
    <p>
     <span>AER Advanced Error Capabilities and Control Reg</span><span>ister</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>AERCAP+1Ch</span>
    </p>
   </td>
   <td>
    <p>
     <span>AERCAP+2Bh</span>
    </p>
   </td>
   <td>
    <p>
     <span>AERHL</span>
    </p>
   </td>
   <td>
    <p>
     <span>AER Header Log Register</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>AERCAP+38h</span>
    </p>
   </td>
   <td>
    <p>
     <span>AERCAP+47h</span>
    </p>
   </td>
   <td>
    <p>
     <span>AERTLP</span>
    </p>
   </td>
   <td>
    <p>
     <span>AER TLP Prefix Log Register (Optional)</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="5">
    <p>
     <span>Figure </span><span>59</span><span>: Offset AERCAP: AERID – AER Capability ID</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell1">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Type</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Reset</span>
    </p>
   </th>
   <th colspan="2" class="tcell1">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:20</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Next Pointer (NEXT):</span><span> Indicates the next item in the list. This may be a capability pointer or may be the last item in the list.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>19:16</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Capability Version (CVER): </span><span>Indicates the version of the capability structure. Reset value may be 1h or 2h.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>15:0</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>1h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Capability ID (CID): </span><span>Indicates that this capability structure is an Advanced Error Reporting capability.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>60</span><span>: Offset AERCAP + 4: AERUCES – AER Uncorrectable Error Status Register</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell1">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Type</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Reset</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:26</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved </span><span>by PCI-SIG</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>25</span>
    </p>
   </td>
   <td>
    <p>
     <span>RWC/RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">TLP Prefix Blocked Error Status (TPBES) </span><span>(Optional)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>24</span>
    </p>
   </td>
   <td>
    <p>
     <span>RWC/RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">AtomicOp Egress Blocked Status (AOEBS) </span><span>(Optional)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>23</span>
    </p>
   </td>
   <td>
    <p>
     <span>RWC/RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">MC Blocked TLP Status (MCBTS) </span><span>(Optional)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>22</span>
    </p>
   </td>
   <td>
    <p>
     <span>RWC/RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Uncorrectable Internal Error Status (UIES) </span><span>(Optional)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>21</span>
    </p>
   </td>
   <td>
    <p>
     <span>RWC/RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">ACS Violation Status (ACSVS) </span><span>(Optional)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>20</span>
    </p>
   </td>
   <td>
    <p>
     <span>RWC</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Unsupported Request Error Status (URES)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>19</span>
    </p>
   </td>
   <td>
    <p>
     <span>RWC/RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">ECRC Error Status (ECRCES) </span><span>(Optional)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>18</span>
    </p>
   </td>
   <td>
    <p>
     <span>RWC</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Malformed TLP Status (MTS)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>17</span>
    </p>
   </td>
   <td>
    <p>
     <span>RWC/RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Receiver Overflow Status (ROS) </span><span>(Optional)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>16</span>
    </p>
   </td>
   <td>
    <p>
     <span>RWC</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Unexpected Completion Status (UCS) </span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>15</span>
    </p>
   </td>
   <td>
    <p>
     <span>RWC/RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Completer Abort Status (CAS) </span><span>(Optional)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>14</span>
    </p>
   </td>
   <td>
    <p>
     <span>RWC</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Completion Timeout Status (CTS)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>13</span>
    </p>
   </td>
   <td>
    <p>
     <span>RWC/RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Flow Control Protocol Error Status (FCPES) </span><span>(Optional)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>12</span>
    </p>
   </td>
   <td>
    <p>
     <span>RWC</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Poisoned TLP Status (PTS)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>11:05</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved </span><span>by PCI-SIG</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>04</span>
    </p>
   </td>
   <td>
    <p>
     <span>RWC</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Data Link Protocol Error Status (DLPES)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>03:00</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved </span><span>by PCI-SIG</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="5">
    <p>
     <span>Figure </span><span>61</span><span>: Offset AERCAP + 8: AERUCEM – AER Uncorrectable Error Mask Register</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell1">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Type</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Reset</span>
    </p>
   </th>
   <th colspan="2" class="tcell1">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:26</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved </span><span>by PCI-SIG</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>25</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW/RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">TLP Prefix Blocked Error Mask (TPBEM) </span><span>(Optional)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>24</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW/RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">AtomicOp Egress Blocked Mask (AOEBM)</span><span> (Optional)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>23</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW/RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">MC Blocked TLP Mask (MCBTM)</span><span> (Optional)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>22</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW/RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>1b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Uncorrectable Internal Error Mask (UIEM)</span><span> (Optional)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>21</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW/RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">ACS Violation Mask (ACSVM)</span><span> (Optional)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>20</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Unsupported Request Error Mask (UREM)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>19</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW/RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">ECRC Error Mask (ECRCEM)</span><span> (Optional)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>18</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Malformed TLP Mask (MTM)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>17</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW/RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Receiver Overflow Mask (ROM)</span><span> (Optional)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>16</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Unexpected Completion Mask (UCM)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>15</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW/RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Completer Abort Mask (CAM)</span><span> (Optional)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>14</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Completion Timeout Mask (CTM)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>13</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW/RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Flow Control Protocol Error Mask (FCPEM)</span><span> (Optional)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>12</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Poisoned TLP Mask (PTM)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>11:05</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved by PCI-SIG</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>04</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Data Link Protocol Error Mask (DLPEM)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>03:00</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved by PCI-SIG</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="5">
    <p>
     <span>Figure </span><span>62</span><span>: Offset AERCAP + Ch: AERUCESEV – AER Uncorrectable Error Severity Register</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell1">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Type</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Reset</span>
    </p>
   </th>
   <th colspan="2" class="tcell1">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:26</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved by PCI-SIG</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>25</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW/RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">TLP Prefix Blocked Error Severity (TPBESEV)</span><span> (Optional)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>24</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW/RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">AtomicOp Egress Blocked Severity (AOEBSEV)</span><span> (Optional)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>23</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW/RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">MC Blocked TLP Severity (MCBTSEV)</span><span> (Optional)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>22</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW/RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>1b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Uncorrectable Internal Error Severity (UIESEV)</span><span> (Optional)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>21</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW/RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">ACS Violation Severity (ACSVSEV)</span><span> (Optional)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>20</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Unsupported Request Error Severity (URESEV)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>19</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW/RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">ECRC Error Severity (ECRCESEV)</span><span> (Optional)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>18</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>1b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Malformed TLP Severity (MTSEV)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>17</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW/RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>1b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Receiver Overflow Severity (ROSEV)</span><span> (Optional)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>16</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Unexpected Completion Severity (UCSEV)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>15</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW/RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Completer Abort Severity (CASEV)</span><span> (Optional)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>14</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Completion Timeout Severity (CTSEV)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>13</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW/RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>1b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Flow Control Protocol Error Severity (FCPESEV)</span><span> (Optional)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>12</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Poisoned TLP Severity (PTSEV)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>11:05</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved by PCI-SIG</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>04</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>1b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Data Link Protocol Error Severity (DLPESEV)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>03:00</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved by PCI-SIG</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="4">
    <p>
     <span>Figure </span><span>63</span><span>: Offset AERCAP + 10h: AERCES – AER Correctable Error Status Register</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell1">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Type</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Reset</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:16</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved by PCI-SIG</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>15</span>
    </p>
   </td>
   <td>
    <p>
     <span>RWC/RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Header Log Overflow Status (HLOS)</span><span> (Optional)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>14</span>
    </p>
   </td>
   <td>
    <p>
     <span>RWC/RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Corrected Internal Error Status (CIES)</span><span> (Optional)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>13</span>
    </p>
   </td>
   <td>
    <p>
     <span>RWC</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Advisory Non-Fatal Error Status (ANFES)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>12</span>
    </p>
   </td>
   <td>
    <p>
     <span>RWC</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Replay Timer Timeout Status (RTS)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>11:09</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>000b</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved by PCI-SIG</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>08</span>
    </p>
   </td>
   <td>
    <p>
     <span>RWC</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">REPLAY_NUM Rollover Status (RRS)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07</span>
    </p>
   </td>
   <td>
    <p>
     <span>RWC</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Bad DLLP Status (BDS)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>06</span>
    </p>
   </td>
   <td>
    <p>
     <span>RWC</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Bad TLP Status (BTS)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>05:01</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved by PCI-SIG</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>00</span>
    </p>
   </td>
   <td>
    <p>
     <span>RWC</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Receiver Error Status (RES)</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="5">
    <p>
     <span>Figure </span><span>64</span><span>: Offset AERCAP + 14h: AERCEM – AER Correctable Error Mask Register</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell1">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Type</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Reset</span>
    </p>
   </th>
   <th colspan="2" class="tcell1">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:16</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved by PCI-SIG</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>15</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW/RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>1b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Header Log Overflow Mask (HLOM)</span><span> (Optional)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>14</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW/RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>1b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Corrected Internal Error Mask (CIEM)</span><span> (Optional)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>13</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>1b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Advisory Non-Fatal Error Mask (ANFEM)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>12</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Replay Timer Timeout Mask (RTM)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>11:09</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>000b</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved by PCI-SIG</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>08</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">REPLAY_NUM Rollover Mask (RRM)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Bad DLLP Mask (BDM)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>06</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Bad TLP Mask (BTM)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>05:01</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved by PCI-SIG</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>00</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Receiver Error Mask (REM)</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="5">
    <p>
     <span>Figure </span><span>65</span><span>: Offset AERCAP + 18h: AERCC – AER Capabilities and Control Register</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell1">
    <p>
     <span>Bits</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Type</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Reset</span>
    </p>
   </th>
   <th colspan="2" class="tcell1">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>31:12</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span>Reserved by PCI-SIG</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>11</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">TLP Prefix Log Present (TPLP): </span><span>If this bit is set</span><span> </span><span>to ‘1’ and FEP is valid, this indicates that the TLP Prefix Log register contains valid information. This bit is sticky </span><span>and</span><span> is neither initialized nor modified during a hot reset or FLR.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>10</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW/RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Multiple Header Recording Enable (MHRE): </span><span>If this bit is set to ‘1’, this enables the controller to generate more than one error header. This bit is sticky – it is neither initialized nor modified during a hot reset or FLR. If the controller does not implement the associated mechanism, then this bit is cleared to ‘0’.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>09</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW/RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Multiple Header Recording Capable (MHRC): </span><span>If this bit is set to ‘1’, indicates that the controller is capable of generating more than one error header.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>08</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW/RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">ECRC Check Enable (ECE): </span><span>If this bit is set to ‘1’, indicates that the ECRC checking is enabled. This bit is sticky – it is neither initialized nor modified during a hot reset or FLR. If the controller does not implement the associated mechanism, then this bit is cleared to ‘0’.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>07</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">ECRC Check Capable (ECC): </span><span>If this bit is set to ‘1’, indicates that the controller is capable of checking ECRC.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>06</span>
    </p>
   </td>
   <td>
    <p>
     <span>RW/RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0b</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">ECRC Generation Enable (EGE):</span><span> If this bit is set to ‘1’, indicates that the ECRC generation is enabled. This bit is sticky – it is neither initialized nor modified during a hot reset or FLR. If the controller does not implement the associated mechanism, then this bit is cleared to ‘0’.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>05</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>Impl Spec</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">ECRC Generation Capable (EGC):</span><span> If this bit is set to ‘1’, indicates that the controller is capable of generating ECRC.</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>04:00</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">First Error Pointer (FEP): </span><span>This field identifies the bit position of the first error reported in the AERUCES register. This field is sticky – it is neither initialized nor modified during a hot reset or FLR.</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="5">
    <p>
     <span>Figure </span><span>66</span><span>: Offset AERCAP + 1Ch: AERHL – AER Header Log Register</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell1">
    <p>
     <span>Byte</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Type</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Reset</span>
    </p>
   </th>
   <th colspan="2" class="tcell1">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>0</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Header Byte 3 (HB3)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>1</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Header Byte 2 (HB2)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>2</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Header Byte 1 (HB1)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>3</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Header Byte 0 (HB0)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>4</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Header Byte 7 (HB7)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>5</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Header Byte 6 (HB6)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>6</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Header Byte 5 (HB5)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>7</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Header Byte 4 (HB4)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>8</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Header Byte 11 (HB11)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>9</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Header Byte 10 (HB10)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>10</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Header Byte 9 (HB9)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>11</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Header Byte 8 (HB8)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>12</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Header Byte 15 (HB15)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>13</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Header Byte 14 (HB14)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>14</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Header Byte 13 (HB13)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>15</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Header Byte 12 (HB12)</span>
    </p>
   </td>
  </tr>
 </table>
 <table>
  <tr>
   <td colspan="5">
    <p>
     <span>Figure </span><span>67</span><span>: Offset AERCAP + 38h: AERTLP – AER TLP Prefix Log Register (Optional)</span>
    </p>
   </td>
  </tr>
  <tr>
   <th class="tcell1">
    <p>
     <span>Byte</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Type</span>
    </p>
   </th>
   <th class="tcell1">
    <p>
     <span>Reset</span>
    </p>
   </th>
   <th colspan="2" class="tcell1">
    <p>
     <span>Description</span>
    </p>
   </th>
  </tr>
  <tr>
   <td>
    <p>
     <span>0</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">First TLP Prefix Log Byte 3 (TPL1B3)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>1</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">First TLP Prefix Log Byte 2 (TPL1B2)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>2</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">First TLP Prefix Log Byte 1 (TPL1B1)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>3</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">First TLP Prefix Log Byte 0 (TPL1B0)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>4</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Second TLP Prefix Log Byte 3 (TPL2B3)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>5</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Second TLP Prefix Log Byte 2 (TPL2B2)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>6</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Second TLP Prefix Log Byte 1 (TPL2B1)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>7</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Second TLP Prefix Log Byte 0 (TPL2B0)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>8</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Third TLP Prefix Log Byte 3 (TPL3B3)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>9</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Third TLP Prefix Log Byte 2 (TPL3B2)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>10</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Third TLP Prefix Log Byte 1 (TPL3B1)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>11</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Third TLP Prefix Log Byte 0 (TPL3B0)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>12</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Fourth TLP Prefix Log Byte 3 (TPL4B3)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>13</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Fourth TLP Prefix Log Byte 2 (TPL4B2)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>14</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Fourth TLP Prefix Log Byte 1 (TPL4B1)</span>
    </p>
   </td>
  </tr>
  <tr>
   <td>
    <p>
     <span>15</span>
    </p>
   </td>
   <td>
    <p>
     <span>RO</span>
    </p>
   </td>
   <td>
    <p>
     <span>0h</span>
    </p>
   </td>
   <td>
    <p>
     <span class="txtfmt0">Fourth TLP Prefix Log Byte 0 (TPL4B0)</span>
    </p>
   </td>
  </tr>
 </table>
</body>
</html>
