<dec f='llvm/llvm/lib/Transforms/AggressiveInstCombine/AggressiveInstCombineInternal.h' l='75' type='MapVector&lt;llvm::Instruction *, llvm::TruncInstCombine::Info&gt;'/>
<offset>640</offset>
<doc f='llvm/llvm/lib/Transforms/AggressiveInstCombine/AggressiveInstCombineInternal.h' l='71'>/// An ordered map representing expression dag post-dominated by current
  /// processed TruncInst. It maps each instruction in the dag to its Info
  /// structure. The map is ordered such that each instruction appears before
  /// all other instructions in the dag that uses it.</doc>
<use f='llvm/llvm/lib/Transforms/AggressiveInstCombine/TruncInstCombine.cpp' l='80' u='m' c='_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv'/>
<use f='llvm/llvm/lib/Transforms/AggressiveInstCombine/TruncInstCombine.cpp' l='102' u='m' c='_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv'/>
<use f='llvm/llvm/lib/Transforms/AggressiveInstCombine/TruncInstCombine.cpp' l='106' u='m' c='_ZN4llvm16TruncInstCombine23buildTruncExpressionDagEv'/>
<use f='llvm/llvm/lib/Transforms/AggressiveInstCombine/TruncInstCombine.cpp' l='163' u='m' c='_ZN4llvm16TruncInstCombine14getMinBitWidthEv'/>
<use f='llvm/llvm/lib/Transforms/AggressiveInstCombine/TruncInstCombine.cpp' l='176' u='m' c='_ZN4llvm16TruncInstCombine14getMinBitWidthEv'/>
<use f='llvm/llvm/lib/Transforms/AggressiveInstCombine/TruncInstCombine.cpp' l='189' u='m' c='_ZN4llvm16TruncInstCombine14getMinBitWidthEv'/>
<use f='llvm/llvm/lib/Transforms/AggressiveInstCombine/TruncInstCombine.cpp' l='206' u='m' c='_ZN4llvm16TruncInstCombine14getMinBitWidthEv'/>
<use f='llvm/llvm/lib/Transforms/AggressiveInstCombine/TruncInstCombine.cpp' l='209' u='m' c='_ZN4llvm16TruncInstCombine14getMinBitWidthEv'/>
<use f='llvm/llvm/lib/Transforms/AggressiveInstCombine/TruncInstCombine.cpp' l='213' u='m' c='_ZN4llvm16TruncInstCombine14getMinBitWidthEv'/>
<use f='llvm/llvm/lib/Transforms/AggressiveInstCombine/TruncInstCombine.cpp' l='249' c='_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv'/>
<use f='llvm/llvm/lib/Transforms/AggressiveInstCombine/TruncInstCombine.cpp' l='256' u='m' c='_ZN4llvm16TruncInstCombine20getBestTruncatedTypeEv'/>
<use f='llvm/llvm/lib/Transforms/AggressiveInstCombine/TruncInstCombine.cpp' l='305' u='m' c='_ZN4llvm16TruncInstCombine17getReducedOperandEPNS_5ValueEPNS_4TypeE'/>
<use f='llvm/llvm/lib/Transforms/AggressiveInstCombine/TruncInstCombine.cpp' l='311' u='m' c='_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE'/>
<use f='llvm/llvm/lib/Transforms/AggressiveInstCombine/TruncInstCombine.cpp' l='312' c='_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE'/>
<use f='llvm/llvm/lib/Transforms/AggressiveInstCombine/TruncInstCombine.cpp' l='396' u='m' c='_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE'/>
<use f='llvm/llvm/lib/Transforms/AggressiveInstCombine/TruncInstCombine.cpp' l='396' u='m' c='_ZN4llvm16TruncInstCombine19ReduceExpressionDagEPNS_4TypeE'/>
