5 d 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd dly_assign1.1.vcd -o dly_assign1.1.cdd -v dly_assign1.1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" dly_assign1.1.v 1 28 1
2 1 5 8000c 1 3d 5002 0 0 1 26 2 $u0
2 2 11 8000c 1 3d 5002 0 0 1 26 2 $u1
1 a 3 830004 1 0 0 0 1 25 102
1 b 3 830007 1 0 0 0 1 25 102
1 c 3 83000a 1 0 0 0 1 25 1002
4 1 1 0 0
4 2 1 0 0
3 1 main.$u0 "main.$u0" dly_assign1.1.v 0 9 1
2 3 6 20002 1 0 1008 0 0 32 52 1 0 0 0 0 0 0 0
2 4 6 10002 2 2c 900a 3 0 32 26 aa aa aa aa aa aa aa aa
2 5 7 50008 1 0 21004 0 0 1 16 0
2 6 7 10001 0 1 1410 0 0 1 9 a
2 7 7 10008 1 37 16 5 6
2 8 8 120012 1 1 1018 0 0 1 9 c
2 9 8 f000f 2 1 100c 0 0 1 9 b
2 10 8 7000f 2 27 1008 9 0 1 26 2
2 11 8 50012 2 56 1020 8 10 1 26 2
2 12 8 10001 0 1 1410 0 0 1 9 a
2 13 8 10012 2 55 12 11 12
4 13 0 0 0
4 7 0 13 13
4 4 11 7 0
3 1 main.$u1 "main.$u1" dly_assign1.1.v 0 17 1
2 14 12 50008 1 0 21004 0 0 1 16 0
2 15 12 10001 0 1 1410 0 0 1 9 b
2 16 12 10008 1 37 16 14 15
2 17 13 50008 1 0 21008 0 0 1 20 1
2 18 13 10001 0 1 1410 0 0 1 9 c
2 19 13 10008 1 37 1a 17 18
2 20 14 20003 1 0 1008 0 0 32 52 44 0 0 0 0 0 0 0
2 21 14 10003 2 2c 900a 20 0 32 26 aa aa aa aa aa aa aa aa
2 22 15 50008 1 0 21008 0 0 1 20 1
2 23 15 10001 0 1 1410 0 0 1 9 b
2 24 15 10008 1 37 1a 22 23
2 25 16 50008 1 0 21004 0 0 1 16 0
2 26 16 10001 0 1 1410 0 0 1 9 c
2 27 16 10008 1 37 16 25 26
4 27 0 0 0
4 24 0 27 27
4 21 0 24 0
4 19 0 21 21
4 16 11 19 19
3 1 main.$u2 "main.$u2" dly_assign1.1.v 0 26 1
