{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748251884965 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748251884966 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 26 19:31:24 2025 " "Processing started: Mon May 26 19:31:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748251884966 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251884966 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Verilog-RISC-V-CPU -c Verilog-RISC-V-CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off Verilog-RISC-V-CPU -c Verilog-RISC-V-CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251884966 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1748251885414 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1748251885414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tls/binary_to_7seg.v 2 2 " "Found 2 design units, including 2 entities, in source file tls/binary_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_to_7Seg " "Found entity 1: binary_to_7Seg" {  } { { "TLS/binary_to_7Seg.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/binary_to_7Seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748251894291 ""} { "Info" "ISGN_ENTITY_NAME" "2 dual_binary_to_7Seg " "Found entity 2: dual_binary_to_7Seg" {  } { { "TLS/binary_to_7Seg.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/binary_to_7Seg.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748251894291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instatiate.v 1 1 " "Found 1 design units, including 1 entities, in source file instatiate.v" { { "Info" "ISGN_ENTITY_NAME" "1 instatiate " "Found entity 1: instatiate" {  } { { "instatiate.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/instatiate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748251894294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tls/tb_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file tls/tb_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_cpu " "Found entity 1: tb_cpu" {  } { { "TLS/tb_cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/tb_cpu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748251894297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tls/fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file tls/fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "TLS/fsm.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748251894301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tls/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file tls/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748251894305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file reg/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748251894307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pip/mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file pip/mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wb " "Found entity 1: mem_wb" {  } { { "PIP/mem_wb.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/PIP/mem_wb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748251894309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pip/if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file pip/if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "PIP/if_id.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/PIP/if_id.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748251894311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pip/id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file pip/id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex " "Found entity 1: id_ex" {  } { { "PIP/id_ex.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/PIP/id_ex.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748251894314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pip/ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file pip/ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_mem " "Found entity 1: ex_mem" {  } { { "PIP/ex_mem.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/PIP/ex_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748251894315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imgen/imm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file imgen/imm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "IMGEN/imm_gen.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/IMGEN/imm_gen.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748251894317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idm/instr_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file idm/instr_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "IDM/instr_mem.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/IDM/instr_mem.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748251894318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idm/data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file idm/data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "IDM/data_mem.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/IDM/data_mem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748251894320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hfu/hazard.v 1 1 " "Found 1 design units, including 1 entities, in source file hfu/hazard.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard " "Found entity 1: hazard" {  } { { "HFU/hazard.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/HFU/hazard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748251894322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hfu/forward.v 1 1 " "Found 1 design units, including 1 entities, in source file hfu/forward.v" { { "Info" "ISGN_ENTITY_NAME" "1 forward " "Found entity 1: forward" {  } { { "HFU/forward.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/HFU/forward.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748251894323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ccu/control.v 1 1 " "Found 1 design units, including 1 entities, in source file ccu/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "CCU/control.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/CCU/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748251894326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bpc/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file bpc/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "BPC/pc.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/BPC/pc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748251894328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU/ALU.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/ALU/ALU.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748251894330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd16.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd16.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd16 " "Found entity 1: bin2bcd16" {  } { { "bin2bcd16.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/bin2bcd16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748251894333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748251894335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894335 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "KEY0 instatiate.v(14) " "Verilog HDL Implicit Net warning at instatiate.v(14): created implicit net for \"KEY0\"" {  } { { "instatiate.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/instatiate.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748251894336 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "KEY1 instatiate.v(14) " "Verilog HDL Implicit Net warning at instatiate.v(14): created implicit net for \"KEY1\"" {  } { { "instatiate.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/instatiate.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748251894337 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ex_is_str_reg_indirect cpu.v(224) " "Verilog HDL Implicit Net warning at cpu.v(224): created implicit net for \"ex_is_str_reg_indirect\"" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 224 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748251894337 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1748251894401 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_jal cpu.v(81) " "Verilog HDL or VHDL warning at cpu.v(81): object \"is_jal\" assigned a value but never read" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748251894409 "|cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "str_addr cpu.v(273) " "Verilog HDL or VHDL warning at cpu.v(273): object \"str_addr\" assigned a value but never read" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 273 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748251894409 "|cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_in2_reg cpu.v(289) " "Verilog HDL or VHDL warning at cpu.v(289): object \"alu_in2_reg\" assigned a value but never read" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 289 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748251894409 "|cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu.v(153) " "Verilog HDL assignment warning at cpu.v(153): truncated value with size 32 to match size of target (16)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748251894409 "|cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu.v(387) " "Verilog HDL assignment warning at cpu.v(387): truncated value with size 32 to match size of target (16)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748251894409 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_data\[0\] cpu.v(358) " "Inferred latch for \"mem_read_data\[0\]\" at cpu.v(358)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 358 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894409 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_data\[1\] cpu.v(358) " "Inferred latch for \"mem_read_data\[1\]\" at cpu.v(358)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 358 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894409 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_data\[2\] cpu.v(358) " "Inferred latch for \"mem_read_data\[2\]\" at cpu.v(358)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 358 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894409 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_data\[3\] cpu.v(358) " "Inferred latch for \"mem_read_data\[3\]\" at cpu.v(358)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 358 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894409 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_data\[4\] cpu.v(358) " "Inferred latch for \"mem_read_data\[4\]\" at cpu.v(358)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 358 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894409 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_data\[5\] cpu.v(358) " "Inferred latch for \"mem_read_data\[5\]\" at cpu.v(358)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 358 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894409 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_data\[6\] cpu.v(358) " "Inferred latch for \"mem_read_data\[6\]\" at cpu.v(358)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 358 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894409 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_data\[7\] cpu.v(358) " "Inferred latch for \"mem_read_data\[7\]\" at cpu.v(358)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 358 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894409 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_data\[8\] cpu.v(358) " "Inferred latch for \"mem_read_data\[8\]\" at cpu.v(358)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 358 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894409 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_data\[9\] cpu.v(358) " "Inferred latch for \"mem_read_data\[9\]\" at cpu.v(358)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 358 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894409 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_data\[10\] cpu.v(358) " "Inferred latch for \"mem_read_data\[10\]\" at cpu.v(358)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 358 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894409 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_data\[11\] cpu.v(358) " "Inferred latch for \"mem_read_data\[11\]\" at cpu.v(358)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 358 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894409 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_data\[12\] cpu.v(358) " "Inferred latch for \"mem_read_data\[12\]\" at cpu.v(358)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 358 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894409 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_data\[13\] cpu.v(358) " "Inferred latch for \"mem_read_data\[13\]\" at cpu.v(358)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 358 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894409 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_data\[14\] cpu.v(358) " "Inferred latch for \"mem_read_data\[14\]\" at cpu.v(358)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 358 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894409 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_data\[15\] cpu.v(358) " "Inferred latch for \"mem_read_data\[15\]\" at cpu.v(358)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 358 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894409 "|cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:PC " "Elaborating entity \"pc\" for hierarchy \"pc:PC\"" {  } { { "TLS/cpu.v" "PC" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748251894412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_mem instr_mem:IMEM " "Elaborating entity \"instr_mem\" for hierarchy \"instr_mem:IMEM\"" {  } { { "TLS/cpu.v" "IMEM" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748251894416 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 instr_mem.v(18) " "Net \"mem.data_a\" at instr_mem.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "IDM/instr_mem.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/IDM/instr_mem.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748251894462 "|cpu|instr_mem:IMEM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 instr_mem.v(18) " "Net \"mem.waddr_a\" at instr_mem.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "IDM/instr_mem.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/IDM/instr_mem.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748251894462 "|cpu|instr_mem:IMEM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 instr_mem.v(18) " "Net \"mem.we_a\" at instr_mem.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "IDM/instr_mem.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/IDM/instr_mem.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748251894462 "|cpu|instr_mem:IMEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id if_id:IF_ID " "Elaborating entity \"if_id\" for hierarchy \"if_id:IF_ID\"" {  } { { "TLS/cpu.v" "IF_ID" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748251894502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen imm_gen:IMM_GEN " "Elaborating entity \"imm_gen\" for hierarchy \"imm_gen:IMM_GEN\"" {  } { { "TLS/cpu.v" "IMM_GEN" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748251894506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:CONTROL " "Elaborating entity \"fsm\" for hierarchy \"fsm:CONTROL\"" {  } { { "TLS/cpu.v" "CONTROL" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748251894509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:ID_REGFILE " "Elaborating entity \"regfile\" for hierarchy \"regfile:ID_REGFILE\"" {  } { { "TLS/cpu.v" "ID_REGFILE" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748251894512 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Final register file contents: regfile.v(53) " "Verilog HDL Display System Task info at regfile.v(53): Final register file contents:" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 53 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894517 "|cpu|regfile:ID_REGFILE"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "r0 = 0 regfile.v(55) " "Verilog HDL Display System Task info at regfile.v(55): r0 = 0" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 55 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894517 "|cpu|regfile:ID_REGFILE"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "r1 = 0 regfile.v(55) " "Verilog HDL Display System Task info at regfile.v(55): r1 = 0" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 55 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894517 "|cpu|regfile:ID_REGFILE"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "r2 = 0 regfile.v(55) " "Verilog HDL Display System Task info at regfile.v(55): r2 = 0" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 55 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894517 "|cpu|regfile:ID_REGFILE"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "r3 = 0 regfile.v(55) " "Verilog HDL Display System Task info at regfile.v(55): r3 = 0" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 55 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894517 "|cpu|regfile:ID_REGFILE"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "r4 = 0 regfile.v(55) " "Verilog HDL Display System Task info at regfile.v(55): r4 = 0" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 55 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894517 "|cpu|regfile:ID_REGFILE"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "r5 = 0 regfile.v(55) " "Verilog HDL Display System Task info at regfile.v(55): r5 = 0" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 55 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894517 "|cpu|regfile:ID_REGFILE"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "r6 = 0 regfile.v(55) " "Verilog HDL Display System Task info at regfile.v(55): r6 = 0" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 55 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894517 "|cpu|regfile:ID_REGFILE"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "r7 = 0 regfile.v(55) " "Verilog HDL Display System Task info at regfile.v(55): r7 = 0" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 55 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894517 "|cpu|regfile:ID_REGFILE"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "r8 = 0 regfile.v(55) " "Verilog HDL Display System Task info at regfile.v(55): r8 = 0" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 55 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894517 "|cpu|regfile:ID_REGFILE"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "r9 = 0 regfile.v(55) " "Verilog HDL Display System Task info at regfile.v(55): r9 = 0" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 55 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894517 "|cpu|regfile:ID_REGFILE"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "r10 = 0 regfile.v(55) " "Verilog HDL Display System Task info at regfile.v(55): r10 = 0" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 55 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894517 "|cpu|regfile:ID_REGFILE"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "r11 = 0 regfile.v(55) " "Verilog HDL Display System Task info at regfile.v(55): r11 = 0" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 55 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894517 "|cpu|regfile:ID_REGFILE"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "r12 = 0 regfile.v(55) " "Verilog HDL Display System Task info at regfile.v(55): r12 = 0" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 55 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894517 "|cpu|regfile:ID_REGFILE"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "r13 = 0 regfile.v(55) " "Verilog HDL Display System Task info at regfile.v(55): r13 = 0" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 55 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894517 "|cpu|regfile:ID_REGFILE"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "r14 = 0 regfile.v(55) " "Verilog HDL Display System Task info at regfile.v(55): r14 = 0" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 55 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894517 "|cpu|regfile:ID_REGFILE"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "r15 = 0 regfile.v(55) " "Verilog HDL Display System Task info at regfile.v(55): r15 = 0" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 55 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251894517 "|cpu|regfile:ID_REGFILE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex id_ex:ID_EX " "Elaborating entity \"id_ex\" for hierarchy \"id_ex:ID_EX\"" {  } { { "TLS/cpu.v" "ID_EX" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748251894518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard hazard:HAZARD_UNIT " "Elaborating entity \"hazard\" for hierarchy \"hazard:HAZARD_UNIT\"" {  } { { "TLS/cpu.v" "HAZARD_UNIT" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748251894522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forward forward:FORWARD_UNIT " "Elaborating entity \"forward\" for hierarchy \"forward:FORWARD_UNIT\"" {  } { { "TLS/cpu.v" "FORWARD_UNIT" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748251894524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU_I " "Elaborating entity \"alu\" for hierarchy \"alu:ALU_I\"" {  } { { "TLS/cpu.v" "ALU_I" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748251894527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mem ex_mem:EX_MEM " "Elaborating entity \"ex_mem\" for hierarchy \"ex_mem:EX_MEM\"" {  } { { "TLS/cpu.v" "EX_MEM" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748251894529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:DMEM " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:DMEM\"" {  } { { "TLS/cpu.v" "DMEM" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748251894533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb mem_wb:MEM_WB " "Elaborating entity \"mem_wb\" for hierarchy \"mem_wb:MEM_WB\"" {  } { { "TLS/cpu.v" "MEM_WB" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748251894552 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_mem:DMEM\|memory " "RAM logic \"data_mem:DMEM\|memory\" is uninferred due to asynchronous read logic" {  } { { "IDM/data_mem.v" "memory" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/IDM/data_mem.v" 20 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1748251895170 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1748251895170 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"mem_read_data\[15\]\" " "Converted tri-state node \"mem_read_data\[15\]\" into a selector" {  } { { "PIP/mem_wb.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/PIP/mem_wb.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1748251895196 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"mem_read_data\[14\]\" " "Converted tri-state node \"mem_read_data\[14\]\" into a selector" {  } { { "PIP/mem_wb.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/PIP/mem_wb.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1748251895196 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"mem_read_data\[13\]\" " "Converted tri-state node \"mem_read_data\[13\]\" into a selector" {  } { { "PIP/mem_wb.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/PIP/mem_wb.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1748251895196 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"mem_read_data\[12\]\" " "Converted tri-state node \"mem_read_data\[12\]\" into a selector" {  } { { "PIP/mem_wb.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/PIP/mem_wb.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1748251895196 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"mem_read_data\[11\]\" " "Converted tri-state node \"mem_read_data\[11\]\" into a selector" {  } { { "PIP/mem_wb.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/PIP/mem_wb.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1748251895196 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"mem_read_data\[10\]\" " "Converted tri-state node \"mem_read_data\[10\]\" into a selector" {  } { { "PIP/mem_wb.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/PIP/mem_wb.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1748251895196 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"mem_read_data\[9\]\" " "Converted tri-state node \"mem_read_data\[9\]\" into a selector" {  } { { "PIP/mem_wb.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/PIP/mem_wb.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1748251895196 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"mem_read_data\[8\]\" " "Converted tri-state node \"mem_read_data\[8\]\" into a selector" {  } { { "PIP/mem_wb.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/PIP/mem_wb.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1748251895196 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"mem_read_data\[7\]\" " "Converted tri-state node \"mem_read_data\[7\]\" into a selector" {  } { { "PIP/mem_wb.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/PIP/mem_wb.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1748251895196 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"mem_wb:MEM_WB\|wb_read_data\[6\]\" " "Converted tri-state node feeding \"mem_wb:MEM_WB\|wb_read_data\[6\]\" into a selector" {  } { { "PIP/mem_wb.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/PIP/mem_wb.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1748251895196 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"mem_read_data\[5\]\" " "Converted tri-state node \"mem_read_data\[5\]\" into a selector" {  } { { "PIP/mem_wb.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/PIP/mem_wb.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1748251895196 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"mem_read_data\[4\]\" " "Converted tri-state node \"mem_read_data\[4\]\" into a selector" {  } { { "PIP/mem_wb.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/PIP/mem_wb.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1748251895196 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"mem_read_data\[3\]\" " "Converted tri-state node \"mem_read_data\[3\]\" into a selector" {  } { { "PIP/mem_wb.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/PIP/mem_wb.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1748251895196 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"mem_read_data\[2\]\" " "Converted tri-state node \"mem_read_data\[2\]\" into a selector" {  } { { "PIP/mem_wb.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/PIP/mem_wb.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1748251895196 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"mem_read_data\[1\]\" " "Converted tri-state node \"mem_read_data\[1\]\" into a selector" {  } { { "PIP/mem_wb.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/PIP/mem_wb.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1748251895196 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"mem_read_data\[0\]\" " "Converted tri-state node \"mem_read_data\[0\]\" into a selector" {  } { { "PIP/mem_wb.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/PIP/mem_wb.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1748251895196 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1748251895196 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu:ALU_I\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu:ALU_I\|Div0\"" {  } { { "ALU/ALU.v" "Div0" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/ALU/ALU.v" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748251896943 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1748251896943 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:ALU_I\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"alu:ALU_I\|lpm_divide:Div0\"" {  } { { "ALU/ALU.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/ALU/ALU.v" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748251897044 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:ALU_I\|lpm_divide:Div0 " "Instantiated megafunction \"alu:ALU_I\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748251897044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748251897044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748251897044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748251897044 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/ALU/ALU.v" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748251897044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7dm " "Found entity 1: lpm_divide_7dm" {  } { { "db/lpm_divide_7dm.tdf" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/db/lpm_divide_7dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748251897116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251897116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/db/sign_div_unsign_dnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748251897128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251897128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_03f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_03f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_03f " "Found entity 1: alt_u_div_03f" {  } { { "db/alt_u_div_03f.tdf" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/db/alt_u_div_03f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748251897156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251897156 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1748251898407 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1748251901950 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1748251904525 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1748251905268 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748251905268 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7032 " "Implemented 7032 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1748251905876 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1748251905876 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7009 " "Implemented 7009 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1748251905876 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1748251905876 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1748251905876 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4911 " "Peak virtual memory: 4911 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748251905906 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 26 19:31:45 2025 " "Processing ended: Mon May 26 19:31:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748251905906 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748251905906 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748251905906 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748251905906 ""}
