hbs::init: cannot set standard from HBS_STD environment variable: invalid VHDL and Verilog/SystemVerilog standard '1000'
