#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu May 19 12:07:54 2022
# Process ID: 21528
# Current directory: E:/computer/COD/lab06/comprehensive_designing
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent716 E:\computer\COD\lab06\comprehensive_designing\comprehensive_designing.xpr
# Log file: E:/computer/COD/lab06/comprehensive_designing/vivado.log
# Journal file: E:/computer/COD/lab06/comprehensive_designing\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing' since last save.
CRITICAL WARNING: [Project 1-19] Could not find the file 'd:/TempDesktop/test_ins/hazard.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'd:/TempDesktop/test_ins/test.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'd:/TempDesktop/test_ins/data.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'd:/TempDesktop/test_ins/sort_data.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'd:/TempDesktop/test_ins/sort_text.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'd:/TempDesktop/test_ins/float_text.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'd:/TempDesktop/test_ins/float_data.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'd:/TempDesktop/test_ins/sortF_text.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'd:/TempDesktop/test_ins/sortF_data.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'd:/TempDesktop/test_ins/test1.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado_/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 795.336 ; gain = 181.547
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files d:/TempDesktop/test_ins/data.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files d:/TempDesktop/test_ins/float_data.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files d:/TempDesktop/test_ins/float_text.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files d:/TempDesktop/test_ins/hazard.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files d:/TempDesktop/test_ins/sortF_data.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files d:/TempDesktop/test_ins/sortF_text.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files d:/TempDesktop/test_ins/sort_data.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files d:/TempDesktop/test_ins/sort_text.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files d:/TempDesktop/test_ins/test.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files d:/TempDesktop/test_ins/test1.coe] -no_script -reset -force -quiet
remove_files  {d:/TempDesktop/test_ins/data.coe d:/TempDesktop/test_ins/float_data.coe d:/TempDesktop/test_ins/float_text.coe d:/TempDesktop/test_ins/hazard.coe d:/TempDesktop/test_ins/sortF_data.coe d:/TempDesktop/test_ins/sortF_text.coe d:/TempDesktop/test_ins/sort_data.coe d:/TempDesktop/test_ins/sort_text.coe d:/TempDesktop/test_ins/test.coe d:/TempDesktop/test_ins/test1.coe}
set_property -dict [list CONFIG.coefficient_file {E:/computer/COD/lab06/sortF_data.coe}] [get_ips dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/computer/COD/lab06/sortF_data.coe' provided. It will be converted relative to IP Instance files '../../../../../sortF_data.coe'
delete_ip_run [get_files -of_objects [get_fileset dist_mem_gen_0] E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [Project 1-386] Moving file 'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci' from fileset 'dist_mem_gen_0' to fileset 'sources_1'.
set_property generate_synth_checkpoint false [get_files  E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.coefficient_file {E:/computer/COD/lab06/sortF_text.coe}] [get_ips dist_mem_gen_1]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/computer/COD/lab06/sortF_text.coe' provided. It will be converted relative to IP Instance files '../../../../../sortF_text.coe'
set_property generate_synth_checkpoint false [get_files  E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.xci]
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
generate_target Simulation [get_files E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
export_ip_user_files -of_objects [get_files E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.ip_user_files/sim_scripts -ip_user_files_dir E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.ip_user_files -ipstatic_source_dir E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.cache/compile_simlib/modelsim} {questa=E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.cache/compile_simlib/questa} {riviera=E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.cache/compile_simlib/riviera} {activehdl=E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_1'...
export_ip_user_files -of_objects [get_files E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.xci] -directory E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.ip_user_files/sim_scripts -ip_user_files_dir E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.ip_user_files -ipstatic_source_dir E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.cache/compile_simlib/modelsim} {questa=E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.cache/compile_simlib/questa} {riviera=E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.cache/compile_simlib/riviera} {activehdl=E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado_/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim/sortF_data.coe'
INFO: [SIM-utils-43] Exported 'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim/sortF_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/Add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/new/Branch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/CPU_PL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_PL
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/new/Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/new/Hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2
INFO: [VRFC 10-311] analyzing module Mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XRegisters
INFO: [VRFC 10-311] analyzing module FRegisters
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/Shift_left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_left
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/new/compareF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CompareF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/pdu_pl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_pl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/new/Reg_offset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_offset
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/segment_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sim_1/imports/new/simu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 954.328 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim'
"xelab -wto c254130337564e9583d75f70e969a033 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simu_behav xil_defaultlib.simu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c254130337564e9583d75f70e969a033 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simu_behav xil_defaultlib.simu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'read_register3' [E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/CPU.v:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/CPU.v:326]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pdu_pl
Compiling module xil_defaultlib.PCreg
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_1
Compiling module xil_defaultlib.Add
Compiling module xil_defaultlib.segment_register
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.XRegisters
Compiling module xil_defaultlib.FRegisters
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.Mux2
Compiling module xil_defaultlib.segment_register(WIDTH=5)
Compiling module xil_defaultlib.segment_register(WIDTH=14)
Compiling module xil_defaultlib.segment_register(WIDTH=2)
Compiling module xil_defaultlib.segment_register(WIDTH=4)
Compiling module xil_defaultlib.segment_register(WIDTH=3)
Compiling module xil_defaultlib.Branch_unit
Compiling module xil_defaultlib.Hazard_detection_unit
Compiling module xil_defaultlib.Forwarding_unit
Compiling module xil_defaultlib.Mux3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.CompareF
Compiling module xil_defaultlib.Shift_left
Compiling module xil_defaultlib.Reg_offset
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_PL
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.simu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simu_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim/xsim.dir/simu_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu May 19 12:36:59 2022...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 954.328 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simu_behav -key {Behavioral:sim_1:Functional:simu} -tclbatch {simu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source simu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file dist_mem_gen_0.mif
WARNING in simu.cpu.cpu_pl.cpu.Data_memory.inst at time               150000 ns: 
Reading from out-of-range address. Max address in simu.cpu.cpu_pl.cpu.Data_memory.inst is         255
WARNING in simu.cpu.cpu_pl.cpu.Data_memory.inst at time               330000 ns: 
Reading from out-of-range address. Max address in simu.cpu.cpu_pl.cpu.Data_memory.inst is         255
WARNING in simu.cpu.cpu_pl.cpu.Data_memory.inst at time               510000 ns: 
Reading from out-of-range address. Max address in simu.cpu.cpu_pl.cpu.Data_memory.inst is         255
WARNING in simu.cpu.cpu_pl.cpu.Data_memory.inst at time               690000 ns: 
Reading from out-of-range address. Max address in simu.cpu.cpu_pl.cpu.Data_memory.inst is         255
WARNING in simu.cpu.cpu_pl.cpu.Data_memory.inst at time               870000 ns: 
Reading from out-of-range address. Max address in simu.cpu.cpu_pl.cpu.Data_memory.inst is         255
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 956.418 ; gain = 2.090
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:39 . Memory (MB): peak = 956.418 ; gain = 2.090
set_property top test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 964.891 ; gain = 7.688
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado_/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim/sortF_data.coe'
INFO: [SIM-utils-43] Exported 'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim/sortF_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim'
"xelab -wto c254130337564e9583d75f70e969a033 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c254130337564e9583d75f70e969a033 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'read_register3' [E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/CPU.v:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/CPU.v:326]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pdu_pl
Compiling module xil_defaultlib.PCreg
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_1
Compiling module xil_defaultlib.Add
Compiling module xil_defaultlib.segment_register
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.XRegisters
Compiling module xil_defaultlib.FRegisters
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.Mux2
Compiling module xil_defaultlib.segment_register(WIDTH=5)
Compiling module xil_defaultlib.segment_register(WIDTH=14)
Compiling module xil_defaultlib.segment_register(WIDTH=2)
Compiling module xil_defaultlib.segment_register(WIDTH=4)
Compiling module xil_defaultlib.segment_register(WIDTH=3)
Compiling module xil_defaultlib.Branch_unit
Compiling module xil_defaultlib.Hazard_detection_unit
Compiling module xil_defaultlib.Forwarding_unit
Compiling module xil_defaultlib.Mux3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.CompareF
Compiling module xil_defaultlib.Shift_left
Compiling module xil_defaultlib.Reg_offset
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_PL
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu May 19 12:39:36 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 964.891 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file dist_mem_gen_0.mif
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 964.891 ; gain = 0.000
generate_target all [get_files  E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_0'...
export_ip_user_files -of_objects [get_files E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.ip_user_files/sim_scripts -ip_user_files_dir E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.ip_user_files -ipstatic_source_dir E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.cache/compile_simlib/modelsim} {questa=E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.cache/compile_simlib/questa} {riviera=E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.cache/compile_simlib/riviera} {activehdl=E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_1'...
export_ip_user_files -of_objects [get_files E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.xci] -directory E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.ip_user_files/sim_scripts -ip_user_files_dir E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.ip_user_files -ipstatic_source_dir E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.cache/compile_simlib/modelsim} {questa=E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.cache/compile_simlib/questa} {riviera=E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.cache/compile_simlib/riviera} {activehdl=E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 976.516 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado_/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim/sortF_data.coe'
INFO: [SIM-utils-43] Exported 'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim/sortF_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim'
"xelab -wto c254130337564e9583d75f70e969a033 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c254130337564e9583d75f70e969a033 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'read_register3' [E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/CPU.v:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/CPU.v:326]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 976.516 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file dist_mem_gen_0.mif
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 976.516 ; gain = 0.000
set_property top simu [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado_/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim/sortF_data.coe'
INFO: [SIM-utils-43] Exported 'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim/sortF_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simu_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim'
"xelab -wto c254130337564e9583d75f70e969a033 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simu_behav xil_defaultlib.simu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c254130337564e9583d75f70e969a033 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simu_behav xil_defaultlib.simu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'read_register3' [E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/CPU.v:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/CPU.v:326]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 976.516 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simu_behav -key {Behavioral:sim_1:Functional:simu} -tclbatch {simu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source simu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file dist_mem_gen_0.mif
WARNING in simu.cpu.cpu_pl.cpu.Data_memory.inst at time               150000 ns: 
Reading from out-of-range address. Max address in simu.cpu.cpu_pl.cpu.Data_memory.inst is         255
WARNING in simu.cpu.cpu_pl.cpu.Data_memory.inst at time               330000 ns: 
Reading from out-of-range address. Max address in simu.cpu.cpu_pl.cpu.Data_memory.inst is         255
WARNING in simu.cpu.cpu_pl.cpu.Data_memory.inst at time               510000 ns: 
Reading from out-of-range address. Max address in simu.cpu.cpu_pl.cpu.Data_memory.inst is         255
WARNING in simu.cpu.cpu_pl.cpu.Data_memory.inst at time               690000 ns: 
Reading from out-of-range address. Max address in simu.cpu.cpu_pl.cpu.Data_memory.inst is         255
WARNING in simu.cpu.cpu_pl.cpu.Data_memory.inst at time               870000 ns: 
Reading from out-of-range address. Max address in simu.cpu.cpu_pl.cpu.Data_memory.inst is         255
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 976.516 ; gain = 0.000
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 922 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1860.684 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1860.684 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1860.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 76 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 64 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

open_run: Time (s): cpu = 00:01:03 ; elapsed = 00:00:57 . Memory (MB): peak = 2020.367 ; gain = 1043.852
open_report: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2065.840 ; gain = 4.324
set_property generate_synth_checkpoint true [get_files  E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
generate_target all [get_files  E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs -jobs 8 dist_mem_gen_0_synth_1
[Thu May 19 13:05:48 2022] Launched dist_mem_gen_0_synth_1...
Run output will be captured here: E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.runs/dist_mem_gen_0_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'dist_mem_gen_0'... please wait for 'dist_mem_gen_0_synth_1' run to finish...
wait_on_run dist_mem_gen_0_synth_1
[Thu May 19 13:05:48 2022] Waiting for dist_mem_gen_0_synth_1 to finish...
[Thu May 19 13:05:53 2022] Waiting for dist_mem_gen_0_synth_1 to finish...
[Thu May 19 13:05:58 2022] Waiting for dist_mem_gen_0_synth_1 to finish...
[Thu May 19 13:06:03 2022] Waiting for dist_mem_gen_0_synth_1 to finish...
[Thu May 19 13:06:14 2022] Waiting for dist_mem_gen_0_synth_1 to finish...
[Thu May 19 13:06:24 2022] Waiting for dist_mem_gen_0_synth_1 to finish...
[Thu May 19 13:06:34 2022] Waiting for dist_mem_gen_0_synth_1 to finish...
[Thu May 19 13:06:44 2022] Waiting for dist_mem_gen_0_synth_1 to finish...
[Thu May 19 13:07:04 2022] Waiting for dist_mem_gen_0_synth_1 to finish...
[Thu May 19 13:07:24 2022] Waiting for dist_mem_gen_0_synth_1 to finish...
[Thu May 19 13:07:44 2022] Waiting for dist_mem_gen_0_synth_1 to finish...
[Thu May 19 13:08:04 2022] Waiting for dist_mem_gen_0_synth_1 to finish...
[Thu May 19 13:08:45 2022] Waiting for dist_mem_gen_0_synth_1 to finish...

*** Running vivado
    with args -log dist_mem_gen_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dist_mem_gen_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source dist_mem_gen_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 355.734 ; gain = 94.094
Command: synth_design -top dist_mem_gen_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14968 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 821.434 ; gain = 179.586
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_0' [e:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/ip/dist_mem_gen_0/synth/dist_mem_gen_0.vhd:71]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 256 - type: integer 
	Parameter C_HAS_CLK bound to: 1 - type: integer 
	Parameter C_HAS_D bound to: 1 - type: integer 
	Parameter C_HAS_DPO bound to: 1 - type: integer 
	Parameter C_HAS_DPRA bound to: 1 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 1 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: dist_mem_gen_0.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_13' declared at 'e:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/ip/dist_mem_gen_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_13' [e:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/ip/dist_mem_gen_0/synth/dist_mem_gen_0.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'dist_mem_gen_0' (4#1) [e:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/ip/dist_mem_gen_0/synth/dist_mem_gen_0.vhd:71]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[31]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[30]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[29]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[28]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[27]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[26]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[25]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[24]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[23]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[22]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[21]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[20]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[19]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[18]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[17]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[16]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[15]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[14]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[13]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[12]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[11]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[10]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[9]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[8]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[7]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[6]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[5]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[4]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[3]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[2]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[1]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[0]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[31]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[30]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[29]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[28]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[27]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[26]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[25]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[24]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[23]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[22]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[21]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[20]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[19]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[18]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[17]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[16]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[15]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[14]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[13]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[12]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[11]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[10]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[9]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[8]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[7]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[6]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[5]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[4]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[3]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[2]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[1]
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo[0]
WARNING: [Synth 8-3331] design dpram has unconnected port i_ce
WARNING: [Synth 8-3331] design dpram has unconnected port qspo_ce
WARNING: [Synth 8-3331] design dpram has unconnected port qspo_rst
WARNING: [Synth 8-3331] design dpram has unconnected port qspo_srst
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo_clk
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo_ce
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo_rst
WARNING: [Synth 8-3331] design dpram has unconnected port qdpo_srst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port i_ce
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qspo_ce
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qdpo_ce
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qdpo_clk
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qspo_rst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qdpo_rst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qspo_srst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qdpo_srst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 984.457 ; gain = 342.609
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 984.457 ; gain = 342.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 984.457 ; gain = 342.609
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [e:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_ooc.xdc] for cell 'U0'
Parsing XDC File [E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.runs/dist_mem_gen_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.runs/dist_mem_gen_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1034.043 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.776 . Memory (MB): peak = 1045.234 ; gain = 11.191
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:00:53 . Memory (MB): peak = 1045.234 ; gain = 403.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:00:53 . Memory (MB): peak = 1045.234 ; gain = 403.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.runs/dist_mem_gen_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:53 . Memory (MB): peak = 1045.234 ; gain = 403.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:54 . Memory (MB): peak = 1045.234 ; gain = 403.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dpram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qspo[31]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qspo[30]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qspo[29]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qspo[28]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qspo[27]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qspo[26]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qspo[25]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qspo[24]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qspo[23]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qspo[22]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qspo[21]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qspo[20]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qspo[19]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qspo[18]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qspo[17]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qspo[16]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qspo[15]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qspo[14]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qspo[13]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13 has unconnected port qspo[12]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:57 . Memory (MB): peak = 1045.234 ; gain = 403.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-----------------------------------------------------------+-----------+----------------------+------------------+
|Module Name | RTL Object                                                | Inference | Size (Depth x Width) | Primitives       | 
+------------+-----------------------------------------------------------+-----------+----------------------+------------------+
|U0          | synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg | Implied   | 256 x 32             | RAM128X1D x 64   | 
+------------+-----------------------------------------------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:15 . Memory (MB): peak = 1045.234 ; gain = 403.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:15 . Memory (MB): peak = 1045.234 ; gain = 403.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+-----------------------------------------------------------+-----------+----------------------+------------------+
|Module Name | RTL Object                                                | Inference | Size (Depth x Width) | Primitives       | 
+------------+-----------------------------------------------------------+-----------+----------------------+------------------+
|U0          | synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg | Implied   | 256 x 32             | RAM128X1D x 64   | 
+------------+-----------------------------------------------------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:59 ; elapsed = 00:01:15 . Memory (MB): peak = 1045.234 ; gain = 403.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:20 . Memory (MB): peak = 1045.234 ; gain = 403.387
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:20 . Memory (MB): peak = 1045.234 ; gain = 403.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:01:20 . Memory (MB): peak = 1045.234 ; gain = 403.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:04 ; elapsed = 00:01:20 . Memory (MB): peak = 1045.234 ; gain = 403.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:20 . Memory (MB): peak = 1045.234 ; gain = 403.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:01:20 . Memory (MB): peak = 1045.234 ; gain = 403.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |LUT2      |     2|
|2     |LUT3      |    64|
|3     |RAM128X1D |    64|
|4     |FDRE      |    64|
+------+----------+------+

Report Instance Areas: 
+------+----------------------------------+---------------------------+------+
|      |Instance                          |Module                     |Cells |
+------+----------------------------------+---------------------------+------+
|1     |top                               |                           |   194|
|2     |  U0                              |dist_mem_gen_v8_0_13       |   194|
|3     |    \synth_options.dist_mem_inst  |dist_mem_gen_v8_0_13_synth |   194|
|4     |      \gen_dp_ram.dpram_inst      |dpram                      |   194|
+------+----------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:01:20 . Memory (MB): peak = 1045.234 ; gain = 403.387
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 72 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:01:11 . Memory (MB): peak = 1045.234 ; gain = 342.609
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:01:20 . Memory (MB): peak = 1045.234 ; gain = 403.387
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1045.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 64 instances

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:39 . Memory (MB): peak = 1045.234 ; gain = 658.031
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1045.234 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.runs/dist_mem_gen_0_synth_1/dist_mem_gen_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP dist_mem_gen_0, cache-ID = 82ec12d853cc6dc5
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1045.234 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.runs/dist_mem_gen_0_synth_1/dist_mem_gen_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dist_mem_gen_0_utilization_synth.rpt -pb dist_mem_gen_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 19 13:08:45 2022...
[Thu May 19 13:09:00 2022] dist_mem_gen_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:14 ; elapsed = 00:03:12 . Memory (MB): peak = 2087.727 ; gain = 0.000
export_simulation -of_objects [get_files E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.ip_user_files/sim_scripts -ip_user_files_dir E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.ip_user_files -ipstatic_source_dir E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.cache/compile_simlib/modelsim} {questa=E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.cache/compile_simlib/questa} {riviera=E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.cache/compile_simlib/riviera} {activehdl=E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property generate_synth_checkpoint true [get_files  E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.xci]
generate_target all [get_files  E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_1'...
catch { config_ip_cache -export [get_ips -all dist_mem_gen_1] }
export_ip_user_files -of_objects [get_files E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.xci]
launch_runs -jobs 8 dist_mem_gen_1_synth_1
[Thu May 19 13:09:40 2022] Launched dist_mem_gen_1_synth_1...
Run output will be captured here: E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.runs/dist_mem_gen_1_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'dist_mem_gen_1'... please wait for 'dist_mem_gen_1_synth_1' run to finish...
wait_on_run dist_mem_gen_1_synth_1
[Thu May 19 13:09:41 2022] Waiting for dist_mem_gen_1_synth_1 to finish...
[Thu May 19 13:09:46 2022] Waiting for dist_mem_gen_1_synth_1 to finish...
[Thu May 19 13:09:51 2022] Waiting for dist_mem_gen_1_synth_1 to finish...
[Thu May 19 13:09:56 2022] Waiting for dist_mem_gen_1_synth_1 to finish...
[Thu May 19 13:10:06 2022] Waiting for dist_mem_gen_1_synth_1 to finish...
[Thu May 19 13:10:16 2022] Waiting for dist_mem_gen_1_synth_1 to finish...
[Thu May 19 13:10:26 2022] Waiting for dist_mem_gen_1_synth_1 to finish...
[Thu May 19 13:10:36 2022] Waiting for dist_mem_gen_1_synth_1 to finish...
[Thu May 19 13:10:57 2022] Waiting for dist_mem_gen_1_synth_1 to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
[Thu May 19 13:11:07 2022] Interrupt received

*** Running vivado
    with args -log dist_mem_gen_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dist_mem_gen_1.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source dist_mem_gen_1.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 355.094 ; gain = 64.953
Command: synth_design -top dist_mem_gen_1 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24640 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 821.371 ; gain = 177.559
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_1' [e:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/ip/dist_mem_gen_1/synth/dist_mem_gen_1.vhd:66]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 256 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: dist_mem_gen_1.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_13' declared at 'e:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/ip/dist_mem_gen_1/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_13' [e:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/ip/dist_mem_gen_1/synth/dist_mem_gen_1.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'dist_mem_gen_1' (4#1) [e:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/ip/dist_mem_gen_1/synth/dist_mem_gen_1.vhd:66]
wait_on_run: Time (s): cpu = 00:00:07 ; elapsed = 00:01:26 . Memory (MB): peak = 2087.727 ; gain = 0.000
INFO: [Common 17-344] 'wait_on_run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim/simulate.log"
close_design
close_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2087.727 ; gain = 0.000
launch_simulation
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado_/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim/sortF_data.coe'
INFO: [SIM-utils-43] Exported 'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim/sortF_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/Add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/new/Branch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/CPU_PL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_PL
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/new/Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/new/Hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2
INFO: [VRFC 10-311] analyzing module Mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XRegisters
INFO: [VRFC 10-311] analyzing module FRegisters
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/Shift_left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_left
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/new/compareF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CompareF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/pdu_pl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_pl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/new/Reg_offset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_offset
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/segment_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sim_1/imports/new/simu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simu
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2129.809 ; gain = 6.242
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim'
"xelab -wto c254130337564e9583d75f70e969a033 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simu_behav xil_defaultlib.simu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c254130337564e9583d75f70e969a033 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simu_behav xil_defaultlib.simu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'read_register3' [E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/CPU.v:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.srcs/sources_1/imports/sources_1/imports/new/CPU.v:326]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pdu_pl
Compiling module xil_defaultlib.PCreg
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_1
Compiling module xil_defaultlib.Add
Compiling module xil_defaultlib.segment_register
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.XRegisters
Compiling module xil_defaultlib.FRegisters
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.Mux2
Compiling module xil_defaultlib.segment_register(WIDTH=5)
Compiling module xil_defaultlib.segment_register(WIDTH=14)
Compiling module xil_defaultlib.segment_register(WIDTH=2)
Compiling module xil_defaultlib.segment_register(WIDTH=4)
Compiling module xil_defaultlib.segment_register(WIDTH=3)
Compiling module xil_defaultlib.Branch_unit
Compiling module xil_defaultlib.Hazard_detection_unit
Compiling module xil_defaultlib.Forwarding_unit
Compiling module xil_defaultlib.Mux3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.CompareF
Compiling module xil_defaultlib.Shift_left
Compiling module xil_defaultlib.Reg_offset
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_PL
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.simu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simu_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2134.582 ; gain = 4.773
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/computer/COD/lab06/comprehensive_designing/comprehensive_designing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simu_behav -key {Behavioral:sim_1:Functional:simu} -tclbatch {simu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source simu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file dist_mem_gen_0.mif
WARNING in simu.cpu.cpu_pl.cpu.Data_memory.inst at time               150000 ns: 
Reading from out-of-range address. Max address in simu.cpu.cpu_pl.cpu.Data_memory.inst is         255
WARNING in simu.cpu.cpu_pl.cpu.Data_memory.inst at time               330000 ns: 
Reading from out-of-range address. Max address in simu.cpu.cpu_pl.cpu.Data_memory.inst is         255
WARNING in simu.cpu.cpu_pl.cpu.Data_memory.inst at time               510000 ns: 
Reading from out-of-range address. Max address in simu.cpu.cpu_pl.cpu.Data_memory.inst is         255
WARNING in simu.cpu.cpu_pl.cpu.Data_memory.inst at time               690000 ns: 
Reading from out-of-range address. Max address in simu.cpu.cpu_pl.cpu.Data_memory.inst is         255
WARNING in simu.cpu.cpu_pl.cpu.Data_memory.inst at time               870000 ns: 
Reading from out-of-range address. Max address in simu.cpu.cpu_pl.cpu.Data_memory.inst is         255
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 2148.270 ; gain = 24.703
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 19 13:13:18 2022...
