var g_data = {"13":{"st":"inst","pa":0,"n":"/tb_top/DUT/sync_r_to_w","l":"Verilog","sn":13,"du":{"n":"work.sync_r_to_w","s":5,"b":1},"bc":[{"n":"tb_top","s":10,"b":1},{"n":"DUT","s":12,"b":1},{"n":"sync_r_to_w","s":13,"z":1}],"loc":{"cp":94.79,"data":{"s":[3,3,1],"b":[2,2,1],"t":[64,54,1]}}},"14":{"st":"inst","pa":0,"n":"/tb_top/DUT/sync_w_to_r","l":"Verilog","sn":13,"du":{"n":"work.sync_w_to_r","s":6,"b":1},"bc":[{"n":"tb_top","s":10,"b":1},{"n":"DUT","s":12,"b":1},{"n":"sync_w_to_r","s":14,"z":1}],"loc":{"cp":97.91,"data":{"s":[3,3,1],"b":[2,2,1],"t":[64,60,1]}}},"15":{"st":"inst","pa":0,"n":"/tb_top/DUT/MEM","l":"Verilog","sn":13,"du":{"n":"work.memory_element","s":7,"b":1},"bc":[{"n":"tb_top","s":10,"b":1},{"n":"DUT","s":12,"b":1},{"n":"MEM","s":15,"z":1}],"loc":{"cp":86.25,"data":{"s":[2,2,1],"b":[4,4,1],"fc":[4,2,1],"t":[80,76,1]}}},"16":{"st":"inst","pa":0,"n":"/tb_top/DUT/Read_emp_ptr","l":"Verilog","sn":13,"du":{"n":"work.read_empty","s":8,"b":1},"bc":[{"n":"tb_top","s":10,"b":1},{"n":"DUT","s":12,"b":1},{"n":"Read_emp_ptr","s":16,"z":1}],"loc":{"cp":96.73,"data":{"s":[12,12,1],"b":[4,4,1],"fe":[2,2,1],"t":[130,113,1]}}},"17":{"st":"inst","pa":0,"n":"/tb_top/DUT/wfull_ptr","l":"Verilog","sn":13,"du":{"n":"work.write_full","s":9,"b":1},"bc":[{"n":"tb_top","s":10,"b":1},{"n":"DUT","s":12,"b":1},{"n":"wfull_ptr","s":17,"z":1}],"loc":{"cp":72.69,"data":{"s":[11,11,1],"b":[4,4,1],"fe":[1,0,1],"t":[130,118,1]}}},"12":{"st":"inst","pa":0,"n":"/tb_top/DUT","l":"Verilog","sn":1,"du":{"n":"work.Asynch_FIFO","s":4,"b":1},"bc":[{"n":"tb_top","s":10,"b":1},{"n":"DUT","s":12,"z":1}],"children":[{"n":"wfull_ptr","id":17,"zf":1,"tc":72.69,"s":100.00,"b":100.00,"fe":0.00,"t":90.76},{"n":"Read_emp_ptr","id":16,"zf":1,"tc":96.73,"s":100.00,"b":100.00,"fe":100.00,"t":86.92},{"n":"MEM","id":15,"zf":1,"tc":86.25,"s":100.00,"b":100.00,"fc":50.00,"t":95.00},{"n":"sync_w_to_r","id":14,"zf":1,"tc":97.91,"s":100.00,"b":100.00,"t":93.75},{"n":"sync_r_to_w","id":13,"zf":1,"tc":94.79,"s":100.00,"b":100.00,"t":84.37}],"rec":{"cp":81.31,"data":{"s":[31,31],"b":[16,16],"fc":[4,2],"fe":[3,2],"t":[516,464]}},"loc":{"cp":91.46,"data":{"t":[164,150,1]}}},"10":{"st":"inst","pa":0,"n":"/tb_top","l":"Verilog","sn":1,"du":{"n":"work.tb_top","s":2,"b":1},"bc":[{"n":"tb_top","s":10,"z":1}],"children":[{"n":"DUT","id":12,"zf":1,"tc":81.31,"s":100.00,"b":100.00,"fc":50.00,"fe":66.66,"t":89.92}],"rec":{"cp":79.05,"data":{"s":[54,51],"b":[18,17],"fc":[4,2],"fe":[3,2],"t":[524,470]}},"loc":{"cp":70.65,"data":{"s":[23,20,1],"b":[2,1,1],"t":[8,6,1]}}},"4":{"st":"du","pa":0,"n":"work.Asynch_FIFO","l":"Verilog","sn":13,"one_inst":12,"loc":{"cp":91.46,"data":{"t":[164,150,1]}}},"7":{"st":"du","pa":0,"n":"work.memory_element","l":"Verilog","sn":13,"one_inst":15,"loc":{"cp":86.25,"data":{"s":[2,2,1],"b":[4,4,1],"fc":[4,2,1],"t":[80,76,1]}}},"8":{"st":"du","pa":0,"n":"work.read_empty","l":"Verilog","sn":13,"one_inst":16,"loc":{"cp":96.73,"data":{"s":[12,12,1],"b":[4,4,1],"fe":[2,2,1],"t":[130,113,1]}}},"5":{"st":"du","pa":0,"n":"work.sync_r_to_w","l":"Verilog","sn":13,"one_inst":13,"loc":{"cp":94.79,"data":{"s":[3,3,1],"b":[2,2,1],"t":[64,54,1]}}},"6":{"st":"du","pa":0,"n":"work.sync_w_to_r","l":"Verilog","sn":13,"one_inst":14,"loc":{"cp":97.91,"data":{"s":[3,3,1],"b":[2,2,1],"t":[64,60,1]}}},"2":{"st":"du","pa":0,"n":"work.tb_top","l":"Verilog","sn":1,"one_inst":10,"loc":{"cp":70.65,"data":{"s":[23,20,1],"b":[2,1,1],"t":[8,6,1]}}},"9":{"st":"du","pa":0,"n":"work.write_full","l":"Verilog","sn":13,"one_inst":17,"loc":{"cp":72.69,"data":{"s":[11,11,1],"b":[4,4,1],"fe":[1,0,1],"t":[130,118,1]}}}};
processSummaryData(g_data);