module tb_ring_counter;
    reg clk, reset;
    wire [3:0] out;

    ring_counter uut (
        .clk(clk),
        .reset(reset),
        .out(out)
    );

    initial begin
        $dumpfile("ring_counter.vcd");
        $dumpvars(0, tb_ring_counter);
        clk = 0;
        reset = 1;
        #10 reset = 0;
        #100 $finish;
    end

    always #5 clk = ~clk;
endmodule
