
## Digital Sources
## This is now the result of synthesis placed in neighbor synthesis folder
## We also need to add the models for the logic cells now

## Synthesized design
../synthesis/netlist/encoder_top.gtl.v

## Logic cells
$BASE/common/ams_h18/ah18_CORELIB_HV.v 

## Test Bench
## This stays the same
$BASE/verification/encoder_sim.v


-access +rwc 
-timescale 1ns/1ps



