# e-Yantra Robotics Competition 2024-25 â€“ EcoMender Bot

This repository documents our team's participation in the **e-Yantra Robotics Competition (eYRC 2024-25)** organized by **IIT Bombay**, under the **EcoMender Bot** theme.

---

##  Competition Overview

The EcoMender Bot theme simulates a robotic application in a chip design industry. The goal was to build an autonomous robot powered by an **FPGA** capable of reading sensors, processing data, and controlling actuators in real-time.

The botâ€™s brain was designed using **Verilog HDL** and deployed on an FPGA platform. 

---

##  Team Members

- Tejas Anil Chaudhari  
- Guru Prasath  
- Himesh Jha  
- Naman Goyal  

Institution: Indian Institute of Technology, Indore

---

## Key Implementations

- âœ… **EcoMender Bot** built from scratch using an FPGA
- âœ… **RISC-V CPU Design** (Single-cycle and Pipelined) in Verilog HDL
- âœ… **Component Interfacing** (sensors, actuators)
- âœ… **Serial Communication** between FPGA and other components

---
## Tasks Implemented

## Learning Outcomes

- FPGA Design & Programming  
- Verilog HDL  
- RISC-V Architecture  
- Digital Design Principles

---

## ðŸ¥‰ Certificate

Awarded **Level 3 Certificate** â€“ indicating a fair understanding of the problem statement and a **partial working solution**.

Issued by:  
**ERTS Lab**, Department of CSE  
**Indian Institute of Technology Bombay**  
Under the National Mission on Education through ICT (MHRD, Govt. of India)

---

