// Seed: 2693735100
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_8 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = id_7;
  module_0(
      id_8, id_1, id_5, id_1, id_4, id_4, id_8, id_4, id_4, id_4, id_1
  );
  assign id_4 = 1;
  assign id_3[1'h0] = 1;
  assign id_5 = id_1;
  assign id_1 = 1;
  assign id_3 = id_6;
  assign id_2 = id_7;
  assign id_1 = id_8 - 1;
endmodule
